// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Sat Oct 12 12:29:07 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v"
// file 1 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_config.vhd"
// file 2 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_fifo.vhd"
// file 3 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_fifo_tb.vhd"
// file 4 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_modes.vhd"
// file 5 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_modes_tb.vhd"
// file 6 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_sampling.vhd"
// file 7 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/controller_rhd64_sampling_tb.vhd"
// file 8 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master.vhd"
// file 9 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga_intan_driver/source/impl_1/spi_master_cs.vhd"
// file 10 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 11 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 32 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 33 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 34 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 35 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 36 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 37 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 38 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 39 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 40 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module Controller_RHD64_Sampling
//

module Controller_RHD64_Sampling (output [31:0]o_NUM_DATA, output [31:0]o_STM32_State, 
            output [31:0]o_stm32_counter, input i_Rst_L, input i_Clk, 
            input [3:0]i_Controller_Mode, output o_STM32_SPI_Clk, input i_STM32_SPI_MISO, 
            output o_STM32_SPI_MOSI, output o_STM32_SPI_CS_n, output [1023:0]o_STM32_TX_Byte, 
            output o_STM32_TX_DV, output o_STM32_TX_Ready, output o_STM32_RX_DV, 
            output [1023:0]o_STM32_RX_Byte_Rising, output [31:0]o_FIFO_Data, 
            output [10:0]o_FIFO_COUNT, output o_FIFO_WE, output o_FIFO_RE, 
            output [31:0]o_FIFO_Q, output o_FIFO_EMPTY, output o_FIFO_FULL, 
            output o_FIFO_AEMPTY, output o_FIFO_AFULL, output o_RHD64_SPI_Clk, 
            input i_RHD64_SPI_MISO, output o_RHD64_SPI_MOSI, output o_RHD64_SPI_CS_n, 
            output [15:0]o_RHD64_TX_Byte, output o_RHD64_TX_DV, output o_RHD64_TX_Ready, 
            output o_RHD64_RX_DV, output [15:0]o_RHD64_RX_Byte_Rising, output [15:0]o_RHD64_RX_Byte_Falling);
    
    (* is_clock=1, lineinfo="@6(21[5],21[10])" *) wire i_Clk_c;
    
    wire GND_net, VCC_net, i_Rst_L_c, i_Controller_Mode_c_3, i_Controller_Mode_c_2, 
        i_Controller_Mode_c_1, i_Controller_Mode_c_0, o_STM32_SPI_Clk_c, 
        i_STM32_SPI_MISO_c, o_STM32_SPI_MOSI_c, o_STM32_SPI_CS_n_c, o_STM32_RX_DV_c, 
        o_STM32_RX_Byte_Rising_c_1023, o_STM32_RX_Byte_Rising_c_1022, o_STM32_RX_Byte_Rising_c_1021, 
        o_STM32_RX_Byte_Rising_c_1020, o_STM32_RX_Byte_Rising_c_1019, o_STM32_RX_Byte_Rising_c_1018, 
        o_STM32_RX_Byte_Rising_c_1017, o_STM32_RX_Byte_Rising_c_1016, o_STM32_RX_Byte_Rising_c_1015, 
        o_STM32_RX_Byte_Rising_c_1014, o_STM32_RX_Byte_Rising_c_1013, o_STM32_RX_Byte_Rising_c_1012, 
        o_STM32_RX_Byte_Rising_c_1011, o_STM32_RX_Byte_Rising_c_1010, o_STM32_RX_Byte_Rising_c_1009, 
        o_STM32_RX_Byte_Rising_c_1008, o_STM32_RX_Byte_Rising_c_1007, o_STM32_RX_Byte_Rising_c_1006, 
        o_STM32_RX_Byte_Rising_c_1005, o_STM32_RX_Byte_Rising_c_1004, o_STM32_RX_Byte_Rising_c_1003, 
        o_STM32_RX_Byte_Rising_c_1002, o_STM32_RX_Byte_Rising_c_1001, o_STM32_RX_Byte_Rising_c_1000, 
        o_STM32_RX_Byte_Rising_c_999, o_STM32_RX_Byte_Rising_c_998, o_STM32_RX_Byte_Rising_c_997, 
        o_STM32_RX_Byte_Rising_c_996, o_STM32_RX_Byte_Rising_c_995, o_STM32_RX_Byte_Rising_c_994, 
        o_STM32_RX_Byte_Rising_c_993, o_STM32_RX_Byte_Rising_c_992, o_STM32_RX_Byte_Rising_c_991, 
        o_STM32_RX_Byte_Rising_c_990, o_STM32_RX_Byte_Rising_c_989, o_STM32_RX_Byte_Rising_c_988, 
        o_STM32_RX_Byte_Rising_c_987, o_STM32_RX_Byte_Rising_c_986, o_STM32_RX_Byte_Rising_c_985, 
        o_STM32_RX_Byte_Rising_c_984, o_STM32_RX_Byte_Rising_c_983, o_STM32_RX_Byte_Rising_c_982, 
        o_STM32_RX_Byte_Rising_c_981, o_STM32_RX_Byte_Rising_c_980, o_STM32_RX_Byte_Rising_c_979, 
        o_STM32_RX_Byte_Rising_c_978, o_STM32_RX_Byte_Rising_c_977, o_STM32_RX_Byte_Rising_c_976, 
        o_STM32_RX_Byte_Rising_c_975, o_STM32_RX_Byte_Rising_c_974, o_STM32_RX_Byte_Rising_c_973, 
        o_STM32_RX_Byte_Rising_c_972, o_STM32_RX_Byte_Rising_c_971, o_STM32_RX_Byte_Rising_c_970, 
        o_STM32_RX_Byte_Rising_c_969, o_STM32_RX_Byte_Rising_c_968, o_STM32_RX_Byte_Rising_c_967, 
        o_STM32_RX_Byte_Rising_c_966, o_STM32_RX_Byte_Rising_c_965, o_STM32_RX_Byte_Rising_c_964, 
        o_STM32_RX_Byte_Rising_c_963, o_STM32_RX_Byte_Rising_c_962, o_STM32_RX_Byte_Rising_c_961, 
        o_STM32_RX_Byte_Rising_c_960, o_STM32_RX_Byte_Rising_c_959, o_STM32_RX_Byte_Rising_c_958, 
        o_STM32_RX_Byte_Rising_c_957, o_STM32_RX_Byte_Rising_c_956, o_STM32_RX_Byte_Rising_c_955, 
        o_STM32_RX_Byte_Rising_c_954, o_STM32_RX_Byte_Rising_c_953, o_STM32_RX_Byte_Rising_c_952, 
        o_STM32_RX_Byte_Rising_c_951, o_STM32_RX_Byte_Rising_c_950, o_STM32_RX_Byte_Rising_c_949, 
        o_STM32_RX_Byte_Rising_c_948, o_STM32_RX_Byte_Rising_c_947, o_STM32_RX_Byte_Rising_c_946, 
        o_STM32_RX_Byte_Rising_c_945, o_STM32_RX_Byte_Rising_c_944, o_STM32_RX_Byte_Rising_c_943, 
        o_STM32_RX_Byte_Rising_c_942, o_STM32_RX_Byte_Rising_c_941, o_STM32_RX_Byte_Rising_c_940, 
        o_STM32_RX_Byte_Rising_c_939, o_STM32_RX_Byte_Rising_c_938, o_STM32_RX_Byte_Rising_c_937, 
        o_STM32_RX_Byte_Rising_c_936, o_STM32_RX_Byte_Rising_c_935, o_STM32_RX_Byte_Rising_c_934, 
        o_STM32_RX_Byte_Rising_c_933, o_STM32_RX_Byte_Rising_c_932, o_STM32_RX_Byte_Rising_c_931, 
        o_STM32_RX_Byte_Rising_c_930, o_STM32_RX_Byte_Rising_c_929, o_STM32_RX_Byte_Rising_c_928, 
        o_STM32_RX_Byte_Rising_c_927, o_STM32_RX_Byte_Rising_c_926, o_STM32_RX_Byte_Rising_c_925, 
        o_STM32_RX_Byte_Rising_c_924, o_STM32_RX_Byte_Rising_c_923, o_STM32_RX_Byte_Rising_c_922, 
        o_STM32_RX_Byte_Rising_c_921, o_STM32_RX_Byte_Rising_c_920, o_STM32_RX_Byte_Rising_c_919, 
        o_STM32_RX_Byte_Rising_c_918, o_STM32_RX_Byte_Rising_c_917, o_STM32_RX_Byte_Rising_c_916, 
        o_STM32_RX_Byte_Rising_c_915, o_STM32_RX_Byte_Rising_c_914, o_STM32_RX_Byte_Rising_c_913, 
        o_STM32_RX_Byte_Rising_c_912, o_STM32_RX_Byte_Rising_c_911, o_STM32_RX_Byte_Rising_c_910, 
        o_STM32_RX_Byte_Rising_c_909, o_STM32_RX_Byte_Rising_c_908, o_STM32_RX_Byte_Rising_c_907, 
        o_STM32_RX_Byte_Rising_c_906, o_STM32_RX_Byte_Rising_c_905, o_STM32_RX_Byte_Rising_c_904, 
        o_STM32_RX_Byte_Rising_c_903, o_STM32_RX_Byte_Rising_c_902, o_STM32_RX_Byte_Rising_c_901, 
        o_STM32_RX_Byte_Rising_c_900, o_STM32_RX_Byte_Rising_c_899, o_STM32_RX_Byte_Rising_c_898, 
        o_STM32_RX_Byte_Rising_c_897, o_STM32_RX_Byte_Rising_c_896, o_STM32_RX_Byte_Rising_c_895, 
        o_STM32_RX_Byte_Rising_c_894, o_STM32_RX_Byte_Rising_c_893, o_STM32_RX_Byte_Rising_c_892, 
        o_STM32_RX_Byte_Rising_c_891, o_STM32_RX_Byte_Rising_c_890, o_STM32_RX_Byte_Rising_c_889, 
        o_STM32_RX_Byte_Rising_c_888, o_STM32_RX_Byte_Rising_c_887, o_STM32_RX_Byte_Rising_c_886, 
        o_STM32_RX_Byte_Rising_c_885, o_STM32_RX_Byte_Rising_c_884, o_STM32_RX_Byte_Rising_c_883, 
        o_STM32_RX_Byte_Rising_c_882, o_STM32_RX_Byte_Rising_c_881, o_STM32_RX_Byte_Rising_c_880, 
        o_STM32_RX_Byte_Rising_c_879, o_STM32_RX_Byte_Rising_c_878, o_STM32_RX_Byte_Rising_c_877, 
        o_STM32_RX_Byte_Rising_c_876, o_STM32_RX_Byte_Rising_c_875, o_STM32_RX_Byte_Rising_c_874, 
        o_STM32_RX_Byte_Rising_c_873, o_STM32_RX_Byte_Rising_c_872, o_STM32_RX_Byte_Rising_c_871, 
        o_STM32_RX_Byte_Rising_c_870, o_STM32_RX_Byte_Rising_c_869, o_STM32_RX_Byte_Rising_c_868, 
        o_STM32_RX_Byte_Rising_c_867, o_STM32_RX_Byte_Rising_c_866, o_STM32_RX_Byte_Rising_c_865, 
        o_STM32_RX_Byte_Rising_c_864, o_STM32_RX_Byte_Rising_c_863, o_STM32_RX_Byte_Rising_c_862, 
        o_STM32_RX_Byte_Rising_c_861, o_STM32_RX_Byte_Rising_c_860, o_STM32_RX_Byte_Rising_c_859, 
        o_STM32_RX_Byte_Rising_c_858, o_STM32_RX_Byte_Rising_c_857, o_STM32_RX_Byte_Rising_c_856, 
        o_STM32_RX_Byte_Rising_c_855, o_STM32_RX_Byte_Rising_c_854, o_STM32_RX_Byte_Rising_c_853, 
        o_STM32_RX_Byte_Rising_c_852, o_STM32_RX_Byte_Rising_c_851, o_STM32_RX_Byte_Rising_c_850, 
        o_STM32_RX_Byte_Rising_c_849, o_STM32_RX_Byte_Rising_c_848, o_STM32_RX_Byte_Rising_c_847, 
        o_STM32_RX_Byte_Rising_c_846, o_STM32_RX_Byte_Rising_c_845, o_STM32_RX_Byte_Rising_c_844, 
        o_STM32_RX_Byte_Rising_c_843, o_STM32_RX_Byte_Rising_c_842, o_STM32_RX_Byte_Rising_c_841, 
        o_STM32_RX_Byte_Rising_c_840, o_STM32_RX_Byte_Rising_c_839, o_STM32_RX_Byte_Rising_c_838, 
        o_STM32_RX_Byte_Rising_c_837, o_STM32_RX_Byte_Rising_c_836, o_STM32_RX_Byte_Rising_c_835, 
        o_STM32_RX_Byte_Rising_c_834, o_STM32_RX_Byte_Rising_c_833, o_STM32_RX_Byte_Rising_c_832, 
        o_STM32_RX_Byte_Rising_c_831, o_STM32_RX_Byte_Rising_c_830, o_STM32_RX_Byte_Rising_c_829, 
        o_STM32_RX_Byte_Rising_c_828, o_STM32_RX_Byte_Rising_c_827, o_STM32_RX_Byte_Rising_c_826, 
        o_STM32_RX_Byte_Rising_c_825, o_STM32_RX_Byte_Rising_c_824, o_STM32_RX_Byte_Rising_c_823, 
        o_STM32_RX_Byte_Rising_c_822, o_STM32_RX_Byte_Rising_c_821, o_STM32_RX_Byte_Rising_c_820, 
        o_STM32_RX_Byte_Rising_c_819, o_STM32_RX_Byte_Rising_c_818, o_STM32_RX_Byte_Rising_c_817, 
        o_STM32_RX_Byte_Rising_c_816, o_STM32_RX_Byte_Rising_c_815, o_STM32_RX_Byte_Rising_c_814, 
        o_STM32_RX_Byte_Rising_c_813, o_STM32_RX_Byte_Rising_c_812, o_STM32_RX_Byte_Rising_c_811, 
        o_STM32_RX_Byte_Rising_c_810, o_STM32_RX_Byte_Rising_c_809, o_STM32_RX_Byte_Rising_c_808, 
        o_STM32_RX_Byte_Rising_c_807, o_STM32_RX_Byte_Rising_c_806, o_STM32_RX_Byte_Rising_c_805, 
        o_STM32_RX_Byte_Rising_c_804, o_STM32_RX_Byte_Rising_c_803, o_STM32_RX_Byte_Rising_c_802, 
        o_STM32_RX_Byte_Rising_c_801, o_STM32_RX_Byte_Rising_c_800, o_STM32_RX_Byte_Rising_c_799, 
        o_STM32_RX_Byte_Rising_c_798, o_STM32_RX_Byte_Rising_c_797, o_STM32_RX_Byte_Rising_c_796, 
        o_STM32_RX_Byte_Rising_c_795, o_STM32_RX_Byte_Rising_c_794, o_STM32_RX_Byte_Rising_c_793, 
        o_STM32_RX_Byte_Rising_c_792, o_STM32_RX_Byte_Rising_c_791, o_STM32_RX_Byte_Rising_c_790, 
        o_STM32_RX_Byte_Rising_c_789, o_STM32_RX_Byte_Rising_c_788, o_STM32_RX_Byte_Rising_c_787, 
        o_STM32_RX_Byte_Rising_c_786, o_STM32_RX_Byte_Rising_c_785, o_STM32_RX_Byte_Rising_c_784, 
        o_STM32_RX_Byte_Rising_c_783, o_STM32_RX_Byte_Rising_c_782, o_STM32_RX_Byte_Rising_c_781, 
        o_STM32_RX_Byte_Rising_c_780, o_STM32_RX_Byte_Rising_c_779, o_STM32_RX_Byte_Rising_c_778, 
        o_STM32_RX_Byte_Rising_c_777, o_STM32_RX_Byte_Rising_c_776, o_STM32_RX_Byte_Rising_c_775, 
        o_STM32_RX_Byte_Rising_c_774, o_STM32_RX_Byte_Rising_c_773, o_STM32_RX_Byte_Rising_c_772, 
        o_STM32_RX_Byte_Rising_c_771, o_STM32_RX_Byte_Rising_c_770, o_STM32_RX_Byte_Rising_c_769, 
        o_STM32_RX_Byte_Rising_c_768, o_STM32_RX_Byte_Rising_c_767, o_STM32_RX_Byte_Rising_c_766, 
        o_STM32_RX_Byte_Rising_c_765, o_STM32_RX_Byte_Rising_c_764, o_STM32_RX_Byte_Rising_c_763, 
        o_STM32_RX_Byte_Rising_c_762, o_STM32_RX_Byte_Rising_c_761, o_STM32_RX_Byte_Rising_c_760, 
        o_STM32_RX_Byte_Rising_c_759, o_STM32_RX_Byte_Rising_c_758, o_STM32_RX_Byte_Rising_c_757, 
        o_STM32_RX_Byte_Rising_c_756, o_STM32_RX_Byte_Rising_c_755, o_STM32_RX_Byte_Rising_c_754, 
        o_STM32_RX_Byte_Rising_c_753, o_STM32_RX_Byte_Rising_c_752, o_STM32_RX_Byte_Rising_c_751, 
        o_STM32_RX_Byte_Rising_c_750, o_STM32_RX_Byte_Rising_c_749, o_STM32_RX_Byte_Rising_c_748, 
        o_STM32_RX_Byte_Rising_c_747, o_STM32_RX_Byte_Rising_c_746, o_STM32_RX_Byte_Rising_c_745, 
        o_STM32_RX_Byte_Rising_c_744, o_STM32_RX_Byte_Rising_c_743, o_STM32_RX_Byte_Rising_c_742, 
        o_STM32_RX_Byte_Rising_c_741, o_STM32_RX_Byte_Rising_c_740, o_STM32_RX_Byte_Rising_c_739, 
        o_STM32_RX_Byte_Rising_c_738, o_STM32_RX_Byte_Rising_c_737, o_STM32_RX_Byte_Rising_c_736, 
        o_STM32_RX_Byte_Rising_c_735, o_STM32_RX_Byte_Rising_c_734, o_STM32_RX_Byte_Rising_c_733, 
        o_STM32_RX_Byte_Rising_c_732, o_STM32_RX_Byte_Rising_c_731, o_STM32_RX_Byte_Rising_c_730, 
        o_STM32_RX_Byte_Rising_c_729, o_STM32_RX_Byte_Rising_c_728, o_STM32_RX_Byte_Rising_c_727, 
        o_STM32_RX_Byte_Rising_c_726, o_STM32_RX_Byte_Rising_c_725, o_STM32_RX_Byte_Rising_c_724, 
        o_STM32_RX_Byte_Rising_c_723, o_STM32_RX_Byte_Rising_c_722, o_STM32_RX_Byte_Rising_c_721, 
        o_STM32_RX_Byte_Rising_c_720, o_STM32_RX_Byte_Rising_c_719, o_STM32_RX_Byte_Rising_c_718, 
        o_STM32_RX_Byte_Rising_c_717, o_STM32_RX_Byte_Rising_c_716, o_STM32_RX_Byte_Rising_c_715, 
        o_STM32_RX_Byte_Rising_c_714, o_STM32_RX_Byte_Rising_c_713, o_STM32_RX_Byte_Rising_c_712, 
        o_STM32_RX_Byte_Rising_c_711, o_STM32_RX_Byte_Rising_c_710, o_STM32_RX_Byte_Rising_c_709, 
        o_STM32_RX_Byte_Rising_c_708, o_STM32_RX_Byte_Rising_c_707, o_STM32_RX_Byte_Rising_c_706, 
        o_STM32_RX_Byte_Rising_c_705, o_STM32_RX_Byte_Rising_c_704, o_STM32_RX_Byte_Rising_c_703, 
        o_STM32_RX_Byte_Rising_c_702, o_STM32_RX_Byte_Rising_c_701, o_STM32_RX_Byte_Rising_c_700, 
        o_STM32_RX_Byte_Rising_c_699, o_STM32_RX_Byte_Rising_c_698, o_STM32_RX_Byte_Rising_c_697, 
        o_STM32_RX_Byte_Rising_c_696, o_STM32_RX_Byte_Rising_c_695, o_STM32_RX_Byte_Rising_c_694, 
        o_STM32_RX_Byte_Rising_c_693, o_STM32_RX_Byte_Rising_c_692, o_STM32_RX_Byte_Rising_c_691, 
        o_STM32_RX_Byte_Rising_c_690, o_STM32_RX_Byte_Rising_c_689, o_STM32_RX_Byte_Rising_c_688, 
        o_STM32_RX_Byte_Rising_c_687, o_STM32_RX_Byte_Rising_c_686, o_STM32_RX_Byte_Rising_c_685, 
        o_STM32_RX_Byte_Rising_c_684, o_STM32_RX_Byte_Rising_c_683, o_STM32_RX_Byte_Rising_c_682, 
        o_STM32_RX_Byte_Rising_c_681, o_STM32_RX_Byte_Rising_c_680, o_STM32_RX_Byte_Rising_c_679, 
        o_STM32_RX_Byte_Rising_c_678, o_STM32_RX_Byte_Rising_c_677, o_STM32_RX_Byte_Rising_c_676, 
        o_STM32_RX_Byte_Rising_c_675, o_STM32_RX_Byte_Rising_c_674, o_STM32_RX_Byte_Rising_c_673, 
        o_STM32_RX_Byte_Rising_c_672, o_STM32_RX_Byte_Rising_c_671, o_STM32_RX_Byte_Rising_c_670, 
        o_STM32_RX_Byte_Rising_c_669, o_STM32_RX_Byte_Rising_c_668, o_STM32_RX_Byte_Rising_c_667, 
        o_STM32_RX_Byte_Rising_c_666, o_STM32_RX_Byte_Rising_c_665, o_STM32_RX_Byte_Rising_c_664, 
        o_STM32_RX_Byte_Rising_c_663, o_STM32_RX_Byte_Rising_c_662, o_STM32_RX_Byte_Rising_c_661, 
        o_STM32_RX_Byte_Rising_c_660, o_STM32_RX_Byte_Rising_c_659, o_STM32_RX_Byte_Rising_c_658, 
        o_STM32_RX_Byte_Rising_c_657, o_STM32_RX_Byte_Rising_c_656, o_STM32_RX_Byte_Rising_c_655, 
        o_STM32_RX_Byte_Rising_c_654, o_STM32_RX_Byte_Rising_c_653, o_STM32_RX_Byte_Rising_c_652, 
        o_STM32_RX_Byte_Rising_c_651, o_STM32_RX_Byte_Rising_c_650, o_STM32_RX_Byte_Rising_c_649, 
        o_STM32_RX_Byte_Rising_c_648, o_STM32_RX_Byte_Rising_c_647, o_STM32_RX_Byte_Rising_c_646, 
        o_STM32_RX_Byte_Rising_c_645, o_STM32_RX_Byte_Rising_c_644, o_STM32_RX_Byte_Rising_c_643, 
        o_STM32_RX_Byte_Rising_c_642, o_STM32_RX_Byte_Rising_c_641, o_STM32_RX_Byte_Rising_c_640, 
        o_STM32_RX_Byte_Rising_c_639, o_STM32_RX_Byte_Rising_c_638, o_STM32_RX_Byte_Rising_c_637, 
        o_STM32_RX_Byte_Rising_c_636, o_STM32_RX_Byte_Rising_c_635, o_STM32_RX_Byte_Rising_c_634, 
        o_STM32_RX_Byte_Rising_c_633, o_STM32_RX_Byte_Rising_c_632, o_STM32_RX_Byte_Rising_c_631, 
        o_STM32_RX_Byte_Rising_c_630, o_STM32_RX_Byte_Rising_c_629, o_STM32_RX_Byte_Rising_c_628, 
        o_STM32_RX_Byte_Rising_c_627, o_STM32_RX_Byte_Rising_c_626, o_STM32_RX_Byte_Rising_c_625, 
        o_STM32_RX_Byte_Rising_c_624, o_STM32_RX_Byte_Rising_c_623, o_STM32_RX_Byte_Rising_c_622, 
        o_STM32_RX_Byte_Rising_c_621, o_STM32_RX_Byte_Rising_c_620, o_STM32_RX_Byte_Rising_c_619, 
        o_STM32_RX_Byte_Rising_c_618, o_STM32_RX_Byte_Rising_c_617, o_STM32_RX_Byte_Rising_c_616, 
        o_STM32_RX_Byte_Rising_c_615, o_STM32_RX_Byte_Rising_c_614, o_STM32_RX_Byte_Rising_c_613, 
        o_STM32_RX_Byte_Rising_c_612, o_STM32_RX_Byte_Rising_c_611, o_STM32_RX_Byte_Rising_c_610, 
        o_STM32_RX_Byte_Rising_c_609, o_STM32_RX_Byte_Rising_c_608, o_STM32_RX_Byte_Rising_c_607, 
        o_STM32_RX_Byte_Rising_c_606, o_STM32_RX_Byte_Rising_c_605, o_STM32_RX_Byte_Rising_c_604, 
        o_STM32_RX_Byte_Rising_c_603, o_STM32_RX_Byte_Rising_c_602, o_STM32_RX_Byte_Rising_c_601, 
        o_STM32_RX_Byte_Rising_c_600, o_STM32_RX_Byte_Rising_c_599, o_STM32_RX_Byte_Rising_c_598, 
        o_STM32_RX_Byte_Rising_c_597, o_STM32_RX_Byte_Rising_c_596, o_STM32_RX_Byte_Rising_c_595, 
        o_STM32_RX_Byte_Rising_c_594, o_STM32_RX_Byte_Rising_c_593, o_STM32_RX_Byte_Rising_c_592, 
        o_STM32_RX_Byte_Rising_c_591, o_STM32_RX_Byte_Rising_c_590, o_STM32_RX_Byte_Rising_c_589, 
        o_STM32_RX_Byte_Rising_c_588, o_STM32_RX_Byte_Rising_c_587, o_STM32_RX_Byte_Rising_c_586, 
        o_STM32_RX_Byte_Rising_c_585, o_STM32_RX_Byte_Rising_c_584, o_STM32_RX_Byte_Rising_c_583, 
        o_STM32_RX_Byte_Rising_c_582, o_STM32_RX_Byte_Rising_c_581, o_STM32_RX_Byte_Rising_c_580, 
        o_STM32_RX_Byte_Rising_c_579, o_STM32_RX_Byte_Rising_c_578, o_STM32_RX_Byte_Rising_c_577, 
        o_STM32_RX_Byte_Rising_c_576, o_STM32_RX_Byte_Rising_c_575, o_STM32_RX_Byte_Rising_c_574, 
        o_STM32_RX_Byte_Rising_c_573, o_STM32_RX_Byte_Rising_c_572, o_STM32_RX_Byte_Rising_c_571, 
        o_STM32_RX_Byte_Rising_c_570, o_STM32_RX_Byte_Rising_c_569, o_STM32_RX_Byte_Rising_c_568, 
        o_STM32_RX_Byte_Rising_c_567, o_STM32_RX_Byte_Rising_c_566, o_STM32_RX_Byte_Rising_c_565, 
        o_STM32_RX_Byte_Rising_c_564, o_STM32_RX_Byte_Rising_c_563, o_STM32_RX_Byte_Rising_c_562, 
        o_STM32_RX_Byte_Rising_c_561, o_STM32_RX_Byte_Rising_c_560, o_STM32_RX_Byte_Rising_c_559, 
        o_STM32_RX_Byte_Rising_c_558, o_STM32_RX_Byte_Rising_c_557, o_STM32_RX_Byte_Rising_c_556, 
        o_STM32_RX_Byte_Rising_c_555, o_STM32_RX_Byte_Rising_c_554, o_STM32_RX_Byte_Rising_c_553, 
        o_STM32_RX_Byte_Rising_c_552, o_STM32_RX_Byte_Rising_c_551, o_STM32_RX_Byte_Rising_c_550, 
        o_STM32_RX_Byte_Rising_c_549, o_STM32_RX_Byte_Rising_c_548, o_STM32_RX_Byte_Rising_c_547, 
        o_STM32_RX_Byte_Rising_c_546, o_STM32_RX_Byte_Rising_c_545, o_STM32_RX_Byte_Rising_c_544, 
        o_STM32_RX_Byte_Rising_c_543, o_STM32_RX_Byte_Rising_c_542, o_STM32_RX_Byte_Rising_c_541, 
        o_STM32_RX_Byte_Rising_c_540, o_STM32_RX_Byte_Rising_c_539, o_STM32_RX_Byte_Rising_c_538, 
        o_STM32_RX_Byte_Rising_c_537, o_STM32_RX_Byte_Rising_c_536, o_STM32_RX_Byte_Rising_c_535, 
        o_STM32_RX_Byte_Rising_c_534, o_STM32_RX_Byte_Rising_c_533, o_STM32_RX_Byte_Rising_c_532, 
        o_STM32_RX_Byte_Rising_c_531, o_STM32_RX_Byte_Rising_c_530, o_STM32_RX_Byte_Rising_c_529, 
        o_STM32_RX_Byte_Rising_c_528, o_STM32_RX_Byte_Rising_c_527, o_STM32_RX_Byte_Rising_c_526, 
        o_STM32_RX_Byte_Rising_c_525, o_STM32_RX_Byte_Rising_c_524, o_STM32_RX_Byte_Rising_c_523, 
        o_STM32_RX_Byte_Rising_c_522, o_STM32_RX_Byte_Rising_c_521, o_STM32_RX_Byte_Rising_c_520, 
        o_STM32_RX_Byte_Rising_c_519, o_STM32_RX_Byte_Rising_c_518, o_STM32_RX_Byte_Rising_c_517, 
        o_STM32_RX_Byte_Rising_c_516, o_STM32_RX_Byte_Rising_c_515, o_STM32_RX_Byte_Rising_c_514, 
        o_STM32_RX_Byte_Rising_c_513, o_STM32_RX_Byte_Rising_c_512, o_STM32_RX_Byte_Rising_c_511, 
        o_STM32_RX_Byte_Rising_c_510, o_STM32_RX_Byte_Rising_c_509, o_STM32_RX_Byte_Rising_c_508, 
        o_STM32_RX_Byte_Rising_c_507, o_STM32_RX_Byte_Rising_c_506, o_STM32_RX_Byte_Rising_c_505, 
        o_STM32_RX_Byte_Rising_c_504, o_STM32_RX_Byte_Rising_c_503, o_STM32_RX_Byte_Rising_c_502, 
        o_STM32_RX_Byte_Rising_c_501, o_STM32_RX_Byte_Rising_c_500, o_STM32_RX_Byte_Rising_c_499, 
        o_STM32_RX_Byte_Rising_c_498, o_STM32_RX_Byte_Rising_c_497, o_STM32_RX_Byte_Rising_c_496, 
        o_STM32_RX_Byte_Rising_c_495, o_STM32_RX_Byte_Rising_c_494, o_STM32_RX_Byte_Rising_c_493, 
        o_STM32_RX_Byte_Rising_c_492, o_STM32_RX_Byte_Rising_c_491, o_STM32_RX_Byte_Rising_c_490, 
        o_STM32_RX_Byte_Rising_c_489, o_STM32_RX_Byte_Rising_c_488, o_STM32_RX_Byte_Rising_c_487, 
        o_STM32_RX_Byte_Rising_c_486, o_STM32_RX_Byte_Rising_c_485, o_STM32_RX_Byte_Rising_c_484, 
        o_STM32_RX_Byte_Rising_c_483, o_STM32_RX_Byte_Rising_c_482, o_STM32_RX_Byte_Rising_c_481, 
        o_STM32_RX_Byte_Rising_c_480, o_STM32_RX_Byte_Rising_c_479, o_STM32_RX_Byte_Rising_c_478, 
        o_STM32_RX_Byte_Rising_c_477, o_STM32_RX_Byte_Rising_c_476, o_STM32_RX_Byte_Rising_c_475, 
        o_STM32_RX_Byte_Rising_c_474, o_STM32_RX_Byte_Rising_c_473, o_STM32_RX_Byte_Rising_c_472, 
        o_STM32_RX_Byte_Rising_c_471, o_STM32_RX_Byte_Rising_c_470, o_STM32_RX_Byte_Rising_c_469, 
        o_STM32_RX_Byte_Rising_c_468, o_STM32_RX_Byte_Rising_c_467, o_STM32_RX_Byte_Rising_c_466, 
        o_STM32_RX_Byte_Rising_c_465, o_STM32_RX_Byte_Rising_c_464, o_STM32_RX_Byte_Rising_c_463, 
        o_STM32_RX_Byte_Rising_c_462, o_STM32_RX_Byte_Rising_c_461, o_STM32_RX_Byte_Rising_c_460, 
        o_STM32_RX_Byte_Rising_c_459, o_STM32_RX_Byte_Rising_c_458, o_STM32_RX_Byte_Rising_c_457, 
        o_STM32_RX_Byte_Rising_c_456, o_STM32_RX_Byte_Rising_c_455, o_STM32_RX_Byte_Rising_c_454, 
        o_STM32_RX_Byte_Rising_c_453, o_STM32_RX_Byte_Rising_c_452, o_STM32_RX_Byte_Rising_c_451, 
        o_STM32_RX_Byte_Rising_c_450, o_STM32_RX_Byte_Rising_c_449, o_STM32_RX_Byte_Rising_c_448, 
        o_STM32_RX_Byte_Rising_c_447, o_STM32_RX_Byte_Rising_c_446, o_STM32_RX_Byte_Rising_c_445, 
        o_STM32_RX_Byte_Rising_c_444, o_STM32_RX_Byte_Rising_c_443, o_STM32_RX_Byte_Rising_c_442, 
        o_STM32_RX_Byte_Rising_c_441, o_STM32_RX_Byte_Rising_c_440, o_STM32_RX_Byte_Rising_c_439, 
        o_STM32_RX_Byte_Rising_c_438, o_STM32_RX_Byte_Rising_c_437, o_STM32_RX_Byte_Rising_c_436, 
        o_STM32_RX_Byte_Rising_c_435, o_STM32_RX_Byte_Rising_c_434, o_STM32_RX_Byte_Rising_c_433, 
        o_STM32_RX_Byte_Rising_c_432, o_STM32_RX_Byte_Rising_c_431, o_STM32_RX_Byte_Rising_c_430, 
        o_STM32_RX_Byte_Rising_c_429, o_STM32_RX_Byte_Rising_c_428, o_STM32_RX_Byte_Rising_c_427, 
        o_STM32_RX_Byte_Rising_c_426, o_STM32_RX_Byte_Rising_c_425, o_STM32_RX_Byte_Rising_c_424, 
        o_STM32_RX_Byte_Rising_c_423, o_STM32_RX_Byte_Rising_c_422, o_STM32_RX_Byte_Rising_c_421, 
        o_STM32_RX_Byte_Rising_c_420, o_STM32_RX_Byte_Rising_c_419, o_STM32_RX_Byte_Rising_c_418, 
        o_STM32_RX_Byte_Rising_c_417, o_STM32_RX_Byte_Rising_c_416, o_STM32_RX_Byte_Rising_c_415, 
        o_STM32_RX_Byte_Rising_c_414, o_STM32_RX_Byte_Rising_c_413, o_STM32_RX_Byte_Rising_c_412, 
        o_STM32_RX_Byte_Rising_c_411, o_STM32_RX_Byte_Rising_c_410, o_STM32_RX_Byte_Rising_c_409, 
        o_STM32_RX_Byte_Rising_c_408, o_STM32_RX_Byte_Rising_c_407, o_STM32_RX_Byte_Rising_c_406, 
        o_STM32_RX_Byte_Rising_c_405, o_STM32_RX_Byte_Rising_c_404, o_STM32_RX_Byte_Rising_c_403, 
        o_STM32_RX_Byte_Rising_c_402, o_STM32_RX_Byte_Rising_c_401, o_STM32_RX_Byte_Rising_c_400, 
        o_STM32_RX_Byte_Rising_c_399, o_STM32_RX_Byte_Rising_c_398, o_STM32_RX_Byte_Rising_c_397, 
        o_STM32_RX_Byte_Rising_c_396, o_STM32_RX_Byte_Rising_c_395, o_STM32_RX_Byte_Rising_c_394, 
        o_STM32_RX_Byte_Rising_c_393, o_STM32_RX_Byte_Rising_c_392, o_STM32_RX_Byte_Rising_c_391, 
        o_STM32_RX_Byte_Rising_c_390, o_STM32_RX_Byte_Rising_c_389, o_STM32_RX_Byte_Rising_c_388, 
        o_STM32_RX_Byte_Rising_c_387, o_STM32_RX_Byte_Rising_c_386, o_STM32_RX_Byte_Rising_c_385, 
        o_STM32_RX_Byte_Rising_c_384, o_STM32_RX_Byte_Rising_c_383, o_STM32_RX_Byte_Rising_c_382, 
        o_STM32_RX_Byte_Rising_c_381, o_STM32_RX_Byte_Rising_c_380, o_STM32_RX_Byte_Rising_c_379, 
        o_STM32_RX_Byte_Rising_c_378, o_STM32_RX_Byte_Rising_c_377, o_STM32_RX_Byte_Rising_c_376, 
        o_STM32_RX_Byte_Rising_c_375, o_STM32_RX_Byte_Rising_c_374, o_STM32_RX_Byte_Rising_c_373, 
        o_STM32_RX_Byte_Rising_c_372, o_STM32_RX_Byte_Rising_c_371, o_STM32_RX_Byte_Rising_c_370, 
        o_STM32_RX_Byte_Rising_c_369, o_STM32_RX_Byte_Rising_c_368, o_STM32_RX_Byte_Rising_c_367, 
        o_STM32_RX_Byte_Rising_c_366, o_STM32_RX_Byte_Rising_c_365, o_STM32_RX_Byte_Rising_c_364, 
        o_STM32_RX_Byte_Rising_c_363, o_STM32_RX_Byte_Rising_c_362, o_STM32_RX_Byte_Rising_c_361, 
        o_STM32_RX_Byte_Rising_c_360, o_STM32_RX_Byte_Rising_c_359, o_STM32_RX_Byte_Rising_c_358, 
        o_STM32_RX_Byte_Rising_c_357, o_STM32_RX_Byte_Rising_c_356, o_STM32_RX_Byte_Rising_c_355, 
        o_STM32_RX_Byte_Rising_c_354, o_STM32_RX_Byte_Rising_c_353, o_STM32_RX_Byte_Rising_c_352, 
        o_STM32_RX_Byte_Rising_c_351, o_STM32_RX_Byte_Rising_c_350, o_STM32_RX_Byte_Rising_c_349, 
        o_STM32_RX_Byte_Rising_c_348, o_STM32_RX_Byte_Rising_c_347, o_STM32_RX_Byte_Rising_c_346, 
        o_STM32_RX_Byte_Rising_c_345, o_STM32_RX_Byte_Rising_c_344, o_STM32_RX_Byte_Rising_c_343, 
        o_STM32_RX_Byte_Rising_c_342, o_STM32_RX_Byte_Rising_c_341, o_STM32_RX_Byte_Rising_c_340, 
        o_STM32_RX_Byte_Rising_c_339, o_STM32_RX_Byte_Rising_c_338, o_STM32_RX_Byte_Rising_c_337, 
        o_STM32_RX_Byte_Rising_c_336, o_STM32_RX_Byte_Rising_c_335, o_STM32_RX_Byte_Rising_c_334, 
        o_STM32_RX_Byte_Rising_c_333, o_STM32_RX_Byte_Rising_c_332, o_STM32_RX_Byte_Rising_c_331, 
        o_STM32_RX_Byte_Rising_c_330, o_STM32_RX_Byte_Rising_c_329, o_STM32_RX_Byte_Rising_c_328, 
        o_STM32_RX_Byte_Rising_c_327, o_STM32_RX_Byte_Rising_c_326, o_STM32_RX_Byte_Rising_c_325, 
        o_STM32_RX_Byte_Rising_c_324, o_STM32_RX_Byte_Rising_c_323, o_STM32_RX_Byte_Rising_c_322, 
        o_STM32_RX_Byte_Rising_c_321, o_STM32_RX_Byte_Rising_c_320, o_STM32_RX_Byte_Rising_c_319, 
        o_STM32_RX_Byte_Rising_c_318, o_STM32_RX_Byte_Rising_c_317, o_STM32_RX_Byte_Rising_c_316, 
        o_STM32_RX_Byte_Rising_c_315, o_STM32_RX_Byte_Rising_c_314, o_STM32_RX_Byte_Rising_c_313, 
        o_STM32_RX_Byte_Rising_c_312, o_STM32_RX_Byte_Rising_c_311, o_STM32_RX_Byte_Rising_c_310, 
        o_STM32_RX_Byte_Rising_c_309, o_STM32_RX_Byte_Rising_c_308, o_STM32_RX_Byte_Rising_c_307, 
        o_STM32_RX_Byte_Rising_c_306, o_STM32_RX_Byte_Rising_c_305, o_STM32_RX_Byte_Rising_c_304, 
        o_STM32_RX_Byte_Rising_c_303, o_STM32_RX_Byte_Rising_c_302, o_STM32_RX_Byte_Rising_c_301, 
        o_STM32_RX_Byte_Rising_c_300, o_STM32_RX_Byte_Rising_c_299, o_STM32_RX_Byte_Rising_c_298, 
        o_STM32_RX_Byte_Rising_c_297, o_STM32_RX_Byte_Rising_c_296, o_STM32_RX_Byte_Rising_c_295, 
        o_STM32_RX_Byte_Rising_c_294, o_STM32_RX_Byte_Rising_c_293, o_STM32_RX_Byte_Rising_c_292, 
        o_STM32_RX_Byte_Rising_c_291, o_STM32_RX_Byte_Rising_c_290, o_STM32_RX_Byte_Rising_c_289, 
        o_STM32_RX_Byte_Rising_c_288, o_STM32_RX_Byte_Rising_c_287, o_STM32_RX_Byte_Rising_c_286, 
        o_STM32_RX_Byte_Rising_c_285, o_STM32_RX_Byte_Rising_c_284, o_STM32_RX_Byte_Rising_c_283, 
        o_STM32_RX_Byte_Rising_c_282, o_STM32_RX_Byte_Rising_c_281, o_STM32_RX_Byte_Rising_c_280, 
        o_STM32_RX_Byte_Rising_c_279, o_STM32_RX_Byte_Rising_c_278, o_STM32_RX_Byte_Rising_c_277, 
        o_STM32_RX_Byte_Rising_c_276, o_STM32_RX_Byte_Rising_c_275, o_STM32_RX_Byte_Rising_c_274, 
        o_STM32_RX_Byte_Rising_c_273, o_STM32_RX_Byte_Rising_c_272, o_STM32_RX_Byte_Rising_c_271, 
        o_STM32_RX_Byte_Rising_c_270, o_STM32_RX_Byte_Rising_c_269, o_STM32_RX_Byte_Rising_c_268, 
        o_STM32_RX_Byte_Rising_c_267, o_STM32_RX_Byte_Rising_c_266, o_STM32_RX_Byte_Rising_c_265, 
        o_STM32_RX_Byte_Rising_c_264, o_STM32_RX_Byte_Rising_c_263, o_STM32_RX_Byte_Rising_c_262, 
        o_STM32_RX_Byte_Rising_c_261, o_STM32_RX_Byte_Rising_c_260, o_STM32_RX_Byte_Rising_c_259, 
        o_STM32_RX_Byte_Rising_c_258, o_STM32_RX_Byte_Rising_c_257, o_STM32_RX_Byte_Rising_c_256, 
        o_STM32_RX_Byte_Rising_c_255, o_STM32_RX_Byte_Rising_c_254, o_STM32_RX_Byte_Rising_c_253, 
        o_STM32_RX_Byte_Rising_c_252, o_STM32_RX_Byte_Rising_c_251, o_STM32_RX_Byte_Rising_c_250, 
        o_STM32_RX_Byte_Rising_c_249, o_STM32_RX_Byte_Rising_c_248, o_STM32_RX_Byte_Rising_c_247, 
        o_STM32_RX_Byte_Rising_c_246, o_STM32_RX_Byte_Rising_c_245, o_STM32_RX_Byte_Rising_c_244, 
        o_STM32_RX_Byte_Rising_c_243, o_STM32_RX_Byte_Rising_c_242, o_STM32_RX_Byte_Rising_c_241, 
        o_STM32_RX_Byte_Rising_c_240, o_STM32_RX_Byte_Rising_c_239, o_STM32_RX_Byte_Rising_c_238, 
        o_STM32_RX_Byte_Rising_c_237, o_STM32_RX_Byte_Rising_c_236, o_STM32_RX_Byte_Rising_c_235, 
        o_STM32_RX_Byte_Rising_c_234, o_STM32_RX_Byte_Rising_c_233, o_STM32_RX_Byte_Rising_c_232, 
        o_STM32_RX_Byte_Rising_c_231, o_STM32_RX_Byte_Rising_c_230, o_STM32_RX_Byte_Rising_c_229, 
        o_STM32_RX_Byte_Rising_c_228, o_STM32_RX_Byte_Rising_c_227, o_STM32_RX_Byte_Rising_c_226, 
        o_STM32_RX_Byte_Rising_c_225, o_STM32_RX_Byte_Rising_c_224, o_STM32_RX_Byte_Rising_c_223, 
        o_STM32_RX_Byte_Rising_c_222, o_STM32_RX_Byte_Rising_c_221, o_STM32_RX_Byte_Rising_c_220, 
        o_STM32_RX_Byte_Rising_c_219, o_STM32_RX_Byte_Rising_c_218, o_STM32_RX_Byte_Rising_c_217, 
        o_STM32_RX_Byte_Rising_c_216, o_STM32_RX_Byte_Rising_c_215, o_STM32_RX_Byte_Rising_c_214, 
        o_STM32_RX_Byte_Rising_c_213, o_STM32_RX_Byte_Rising_c_212, o_STM32_RX_Byte_Rising_c_211, 
        o_STM32_RX_Byte_Rising_c_210, o_STM32_RX_Byte_Rising_c_209, o_STM32_RX_Byte_Rising_c_208, 
        o_STM32_RX_Byte_Rising_c_207, o_STM32_RX_Byte_Rising_c_206, o_STM32_RX_Byte_Rising_c_205, 
        o_STM32_RX_Byte_Rising_c_204, o_STM32_RX_Byte_Rising_c_203, o_STM32_RX_Byte_Rising_c_202, 
        o_STM32_RX_Byte_Rising_c_201, o_STM32_RX_Byte_Rising_c_200, o_STM32_RX_Byte_Rising_c_199, 
        o_STM32_RX_Byte_Rising_c_198, o_STM32_RX_Byte_Rising_c_197, o_STM32_RX_Byte_Rising_c_196, 
        o_STM32_RX_Byte_Rising_c_195, o_STM32_RX_Byte_Rising_c_194, o_STM32_RX_Byte_Rising_c_193, 
        o_STM32_RX_Byte_Rising_c_192, o_STM32_RX_Byte_Rising_c_191, o_STM32_RX_Byte_Rising_c_190, 
        o_STM32_RX_Byte_Rising_c_189, o_STM32_RX_Byte_Rising_c_188, o_STM32_RX_Byte_Rising_c_187, 
        o_STM32_RX_Byte_Rising_c_186, o_STM32_RX_Byte_Rising_c_185, o_STM32_RX_Byte_Rising_c_184, 
        o_STM32_RX_Byte_Rising_c_183, o_STM32_RX_Byte_Rising_c_182, o_STM32_RX_Byte_Rising_c_181, 
        o_STM32_RX_Byte_Rising_c_180, o_STM32_RX_Byte_Rising_c_179, o_STM32_RX_Byte_Rising_c_178, 
        o_STM32_RX_Byte_Rising_c_177, o_STM32_RX_Byte_Rising_c_176, o_STM32_RX_Byte_Rising_c_175, 
        o_STM32_RX_Byte_Rising_c_174, o_STM32_RX_Byte_Rising_c_173, o_STM32_RX_Byte_Rising_c_172, 
        o_STM32_RX_Byte_Rising_c_171, o_STM32_RX_Byte_Rising_c_170, o_STM32_RX_Byte_Rising_c_169, 
        o_STM32_RX_Byte_Rising_c_168, o_STM32_RX_Byte_Rising_c_167, o_STM32_RX_Byte_Rising_c_166, 
        o_STM32_RX_Byte_Rising_c_165, o_STM32_RX_Byte_Rising_c_164, o_STM32_RX_Byte_Rising_c_163, 
        o_STM32_RX_Byte_Rising_c_162, o_STM32_RX_Byte_Rising_c_161, o_STM32_RX_Byte_Rising_c_160, 
        o_STM32_RX_Byte_Rising_c_159, o_STM32_RX_Byte_Rising_c_158, o_STM32_RX_Byte_Rising_c_157, 
        o_STM32_RX_Byte_Rising_c_156, o_STM32_RX_Byte_Rising_c_155, o_STM32_RX_Byte_Rising_c_154, 
        o_STM32_RX_Byte_Rising_c_153, o_STM32_RX_Byte_Rising_c_152, o_STM32_RX_Byte_Rising_c_151, 
        o_STM32_RX_Byte_Rising_c_150, o_STM32_RX_Byte_Rising_c_149, o_STM32_RX_Byte_Rising_c_148, 
        o_STM32_RX_Byte_Rising_c_147, o_STM32_RX_Byte_Rising_c_146, o_STM32_RX_Byte_Rising_c_145, 
        o_STM32_RX_Byte_Rising_c_144, o_STM32_RX_Byte_Rising_c_143, o_STM32_RX_Byte_Rising_c_142, 
        o_STM32_RX_Byte_Rising_c_141, o_STM32_RX_Byte_Rising_c_140, o_STM32_RX_Byte_Rising_c_139, 
        o_STM32_RX_Byte_Rising_c_138, o_STM32_RX_Byte_Rising_c_137, o_STM32_RX_Byte_Rising_c_136, 
        o_STM32_RX_Byte_Rising_c_135, o_STM32_RX_Byte_Rising_c_134, o_STM32_RX_Byte_Rising_c_133, 
        o_STM32_RX_Byte_Rising_c_132, o_STM32_RX_Byte_Rising_c_131, o_STM32_RX_Byte_Rising_c_130, 
        o_STM32_RX_Byte_Rising_c_129, o_STM32_RX_Byte_Rising_c_128, o_STM32_RX_Byte_Rising_c_127, 
        o_STM32_RX_Byte_Rising_c_126, o_STM32_RX_Byte_Rising_c_125, o_STM32_RX_Byte_Rising_c_124, 
        o_STM32_RX_Byte_Rising_c_123, o_STM32_RX_Byte_Rising_c_122, o_STM32_RX_Byte_Rising_c_121, 
        o_STM32_RX_Byte_Rising_c_120, o_STM32_RX_Byte_Rising_c_119, o_STM32_RX_Byte_Rising_c_118, 
        o_STM32_RX_Byte_Rising_c_117, o_STM32_RX_Byte_Rising_c_116, o_STM32_RX_Byte_Rising_c_115, 
        o_STM32_RX_Byte_Rising_c_114, o_STM32_RX_Byte_Rising_c_113, o_STM32_RX_Byte_Rising_c_112, 
        o_STM32_RX_Byte_Rising_c_111, o_STM32_RX_Byte_Rising_c_110, o_STM32_RX_Byte_Rising_c_109, 
        o_STM32_RX_Byte_Rising_c_108, o_STM32_RX_Byte_Rising_c_107, o_STM32_RX_Byte_Rising_c_106, 
        o_STM32_RX_Byte_Rising_c_105, o_STM32_RX_Byte_Rising_c_104, o_STM32_RX_Byte_Rising_c_103, 
        o_STM32_RX_Byte_Rising_c_102, o_STM32_RX_Byte_Rising_c_101, o_STM32_RX_Byte_Rising_c_100, 
        o_STM32_RX_Byte_Rising_c_99, o_STM32_RX_Byte_Rising_c_98, o_STM32_RX_Byte_Rising_c_97, 
        o_STM32_RX_Byte_Rising_c_96, o_STM32_RX_Byte_Rising_c_95, o_STM32_RX_Byte_Rising_c_94, 
        o_STM32_RX_Byte_Rising_c_93, o_STM32_RX_Byte_Rising_c_92, o_STM32_RX_Byte_Rising_c_91, 
        o_STM32_RX_Byte_Rising_c_90, o_STM32_RX_Byte_Rising_c_89, o_STM32_RX_Byte_Rising_c_88, 
        o_STM32_RX_Byte_Rising_c_87, o_STM32_RX_Byte_Rising_c_86, o_STM32_RX_Byte_Rising_c_85, 
        o_STM32_RX_Byte_Rising_c_84, o_STM32_RX_Byte_Rising_c_83, o_STM32_RX_Byte_Rising_c_82, 
        o_STM32_RX_Byte_Rising_c_81, o_STM32_RX_Byte_Rising_c_80, o_STM32_RX_Byte_Rising_c_79, 
        o_STM32_RX_Byte_Rising_c_78, o_STM32_RX_Byte_Rising_c_77, o_STM32_RX_Byte_Rising_c_76, 
        o_STM32_RX_Byte_Rising_c_75, o_STM32_RX_Byte_Rising_c_74, o_STM32_RX_Byte_Rising_c_73, 
        o_STM32_RX_Byte_Rising_c_72, o_STM32_RX_Byte_Rising_c_71, o_STM32_RX_Byte_Rising_c_70, 
        o_STM32_RX_Byte_Rising_c_69, o_STM32_RX_Byte_Rising_c_68, o_STM32_RX_Byte_Rising_c_67, 
        o_STM32_RX_Byte_Rising_c_66, o_STM32_RX_Byte_Rising_c_65, o_STM32_RX_Byte_Rising_c_64, 
        o_STM32_RX_Byte_Rising_c_63, o_STM32_RX_Byte_Rising_c_62, o_STM32_RX_Byte_Rising_c_61, 
        o_STM32_RX_Byte_Rising_c_60, o_STM32_RX_Byte_Rising_c_59, o_STM32_RX_Byte_Rising_c_58, 
        o_STM32_RX_Byte_Rising_c_57, o_STM32_RX_Byte_Rising_c_56, o_STM32_RX_Byte_Rising_c_55, 
        o_STM32_RX_Byte_Rising_c_54, o_STM32_RX_Byte_Rising_c_53, o_STM32_RX_Byte_Rising_c_52, 
        o_STM32_RX_Byte_Rising_c_51, o_STM32_RX_Byte_Rising_c_50, o_STM32_RX_Byte_Rising_c_49, 
        o_STM32_RX_Byte_Rising_c_48, o_STM32_RX_Byte_Rising_c_47, o_STM32_RX_Byte_Rising_c_46, 
        o_STM32_RX_Byte_Rising_c_45, o_STM32_RX_Byte_Rising_c_44, o_STM32_RX_Byte_Rising_c_43, 
        o_STM32_RX_Byte_Rising_c_42, o_STM32_RX_Byte_Rising_c_41, o_STM32_RX_Byte_Rising_c_40, 
        o_STM32_RX_Byte_Rising_c_39, o_STM32_RX_Byte_Rising_c_38, o_STM32_RX_Byte_Rising_c_37, 
        o_STM32_RX_Byte_Rising_c_36, o_STM32_RX_Byte_Rising_c_35, o_STM32_RX_Byte_Rising_c_34, 
        o_STM32_RX_Byte_Rising_c_33, o_STM32_RX_Byte_Rising_c_32, o_STM32_RX_Byte_Rising_c_31, 
        o_STM32_RX_Byte_Rising_c_30, o_STM32_RX_Byte_Rising_c_29, o_STM32_RX_Byte_Rising_c_28, 
        o_STM32_RX_Byte_Rising_c_27, o_STM32_RX_Byte_Rising_c_26, o_STM32_RX_Byte_Rising_c_25, 
        o_STM32_RX_Byte_Rising_c_24, o_STM32_RX_Byte_Rising_c_23, o_STM32_RX_Byte_Rising_c_22, 
        o_STM32_RX_Byte_Rising_c_21, o_STM32_RX_Byte_Rising_c_20, o_STM32_RX_Byte_Rising_c_19, 
        o_STM32_RX_Byte_Rising_c_18, o_STM32_RX_Byte_Rising_c_17, o_STM32_RX_Byte_Rising_c_16, 
        o_STM32_RX_Byte_Rising_c_15, o_STM32_RX_Byte_Rising_c_14, o_STM32_RX_Byte_Rising_c_13, 
        o_STM32_RX_Byte_Rising_c_12, o_STM32_RX_Byte_Rising_c_11, o_STM32_RX_Byte_Rising_c_10, 
        o_STM32_RX_Byte_Rising_c_9, o_STM32_RX_Byte_Rising_c_8, o_STM32_RX_Byte_Rising_c_7, 
        o_STM32_RX_Byte_Rising_c_6, o_STM32_RX_Byte_Rising_c_5, o_STM32_RX_Byte_Rising_c_4, 
        o_STM32_RX_Byte_Rising_c_3, o_STM32_RX_Byte_Rising_c_2, o_STM32_RX_Byte_Rising_c_1, 
        o_STM32_RX_Byte_Rising_c_0, o_FIFO_Data_c_31, o_FIFO_Data_c_30, 
        o_FIFO_Data_c_29, o_FIFO_Data_c_28, o_FIFO_Data_c_27, o_FIFO_Data_c_26, 
        o_FIFO_Data_c_25, o_FIFO_Data_c_24, o_FIFO_Data_c_23, o_FIFO_Data_c_22, 
        o_FIFO_Data_c_21, o_FIFO_Data_c_20, o_FIFO_Data_c_19, o_FIFO_Data_c_18, 
        o_FIFO_Data_c_17, o_FIFO_Data_c_16, o_FIFO_Data_c_15, o_FIFO_Data_c_14, 
        o_FIFO_Data_c_13, o_FIFO_Data_c_12, o_FIFO_Data_c_11, o_FIFO_Data_c_10, 
        o_FIFO_Data_c_9, o_FIFO_Data_c_8, o_FIFO_Data_c_7, o_FIFO_Data_c_6, 
        o_FIFO_Data_c_5, o_FIFO_Data_c_4, o_FIFO_Data_c_3, o_FIFO_Data_c_2, 
        o_FIFO_Data_c_1, o_FIFO_Data_c_0, o_FIFO_WE_c, o_FIFO_EMPTY_c, 
        o_FIFO_FULL_c, o_FIFO_AEMPTY_c, o_FIFO_AFULL_c, o_RHD64_SPI_Clk_c, 
        i_RHD64_SPI_MISO_c, o_RHD64_SPI_MOSI_c, o_RHD64_SPI_CS_n_c, o_RHD64_RX_DV_c, 
        o_RHD64_RX_Byte_Rising_c_15, o_RHD64_RX_Byte_Rising_c_14, o_RHD64_RX_Byte_Rising_c_13, 
        o_RHD64_RX_Byte_Rising_c_12, o_RHD64_RX_Byte_Rising_c_11, o_RHD64_RX_Byte_Rising_c_10, 
        o_RHD64_RX_Byte_Rising_c_9, o_RHD64_RX_Byte_Rising_c_8, o_RHD64_RX_Byte_Rising_c_7, 
        o_RHD64_RX_Byte_Rising_c_6, o_RHD64_RX_Byte_Rising_c_5, o_RHD64_RX_Byte_Rising_c_4, 
        o_RHD64_RX_Byte_Rising_c_3, o_RHD64_RX_Byte_Rising_c_2, o_RHD64_RX_Byte_Rising_c_1, 
        o_RHD64_RX_Byte_Rising_c_0, o_RHD64_RX_Byte_Falling_c_15, o_RHD64_RX_Byte_Falling_c_14, 
        o_RHD64_RX_Byte_Falling_c_13, o_RHD64_RX_Byte_Falling_c_12, o_RHD64_RX_Byte_Falling_c_11, 
        o_RHD64_RX_Byte_Falling_c_10, o_RHD64_RX_Byte_Falling_c_9, o_RHD64_RX_Byte_Falling_c_8, 
        o_RHD64_RX_Byte_Falling_c_7, o_RHD64_RX_Byte_Falling_c_6, o_RHD64_RX_Byte_Falling_c_5, 
        o_RHD64_RX_Byte_Falling_c_4, o_RHD64_RX_Byte_Falling_c_3, o_RHD64_RX_Byte_Falling_c_2, 
        o_RHD64_RX_Byte_Falling_c_1, o_RHD64_RX_Byte_Falling_c_0, o_FIFO_COUNT_c_10, 
        o_FIFO_COUNT_c_9, o_FIFO_COUNT_c_8, o_FIFO_COUNT_c_7, o_FIFO_COUNT_c_6, 
        o_FIFO_COUNT_c_5, o_FIFO_COUNT_c_4, o_FIFO_COUNT_c_3, o_FIFO_COUNT_c_2, 
        o_FIFO_COUNT_c_1, o_FIFO_COUNT_c_0, o_FIFO_RE_c, o_FIFO_Q_c_31, 
        o_FIFO_Q_c_30, o_FIFO_Q_c_29, o_FIFO_Q_c_28, o_FIFO_Q_c_27, 
        o_FIFO_Q_c_26, o_FIFO_Q_c_25, o_FIFO_Q_c_24, o_FIFO_Q_c_23, 
        o_FIFO_Q_c_22, o_FIFO_Q_c_21, o_FIFO_Q_c_20, o_FIFO_Q_c_19, 
        o_FIFO_Q_c_18, o_FIFO_Q_c_17, o_FIFO_Q_c_16, o_FIFO_Q_c_15, 
        o_FIFO_Q_c_14, o_FIFO_Q_c_13, o_FIFO_Q_c_12, o_FIFO_Q_c_11, 
        o_FIFO_Q_c_10, o_FIFO_Q_c_9, o_FIFO_Q_c_8, o_FIFO_Q_c_7, o_FIFO_Q_c_6, 
        o_FIFO_Q_c_5, o_FIFO_Q_c_4, o_FIFO_Q_c_3, o_FIFO_Q_c_2, o_FIFO_Q_c_1, 
        o_FIFO_Q_c_0, o_RHD64_TX_Byte_c_15, o_RHD64_TX_Byte_c_14, o_RHD64_TX_Byte_c_13, 
        o_RHD64_TX_Byte_c_12, o_RHD64_TX_Byte_c_11, o_RHD64_TX_Byte_c_10, 
        o_RHD64_TX_Byte_c_9, o_RHD64_TX_Byte_c_8, o_RHD64_TX_Byte_c_7, 
        o_RHD64_TX_Byte_c_6, o_RHD64_TX_Byte_c_5, o_RHD64_TX_Byte_c_4, 
        o_RHD64_TX_Byte_c_3, o_RHD64_TX_Byte_c_2, o_RHD64_TX_Byte_c_1, 
        o_RHD64_TX_Byte_c_0, o_RHD64_TX_DV_c, o_RHD64_TX_Ready_c, o_STM32_TX_Byte_c_1023, 
        o_STM32_TX_Byte_c_1022, o_STM32_TX_Byte_c_1021, o_STM32_TX_Byte_c_1020, 
        o_STM32_TX_Byte_c_1019, o_STM32_TX_Byte_c_1018, o_STM32_TX_Byte_c_1017, 
        o_STM32_TX_Byte_c_1016, o_STM32_TX_Byte_c_1015, o_STM32_TX_Byte_c_1014, 
        o_STM32_TX_Byte_c_1013, o_STM32_TX_Byte_c_1012, o_STM32_TX_Byte_c_1011, 
        o_STM32_TX_Byte_c_1010, o_STM32_TX_Byte_c_1009, o_STM32_TX_Byte_c_1008, 
        o_STM32_TX_Byte_c_1007, o_STM32_TX_Byte_c_1006, o_STM32_TX_Byte_c_1005, 
        o_STM32_TX_Byte_c_1004, o_STM32_TX_Byte_c_1003, o_STM32_TX_Byte_c_1002, 
        o_STM32_TX_Byte_c_1001, o_STM32_TX_Byte_c_1000, o_STM32_TX_Byte_c_999, 
        o_STM32_TX_Byte_c_998, o_STM32_TX_Byte_c_997, o_STM32_TX_Byte_c_996, 
        o_STM32_TX_Byte_c_995, o_STM32_TX_Byte_c_994, o_STM32_TX_Byte_c_993, 
        o_STM32_TX_Byte_c_992, o_STM32_TX_Byte_c_991, o_STM32_TX_Byte_c_990, 
        o_STM32_TX_Byte_c_989, o_STM32_TX_Byte_c_988, o_STM32_TX_Byte_c_987, 
        o_STM32_TX_Byte_c_986, o_STM32_TX_Byte_c_985, o_STM32_TX_Byte_c_984, 
        o_STM32_TX_Byte_c_983, o_STM32_TX_Byte_c_982, o_STM32_TX_Byte_c_981, 
        o_STM32_TX_Byte_c_980, o_STM32_TX_Byte_c_979, o_STM32_TX_Byte_c_978, 
        o_STM32_TX_Byte_c_977, o_STM32_TX_Byte_c_976, o_STM32_TX_Byte_c_975, 
        o_STM32_TX_Byte_c_974, o_STM32_TX_Byte_c_973, o_STM32_TX_Byte_c_972, 
        o_STM32_TX_Byte_c_971, o_STM32_TX_Byte_c_970, o_STM32_TX_Byte_c_969, 
        o_STM32_TX_Byte_c_968, o_STM32_TX_Byte_c_967, o_STM32_TX_Byte_c_966, 
        o_STM32_TX_Byte_c_965, o_STM32_TX_Byte_c_964, o_STM32_TX_Byte_c_963, 
        o_STM32_TX_Byte_c_962, o_STM32_TX_Byte_c_961, o_STM32_TX_Byte_c_960, 
        o_STM32_TX_Byte_c_959, o_STM32_TX_Byte_c_958, o_STM32_TX_Byte_c_957, 
        o_STM32_TX_Byte_c_956, o_STM32_TX_Byte_c_955, o_STM32_TX_Byte_c_954, 
        o_STM32_TX_Byte_c_953, o_STM32_TX_Byte_c_952, o_STM32_TX_Byte_c_951, 
        o_STM32_TX_Byte_c_950, o_STM32_TX_Byte_c_949, o_STM32_TX_Byte_c_948, 
        o_STM32_TX_Byte_c_947, o_STM32_TX_Byte_c_946, o_STM32_TX_Byte_c_945, 
        o_STM32_TX_Byte_c_944, o_STM32_TX_Byte_c_943, o_STM32_TX_Byte_c_942, 
        o_STM32_TX_Byte_c_941, o_STM32_TX_Byte_c_940, o_STM32_TX_Byte_c_939, 
        o_STM32_TX_Byte_c_938, o_STM32_TX_Byte_c_937, o_STM32_TX_Byte_c_936, 
        o_STM32_TX_Byte_c_935, o_STM32_TX_Byte_c_934, o_STM32_TX_Byte_c_933, 
        o_STM32_TX_Byte_c_932, o_STM32_TX_Byte_c_931, o_STM32_TX_Byte_c_930, 
        o_STM32_TX_Byte_c_929, o_STM32_TX_Byte_c_928, o_STM32_TX_Byte_c_927, 
        o_STM32_TX_Byte_c_926, o_STM32_TX_Byte_c_925, o_STM32_TX_Byte_c_924, 
        o_STM32_TX_Byte_c_923, o_STM32_TX_Byte_c_922, o_STM32_TX_Byte_c_921, 
        o_STM32_TX_Byte_c_920, o_STM32_TX_Byte_c_919, o_STM32_TX_Byte_c_918, 
        o_STM32_TX_Byte_c_917, o_STM32_TX_Byte_c_916, o_STM32_TX_Byte_c_915, 
        o_STM32_TX_Byte_c_914, o_STM32_TX_Byte_c_913, o_STM32_TX_Byte_c_912, 
        o_STM32_TX_Byte_c_911, o_STM32_TX_Byte_c_910, o_STM32_TX_Byte_c_909, 
        o_STM32_TX_Byte_c_908, o_STM32_TX_Byte_c_907, o_STM32_TX_Byte_c_906, 
        o_STM32_TX_Byte_c_905, o_STM32_TX_Byte_c_904, o_STM32_TX_Byte_c_903, 
        o_STM32_TX_Byte_c_902, o_STM32_TX_Byte_c_901, o_STM32_TX_Byte_c_900, 
        o_STM32_TX_Byte_c_899, o_STM32_TX_Byte_c_898, o_STM32_TX_Byte_c_897, 
        o_STM32_TX_Byte_c_896, o_STM32_TX_Byte_c_895, o_STM32_TX_Byte_c_894, 
        o_STM32_TX_Byte_c_893, o_STM32_TX_Byte_c_892, o_STM32_TX_Byte_c_891, 
        o_STM32_TX_Byte_c_890, o_STM32_TX_Byte_c_889, o_STM32_TX_Byte_c_888, 
        o_STM32_TX_Byte_c_887, o_STM32_TX_Byte_c_886, o_STM32_TX_Byte_c_885, 
        o_STM32_TX_Byte_c_884, o_STM32_TX_Byte_c_883, o_STM32_TX_Byte_c_882, 
        o_STM32_TX_Byte_c_881, o_STM32_TX_Byte_c_880, o_STM32_TX_Byte_c_879, 
        o_STM32_TX_Byte_c_878, o_STM32_TX_Byte_c_877, o_STM32_TX_Byte_c_876, 
        o_STM32_TX_Byte_c_875, o_STM32_TX_Byte_c_874, o_STM32_TX_Byte_c_873, 
        o_STM32_TX_Byte_c_872, o_STM32_TX_Byte_c_871, o_STM32_TX_Byte_c_870, 
        o_STM32_TX_Byte_c_869, o_STM32_TX_Byte_c_868, o_STM32_TX_Byte_c_867, 
        o_STM32_TX_Byte_c_866, o_STM32_TX_Byte_c_865, o_STM32_TX_Byte_c_864, 
        o_STM32_TX_Byte_c_863, o_STM32_TX_Byte_c_862, o_STM32_TX_Byte_c_861, 
        o_STM32_TX_Byte_c_860, o_STM32_TX_Byte_c_859, o_STM32_TX_Byte_c_858, 
        o_STM32_TX_Byte_c_857, o_STM32_TX_Byte_c_856, o_STM32_TX_Byte_c_855, 
        o_STM32_TX_Byte_c_854, o_STM32_TX_Byte_c_853, o_STM32_TX_Byte_c_852, 
        o_STM32_TX_Byte_c_851, o_STM32_TX_Byte_c_850, o_STM32_TX_Byte_c_849, 
        o_STM32_TX_Byte_c_848, o_STM32_TX_Byte_c_847, o_STM32_TX_Byte_c_846, 
        o_STM32_TX_Byte_c_845, o_STM32_TX_Byte_c_844, o_STM32_TX_Byte_c_843, 
        o_STM32_TX_Byte_c_842, o_STM32_TX_Byte_c_841, o_STM32_TX_Byte_c_840, 
        o_STM32_TX_Byte_c_839, o_STM32_TX_Byte_c_838, o_STM32_TX_Byte_c_837, 
        o_STM32_TX_Byte_c_836, o_STM32_TX_Byte_c_835, o_STM32_TX_Byte_c_834, 
        o_STM32_TX_Byte_c_833, o_STM32_TX_Byte_c_832, o_STM32_TX_Byte_c_831, 
        o_STM32_TX_Byte_c_830, o_STM32_TX_Byte_c_829, o_STM32_TX_Byte_c_828, 
        o_STM32_TX_Byte_c_827, o_STM32_TX_Byte_c_826, o_STM32_TX_Byte_c_825, 
        o_STM32_TX_Byte_c_824, o_STM32_TX_Byte_c_823, o_STM32_TX_Byte_c_822, 
        o_STM32_TX_Byte_c_821, o_STM32_TX_Byte_c_820, o_STM32_TX_Byte_c_819, 
        o_STM32_TX_Byte_c_818, o_STM32_TX_Byte_c_817, o_STM32_TX_Byte_c_816, 
        o_STM32_TX_Byte_c_815, o_STM32_TX_Byte_c_814, o_STM32_TX_Byte_c_813, 
        o_STM32_TX_Byte_c_812, o_STM32_TX_Byte_c_811, o_STM32_TX_Byte_c_810, 
        o_STM32_TX_Byte_c_809, o_STM32_TX_Byte_c_808, o_STM32_TX_Byte_c_807, 
        o_STM32_TX_Byte_c_806, o_STM32_TX_Byte_c_805, o_STM32_TX_Byte_c_804, 
        o_STM32_TX_Byte_c_803, o_STM32_TX_Byte_c_802, o_STM32_TX_Byte_c_801, 
        o_STM32_TX_Byte_c_800, o_STM32_TX_Byte_c_799, o_STM32_TX_Byte_c_798, 
        o_STM32_TX_Byte_c_797, o_STM32_TX_Byte_c_796, o_STM32_TX_Byte_c_795, 
        o_STM32_TX_Byte_c_794, o_STM32_TX_Byte_c_793, o_STM32_TX_Byte_c_792, 
        o_STM32_TX_Byte_c_791, o_STM32_TX_Byte_c_790, o_STM32_TX_Byte_c_789, 
        o_STM32_TX_Byte_c_788, o_STM32_TX_Byte_c_787, o_STM32_TX_Byte_c_786, 
        o_STM32_TX_Byte_c_785, o_STM32_TX_Byte_c_784, o_STM32_TX_Byte_c_783, 
        o_STM32_TX_Byte_c_782, o_STM32_TX_Byte_c_781, o_STM32_TX_Byte_c_780, 
        o_STM32_TX_Byte_c_779, o_STM32_TX_Byte_c_778, o_STM32_TX_Byte_c_777, 
        o_STM32_TX_Byte_c_776, o_STM32_TX_Byte_c_775, o_STM32_TX_Byte_c_774, 
        o_STM32_TX_Byte_c_773, o_STM32_TX_Byte_c_772, o_STM32_TX_Byte_c_771, 
        o_STM32_TX_Byte_c_770, o_STM32_TX_Byte_c_769, o_STM32_TX_Byte_c_768, 
        o_STM32_TX_Byte_c_767, o_STM32_TX_Byte_c_766, o_STM32_TX_Byte_c_765, 
        o_STM32_TX_Byte_c_764, o_STM32_TX_Byte_c_763, o_STM32_TX_Byte_c_762, 
        o_STM32_TX_Byte_c_761, o_STM32_TX_Byte_c_760, o_STM32_TX_Byte_c_759, 
        o_STM32_TX_Byte_c_758, o_STM32_TX_Byte_c_757, o_STM32_TX_Byte_c_756, 
        o_STM32_TX_Byte_c_755, o_STM32_TX_Byte_c_754, o_STM32_TX_Byte_c_753, 
        o_STM32_TX_Byte_c_752, o_STM32_TX_Byte_c_751, o_STM32_TX_Byte_c_750, 
        o_STM32_TX_Byte_c_749, o_STM32_TX_Byte_c_748, o_STM32_TX_Byte_c_747, 
        o_STM32_TX_Byte_c_746, o_STM32_TX_Byte_c_745, o_STM32_TX_Byte_c_744, 
        o_STM32_TX_Byte_c_743, o_STM32_TX_Byte_c_742, o_STM32_TX_Byte_c_741, 
        o_STM32_TX_Byte_c_740, o_STM32_TX_Byte_c_739, o_STM32_TX_Byte_c_738, 
        o_STM32_TX_Byte_c_737, o_STM32_TX_Byte_c_736, o_STM32_TX_Byte_c_735, 
        o_STM32_TX_Byte_c_734, o_STM32_TX_Byte_c_733, o_STM32_TX_Byte_c_732, 
        o_STM32_TX_Byte_c_731, o_STM32_TX_Byte_c_730, o_STM32_TX_Byte_c_729, 
        o_STM32_TX_Byte_c_728, o_STM32_TX_Byte_c_727, o_STM32_TX_Byte_c_726, 
        o_STM32_TX_Byte_c_725, o_STM32_TX_Byte_c_724, o_STM32_TX_Byte_c_723, 
        o_STM32_TX_Byte_c_722, o_STM32_TX_Byte_c_721, o_STM32_TX_Byte_c_720, 
        o_STM32_TX_Byte_c_719, o_STM32_TX_Byte_c_718, o_STM32_TX_Byte_c_717, 
        o_STM32_TX_Byte_c_716, o_STM32_TX_Byte_c_715, o_STM32_TX_Byte_c_714, 
        o_STM32_TX_Byte_c_713, o_STM32_TX_Byte_c_712, o_STM32_TX_Byte_c_711, 
        o_STM32_TX_Byte_c_710, o_STM32_TX_Byte_c_709, o_STM32_TX_Byte_c_708, 
        o_STM32_TX_Byte_c_707, o_STM32_TX_Byte_c_706, o_STM32_TX_Byte_c_705, 
        o_STM32_TX_Byte_c_704, o_STM32_TX_Byte_c_703, o_STM32_TX_Byte_c_702, 
        o_STM32_TX_Byte_c_701, o_STM32_TX_Byte_c_700, o_STM32_TX_Byte_c_699, 
        o_STM32_TX_Byte_c_698, o_STM32_TX_Byte_c_697, o_STM32_TX_Byte_c_696, 
        o_STM32_TX_Byte_c_695, o_STM32_TX_Byte_c_694, o_STM32_TX_Byte_c_693, 
        o_STM32_TX_Byte_c_692, o_STM32_TX_Byte_c_691, o_STM32_TX_Byte_c_690, 
        o_STM32_TX_Byte_c_689, o_STM32_TX_Byte_c_688, o_STM32_TX_Byte_c_687, 
        o_STM32_TX_Byte_c_686, o_STM32_TX_Byte_c_685, o_STM32_TX_Byte_c_684, 
        o_STM32_TX_Byte_c_683, o_STM32_TX_Byte_c_682, o_STM32_TX_Byte_c_681, 
        o_STM32_TX_Byte_c_680, o_STM32_TX_Byte_c_679, o_STM32_TX_Byte_c_678, 
        o_STM32_TX_Byte_c_677, o_STM32_TX_Byte_c_676, o_STM32_TX_Byte_c_675, 
        o_STM32_TX_Byte_c_674, o_STM32_TX_Byte_c_673, o_STM32_TX_Byte_c_672, 
        o_STM32_TX_Byte_c_671, o_STM32_TX_Byte_c_670, o_STM32_TX_Byte_c_669, 
        o_STM32_TX_Byte_c_668, o_STM32_TX_Byte_c_667, o_STM32_TX_Byte_c_666, 
        o_STM32_TX_Byte_c_665, o_STM32_TX_Byte_c_664, o_STM32_TX_Byte_c_663, 
        o_STM32_TX_Byte_c_662, o_STM32_TX_Byte_c_661, o_STM32_TX_Byte_c_660, 
        o_STM32_TX_Byte_c_659, o_STM32_TX_Byte_c_658, o_STM32_TX_Byte_c_657, 
        o_STM32_TX_Byte_c_656, o_STM32_TX_Byte_c_655, o_STM32_TX_Byte_c_654, 
        o_STM32_TX_Byte_c_653, o_STM32_TX_Byte_c_652, o_STM32_TX_Byte_c_651, 
        o_STM32_TX_Byte_c_650, o_STM32_TX_Byte_c_649, o_STM32_TX_Byte_c_648, 
        o_STM32_TX_Byte_c_647, o_STM32_TX_Byte_c_646, o_STM32_TX_Byte_c_645, 
        o_STM32_TX_Byte_c_644, o_STM32_TX_Byte_c_643, o_STM32_TX_Byte_c_642, 
        o_STM32_TX_Byte_c_641, o_STM32_TX_Byte_c_640, o_STM32_TX_Byte_c_639, 
        o_STM32_TX_Byte_c_638, o_STM32_TX_Byte_c_637, o_STM32_TX_Byte_c_636, 
        o_STM32_TX_Byte_c_635, o_STM32_TX_Byte_c_634, o_STM32_TX_Byte_c_633, 
        o_STM32_TX_Byte_c_632, o_STM32_TX_Byte_c_631, o_STM32_TX_Byte_c_630, 
        o_STM32_TX_Byte_c_629, o_STM32_TX_Byte_c_628, o_STM32_TX_Byte_c_627, 
        o_STM32_TX_Byte_c_626, o_STM32_TX_Byte_c_625, o_STM32_TX_Byte_c_624, 
        o_STM32_TX_Byte_c_623, o_STM32_TX_Byte_c_622, o_STM32_TX_Byte_c_621, 
        o_STM32_TX_Byte_c_620, o_STM32_TX_Byte_c_619, o_STM32_TX_Byte_c_618, 
        o_STM32_TX_Byte_c_617, o_STM32_TX_Byte_c_616, o_STM32_TX_Byte_c_615, 
        o_STM32_TX_Byte_c_614, o_STM32_TX_Byte_c_613, o_STM32_TX_Byte_c_612, 
        o_STM32_TX_Byte_c_611, o_STM32_TX_Byte_c_610, o_STM32_TX_Byte_c_609, 
        o_STM32_TX_Byte_c_608, o_STM32_TX_Byte_c_607, o_STM32_TX_Byte_c_606, 
        o_STM32_TX_Byte_c_605, o_STM32_TX_Byte_c_604, o_STM32_TX_Byte_c_603, 
        o_STM32_TX_Byte_c_602, o_STM32_TX_Byte_c_601, o_STM32_TX_Byte_c_600, 
        o_STM32_TX_Byte_c_599, o_STM32_TX_Byte_c_598, o_STM32_TX_Byte_c_597, 
        o_STM32_TX_Byte_c_596, o_STM32_TX_Byte_c_595, o_STM32_TX_Byte_c_594, 
        o_STM32_TX_Byte_c_593, o_STM32_TX_Byte_c_592, o_STM32_TX_Byte_c_591, 
        o_STM32_TX_Byte_c_590, o_STM32_TX_Byte_c_589, o_STM32_TX_Byte_c_588, 
        o_STM32_TX_Byte_c_587, o_STM32_TX_Byte_c_586, o_STM32_TX_Byte_c_585, 
        o_STM32_TX_Byte_c_584, o_STM32_TX_Byte_c_583, o_STM32_TX_Byte_c_582, 
        o_STM32_TX_Byte_c_581, o_STM32_TX_Byte_c_580, o_STM32_TX_Byte_c_579, 
        o_STM32_TX_Byte_c_578, o_STM32_TX_Byte_c_577, o_STM32_TX_Byte_c_576, 
        o_STM32_TX_Byte_c_575, o_STM32_TX_Byte_c_574, o_STM32_TX_Byte_c_573, 
        o_STM32_TX_Byte_c_572, o_STM32_TX_Byte_c_571, o_STM32_TX_Byte_c_570, 
        o_STM32_TX_Byte_c_569, o_STM32_TX_Byte_c_568, o_STM32_TX_Byte_c_567, 
        o_STM32_TX_Byte_c_566, o_STM32_TX_Byte_c_565, o_STM32_TX_Byte_c_564, 
        o_STM32_TX_Byte_c_563, o_STM32_TX_Byte_c_562, o_STM32_TX_Byte_c_561, 
        o_STM32_TX_Byte_c_560, o_STM32_TX_Byte_c_559, o_STM32_TX_Byte_c_558, 
        o_STM32_TX_Byte_c_557, o_STM32_TX_Byte_c_556, o_STM32_TX_Byte_c_555, 
        o_STM32_TX_Byte_c_554, o_STM32_TX_Byte_c_553, o_STM32_TX_Byte_c_552, 
        o_STM32_TX_Byte_c_551, o_STM32_TX_Byte_c_550, o_STM32_TX_Byte_c_549, 
        o_STM32_TX_Byte_c_548, o_STM32_TX_Byte_c_547, o_STM32_TX_Byte_c_546, 
        o_STM32_TX_Byte_c_545, o_STM32_TX_Byte_c_544, o_STM32_TX_Byte_c_543, 
        o_STM32_TX_Byte_c_542, o_STM32_TX_Byte_c_541, o_STM32_TX_Byte_c_540, 
        o_STM32_TX_Byte_c_539, o_STM32_TX_Byte_c_538, o_STM32_TX_Byte_c_537, 
        o_STM32_TX_Byte_c_536, o_STM32_TX_Byte_c_535, o_STM32_TX_Byte_c_534, 
        o_STM32_TX_Byte_c_533, o_STM32_TX_Byte_c_532, o_STM32_TX_Byte_c_531, 
        o_STM32_TX_Byte_c_530, o_STM32_TX_Byte_c_529, o_STM32_TX_Byte_c_528, 
        o_STM32_TX_Byte_c_527, o_STM32_TX_Byte_c_526, o_STM32_TX_Byte_c_525, 
        o_STM32_TX_Byte_c_524, o_STM32_TX_Byte_c_523, o_STM32_TX_Byte_c_522, 
        o_STM32_TX_Byte_c_521, o_STM32_TX_Byte_c_520, o_STM32_TX_Byte_c_519, 
        o_STM32_TX_Byte_c_518, o_STM32_TX_Byte_c_517, o_STM32_TX_Byte_c_516, 
        o_STM32_TX_Byte_c_515, o_STM32_TX_Byte_c_514, o_STM32_TX_Byte_c_513, 
        o_STM32_TX_Byte_c_512, o_STM32_TX_Byte_c_511, o_STM32_TX_Byte_c_510, 
        o_STM32_TX_Byte_c_509, o_STM32_TX_Byte_c_508, o_STM32_TX_Byte_c_507, 
        o_STM32_TX_Byte_c_506, o_STM32_TX_Byte_c_505, o_STM32_TX_Byte_c_504, 
        o_STM32_TX_Byte_c_503, o_STM32_TX_Byte_c_502, o_STM32_TX_Byte_c_501, 
        o_STM32_TX_Byte_c_500, o_STM32_TX_Byte_c_499, o_STM32_TX_Byte_c_498, 
        o_STM32_TX_Byte_c_497, o_STM32_TX_Byte_c_496, o_STM32_TX_Byte_c_495, 
        o_STM32_TX_Byte_c_494, o_STM32_TX_Byte_c_493, o_STM32_TX_Byte_c_492, 
        o_STM32_TX_Byte_c_491, o_STM32_TX_Byte_c_490, o_STM32_TX_Byte_c_489, 
        o_STM32_TX_Byte_c_488, o_STM32_TX_Byte_c_487, o_STM32_TX_Byte_c_486, 
        o_STM32_TX_Byte_c_485, o_STM32_TX_Byte_c_484, o_STM32_TX_Byte_c_483, 
        o_STM32_TX_Byte_c_482, o_STM32_TX_Byte_c_481, o_STM32_TX_Byte_c_480, 
        o_STM32_TX_Byte_c_479, o_STM32_TX_Byte_c_478, o_STM32_TX_Byte_c_477, 
        o_STM32_TX_Byte_c_476, o_STM32_TX_Byte_c_475, o_STM32_TX_Byte_c_474, 
        o_STM32_TX_Byte_c_473, o_STM32_TX_Byte_c_472, o_STM32_TX_Byte_c_471, 
        o_STM32_TX_Byte_c_470, o_STM32_TX_Byte_c_469, o_STM32_TX_Byte_c_468, 
        o_STM32_TX_Byte_c_467, o_STM32_TX_Byte_c_466, o_STM32_TX_Byte_c_465, 
        o_STM32_TX_Byte_c_464, o_STM32_TX_Byte_c_463, o_STM32_TX_Byte_c_462, 
        o_STM32_TX_Byte_c_461, o_STM32_TX_Byte_c_460, o_STM32_TX_Byte_c_459, 
        o_STM32_TX_Byte_c_458, o_STM32_TX_Byte_c_457, o_STM32_TX_Byte_c_456, 
        o_STM32_TX_Byte_c_455, o_STM32_TX_Byte_c_454, o_STM32_TX_Byte_c_453, 
        o_STM32_TX_Byte_c_452, o_STM32_TX_Byte_c_451, o_STM32_TX_Byte_c_450, 
        o_STM32_TX_Byte_c_449, o_STM32_TX_Byte_c_448, o_STM32_TX_Byte_c_447, 
        o_STM32_TX_Byte_c_446, o_STM32_TX_Byte_c_445, o_STM32_TX_Byte_c_444, 
        o_STM32_TX_Byte_c_443, o_STM32_TX_Byte_c_442, o_STM32_TX_Byte_c_441, 
        o_STM32_TX_Byte_c_440, o_STM32_TX_Byte_c_439, o_STM32_TX_Byte_c_438, 
        o_STM32_TX_Byte_c_437, o_STM32_TX_Byte_c_436, o_STM32_TX_Byte_c_435, 
        o_STM32_TX_Byte_c_434, o_STM32_TX_Byte_c_433, o_STM32_TX_Byte_c_432, 
        o_STM32_TX_Byte_c_431, o_STM32_TX_Byte_c_430, o_STM32_TX_Byte_c_429, 
        o_STM32_TX_Byte_c_428, o_STM32_TX_Byte_c_427, o_STM32_TX_Byte_c_426, 
        o_STM32_TX_Byte_c_425, o_STM32_TX_Byte_c_424, o_STM32_TX_Byte_c_423, 
        o_STM32_TX_Byte_c_422, o_STM32_TX_Byte_c_421, o_STM32_TX_Byte_c_420, 
        o_STM32_TX_Byte_c_419, o_STM32_TX_Byte_c_418, o_STM32_TX_Byte_c_417, 
        o_STM32_TX_Byte_c_416, o_STM32_TX_Byte_c_415, o_STM32_TX_Byte_c_414, 
        o_STM32_TX_Byte_c_413, o_STM32_TX_Byte_c_412, o_STM32_TX_Byte_c_411, 
        o_STM32_TX_Byte_c_410, o_STM32_TX_Byte_c_409, o_STM32_TX_Byte_c_408, 
        o_STM32_TX_Byte_c_407, o_STM32_TX_Byte_c_406, o_STM32_TX_Byte_c_405, 
        o_STM32_TX_Byte_c_404, o_STM32_TX_Byte_c_403, o_STM32_TX_Byte_c_402, 
        o_STM32_TX_Byte_c_401, o_STM32_TX_Byte_c_400, o_STM32_TX_Byte_c_399, 
        o_STM32_TX_Byte_c_398, o_STM32_TX_Byte_c_397, o_STM32_TX_Byte_c_396, 
        o_STM32_TX_Byte_c_395, o_STM32_TX_Byte_c_394, o_STM32_TX_Byte_c_393, 
        o_STM32_TX_Byte_c_392, o_STM32_TX_Byte_c_391, o_STM32_TX_Byte_c_390, 
        o_STM32_TX_Byte_c_389, o_STM32_TX_Byte_c_388, o_STM32_TX_Byte_c_387, 
        o_STM32_TX_Byte_c_386, o_STM32_TX_Byte_c_385, o_STM32_TX_Byte_c_384, 
        o_STM32_TX_Byte_c_383, o_STM32_TX_Byte_c_382, o_STM32_TX_Byte_c_381, 
        o_STM32_TX_Byte_c_380, o_STM32_TX_Byte_c_379, o_STM32_TX_Byte_c_378, 
        o_STM32_TX_Byte_c_377, o_STM32_TX_Byte_c_376, o_STM32_TX_Byte_c_375, 
        o_STM32_TX_Byte_c_374, o_STM32_TX_Byte_c_373, o_STM32_TX_Byte_c_372, 
        o_STM32_TX_Byte_c_371, o_STM32_TX_Byte_c_370, o_STM32_TX_Byte_c_369, 
        o_STM32_TX_Byte_c_368, o_STM32_TX_Byte_c_367, o_STM32_TX_Byte_c_366, 
        o_STM32_TX_Byte_c_365, o_STM32_TX_Byte_c_364, o_STM32_TX_Byte_c_363, 
        o_STM32_TX_Byte_c_362, o_STM32_TX_Byte_c_361, o_STM32_TX_Byte_c_360, 
        o_STM32_TX_Byte_c_359, o_STM32_TX_Byte_c_358, o_STM32_TX_Byte_c_357, 
        o_STM32_TX_Byte_c_356, o_STM32_TX_Byte_c_355, o_STM32_TX_Byte_c_354, 
        o_STM32_TX_Byte_c_353, o_STM32_TX_Byte_c_352, o_STM32_TX_Byte_c_351, 
        o_STM32_TX_Byte_c_350, o_STM32_TX_Byte_c_349, o_STM32_TX_Byte_c_348, 
        o_STM32_TX_Byte_c_347, o_STM32_TX_Byte_c_346, o_STM32_TX_Byte_c_345, 
        o_STM32_TX_Byte_c_344, o_STM32_TX_Byte_c_343, o_STM32_TX_Byte_c_342, 
        o_STM32_TX_Byte_c_341, o_STM32_TX_Byte_c_340, o_STM32_TX_Byte_c_339, 
        o_STM32_TX_Byte_c_338, o_STM32_TX_Byte_c_337, o_STM32_TX_Byte_c_336, 
        o_STM32_TX_Byte_c_335, o_STM32_TX_Byte_c_334, o_STM32_TX_Byte_c_333, 
        o_STM32_TX_Byte_c_332, o_STM32_TX_Byte_c_331, o_STM32_TX_Byte_c_330, 
        o_STM32_TX_Byte_c_329, o_STM32_TX_Byte_c_328, o_STM32_TX_Byte_c_327, 
        o_STM32_TX_Byte_c_326, o_STM32_TX_Byte_c_325, o_STM32_TX_Byte_c_324, 
        o_STM32_TX_Byte_c_323, o_STM32_TX_Byte_c_322, o_STM32_TX_Byte_c_321, 
        o_STM32_TX_Byte_c_320, o_STM32_TX_Byte_c_319, o_STM32_TX_Byte_c_318, 
        o_STM32_TX_Byte_c_317, o_STM32_TX_Byte_c_316, o_STM32_TX_Byte_c_315, 
        o_STM32_TX_Byte_c_314, o_STM32_TX_Byte_c_313, o_STM32_TX_Byte_c_312, 
        o_STM32_TX_Byte_c_311, o_STM32_TX_Byte_c_310, o_STM32_TX_Byte_c_309, 
        o_STM32_TX_Byte_c_308, o_STM32_TX_Byte_c_307, o_STM32_TX_Byte_c_306, 
        o_STM32_TX_Byte_c_305, o_STM32_TX_Byte_c_304, o_STM32_TX_Byte_c_303, 
        o_STM32_TX_Byte_c_302, o_STM32_TX_Byte_c_301, o_STM32_TX_Byte_c_300, 
        o_STM32_TX_Byte_c_299, o_STM32_TX_Byte_c_298, o_STM32_TX_Byte_c_297, 
        o_STM32_TX_Byte_c_296, o_STM32_TX_Byte_c_295, o_STM32_TX_Byte_c_294, 
        o_STM32_TX_Byte_c_293, o_STM32_TX_Byte_c_292, o_STM32_TX_Byte_c_291, 
        o_STM32_TX_Byte_c_290, o_STM32_TX_Byte_c_289, o_STM32_TX_Byte_c_288, 
        o_STM32_TX_Byte_c_287, o_STM32_TX_Byte_c_286, o_STM32_TX_Byte_c_285, 
        o_STM32_TX_Byte_c_284, o_STM32_TX_Byte_c_283, o_STM32_TX_Byte_c_282, 
        o_STM32_TX_Byte_c_281, o_STM32_TX_Byte_c_280, o_STM32_TX_Byte_c_279, 
        o_STM32_TX_Byte_c_278, o_STM32_TX_Byte_c_277, o_STM32_TX_Byte_c_276, 
        o_STM32_TX_Byte_c_275, o_STM32_TX_Byte_c_274, o_STM32_TX_Byte_c_273, 
        o_STM32_TX_Byte_c_272, o_STM32_TX_Byte_c_271, o_STM32_TX_Byte_c_270, 
        o_STM32_TX_Byte_c_269, o_STM32_TX_Byte_c_268, o_STM32_TX_Byte_c_267, 
        o_STM32_TX_Byte_c_266, o_STM32_TX_Byte_c_265, o_STM32_TX_Byte_c_264, 
        o_STM32_TX_Byte_c_263, o_STM32_TX_Byte_c_262, o_STM32_TX_Byte_c_261, 
        o_STM32_TX_Byte_c_260, o_STM32_TX_Byte_c_259, o_STM32_TX_Byte_c_258, 
        o_STM32_TX_Byte_c_257, o_STM32_TX_Byte_c_256, o_STM32_TX_Byte_c_255, 
        o_STM32_TX_Byte_c_254, o_STM32_TX_Byte_c_253, o_STM32_TX_Byte_c_252, 
        o_STM32_TX_Byte_c_251, o_STM32_TX_Byte_c_250, o_STM32_TX_Byte_c_249, 
        o_STM32_TX_Byte_c_248, o_STM32_TX_Byte_c_247, o_STM32_TX_Byte_c_246, 
        o_STM32_TX_Byte_c_245, o_STM32_TX_Byte_c_244, o_STM32_TX_Byte_c_243, 
        o_STM32_TX_Byte_c_242, o_STM32_TX_Byte_c_241, o_STM32_TX_Byte_c_240, 
        o_STM32_TX_Byte_c_239, o_STM32_TX_Byte_c_238, o_STM32_TX_Byte_c_237, 
        o_STM32_TX_Byte_c_236, o_STM32_TX_Byte_c_235, o_STM32_TX_Byte_c_234, 
        o_STM32_TX_Byte_c_233, o_STM32_TX_Byte_c_232, o_STM32_TX_Byte_c_231, 
        o_STM32_TX_Byte_c_230, o_STM32_TX_Byte_c_229, o_STM32_TX_Byte_c_228, 
        o_STM32_TX_Byte_c_227, o_STM32_TX_Byte_c_226, o_STM32_TX_Byte_c_225, 
        o_STM32_TX_Byte_c_224, o_STM32_TX_Byte_c_223, o_STM32_TX_Byte_c_222, 
        o_STM32_TX_Byte_c_221, o_STM32_TX_Byte_c_220, o_STM32_TX_Byte_c_219, 
        o_STM32_TX_Byte_c_218, o_STM32_TX_Byte_c_217, o_STM32_TX_Byte_c_216, 
        o_STM32_TX_Byte_c_215, o_STM32_TX_Byte_c_214, o_STM32_TX_Byte_c_213, 
        o_STM32_TX_Byte_c_212, o_STM32_TX_Byte_c_211, o_STM32_TX_Byte_c_210, 
        o_STM32_TX_Byte_c_209, o_STM32_TX_Byte_c_208, o_STM32_TX_Byte_c_207, 
        o_STM32_TX_Byte_c_206, o_STM32_TX_Byte_c_205, o_STM32_TX_Byte_c_204, 
        o_STM32_TX_Byte_c_203, o_STM32_TX_Byte_c_202, o_STM32_TX_Byte_c_201, 
        o_STM32_TX_Byte_c_200, o_STM32_TX_Byte_c_199, o_STM32_TX_Byte_c_198, 
        o_STM32_TX_Byte_c_197, o_STM32_TX_Byte_c_196, o_STM32_TX_Byte_c_195, 
        o_STM32_TX_Byte_c_194, o_STM32_TX_Byte_c_193, o_STM32_TX_Byte_c_192, 
        o_STM32_TX_Byte_c_191, o_STM32_TX_Byte_c_190, o_STM32_TX_Byte_c_189, 
        o_STM32_TX_Byte_c_188, o_STM32_TX_Byte_c_187, o_STM32_TX_Byte_c_186, 
        o_STM32_TX_Byte_c_185, o_STM32_TX_Byte_c_184, o_STM32_TX_Byte_c_183, 
        o_STM32_TX_Byte_c_182, o_STM32_TX_Byte_c_181, o_STM32_TX_Byte_c_180, 
        o_STM32_TX_Byte_c_179, o_STM32_TX_Byte_c_178, o_STM32_TX_Byte_c_177, 
        o_STM32_TX_Byte_c_176, o_STM32_TX_Byte_c_175, o_STM32_TX_Byte_c_174, 
        o_STM32_TX_Byte_c_173, o_STM32_TX_Byte_c_172, o_STM32_TX_Byte_c_171, 
        o_STM32_TX_Byte_c_170, o_STM32_TX_Byte_c_169, o_STM32_TX_Byte_c_168, 
        o_STM32_TX_Byte_c_167, o_STM32_TX_Byte_c_166, o_STM32_TX_Byte_c_165, 
        o_STM32_TX_Byte_c_164, o_STM32_TX_Byte_c_163, o_STM32_TX_Byte_c_162, 
        o_STM32_TX_Byte_c_161, o_STM32_TX_Byte_c_160, o_STM32_TX_Byte_c_159, 
        o_STM32_TX_Byte_c_158, o_STM32_TX_Byte_c_157, o_STM32_TX_Byte_c_156, 
        o_STM32_TX_Byte_c_155, o_STM32_TX_Byte_c_154, o_STM32_TX_Byte_c_153, 
        o_STM32_TX_Byte_c_152, o_STM32_TX_Byte_c_151, o_STM32_TX_Byte_c_150, 
        o_STM32_TX_Byte_c_149, o_STM32_TX_Byte_c_148, o_STM32_TX_Byte_c_147, 
        o_STM32_TX_Byte_c_146, o_STM32_TX_Byte_c_145, o_STM32_TX_Byte_c_144, 
        o_STM32_TX_Byte_c_143, o_STM32_TX_Byte_c_142, o_STM32_TX_Byte_c_141, 
        o_STM32_TX_Byte_c_140, o_STM32_TX_Byte_c_139, o_STM32_TX_Byte_c_138, 
        o_STM32_TX_Byte_c_137, o_STM32_TX_Byte_c_136, o_STM32_TX_Byte_c_135, 
        o_STM32_TX_Byte_c_134, o_STM32_TX_Byte_c_133, o_STM32_TX_Byte_c_132, 
        o_STM32_TX_Byte_c_131, o_STM32_TX_Byte_c_130, o_STM32_TX_Byte_c_129, 
        o_STM32_TX_Byte_c_128, o_STM32_TX_Byte_c_127, o_STM32_TX_Byte_c_126, 
        o_STM32_TX_Byte_c_125, o_STM32_TX_Byte_c_124, o_STM32_TX_Byte_c_123, 
        o_STM32_TX_Byte_c_122, o_STM32_TX_Byte_c_121, o_STM32_TX_Byte_c_120, 
        o_STM32_TX_Byte_c_119, o_STM32_TX_Byte_c_118, o_STM32_TX_Byte_c_117, 
        o_STM32_TX_Byte_c_116, o_STM32_TX_Byte_c_115, o_STM32_TX_Byte_c_114, 
        o_STM32_TX_Byte_c_113, o_STM32_TX_Byte_c_112, o_STM32_TX_Byte_c_111, 
        o_STM32_TX_Byte_c_110, o_STM32_TX_Byte_c_109, o_STM32_TX_Byte_c_108, 
        o_STM32_TX_Byte_c_107, o_STM32_TX_Byte_c_106, o_STM32_TX_Byte_c_105, 
        o_STM32_TX_Byte_c_104, o_STM32_TX_Byte_c_103, o_STM32_TX_Byte_c_102, 
        o_STM32_TX_Byte_c_101, o_STM32_TX_Byte_c_100, o_STM32_TX_Byte_c_99, 
        o_STM32_TX_Byte_c_98, o_STM32_TX_Byte_c_97, o_STM32_TX_Byte_c_96, 
        o_STM32_TX_Byte_c_95, o_STM32_TX_Byte_c_94, o_STM32_TX_Byte_c_93, 
        o_STM32_TX_Byte_c_92, o_STM32_TX_Byte_c_91, o_STM32_TX_Byte_c_90, 
        o_STM32_TX_Byte_c_89, o_STM32_TX_Byte_c_88, o_STM32_TX_Byte_c_87, 
        o_STM32_TX_Byte_c_86, o_STM32_TX_Byte_c_85, o_STM32_TX_Byte_c_84, 
        o_STM32_TX_Byte_c_83, o_STM32_TX_Byte_c_82, o_STM32_TX_Byte_c_81, 
        o_STM32_TX_Byte_c_80, o_STM32_TX_Byte_c_79, o_STM32_TX_Byte_c_78, 
        o_STM32_TX_Byte_c_77, o_STM32_TX_Byte_c_76, o_STM32_TX_Byte_c_75, 
        o_STM32_TX_Byte_c_74, o_STM32_TX_Byte_c_73, o_STM32_TX_Byte_c_72, 
        o_STM32_TX_Byte_c_71, o_STM32_TX_Byte_c_70, o_STM32_TX_Byte_c_69, 
        o_STM32_TX_Byte_c_68, o_STM32_TX_Byte_c_67, o_STM32_TX_Byte_c_66, 
        o_STM32_TX_Byte_c_65, o_STM32_TX_Byte_c_64, o_STM32_TX_Byte_c_63, 
        o_STM32_TX_Byte_c_62, o_STM32_TX_Byte_c_61, o_STM32_TX_Byte_c_60, 
        o_STM32_TX_Byte_c_59, o_STM32_TX_Byte_c_58, o_STM32_TX_Byte_c_57, 
        o_STM32_TX_Byte_c_56, o_STM32_TX_Byte_c_55, o_STM32_TX_Byte_c_54, 
        o_STM32_TX_Byte_c_53, o_STM32_TX_Byte_c_52, o_STM32_TX_Byte_c_51, 
        o_STM32_TX_Byte_c_50, o_STM32_TX_Byte_c_49, o_STM32_TX_Byte_c_48, 
        o_STM32_TX_Byte_c_47, o_STM32_TX_Byte_c_46, o_STM32_TX_Byte_c_45, 
        o_STM32_TX_Byte_c_44, o_STM32_TX_Byte_c_43, o_STM32_TX_Byte_c_42, 
        o_STM32_TX_Byte_c_41, o_STM32_TX_Byte_c_40, o_STM32_TX_Byte_c_39, 
        o_STM32_TX_Byte_c_38, o_STM32_TX_Byte_c_37, o_STM32_TX_Byte_c_36, 
        o_STM32_TX_Byte_c_35, o_STM32_TX_Byte_c_34, o_STM32_TX_Byte_c_33, 
        o_STM32_TX_Byte_c_32, o_STM32_TX_Byte_c_31, o_STM32_TX_Byte_c_30, 
        o_STM32_TX_Byte_c_29, o_STM32_TX_Byte_c_28, o_STM32_TX_Byte_c_27, 
        o_STM32_TX_Byte_c_26, o_STM32_TX_Byte_c_25, o_STM32_TX_Byte_c_24, 
        o_STM32_TX_Byte_c_23, o_STM32_TX_Byte_c_22, o_STM32_TX_Byte_c_21, 
        o_STM32_TX_Byte_c_20, o_STM32_TX_Byte_c_19, o_STM32_TX_Byte_c_18, 
        o_STM32_TX_Byte_c_17, o_STM32_TX_Byte_c_16, o_STM32_TX_Byte_c_15, 
        o_STM32_TX_Byte_c_14, o_STM32_TX_Byte_c_13, o_STM32_TX_Byte_c_12, 
        o_STM32_TX_Byte_c_11, o_STM32_TX_Byte_c_10, o_STM32_TX_Byte_c_9, 
        o_STM32_TX_Byte_c_8, o_STM32_TX_Byte_c_7, o_STM32_TX_Byte_c_6, 
        o_STM32_TX_Byte_c_5, o_STM32_TX_Byte_c_4, o_STM32_TX_Byte_c_3, 
        o_STM32_TX_Byte_c_2, o_STM32_TX_Byte_c_1, o_STM32_TX_Byte_c_0, 
        o_STM32_TX_DV_c, o_STM32_TX_Ready_c, o_stm32_counter_c_31, o_stm32_counter_c_30, 
        o_stm32_counter_c_29, o_stm32_counter_c_28, o_stm32_counter_c_27, 
        o_stm32_counter_c_26, o_stm32_counter_c_25, o_stm32_counter_c_24, 
        o_stm32_counter_c_23, o_stm32_counter_c_22, o_stm32_counter_c_21, 
        o_stm32_counter_c_20, o_stm32_counter_c_19, o_stm32_counter_c_18, 
        o_stm32_counter_c_17, o_stm32_counter_c_16, o_stm32_counter_c_15, 
        o_stm32_counter_c_14, o_stm32_counter_c_13, o_stm32_counter_c_12, 
        o_stm32_counter_c_11, o_stm32_counter_c_10, o_stm32_counter_c_9, 
        o_stm32_counter_c_8, o_stm32_counter_c_7, o_stm32_counter_c_6, 
        o_stm32_counter_c_5, o_stm32_counter_c_4, o_stm32_counter_c_3, 
        o_stm32_counter_c_2, o_stm32_counter_c_1, o_stm32_counter_c_0;
    (* lineinfo="@6(177[10],177[17])" *) wire [31:0]counter;
    
    wire o_STM32_State_c_2, o_STM32_State_c_1, o_STM32_State_c_0;
    (* lineinfo="@6(253[12],253[23])" *) wire [1023:0]temp_buffer;
    
    wire n2203, n2205, n35, maxfan_replicated_net_49, n31292, n31164, 
        n43781, n31612, n30844, n30652, n30588, n30716, n10, n30780, 
        n10_adj_4715, n43754, n30460, n8, n10_adj_4716, n7, n7_adj_4717, 
        n29662;
    wire [15:0]counter_15__N_1;
    
    wire n31802, n30332, n31740, n135, n137, n139, n140, n141, 
        n143, n144, n145, n147, n148, n31676, n149, n151, n152, 
        n154, n155, n156, n158, n159, n160, n162, n163, n31548, 
        n164, n168, n169, n171, n172, n173, n175, n176, n177, 
        n179, n180, n181, n183, n184, n186, n187, n188, n190, 
        n191, n192, n194, n195, n196, n198, n199, n31484, n136, 
        n30268, n23838, n42847, n42874, n42845, n30524, n31036, 
        n31356, n30396, n31228, n42843, n42837, n31420, n30140, 
        n42833, n42841, n30204;
    (* lineinfo="@6(317[12],317[17])" *) wire [31:0]state;
    
    wire n7_adj_4718, n44180, n23842, n42872, n42835, n30908, n23738, 
        n4, n44145, n41160, n41110, n134, n138, n29760, maxfan_replicated_net_23, 
        n42870, n42831, n43732, n42868, n142, n146, n150, n153, 
        n157, n161, n165, n170, n174, n178, n182, n185, n189, 
        n193, n197, n42866, n51854, n31100, n42864, n29886, n37425, 
        n36323, n39651, n39650, n42862, n51853, n37412, n51852, 
        n51851, n44105, n30968, n42860, n42857, n42839, n42855, 
        n44174, n42829, n43721, n51261, n8_adj_4719, n43714, n51730, 
        n44170, n43706, n51850, n51727, n51715, n51712, n51709, 
        n51706, n51703, n40876, n51739, n29822, n40933, n42827, 
        n36289, n42853, n51849, n29950, n44297, n42851, n44293, 
        n51682, n4_adj_4720, n44291, n44289, n44287, n5, n44285, 
        n44283, n51736, n35046, n44279, n30076, n44169, n42849, 
        n43783, n51721, n51718, n51733, n51775, n51772, n44255, 
        n51769, n51848, n51766, n51763, n51760, n51724, n51757, 
        n51754, n51751, n51748, n51745, n51742;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i325 (.D(o_FIFO_Q_c_5), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51852), .Q(temp_buffer[325]));
    defparam temp_buffer_i0_i325.REGSET = "SET";
    defparam temp_buffer_i0_i325.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i324 (.D(o_FIFO_Q_c_4), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[324]));
    defparam temp_buffer_i0_i324.REGSET = "SET";
    defparam temp_buffer_i0_i324.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i323 (.D(o_FIFO_Q_c_3), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[323]));
    defparam temp_buffer_i0_i323.REGSET = "SET";
    defparam temp_buffer_i0_i323.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i322 (.D(o_FIFO_Q_c_2), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[322]));
    defparam temp_buffer_i0_i322.REGSET = "SET";
    defparam temp_buffer_i0_i322.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i321 (.D(o_FIFO_Q_c_1), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[321]));
    defparam temp_buffer_i0_i321.REGSET = "SET";
    defparam temp_buffer_i0_i321.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i0 (.D(o_FIFO_Q_c_0), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[0]));
    defparam temp_buffer_i0_i0.REGSET = "SET";
    defparam temp_buffer_i0_i0.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i320 (.D(o_FIFO_Q_c_0), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[320]));
    defparam temp_buffer_i0_i320.REGSET = "SET";
    defparam temp_buffer_i0_i320.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i319 (.D(o_FIFO_Q_c_31), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[319]));
    defparam temp_buffer_i0_i319.REGSET = "SET";
    defparam temp_buffer_i0_i319.SRMODE = "ASYNC";
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[26]  (.I(GND_net), 
            .O(o_NUM_DATA[26]));
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i318 (.D(o_FIFO_Q_c_30), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[318]));
    defparam temp_buffer_i0_i318.REGSET = "SET";
    defparam temp_buffer_i0_i318.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i317 (.D(o_FIFO_Q_c_29), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[317]));
    defparam temp_buffer_i0_i317.REGSET = "SET";
    defparam temp_buffer_i0_i317.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i11 (.D(temp_buffer[10]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_10));
    defparam int_STM32_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[27]  (.I(GND_net), 
            .O(o_NUM_DATA[27]));
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_27), .D0(n42853), .CI0(n42853), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_28), .D1(n51769), 
            .CI1(n51769), .CO0(n51769), .CO1(n42855), .S0(n138), .S1(n137));
    defparam stm32_counter_3861_add_4_29.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[28]  (.I(GND_net), 
            .O(o_NUM_DATA[28]));
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i316 (.D(o_FIFO_Q_c_28), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[316]));
    defparam temp_buffer_i0_i316.REGSET = "SET";
    defparam temp_buffer_i0_i316.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i315 (.D(o_FIFO_Q_c_27), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[315]));
    defparam temp_buffer_i0_i315.REGSET = "SET";
    defparam temp_buffer_i0_i315.SRMODE = "ASYNC";
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[29]  (.I(GND_net), 
            .O(o_NUM_DATA[29]));
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i314 (.D(o_FIFO_Q_c_26), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[314]));
    defparam temp_buffer_i0_i314.REGSET = "SET";
    defparam temp_buffer_i0_i314.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i10 (.D(temp_buffer[9]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_TX_Byte_c_9));
    defparam int_STM32_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* lse_init_val=0, lineinfo="@6(255[3],306[10])" *) FD1P3XZ stm32_state_i0_i1 (.D(n51261), 
            .SP(n37425), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_State_c_0));
    defparam stm32_state_i0_i1.REGSET = "RESET";
    defparam stm32_state_i0_i1.SRMODE = "ASYNC";
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[30]  (.I(GND_net), 
            .O(o_NUM_DATA[30]));
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_21), .D0(n42847), .CI0(n42847), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_22), .D1(n51760), 
            .CI1(n51760), .CO0(n51760), .CO1(n42849), .S0(n144), .S1(n143));
    defparam stm32_counter_3861_add_4_23.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[31]  (.I(GND_net), 
            .O(o_NUM_DATA[31]));
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i313 (.D(o_FIFO_Q_c_25), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[313]));
    defparam temp_buffer_i0_i313.REGSET = "SET";
    defparam temp_buffer_i0_i313.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i312 (.D(o_FIFO_Q_c_24), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51854), .Q(temp_buffer[312]));
    defparam temp_buffer_i0_i312.REGSET = "SET";
    defparam temp_buffer_i0_i312.SRMODE = "ASYNC";
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_29), .D0(n42855), .CI0(n42855), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_30), .D1(n51772), 
            .CI1(n51772), .CO0(n51772), .CO1(n42857), .S0(n136), .S1(n135));
    defparam stm32_counter_3861_add_4_31.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i311 (.D(o_FIFO_Q_c_23), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[311]));
    defparam temp_buffer_i0_i311.REGSET = "SET";
    defparam temp_buffer_i0_i311.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i310 (.D(o_FIFO_Q_c_22), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51854), .Q(temp_buffer[310]));
    defparam temp_buffer_i0_i310.REGSET = "SET";
    defparam temp_buffer_i0_i310.SRMODE = "ASYNC";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i1 (.D(counter[0]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_0));
    defparam int_RHD64_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i9 (.D(temp_buffer[8]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_8));
    defparam int_STM32_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* lineinfo="@6(328[17],328[24])" *) FA2 counter_3862_3914_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n44174), .C1(counter[0]), 
            .D1(n51703), .CI1(n51703), .CO0(n51703), .CO1(n42860), .S1(counter_15__N_1[0]));
    defparam counter_3862_3914_add_4_1.INIT0 = "0xc33c";
    defparam counter_3862_3914_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i8 (.D(temp_buffer[7]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_TX_Byte_c_7));
    defparam int_STM32_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i309 (.D(o_FIFO_Q_c_21), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[309]));
    defparam temp_buffer_i0_i309.REGSET = "SET";
    defparam temp_buffer_i0_i309.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i7 (.D(temp_buffer[6]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_6));
    defparam int_STM32_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i1 (.D(n199), 
            .SP(n4), .CK(i_Clk_c), .SR(n51850), .Q(o_stm32_counter_c_0));
    defparam stm32_counter_3861__i1.REGSET = "RESET";
    defparam stm32_counter_3861__i1.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i308 (.D(o_FIFO_Q_c_20), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[308]));
    defparam temp_buffer_i0_i308.REGSET = "SET";
    defparam temp_buffer_i0_i308.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i307 (.D(o_FIFO_Q_c_19), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51852), .Q(temp_buffer[307]));
    defparam temp_buffer_i0_i307.REGSET = "SET";
    defparam temp_buffer_i0_i307.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i6 (.D(temp_buffer[5]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_5));
    defparam int_STM32_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i306 (.D(o_FIFO_Q_c_18), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[306]));
    defparam temp_buffer_i0_i306.REGSET = "SET";
    defparam temp_buffer_i0_i306.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i305 (.D(o_FIFO_Q_c_17), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[305]));
    defparam temp_buffer_i0_i305.REGSET = "SET";
    defparam temp_buffer_i0_i305.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i304 (.D(o_FIFO_Q_c_16), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[304]));
    defparam temp_buffer_i0_i304.REGSET = "SET";
    defparam temp_buffer_i0_i304.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i303 (.D(o_FIFO_Q_c_15), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[303]));
    defparam temp_buffer_i0_i303.REGSET = "SET";
    defparam temp_buffer_i0_i303.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i302 (.D(o_FIFO_Q_c_14), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[302]));
    defparam temp_buffer_i0_i302.REGSET = "SET";
    defparam temp_buffer_i0_i302.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i301 (.D(o_FIFO_Q_c_13), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[301]));
    defparam temp_buffer_i0_i301.REGSET = "SET";
    defparam temp_buffer_i0_i301.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i300 (.D(o_FIFO_Q_c_12), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[300]));
    defparam temp_buffer_i0_i300.REGSET = "SET";
    defparam temp_buffer_i0_i300.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i299 (.D(o_FIFO_Q_c_11), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[299]));
    defparam temp_buffer_i0_i299.REGSET = "SET";
    defparam temp_buffer_i0_i299.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i298 (.D(o_FIFO_Q_c_10), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[298]));
    defparam temp_buffer_i0_i298.REGSET = "SET";
    defparam temp_buffer_i0_i298.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i297 (.D(o_FIFO_Q_c_9), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[297]));
    defparam temp_buffer_i0_i297.REGSET = "SET";
    defparam temp_buffer_i0_i297.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i296 (.D(o_FIFO_Q_c_8), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[296]));
    defparam temp_buffer_i0_i296.REGSET = "SET";
    defparam temp_buffer_i0_i296.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i295 (.D(o_FIFO_Q_c_7), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[295]));
    defparam temp_buffer_i0_i295.REGSET = "SET";
    defparam temp_buffer_i0_i295.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i294 (.D(o_FIFO_Q_c_6), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[294]));
    defparam temp_buffer_i0_i294.REGSET = "SET";
    defparam temp_buffer_i0_i294.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i293 (.D(o_FIFO_Q_c_5), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[293]));
    defparam temp_buffer_i0_i293.REGSET = "SET";
    defparam temp_buffer_i0_i293.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i292 (.D(o_FIFO_Q_c_4), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[292]));
    defparam temp_buffer_i0_i292.REGSET = "SET";
    defparam temp_buffer_i0_i292.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i291 (.D(o_FIFO_Q_c_3), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[291]));
    defparam temp_buffer_i0_i291.REGSET = "SET";
    defparam temp_buffer_i0_i291.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i5 (.D(temp_buffer[4]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_4));
    defparam int_STM32_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i290 (.D(o_FIFO_Q_c_2), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[290]));
    defparam temp_buffer_i0_i290.REGSET = "SET";
    defparam temp_buffer_i0_i290.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i289 (.D(o_FIFO_Q_c_1), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[289]));
    defparam temp_buffer_i0_i289.REGSET = "SET";
    defparam temp_buffer_i0_i289.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i288 (.D(o_FIFO_Q_c_0), 
            .SP(n31228), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[288]));
    defparam temp_buffer_i0_i288.REGSET = "SET";
    defparam temp_buffer_i0_i288.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i287 (.D(o_FIFO_Q_c_31), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[287]));
    defparam temp_buffer_i0_i287.REGSET = "SET";
    defparam temp_buffer_i0_i287.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i286 (.D(o_FIFO_Q_c_30), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[286]));
    defparam temp_buffer_i0_i286.REGSET = "SET";
    defparam temp_buffer_i0_i286.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i285 (.D(o_FIFO_Q_c_29), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[285]));
    defparam temp_buffer_i0_i285.REGSET = "SET";
    defparam temp_buffer_i0_i285.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i284 (.D(o_FIFO_Q_c_28), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[284]));
    defparam temp_buffer_i0_i284.REGSET = "SET";
    defparam temp_buffer_i0_i284.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i283 (.D(o_FIFO_Q_c_27), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[283]));
    defparam temp_buffer_i0_i283.REGSET = "SET";
    defparam temp_buffer_i0_i283.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i282 (.D(o_FIFO_Q_c_26), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[282]));
    defparam temp_buffer_i0_i282.REGSET = "SET";
    defparam temp_buffer_i0_i282.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i281 (.D(o_FIFO_Q_c_25), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[281]));
    defparam temp_buffer_i0_i281.REGSET = "SET";
    defparam temp_buffer_i0_i281.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i280 (.D(o_FIFO_Q_c_24), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[280]));
    defparam temp_buffer_i0_i280.REGSET = "SET";
    defparam temp_buffer_i0_i280.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i279 (.D(o_FIFO_Q_c_23), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[279]));
    defparam temp_buffer_i0_i279.REGSET = "SET";
    defparam temp_buffer_i0_i279.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i278 (.D(o_FIFO_Q_c_22), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[278]));
    defparam temp_buffer_i0_i278.REGSET = "SET";
    defparam temp_buffer_i0_i278.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i277 (.D(o_FIFO_Q_c_21), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[277]));
    defparam temp_buffer_i0_i277.REGSET = "SET";
    defparam temp_buffer_i0_i277.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i276 (.D(o_FIFO_Q_c_20), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[276]));
    defparam temp_buffer_i0_i276.REGSET = "SET";
    defparam temp_buffer_i0_i276.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i275 (.D(o_FIFO_Q_c_19), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[275]));
    defparam temp_buffer_i0_i275.REGSET = "SET";
    defparam temp_buffer_i0_i275.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i274 (.D(o_FIFO_Q_c_18), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[274]));
    defparam temp_buffer_i0_i274.REGSET = "SET";
    defparam temp_buffer_i0_i274.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i273 (.D(o_FIFO_Q_c_17), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[273]));
    defparam temp_buffer_i0_i273.REGSET = "SET";
    defparam temp_buffer_i0_i273.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i272 (.D(o_FIFO_Q_c_16), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[272]));
    defparam temp_buffer_i0_i272.REGSET = "SET";
    defparam temp_buffer_i0_i272.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i271 (.D(o_FIFO_Q_c_15), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[271]));
    defparam temp_buffer_i0_i271.REGSET = "SET";
    defparam temp_buffer_i0_i271.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i270 (.D(o_FIFO_Q_c_14), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[270]));
    defparam temp_buffer_i0_i270.REGSET = "SET";
    defparam temp_buffer_i0_i270.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i269 (.D(o_FIFO_Q_c_13), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[269]));
    defparam temp_buffer_i0_i269.REGSET = "SET";
    defparam temp_buffer_i0_i269.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i268 (.D(o_FIFO_Q_c_12), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[268]));
    defparam temp_buffer_i0_i268.REGSET = "SET";
    defparam temp_buffer_i0_i268.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i267 (.D(o_FIFO_Q_c_11), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[267]));
    defparam temp_buffer_i0_i267.REGSET = "SET";
    defparam temp_buffer_i0_i267.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i266 (.D(o_FIFO_Q_c_10), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[266]));
    defparam temp_buffer_i0_i266.REGSET = "SET";
    defparam temp_buffer_i0_i266.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i265 (.D(o_FIFO_Q_c_9), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[265]));
    defparam temp_buffer_i0_i265.REGSET = "SET";
    defparam temp_buffer_i0_i265.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i264 (.D(o_FIFO_Q_c_8), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[264]));
    defparam temp_buffer_i0_i264.REGSET = "SET";
    defparam temp_buffer_i0_i264.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i263 (.D(o_FIFO_Q_c_7), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[263]));
    defparam temp_buffer_i0_i263.REGSET = "SET";
    defparam temp_buffer_i0_i263.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i262 (.D(o_FIFO_Q_c_6), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[262]));
    defparam temp_buffer_i0_i262.REGSET = "SET";
    defparam temp_buffer_i0_i262.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i261 (.D(o_FIFO_Q_c_5), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[261]));
    defparam temp_buffer_i0_i261.REGSET = "SET";
    defparam temp_buffer_i0_i261.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i260 (.D(o_FIFO_Q_c_4), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[260]));
    defparam temp_buffer_i0_i260.REGSET = "SET";
    defparam temp_buffer_i0_i260.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i259 (.D(o_FIFO_Q_c_3), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[259]));
    defparam temp_buffer_i0_i259.REGSET = "SET";
    defparam temp_buffer_i0_i259.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i258 (.D(o_FIFO_Q_c_2), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[258]));
    defparam temp_buffer_i0_i258.REGSET = "SET";
    defparam temp_buffer_i0_i258.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i257 (.D(o_FIFO_Q_c_1), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[257]));
    defparam temp_buffer_i0_i257.REGSET = "SET";
    defparam temp_buffer_i0_i257.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i256 (.D(o_FIFO_Q_c_0), 
            .SP(n31292), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[256]));
    defparam temp_buffer_i0_i256.REGSET = "SET";
    defparam temp_buffer_i0_i256.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i255 (.D(o_FIFO_Q_c_31), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[255]));
    defparam temp_buffer_i0_i255.REGSET = "SET";
    defparam temp_buffer_i0_i255.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i254 (.D(o_FIFO_Q_c_30), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[254]));
    defparam temp_buffer_i0_i254.REGSET = "SET";
    defparam temp_buffer_i0_i254.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i253 (.D(o_FIFO_Q_c_29), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[253]));
    defparam temp_buffer_i0_i253.REGSET = "SET";
    defparam temp_buffer_i0_i253.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i252 (.D(o_FIFO_Q_c_28), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[252]));
    defparam temp_buffer_i0_i252.REGSET = "SET";
    defparam temp_buffer_i0_i252.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i251 (.D(o_FIFO_Q_c_27), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[251]));
    defparam temp_buffer_i0_i251.REGSET = "SET";
    defparam temp_buffer_i0_i251.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i250 (.D(o_FIFO_Q_c_26), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[250]));
    defparam temp_buffer_i0_i250.REGSET = "SET";
    defparam temp_buffer_i0_i250.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i249 (.D(o_FIFO_Q_c_25), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51852), .Q(temp_buffer[249]));
    defparam temp_buffer_i0_i249.REGSET = "SET";
    defparam temp_buffer_i0_i249.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i16 (.D(counter_15__N_1[15]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51852), .Q(counter[15]));
    defparam counter_3862_3914__i16.REGSET = "RESET";
    defparam counter_3862_3914__i16.SRMODE = "ASYNC";
    (* lut_function="(!(A+!((C+!(D))+!B)))", lineinfo="@6(264[5],305[9])" *) LUT4 i1_3_lut_4_lut (.A(n7_adj_4718), 
            .B(o_STM32_State_c_0), .C(o_STM32_State_c_1), .D(o_STM32_State_c_2), 
            .Z(n37425));
    defparam i1_3_lut_4_lut.INIT = "0x5155";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_3_lut (.A(n43754), .B(n35), 
            .C(o_STM32_State_c_2), .Z(n44170));
    defparam i1_3_lut.INIT = "0x0808";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(n10_adj_4716), .B(n43714), 
            .Z(n31740));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_68 (.A(n10_adj_4716), 
            .B(n43706), .Z(n31676));
    defparam i1_2_lut_adj_68.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_69 (.A(n8), .B(n43732), 
            .Z(n30588));
    defparam i1_2_lut_adj_69.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_70 (.A(n10), .B(n43721), 
            .Z(n30268));
    defparam i1_2_lut_adj_70.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_71 (.A(n10), .B(n43714), 
            .Z(n30204));
    defparam i1_2_lut_adj_71.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_72 (.A(n10), .B(n43706), 
            .Z(n30140));
    defparam i1_2_lut_adj_72.INIT = "0x4444";
    (* lut_function="(A+!(B))" *) LUT4 equal_2189_i7_2_lut (.A(o_stm32_counter_c_1), 
            .B(o_stm32_counter_c_2), .Z(n7));
    defparam equal_2189_i7_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_3_lut_adj_73 (.A(state[0]), 
            .B(o_RHD64_TX_Ready_c), .C(state[1]), .Z(n44145));
    defparam i1_3_lut_adj_73.INIT = "0x4040";
    (* lut_function="(!(A+(B)))" *) LUT4 i27605_2_lut (.A(n51851), .B(n7_adj_4718), 
            .Z(n23738));
    defparam i27605_2_lut.INIT = "0x1111";
    (* lut_function="(A (B (C+!(D)))+!A (B+!(C+!(D))))", lineinfo="@6(319[4],351[11])" *) LUT4 i19461_4_lut (.A(state[0]), 
            .B(o_RHD64_TX_DV_c), .C(state[1]), .D(n23738), .Z(n39650));
    defparam i19461_4_lut.INIT = "0xc5cc";
    (* lut_function="(!(A+!(((D)+!C)+!B)))" *) LUT4 i1_4_lut (.A(n7_adj_4718), 
            .B(o_STM32_State_c_0), .C(o_STM32_State_c_2), .D(o_STM32_State_c_1), 
            .Z(n43754));
    defparam i1_4_lut.INIT = "0x5515";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@6(255[3],306[10])" *) LUT4 i19462_4_lut (.A(o_STM32_TX_DV_c), 
            .B(n29662), .C(n8_adj_4719), .D(n43754), .Z(n39651));
    defparam i19462_4_lut.INIT = "0xcaaa";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i15 (.D(counter_15__N_1[14]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(counter[14]));
    defparam counter_3862_3914__i15.REGSET = "RESET";
    defparam counter_3862_3914__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i14 (.D(counter_15__N_1[13]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51853), .Q(counter[13]));
    defparam counter_3862_3914__i14.REGSET = "RESET";
    defparam counter_3862_3914__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i13 (.D(counter_15__N_1[12]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51853), .Q(counter[12]));
    defparam counter_3862_3914__i13.REGSET = "RESET";
    defparam counter_3862_3914__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i12 (.D(counter_15__N_1[11]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51853), .Q(counter[11]));
    defparam counter_3862_3914__i12.REGSET = "RESET";
    defparam counter_3862_3914__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i11 (.D(counter_15__N_1[10]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51853), .Q(counter[10]));
    defparam counter_3862_3914__i11.REGSET = "RESET";
    defparam counter_3862_3914__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i10 (.D(counter_15__N_1[9]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51853), .Q(counter[9]));
    defparam counter_3862_3914__i10.REGSET = "RESET";
    defparam counter_3862_3914__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i9 (.D(counter_15__N_1[8]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51853), .Q(counter[8]));
    defparam counter_3862_3914__i9.REGSET = "RESET";
    defparam counter_3862_3914__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i8 (.D(counter_15__N_1[7]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(counter[7]));
    defparam counter_3862_3914__i8.REGSET = "RESET";
    defparam counter_3862_3914__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i7 (.D(counter_15__N_1[6]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(counter[6]));
    defparam counter_3862_3914__i7.REGSET = "RESET";
    defparam counter_3862_3914__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i6 (.D(counter_15__N_1[5]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(counter[5]));
    defparam counter_3862_3914__i6.REGSET = "RESET";
    defparam counter_3862_3914__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i5 (.D(counter_15__N_1[4]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(counter[4]));
    defparam counter_3862_3914__i5.REGSET = "RESET";
    defparam counter_3862_3914__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i4 (.D(counter_15__N_1[3]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(counter[3]));
    defparam counter_3862_3914__i4.REGSET = "RESET";
    defparam counter_3862_3914__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i3 (.D(counter_15__N_1[2]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(counter[2]));
    defparam counter_3862_3914__i3.REGSET = "RESET";
    defparam counter_3862_3914__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i2 (.D(counter_15__N_1[1]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(counter[1]));
    defparam counter_3862_3914__i2.REGSET = "RESET";
    defparam counter_3862_3914__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i32 (.D(n168), 
            .SP(n4), .CK(i_Clk_c), .SR(n51854), .Q(o_stm32_counter_c_31));
    defparam stm32_counter_3861__i32.REGSET = "RESET";
    defparam stm32_counter_3861__i32.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i31 (.D(n169), 
            .SP(n4), .CK(i_Clk_c), .SR(n51854), .Q(o_stm32_counter_c_30));
    defparam stm32_counter_3861__i31.REGSET = "RESET";
    defparam stm32_counter_3861__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i30 (.D(n170), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_29));
    defparam stm32_counter_3861__i30.REGSET = "RESET";
    defparam stm32_counter_3861__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i29 (.D(n171), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_28));
    defparam stm32_counter_3861__i29.REGSET = "RESET";
    defparam stm32_counter_3861__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i28 (.D(n172), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_27));
    defparam stm32_counter_3861__i28.REGSET = "RESET";
    defparam stm32_counter_3861__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i27 (.D(n173), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_26));
    defparam stm32_counter_3861__i27.REGSET = "RESET";
    defparam stm32_counter_3861__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i26 (.D(n174), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_25));
    defparam stm32_counter_3861__i26.REGSET = "RESET";
    defparam stm32_counter_3861__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i25 (.D(n175), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_24));
    defparam stm32_counter_3861__i25.REGSET = "RESET";
    defparam stm32_counter_3861__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i24 (.D(n176), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_23));
    defparam stm32_counter_3861__i24.REGSET = "RESET";
    defparam stm32_counter_3861__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i23 (.D(n177), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_22));
    defparam stm32_counter_3861__i23.REGSET = "RESET";
    defparam stm32_counter_3861__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i22 (.D(n178), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_21));
    defparam stm32_counter_3861__i22.REGSET = "RESET";
    defparam stm32_counter_3861__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i21 (.D(n179), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_20));
    defparam stm32_counter_3861__i21.REGSET = "RESET";
    defparam stm32_counter_3861__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i20 (.D(n180), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_19));
    defparam stm32_counter_3861__i20.REGSET = "RESET";
    defparam stm32_counter_3861__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i19 (.D(n181), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_18));
    defparam stm32_counter_3861__i19.REGSET = "RESET";
    defparam stm32_counter_3861__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i18 (.D(n182), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_17));
    defparam stm32_counter_3861__i18.REGSET = "RESET";
    defparam stm32_counter_3861__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i17 (.D(n183), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_16));
    defparam stm32_counter_3861__i17.REGSET = "RESET";
    defparam stm32_counter_3861__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i16 (.D(n184), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_15));
    defparam stm32_counter_3861__i16.REGSET = "RESET";
    defparam stm32_counter_3861__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i15 (.D(n185), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_14));
    defparam stm32_counter_3861__i15.REGSET = "RESET";
    defparam stm32_counter_3861__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i14 (.D(n186), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_13));
    defparam stm32_counter_3861__i14.REGSET = "RESET";
    defparam stm32_counter_3861__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i13 (.D(n187), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_12));
    defparam stm32_counter_3861__i13.REGSET = "RESET";
    defparam stm32_counter_3861__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i12 (.D(n188), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_11));
    defparam stm32_counter_3861__i12.REGSET = "RESET";
    defparam stm32_counter_3861__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i11 (.D(n189), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_10));
    defparam stm32_counter_3861__i11.REGSET = "RESET";
    defparam stm32_counter_3861__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i10 (.D(n190), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_9));
    defparam stm32_counter_3861__i10.REGSET = "RESET";
    defparam stm32_counter_3861__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i9 (.D(n191), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_8));
    defparam stm32_counter_3861__i9.REGSET = "RESET";
    defparam stm32_counter_3861__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i8 (.D(n192), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_7));
    defparam stm32_counter_3861__i8.REGSET = "RESET";
    defparam stm32_counter_3861__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i7 (.D(n193), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_6));
    defparam stm32_counter_3861__i7.REGSET = "RESET";
    defparam stm32_counter_3861__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i6 (.D(n194), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_5));
    defparam stm32_counter_3861__i6.REGSET = "RESET";
    defparam stm32_counter_3861__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i5 (.D(n195), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_4));
    defparam stm32_counter_3861__i5.REGSET = "RESET";
    defparam stm32_counter_3861__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i4 (.D(n196), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_3));
    defparam stm32_counter_3861__i4.REGSET = "RESET";
    defparam stm32_counter_3861__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i3 (.D(n197), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_2));
    defparam stm32_counter_3861__i3.REGSET = "RESET";
    defparam stm32_counter_3861__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(280[23],280[36])" *) FD1P3XZ stm32_counter_3861__i2 (.D(n198), 
            .SP(n4), .CK(i_Clk_c), .SR(n51853), .Q(o_stm32_counter_c_1));
    defparam stm32_counter_3861__i2.REGSET = "RESET";
    defparam stm32_counter_3861__i2.SRMODE = "ASYNC";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i16 (.D(counter[15]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_15));
    defparam int_RHD64_TX_Byte_i0_i16.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i16.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i15 (.D(counter[14]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_14));
    defparam int_RHD64_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i14 (.D(counter[13]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_13));
    defparam int_RHD64_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i13 (.D(counter[12]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_12));
    defparam int_RHD64_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i13.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i12 (.D(counter[11]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_11));
    defparam int_RHD64_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i11 (.D(counter[10]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_10));
    defparam int_RHD64_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i10 (.D(counter[9]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_9));
    defparam int_RHD64_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i9 (.D(counter[8]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_8));
    defparam int_RHD64_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i8 (.D(counter[7]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_7));
    defparam int_RHD64_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i7 (.D(counter[6]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_6));
    defparam int_RHD64_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i6 (.D(counter[5]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_5));
    defparam int_RHD64_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i5 (.D(counter[4]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_4));
    defparam int_RHD64_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i4 (.D(counter[3]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_3));
    defparam int_RHD64_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i3 (.D(counter[2]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_2));
    defparam int_RHD64_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_Byte_i0_i2 (.D(counter[1]), 
            .SP(n23842), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_Byte_c_1));
    defparam int_RHD64_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_RHD64_TX_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@6(255[3],306[10])" *) FD1P3XZ stm32_state_i0_i3 (.D(n41160), 
            .SP(n37425), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_State_c_2));
    defparam stm32_state_i0_i3.REGSET = "RESET";
    defparam stm32_state_i0_i3.SRMODE = "ASYNC";
    (* lse_init_val=0, lineinfo="@6(255[3],306[10])" *) FD1P3XZ stm32_state_i0_i2 (.D(n36289), 
            .SP(n37425), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_State_c_1));
    defparam stm32_state_i0_i2.REGSET = "RESET";
    defparam stm32_state_i0_i2.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_DV (.D(n39651), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_TX_DV_c));
    defparam int_STM32_TX_DV.REGSET = "RESET";
    defparam int_STM32_TX_DV.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20804_2_lut (.A(n164), 
            .B(o_STM32_State_c_0), .Z(n198));
    defparam i20804_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20803_2_lut (.A(n163), 
            .B(o_STM32_State_c_0), .Z(n197));
    defparam i20803_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20802_2_lut (.A(n162), 
            .B(o_STM32_State_c_0), .Z(n196));
    defparam i20802_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20801_2_lut (.A(n161), 
            .B(o_STM32_State_c_0), .Z(n195));
    defparam i20801_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20800_2_lut (.A(n160), 
            .B(o_STM32_State_c_0), .Z(n194));
    defparam i20800_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20799_2_lut (.A(n159), 
            .B(o_STM32_State_c_0), .Z(n193));
    defparam i20799_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20798_2_lut (.A(n158), 
            .B(o_STM32_State_c_0), .Z(n192));
    defparam i20798_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20797_2_lut (.A(n157), 
            .B(o_STM32_State_c_0), .Z(n191));
    defparam i20797_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20796_2_lut (.A(n156), 
            .B(o_STM32_State_c_0), .Z(n190));
    defparam i20796_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20795_2_lut (.A(n155), 
            .B(o_STM32_State_c_0), .Z(n189));
    defparam i20795_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20794_2_lut (.A(n154), 
            .B(o_STM32_State_c_0), .Z(n188));
    defparam i20794_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20793_2_lut (.A(n153), 
            .B(o_STM32_State_c_0), .Z(n187));
    defparam i20793_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20792_2_lut (.A(n152), 
            .B(o_STM32_State_c_0), .Z(n186));
    defparam i20792_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20791_2_lut (.A(n151), 
            .B(o_STM32_State_c_0), .Z(n185));
    defparam i20791_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20790_2_lut (.A(n150), 
            .B(o_STM32_State_c_0), .Z(n184));
    defparam i20790_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20789_2_lut (.A(n149), 
            .B(o_STM32_State_c_0), .Z(n183));
    defparam i20789_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20788_2_lut (.A(n148), 
            .B(o_STM32_State_c_0), .Z(n182));
    defparam i20788_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20787_2_lut (.A(n147), 
            .B(o_STM32_State_c_0), .Z(n181));
    defparam i20787_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20786_2_lut (.A(n146), 
            .B(o_STM32_State_c_0), .Z(n180));
    defparam i20786_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20785_2_lut (.A(n145), 
            .B(o_STM32_State_c_0), .Z(n179));
    defparam i20785_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20784_2_lut (.A(n144), 
            .B(o_STM32_State_c_0), .Z(n178));
    defparam i20784_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20783_2_lut (.A(n143), 
            .B(o_STM32_State_c_0), .Z(n177));
    defparam i20783_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20782_2_lut (.A(n142), 
            .B(o_STM32_State_c_0), .Z(n176));
    defparam i20782_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20781_2_lut (.A(n141), 
            .B(o_STM32_State_c_0), .Z(n175));
    defparam i20781_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20780_2_lut (.A(n140), 
            .B(o_STM32_State_c_0), .Z(n174));
    defparam i20780_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20779_2_lut (.A(n139), 
            .B(o_STM32_State_c_0), .Z(n173));
    defparam i20779_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20778_2_lut (.A(n138), 
            .B(o_STM32_State_c_0), .Z(n172));
    defparam i20778_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20777_2_lut (.A(n137), 
            .B(o_STM32_State_c_0), .Z(n171));
    defparam i20777_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20776_2_lut (.A(n136), 
            .B(o_STM32_State_c_0), .Z(n170));
    defparam i20776_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20775_2_lut (.A(n135), 
            .B(o_STM32_State_c_0), .Z(n169));
    defparam i20775_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20774_2_lut (.A(n134), 
            .B(o_STM32_State_c_0), .Z(n168));
    defparam i20774_2_lut.INIT = "0x8888";
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_23), .D0(n42849), .CI0(n42849), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_24), .D1(n51763), 
            .CI1(n51763), .CO0(n51763), .CO1(n42851), .S0(n142), .S1(n141));
    defparam stm32_counter_3861_add_4_25.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_31), .D0(n42857), .CI0(n42857), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n51775), .CI1(n51775), 
            .CO0(n51775), .S0(n134));
    defparam stm32_counter_3861_add_4_33.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i20749_2_lut (.A(o_stm32_counter_c_1), 
            .B(o_stm32_counter_c_2), .Z(n40933));
    defparam i20749_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_74 (.A(n10_adj_4715), 
            .B(n43721), .Z(n31292));
    defparam i1_2_lut_adj_74.INIT = "0x4444";
    (* lut_function="(!(A (B+!(C))+!A (C+!(D))))" *) LUT4 i48_4_lut_4_lut (.A(o_STM32_State_c_0), 
            .B(n2205), .C(o_STM32_State_c_1), .D(n2203), .Z(n35));
    defparam i48_4_lut_4_lut.INIT = "0x2520";
    (* lut_function="(A (B))", lineinfo="@6(280[23],280[36])" *) LUT4 i20900_2_lut (.A(n165), 
            .B(o_STM32_State_c_0), .Z(n199));
    defparam i20900_2_lut.INIT = "0x8888";
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_19), .D0(n42845), .CI0(n42845), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_20), .D1(n51757), 
            .CI1(n51757), .CO0(n51757), .CO1(n42847), .S0(n146), .S1(n145));
    defparam stm32_counter_3861_add_4_21.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_75 (.A(o_FIFO_COUNT_c_7), 
            .B(o_FIFO_COUNT_c_5), .C(o_FIFO_COUNT_c_6), .D(o_FIFO_COUNT_c_9), 
            .Z(n44180));
    defparam i1_4_lut_adj_75.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_76 (.A(o_FIFO_COUNT_c_8), 
            .B(n44180), .C(o_FIFO_COUNT_c_10), .Z(n2203));
    defparam i1_3_lut_adj_76.INIT = "0xfefe";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i27426_3_lut (.A(o_STM32_State_c_0), 
            .B(o_STM32_State_c_1), .C(o_STM32_State_c_2), .Z(n44105));
    defparam i27426_3_lut.INIT = "0x0101";
    (* lut_function="(A+(B+(C (D))))", lineinfo="@6(265[3],304[12])" *) LUT4 i3_4_lut (.A(n5), 
            .B(n44169), .C(n44105), .D(n2203), .Z(n51261));
    defparam i3_4_lut.INIT = "0xfeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_2162_i10_2_lut_3_lut (.A(o_stm32_counter_c_4), 
            .B(o_stm32_counter_c_5), .C(o_stm32_counter_c_3), .Z(n10_adj_4716));
    defparam equal_2162_i10_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_2175_i10_2_lut_3_lut (.A(o_stm32_counter_c_4), 
            .B(o_stm32_counter_c_5), .C(o_stm32_counter_c_3), .Z(n10_adj_4715));
    defparam equal_2175_i10_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(!(A+!(B)))" *) LUT4 i2_2_lut (.A(i_Controller_Mode_c_2), 
            .B(i_Controller_Mode_c_1), .Z(n7_adj_4717));
    defparam i2_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i27942_4_lut (.A(n35046), 
            .B(n2205), .C(n7_adj_4717), .D(n43783), .Z(n37412));
    defparam i27942_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_77 (.A(n10_adj_4715), 
            .B(n43714), .Z(n31228));
    defparam i1_2_lut_adj_77.INIT = "0x4444";
    (* lut_function="(A+(B))" *) LUT4 i22964_2_lut (.A(i_Controller_Mode_c_0), 
            .B(i_Controller_Mode_c_3), .Z(n43783));
    defparam i22964_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_78 (.A(o_stm32_counter_c_20), 
            .B(o_stm32_counter_c_18), .C(o_stm32_counter_c_17), .D(o_stm32_counter_c_12), 
            .Z(n44283));
    defparam i1_4_lut_adj_78.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_79 (.A(o_stm32_counter_c_22), 
            .B(o_stm32_counter_c_10), .C(o_stm32_counter_c_16), .D(o_stm32_counter_c_27), 
            .Z(n44287));
    defparam i1_4_lut_adj_79.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_80 (.A(o_stm32_counter_c_5), 
            .B(o_stm32_counter_c_24), .C(o_stm32_counter_c_11), .D(o_stm32_counter_c_14), 
            .Z(n44289));
    defparam i1_4_lut_adj_80.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_81 (.A(o_stm32_counter_c_6), 
            .B(o_stm32_counter_c_25), .C(o_stm32_counter_c_15), .D(o_stm32_counter_c_30), 
            .Z(n44279));
    defparam i1_4_lut_adj_81.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_82 (.A(o_stm32_counter_c_28), 
            .B(o_stm32_counter_c_23), .Z(n44255));
    defparam i1_2_lut_adj_82.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_83 (.A(o_stm32_counter_c_7), 
            .B(o_stm32_counter_c_26), .C(o_stm32_counter_c_9), .D(o_stm32_counter_c_19), 
            .Z(n44285));
    defparam i1_4_lut_adj_83.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_84 (.A(n44283), .B(o_stm32_counter_c_21), 
            .C(o_stm32_counter_c_29), .Z(n44291));
    defparam i1_3_lut_adj_84.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_85 (.A(n44279), .B(n44289), 
            .C(n44287), .Z(n44297));
    defparam i1_3_lut_adj_85.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_86 (.A(o_stm32_counter_c_8), 
            .B(n44285), .C(n44255), .D(o_stm32_counter_c_13), .Z(n44293));
    defparam i1_4_lut_adj_86.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i3929_4_lut (.A(n44293), 
            .B(o_stm32_counter_c_31), .C(n44297), .D(n44291), .Z(n2205));
    defparam i3929_4_lut.INIT = "0xcccd";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i1_3_lut_adj_87 (.A(o_STM32_State_c_0), 
            .B(o_STM32_State_c_1), .C(o_STM32_State_c_2), .Z(n35046));
    defparam i1_3_lut_adj_87.INIT = "0xf7f7";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_88 (.A(n35046), .B(n2205), 
            .Z(n4_adj_4720));
    defparam i1_2_lut_adj_88.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_89 (.A(n10_adj_4716), 
            .B(n43721), .Z(n31802));
    defparam i1_2_lut_adj_89.INIT = "0x4444";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut_adj_90 (.A(o_stm32_counter_c_1), 
            .B(o_stm32_counter_c_2), .C(o_stm32_counter_c_0), .D(n23838), 
            .Z(n43714));
    defparam i1_3_lut_4_lut_adj_90.INIT = "0x1000";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut_adj_91 (.A(o_stm32_counter_c_1), 
            .B(o_stm32_counter_c_2), .C(o_stm32_counter_c_0), .D(n23838), 
            .Z(n43721));
    defparam i1_3_lut_4_lut_adj_91.INIT = "0x0100";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_92 (.A(n10_adj_4715), 
            .B(n43706), .Z(n31164));
    defparam i1_2_lut_adj_92.INIT = "0x4444";
    (* lineinfo="@6(319[4],351[11])" *) FD1P3XZ int_RHD64_TX_DV (.D(n39650), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net), .Q(o_RHD64_TX_DV_c));
    defparam int_RHD64_TX_DV.REGSET = "RESET";
    defparam int_RHD64_TX_DV.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@6(319[4],351[11])" *) FD1P3XZ state_i0_i1 (.D(n43781), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(GND_net), .Q(state[1]));
    defparam state_i0_i1.REGSET = "RESET";
    defparam state_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@6(319[4],351[11])" *) FD1P3XZ state_i0_i0 (.D(n44145), 
            .SP(n23738), .CK(i_Clk_c), .SR(n40876), .Q(state[0]));
    defparam state_i0_i0.REGSET = "SET";
    defparam state_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_17), .D0(n42843), .CI0(n42843), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_18), .D1(n51754), 
            .CI1(n51754), .CO0(n51754), .CO1(n42845), .S0(n148), .S1(n147));
    defparam stm32_counter_3861_add_4_19.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_7), .D0(n42833), .CI0(n42833), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_8), .D1(n51739), 
            .CI1(n51739), .CO0(n51739), .CO1(n42835), .S0(n158), .S1(n157));
    defparam stm32_counter_3861_add_4_9.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1023 (.D(o_FIFO_Q_c_31), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51852), .Q(temp_buffer[1023]));
    defparam temp_buffer_i0_i1023.REGSET = "SET";
    defparam temp_buffer_i0_i1023.SRMODE = "ASYNC";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_5), .D0(n42831), .CI0(n42831), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_6), .D1(n51736), 
            .CI1(n51736), .CO0(n51736), .CO1(n42833), .S0(n160), .S1(n159));
    defparam stm32_counter_3861_add_4_7.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1022 (.D(o_FIFO_Q_c_30), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51852), .Q(temp_buffer[1022]));
    defparam temp_buffer_i0_i1022.REGSET = "SET";
    defparam temp_buffer_i0_i1022.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1021 (.D(o_FIFO_Q_c_29), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1021]));
    defparam temp_buffer_i0_i1021.REGSET = "SET";
    defparam temp_buffer_i0_i1021.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1020 (.D(o_FIFO_Q_c_28), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1020]));
    defparam temp_buffer_i0_i1020.REGSET = "SET";
    defparam temp_buffer_i0_i1020.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1019 (.D(o_FIFO_Q_c_27), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1019]));
    defparam temp_buffer_i0_i1019.REGSET = "SET";
    defparam temp_buffer_i0_i1019.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1018 (.D(o_FIFO_Q_c_26), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1018]));
    defparam temp_buffer_i0_i1018.REGSET = "SET";
    defparam temp_buffer_i0_i1018.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1017 (.D(o_FIFO_Q_c_25), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1017]));
    defparam temp_buffer_i0_i1017.REGSET = "SET";
    defparam temp_buffer_i0_i1017.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1016 (.D(o_FIFO_Q_c_24), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1016]));
    defparam temp_buffer_i0_i1016.REGSET = "SET";
    defparam temp_buffer_i0_i1016.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1015 (.D(o_FIFO_Q_c_23), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1015]));
    defparam temp_buffer_i0_i1015.REGSET = "SET";
    defparam temp_buffer_i0_i1015.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1014 (.D(o_FIFO_Q_c_22), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1014]));
    defparam temp_buffer_i0_i1014.REGSET = "SET";
    defparam temp_buffer_i0_i1014.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1013 (.D(o_FIFO_Q_c_21), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1013]));
    defparam temp_buffer_i0_i1013.REGSET = "SET";
    defparam temp_buffer_i0_i1013.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1012 (.D(o_FIFO_Q_c_20), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1012]));
    defparam temp_buffer_i0_i1012.REGSET = "SET";
    defparam temp_buffer_i0_i1012.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1011 (.D(o_FIFO_Q_c_19), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1011]));
    defparam temp_buffer_i0_i1011.REGSET = "SET";
    defparam temp_buffer_i0_i1011.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1010 (.D(o_FIFO_Q_c_18), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1010]));
    defparam temp_buffer_i0_i1010.REGSET = "SET";
    defparam temp_buffer_i0_i1010.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1009 (.D(o_FIFO_Q_c_17), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1009]));
    defparam temp_buffer_i0_i1009.REGSET = "SET";
    defparam temp_buffer_i0_i1009.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1008 (.D(o_FIFO_Q_c_16), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1008]));
    defparam temp_buffer_i0_i1008.REGSET = "SET";
    defparam temp_buffer_i0_i1008.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1007 (.D(o_FIFO_Q_c_15), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1007]));
    defparam temp_buffer_i0_i1007.REGSET = "SET";
    defparam temp_buffer_i0_i1007.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1006 (.D(o_FIFO_Q_c_14), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1006]));
    defparam temp_buffer_i0_i1006.REGSET = "SET";
    defparam temp_buffer_i0_i1006.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1005 (.D(o_FIFO_Q_c_13), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1005]));
    defparam temp_buffer_i0_i1005.REGSET = "SET";
    defparam temp_buffer_i0_i1005.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1004 (.D(o_FIFO_Q_c_12), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1004]));
    defparam temp_buffer_i0_i1004.REGSET = "SET";
    defparam temp_buffer_i0_i1004.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1003 (.D(o_FIFO_Q_c_11), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1003]));
    defparam temp_buffer_i0_i1003.REGSET = "SET";
    defparam temp_buffer_i0_i1003.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1002 (.D(o_FIFO_Q_c_10), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1002]));
    defparam temp_buffer_i0_i1002.REGSET = "SET";
    defparam temp_buffer_i0_i1002.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1001 (.D(o_FIFO_Q_c_9), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1001]));
    defparam temp_buffer_i0_i1001.REGSET = "SET";
    defparam temp_buffer_i0_i1001.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1000 (.D(o_FIFO_Q_c_8), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[1000]));
    defparam temp_buffer_i0_i1000.REGSET = "SET";
    defparam temp_buffer_i0_i1000.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i999 (.D(o_FIFO_Q_c_7), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[999]));
    defparam temp_buffer_i0_i999.REGSET = "SET";
    defparam temp_buffer_i0_i999.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i998 (.D(o_FIFO_Q_c_6), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[998]));
    defparam temp_buffer_i0_i998.REGSET = "SET";
    defparam temp_buffer_i0_i998.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i997 (.D(o_FIFO_Q_c_5), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[997]));
    defparam temp_buffer_i0_i997.REGSET = "SET";
    defparam temp_buffer_i0_i997.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i996 (.D(o_FIFO_Q_c_4), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[996]));
    defparam temp_buffer_i0_i996.REGSET = "SET";
    defparam temp_buffer_i0_i996.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i995 (.D(o_FIFO_Q_c_3), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[995]));
    defparam temp_buffer_i0_i995.REGSET = "SET";
    defparam temp_buffer_i0_i995.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i994 (.D(o_FIFO_Q_c_2), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[994]));
    defparam temp_buffer_i0_i994.REGSET = "SET";
    defparam temp_buffer_i0_i994.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i993 (.D(o_FIFO_Q_c_1), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[993]));
    defparam temp_buffer_i0_i993.REGSET = "SET";
    defparam temp_buffer_i0_i993.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i992 (.D(o_FIFO_Q_c_0), 
            .SP(n29760), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[992]));
    defparam temp_buffer_i0_i992.REGSET = "SET";
    defparam temp_buffer_i0_i992.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i991 (.D(o_FIFO_Q_c_31), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[991]));
    defparam temp_buffer_i0_i991.REGSET = "SET";
    defparam temp_buffer_i0_i991.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i990 (.D(o_FIFO_Q_c_30), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[990]));
    defparam temp_buffer_i0_i990.REGSET = "SET";
    defparam temp_buffer_i0_i990.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i989 (.D(o_FIFO_Q_c_29), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[989]));
    defparam temp_buffer_i0_i989.REGSET = "SET";
    defparam temp_buffer_i0_i989.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i988 (.D(o_FIFO_Q_c_28), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[988]));
    defparam temp_buffer_i0_i988.REGSET = "SET";
    defparam temp_buffer_i0_i988.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i987 (.D(o_FIFO_Q_c_27), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[987]));
    defparam temp_buffer_i0_i987.REGSET = "SET";
    defparam temp_buffer_i0_i987.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i986 (.D(o_FIFO_Q_c_26), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[986]));
    defparam temp_buffer_i0_i986.REGSET = "SET";
    defparam temp_buffer_i0_i986.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i985 (.D(o_FIFO_Q_c_25), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[985]));
    defparam temp_buffer_i0_i985.REGSET = "SET";
    defparam temp_buffer_i0_i985.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i984 (.D(o_FIFO_Q_c_24), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[984]));
    defparam temp_buffer_i0_i984.REGSET = "SET";
    defparam temp_buffer_i0_i984.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i983 (.D(o_FIFO_Q_c_23), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[983]));
    defparam temp_buffer_i0_i983.REGSET = "SET";
    defparam temp_buffer_i0_i983.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i982 (.D(o_FIFO_Q_c_22), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[982]));
    defparam temp_buffer_i0_i982.REGSET = "SET";
    defparam temp_buffer_i0_i982.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i981 (.D(o_FIFO_Q_c_21), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[981]));
    defparam temp_buffer_i0_i981.REGSET = "SET";
    defparam temp_buffer_i0_i981.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i980 (.D(o_FIFO_Q_c_20), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[980]));
    defparam temp_buffer_i0_i980.REGSET = "SET";
    defparam temp_buffer_i0_i980.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i979 (.D(o_FIFO_Q_c_19), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[979]));
    defparam temp_buffer_i0_i979.REGSET = "SET";
    defparam temp_buffer_i0_i979.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i978 (.D(o_FIFO_Q_c_18), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[978]));
    defparam temp_buffer_i0_i978.REGSET = "SET";
    defparam temp_buffer_i0_i978.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i977 (.D(o_FIFO_Q_c_17), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[977]));
    defparam temp_buffer_i0_i977.REGSET = "SET";
    defparam temp_buffer_i0_i977.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i976 (.D(o_FIFO_Q_c_16), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[976]));
    defparam temp_buffer_i0_i976.REGSET = "SET";
    defparam temp_buffer_i0_i976.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i975 (.D(o_FIFO_Q_c_15), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[975]));
    defparam temp_buffer_i0_i975.REGSET = "SET";
    defparam temp_buffer_i0_i975.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i974 (.D(o_FIFO_Q_c_14), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[974]));
    defparam temp_buffer_i0_i974.REGSET = "SET";
    defparam temp_buffer_i0_i974.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i973 (.D(o_FIFO_Q_c_13), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[973]));
    defparam temp_buffer_i0_i973.REGSET = "SET";
    defparam temp_buffer_i0_i973.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i972 (.D(o_FIFO_Q_c_12), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[972]));
    defparam temp_buffer_i0_i972.REGSET = "SET";
    defparam temp_buffer_i0_i972.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i971 (.D(o_FIFO_Q_c_11), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[971]));
    defparam temp_buffer_i0_i971.REGSET = "SET";
    defparam temp_buffer_i0_i971.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i970 (.D(o_FIFO_Q_c_10), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[970]));
    defparam temp_buffer_i0_i970.REGSET = "SET";
    defparam temp_buffer_i0_i970.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i969 (.D(o_FIFO_Q_c_9), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[969]));
    defparam temp_buffer_i0_i969.REGSET = "SET";
    defparam temp_buffer_i0_i969.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i968 (.D(o_FIFO_Q_c_8), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[968]));
    defparam temp_buffer_i0_i968.REGSET = "SET";
    defparam temp_buffer_i0_i968.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i967 (.D(o_FIFO_Q_c_7), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[967]));
    defparam temp_buffer_i0_i967.REGSET = "SET";
    defparam temp_buffer_i0_i967.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i966 (.D(o_FIFO_Q_c_6), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[966]));
    defparam temp_buffer_i0_i966.REGSET = "SET";
    defparam temp_buffer_i0_i966.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i965 (.D(o_FIFO_Q_c_5), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[965]));
    defparam temp_buffer_i0_i965.REGSET = "SET";
    defparam temp_buffer_i0_i965.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i964 (.D(o_FIFO_Q_c_4), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[964]));
    defparam temp_buffer_i0_i964.REGSET = "SET";
    defparam temp_buffer_i0_i964.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i963 (.D(o_FIFO_Q_c_3), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[963]));
    defparam temp_buffer_i0_i963.REGSET = "SET";
    defparam temp_buffer_i0_i963.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i962 (.D(o_FIFO_Q_c_2), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[962]));
    defparam temp_buffer_i0_i962.REGSET = "SET";
    defparam temp_buffer_i0_i962.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i961 (.D(o_FIFO_Q_c_1), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[961]));
    defparam temp_buffer_i0_i961.REGSET = "SET";
    defparam temp_buffer_i0_i961.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i960 (.D(o_FIFO_Q_c_0), 
            .SP(n29822), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[960]));
    defparam temp_buffer_i0_i960.REGSET = "SET";
    defparam temp_buffer_i0_i960.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i959 (.D(o_FIFO_Q_c_31), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[959]));
    defparam temp_buffer_i0_i959.REGSET = "SET";
    defparam temp_buffer_i0_i959.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i958 (.D(o_FIFO_Q_c_30), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[958]));
    defparam temp_buffer_i0_i958.REGSET = "SET";
    defparam temp_buffer_i0_i958.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i957 (.D(o_FIFO_Q_c_29), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[957]));
    defparam temp_buffer_i0_i957.REGSET = "SET";
    defparam temp_buffer_i0_i957.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i956 (.D(o_FIFO_Q_c_28), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[956]));
    defparam temp_buffer_i0_i956.REGSET = "SET";
    defparam temp_buffer_i0_i956.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i955 (.D(o_FIFO_Q_c_27), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[955]));
    defparam temp_buffer_i0_i955.REGSET = "SET";
    defparam temp_buffer_i0_i955.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i954 (.D(o_FIFO_Q_c_26), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[954]));
    defparam temp_buffer_i0_i954.REGSET = "SET";
    defparam temp_buffer_i0_i954.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i953 (.D(o_FIFO_Q_c_25), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[953]));
    defparam temp_buffer_i0_i953.REGSET = "SET";
    defparam temp_buffer_i0_i953.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i952 (.D(o_FIFO_Q_c_24), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[952]));
    defparam temp_buffer_i0_i952.REGSET = "SET";
    defparam temp_buffer_i0_i952.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i951 (.D(o_FIFO_Q_c_23), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[951]));
    defparam temp_buffer_i0_i951.REGSET = "SET";
    defparam temp_buffer_i0_i951.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i950 (.D(o_FIFO_Q_c_22), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[950]));
    defparam temp_buffer_i0_i950.REGSET = "SET";
    defparam temp_buffer_i0_i950.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i949 (.D(o_FIFO_Q_c_21), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[949]));
    defparam temp_buffer_i0_i949.REGSET = "SET";
    defparam temp_buffer_i0_i949.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i948 (.D(o_FIFO_Q_c_20), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[948]));
    defparam temp_buffer_i0_i948.REGSET = "SET";
    defparam temp_buffer_i0_i948.SRMODE = "ASYNC";
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_15), .D0(n42841), .CI0(n42841), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_16), .D1(n51751), 
            .CI1(n51751), .CO0(n51751), .CO1(n42843), .S0(n150), .S1(n149));
    defparam stm32_counter_3861_add_4_17.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i947 (.D(o_FIFO_Q_c_19), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[947]));
    defparam temp_buffer_i0_i947.REGSET = "SET";
    defparam temp_buffer_i0_i947.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i946 (.D(o_FIFO_Q_c_18), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[946]));
    defparam temp_buffer_i0_i946.REGSET = "SET";
    defparam temp_buffer_i0_i946.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i945 (.D(o_FIFO_Q_c_17), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[945]));
    defparam temp_buffer_i0_i945.REGSET = "SET";
    defparam temp_buffer_i0_i945.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i944 (.D(o_FIFO_Q_c_16), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[944]));
    defparam temp_buffer_i0_i944.REGSET = "SET";
    defparam temp_buffer_i0_i944.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i943 (.D(o_FIFO_Q_c_15), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[943]));
    defparam temp_buffer_i0_i943.REGSET = "SET";
    defparam temp_buffer_i0_i943.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i942 (.D(o_FIFO_Q_c_14), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[942]));
    defparam temp_buffer_i0_i942.REGSET = "SET";
    defparam temp_buffer_i0_i942.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i941 (.D(o_FIFO_Q_c_13), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[941]));
    defparam temp_buffer_i0_i941.REGSET = "SET";
    defparam temp_buffer_i0_i941.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i940 (.D(o_FIFO_Q_c_12), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[940]));
    defparam temp_buffer_i0_i940.REGSET = "SET";
    defparam temp_buffer_i0_i940.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i939 (.D(o_FIFO_Q_c_11), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[939]));
    defparam temp_buffer_i0_i939.REGSET = "SET";
    defparam temp_buffer_i0_i939.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i938 (.D(o_FIFO_Q_c_10), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[938]));
    defparam temp_buffer_i0_i938.REGSET = "SET";
    defparam temp_buffer_i0_i938.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i937 (.D(o_FIFO_Q_c_9), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[937]));
    defparam temp_buffer_i0_i937.REGSET = "SET";
    defparam temp_buffer_i0_i937.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i936 (.D(o_FIFO_Q_c_8), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[936]));
    defparam temp_buffer_i0_i936.REGSET = "SET";
    defparam temp_buffer_i0_i936.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i935 (.D(o_FIFO_Q_c_7), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[935]));
    defparam temp_buffer_i0_i935.REGSET = "SET";
    defparam temp_buffer_i0_i935.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i934 (.D(o_FIFO_Q_c_6), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[934]));
    defparam temp_buffer_i0_i934.REGSET = "SET";
    defparam temp_buffer_i0_i934.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i933 (.D(o_FIFO_Q_c_5), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51851), .Q(temp_buffer[933]));
    defparam temp_buffer_i0_i933.REGSET = "SET";
    defparam temp_buffer_i0_i933.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i932 (.D(o_FIFO_Q_c_4), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[932]));
    defparam temp_buffer_i0_i932.REGSET = "SET";
    defparam temp_buffer_i0_i932.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i931 (.D(o_FIFO_Q_c_3), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[931]));
    defparam temp_buffer_i0_i931.REGSET = "SET";
    defparam temp_buffer_i0_i931.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i930 (.D(o_FIFO_Q_c_2), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[930]));
    defparam temp_buffer_i0_i930.REGSET = "SET";
    defparam temp_buffer_i0_i930.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i929 (.D(o_FIFO_Q_c_1), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[929]));
    defparam temp_buffer_i0_i929.REGSET = "SET";
    defparam temp_buffer_i0_i929.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i928 (.D(o_FIFO_Q_c_0), 
            .SP(n29886), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[928]));
    defparam temp_buffer_i0_i928.REGSET = "SET";
    defparam temp_buffer_i0_i928.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i927 (.D(o_FIFO_Q_c_31), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[927]));
    defparam temp_buffer_i0_i927.REGSET = "SET";
    defparam temp_buffer_i0_i927.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i926 (.D(o_FIFO_Q_c_30), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[926]));
    defparam temp_buffer_i0_i926.REGSET = "SET";
    defparam temp_buffer_i0_i926.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i925 (.D(o_FIFO_Q_c_29), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[925]));
    defparam temp_buffer_i0_i925.REGSET = "SET";
    defparam temp_buffer_i0_i925.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i924 (.D(o_FIFO_Q_c_28), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[924]));
    defparam temp_buffer_i0_i924.REGSET = "SET";
    defparam temp_buffer_i0_i924.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i923 (.D(o_FIFO_Q_c_27), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[923]));
    defparam temp_buffer_i0_i923.REGSET = "SET";
    defparam temp_buffer_i0_i923.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i922 (.D(o_FIFO_Q_c_26), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[922]));
    defparam temp_buffer_i0_i922.REGSET = "SET";
    defparam temp_buffer_i0_i922.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i921 (.D(o_FIFO_Q_c_25), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[921]));
    defparam temp_buffer_i0_i921.REGSET = "SET";
    defparam temp_buffer_i0_i921.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i920 (.D(o_FIFO_Q_c_24), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[920]));
    defparam temp_buffer_i0_i920.REGSET = "SET";
    defparam temp_buffer_i0_i920.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i919 (.D(o_FIFO_Q_c_23), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[919]));
    defparam temp_buffer_i0_i919.REGSET = "SET";
    defparam temp_buffer_i0_i919.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i918 (.D(o_FIFO_Q_c_22), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[918]));
    defparam temp_buffer_i0_i918.REGSET = "SET";
    defparam temp_buffer_i0_i918.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i917 (.D(o_FIFO_Q_c_21), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[917]));
    defparam temp_buffer_i0_i917.REGSET = "SET";
    defparam temp_buffer_i0_i917.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i916 (.D(o_FIFO_Q_c_20), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[916]));
    defparam temp_buffer_i0_i916.REGSET = "SET";
    defparam temp_buffer_i0_i916.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i915 (.D(o_FIFO_Q_c_19), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[915]));
    defparam temp_buffer_i0_i915.REGSET = "SET";
    defparam temp_buffer_i0_i915.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i914 (.D(o_FIFO_Q_c_18), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[914]));
    defparam temp_buffer_i0_i914.REGSET = "SET";
    defparam temp_buffer_i0_i914.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i913 (.D(o_FIFO_Q_c_17), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[913]));
    defparam temp_buffer_i0_i913.REGSET = "SET";
    defparam temp_buffer_i0_i913.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i912 (.D(o_FIFO_Q_c_16), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[912]));
    defparam temp_buffer_i0_i912.REGSET = "SET";
    defparam temp_buffer_i0_i912.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i911 (.D(o_FIFO_Q_c_15), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[911]));
    defparam temp_buffer_i0_i911.REGSET = "SET";
    defparam temp_buffer_i0_i911.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i910 (.D(o_FIFO_Q_c_14), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[910]));
    defparam temp_buffer_i0_i910.REGSET = "SET";
    defparam temp_buffer_i0_i910.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i909 (.D(o_FIFO_Q_c_13), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[909]));
    defparam temp_buffer_i0_i909.REGSET = "SET";
    defparam temp_buffer_i0_i909.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i908 (.D(o_FIFO_Q_c_12), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[908]));
    defparam temp_buffer_i0_i908.REGSET = "SET";
    defparam temp_buffer_i0_i908.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i907 (.D(o_FIFO_Q_c_11), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[907]));
    defparam temp_buffer_i0_i907.REGSET = "SET";
    defparam temp_buffer_i0_i907.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i906 (.D(o_FIFO_Q_c_10), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[906]));
    defparam temp_buffer_i0_i906.REGSET = "SET";
    defparam temp_buffer_i0_i906.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i905 (.D(o_FIFO_Q_c_9), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[905]));
    defparam temp_buffer_i0_i905.REGSET = "SET";
    defparam temp_buffer_i0_i905.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i904 (.D(o_FIFO_Q_c_8), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[904]));
    defparam temp_buffer_i0_i904.REGSET = "SET";
    defparam temp_buffer_i0_i904.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i903 (.D(o_FIFO_Q_c_7), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[903]));
    defparam temp_buffer_i0_i903.REGSET = "SET";
    defparam temp_buffer_i0_i903.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i902 (.D(o_FIFO_Q_c_6), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[902]));
    defparam temp_buffer_i0_i902.REGSET = "SET";
    defparam temp_buffer_i0_i902.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i901 (.D(o_FIFO_Q_c_5), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[901]));
    defparam temp_buffer_i0_i901.REGSET = "SET";
    defparam temp_buffer_i0_i901.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i900 (.D(o_FIFO_Q_c_4), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[900]));
    defparam temp_buffer_i0_i900.REGSET = "SET";
    defparam temp_buffer_i0_i900.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i899 (.D(o_FIFO_Q_c_3), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[899]));
    defparam temp_buffer_i0_i899.REGSET = "SET";
    defparam temp_buffer_i0_i899.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i898 (.D(o_FIFO_Q_c_2), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[898]));
    defparam temp_buffer_i0_i898.REGSET = "SET";
    defparam temp_buffer_i0_i898.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i897 (.D(o_FIFO_Q_c_1), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[897]));
    defparam temp_buffer_i0_i897.REGSET = "SET";
    defparam temp_buffer_i0_i897.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i896 (.D(o_FIFO_Q_c_0), 
            .SP(n29950), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[896]));
    defparam temp_buffer_i0_i896.REGSET = "SET";
    defparam temp_buffer_i0_i896.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i895 (.D(o_FIFO_Q_c_31), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[895]));
    defparam temp_buffer_i0_i895.REGSET = "SET";
    defparam temp_buffer_i0_i895.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i894 (.D(o_FIFO_Q_c_30), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[894]));
    defparam temp_buffer_i0_i894.REGSET = "SET";
    defparam temp_buffer_i0_i894.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i893 (.D(o_FIFO_Q_c_29), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[893]));
    defparam temp_buffer_i0_i893.REGSET = "SET";
    defparam temp_buffer_i0_i893.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i892 (.D(o_FIFO_Q_c_28), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[892]));
    defparam temp_buffer_i0_i892.REGSET = "SET";
    defparam temp_buffer_i0_i892.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i891 (.D(o_FIFO_Q_c_27), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[891]));
    defparam temp_buffer_i0_i891.REGSET = "SET";
    defparam temp_buffer_i0_i891.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i890 (.D(o_FIFO_Q_c_26), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[890]));
    defparam temp_buffer_i0_i890.REGSET = "SET";
    defparam temp_buffer_i0_i890.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i889 (.D(o_FIFO_Q_c_25), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[889]));
    defparam temp_buffer_i0_i889.REGSET = "SET";
    defparam temp_buffer_i0_i889.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i888 (.D(o_FIFO_Q_c_24), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[888]));
    defparam temp_buffer_i0_i888.REGSET = "SET";
    defparam temp_buffer_i0_i888.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i887 (.D(o_FIFO_Q_c_23), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[887]));
    defparam temp_buffer_i0_i887.REGSET = "SET";
    defparam temp_buffer_i0_i887.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i886 (.D(o_FIFO_Q_c_22), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[886]));
    defparam temp_buffer_i0_i886.REGSET = "SET";
    defparam temp_buffer_i0_i886.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i885 (.D(o_FIFO_Q_c_21), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[885]));
    defparam temp_buffer_i0_i885.REGSET = "SET";
    defparam temp_buffer_i0_i885.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i884 (.D(o_FIFO_Q_c_20), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[884]));
    defparam temp_buffer_i0_i884.REGSET = "SET";
    defparam temp_buffer_i0_i884.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i883 (.D(o_FIFO_Q_c_19), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[883]));
    defparam temp_buffer_i0_i883.REGSET = "SET";
    defparam temp_buffer_i0_i883.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i882 (.D(o_FIFO_Q_c_18), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[882]));
    defparam temp_buffer_i0_i882.REGSET = "SET";
    defparam temp_buffer_i0_i882.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i881 (.D(o_FIFO_Q_c_17), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[881]));
    defparam temp_buffer_i0_i881.REGSET = "SET";
    defparam temp_buffer_i0_i881.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i880 (.D(o_FIFO_Q_c_16), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[880]));
    defparam temp_buffer_i0_i880.REGSET = "SET";
    defparam temp_buffer_i0_i880.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i879 (.D(o_FIFO_Q_c_15), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[879]));
    defparam temp_buffer_i0_i879.REGSET = "SET";
    defparam temp_buffer_i0_i879.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@6(294[9],294[10])" *) LUT4 i1_3_lut_4_lut_adj_93 (.A(o_STM32_State_c_0), 
            .B(o_STM32_State_c_1), .C(o_STM32_State_c_2), .D(o_STM32_TX_Ready_c), 
            .Z(n44169));
    defparam i1_3_lut_4_lut_adj_93.INIT = "0x4000";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i878 (.D(o_FIFO_Q_c_14), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[878]));
    defparam temp_buffer_i0_i878.REGSET = "SET";
    defparam temp_buffer_i0_i878.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i877 (.D(o_FIFO_Q_c_13), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[877]));
    defparam temp_buffer_i0_i877.REGSET = "SET";
    defparam temp_buffer_i0_i877.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i876 (.D(o_FIFO_Q_c_12), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[876]));
    defparam temp_buffer_i0_i876.REGSET = "SET";
    defparam temp_buffer_i0_i876.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i875 (.D(o_FIFO_Q_c_11), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[875]));
    defparam temp_buffer_i0_i875.REGSET = "SET";
    defparam temp_buffer_i0_i875.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i874 (.D(o_FIFO_Q_c_10), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[874]));
    defparam temp_buffer_i0_i874.REGSET = "SET";
    defparam temp_buffer_i0_i874.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i873 (.D(o_FIFO_Q_c_9), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[873]));
    defparam temp_buffer_i0_i873.REGSET = "SET";
    defparam temp_buffer_i0_i873.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i872 (.D(o_FIFO_Q_c_8), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[872]));
    defparam temp_buffer_i0_i872.REGSET = "SET";
    defparam temp_buffer_i0_i872.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i871 (.D(o_FIFO_Q_c_7), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[871]));
    defparam temp_buffer_i0_i871.REGSET = "SET";
    defparam temp_buffer_i0_i871.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i870 (.D(o_FIFO_Q_c_6), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[870]));
    defparam temp_buffer_i0_i870.REGSET = "SET";
    defparam temp_buffer_i0_i870.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i869 (.D(o_FIFO_Q_c_5), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[869]));
    defparam temp_buffer_i0_i869.REGSET = "SET";
    defparam temp_buffer_i0_i869.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i868 (.D(o_FIFO_Q_c_4), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[868]));
    defparam temp_buffer_i0_i868.REGSET = "SET";
    defparam temp_buffer_i0_i868.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i867 (.D(o_FIFO_Q_c_3), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[867]));
    defparam temp_buffer_i0_i867.REGSET = "SET";
    defparam temp_buffer_i0_i867.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i866 (.D(o_FIFO_Q_c_2), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[866]));
    defparam temp_buffer_i0_i866.REGSET = "SET";
    defparam temp_buffer_i0_i866.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i865 (.D(o_FIFO_Q_c_1), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[865]));
    defparam temp_buffer_i0_i865.REGSET = "SET";
    defparam temp_buffer_i0_i865.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i864 (.D(o_FIFO_Q_c_0), 
            .SP(n30076), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[864]));
    defparam temp_buffer_i0_i864.REGSET = "SET";
    defparam temp_buffer_i0_i864.SRMODE = "ASYNC";
    (* lut_function="(A (D)+!A (B ((D)+!C)+!B (D)))", lineinfo="@6(294[9],294[10])" *) LUT4 i1_3_lut_4_lut_adj_94 (.A(o_STM32_State_c_0), 
            .B(o_STM32_State_c_1), .C(o_STM32_State_c_2), .D(n4_adj_4720), 
            .Z(n5));
    defparam i1_3_lut_4_lut_adj_94.INIT = "0xff04";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i863 (.D(o_FIFO_Q_c_31), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[863]));
    defparam temp_buffer_i0_i863.REGSET = "SET";
    defparam temp_buffer_i0_i863.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i862 (.D(o_FIFO_Q_c_30), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[862]));
    defparam temp_buffer_i0_i862.REGSET = "SET";
    defparam temp_buffer_i0_i862.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i861 (.D(o_FIFO_Q_c_29), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[861]));
    defparam temp_buffer_i0_i861.REGSET = "SET";
    defparam temp_buffer_i0_i861.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i860 (.D(o_FIFO_Q_c_28), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[860]));
    defparam temp_buffer_i0_i860.REGSET = "SET";
    defparam temp_buffer_i0_i860.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i859 (.D(o_FIFO_Q_c_27), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[859]));
    defparam temp_buffer_i0_i859.REGSET = "SET";
    defparam temp_buffer_i0_i859.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i858 (.D(o_FIFO_Q_c_26), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[858]));
    defparam temp_buffer_i0_i858.REGSET = "SET";
    defparam temp_buffer_i0_i858.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i857 (.D(o_FIFO_Q_c_25), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[857]));
    defparam temp_buffer_i0_i857.REGSET = "SET";
    defparam temp_buffer_i0_i857.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i856 (.D(o_FIFO_Q_c_24), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[856]));
    defparam temp_buffer_i0_i856.REGSET = "SET";
    defparam temp_buffer_i0_i856.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i855 (.D(o_FIFO_Q_c_23), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[855]));
    defparam temp_buffer_i0_i855.REGSET = "SET";
    defparam temp_buffer_i0_i855.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i854 (.D(o_FIFO_Q_c_22), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[854]));
    defparam temp_buffer_i0_i854.REGSET = "SET";
    defparam temp_buffer_i0_i854.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i853 (.D(o_FIFO_Q_c_21), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[853]));
    defparam temp_buffer_i0_i853.REGSET = "SET";
    defparam temp_buffer_i0_i853.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i852 (.D(o_FIFO_Q_c_20), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[852]));
    defparam temp_buffer_i0_i852.REGSET = "SET";
    defparam temp_buffer_i0_i852.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i851 (.D(o_FIFO_Q_c_19), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[851]));
    defparam temp_buffer_i0_i851.REGSET = "SET";
    defparam temp_buffer_i0_i851.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i850 (.D(o_FIFO_Q_c_18), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[850]));
    defparam temp_buffer_i0_i850.REGSET = "SET";
    defparam temp_buffer_i0_i850.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i849 (.D(o_FIFO_Q_c_17), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[849]));
    defparam temp_buffer_i0_i849.REGSET = "SET";
    defparam temp_buffer_i0_i849.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i848 (.D(o_FIFO_Q_c_16), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[848]));
    defparam temp_buffer_i0_i848.REGSET = "SET";
    defparam temp_buffer_i0_i848.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i847 (.D(o_FIFO_Q_c_15), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[847]));
    defparam temp_buffer_i0_i847.REGSET = "SET";
    defparam temp_buffer_i0_i847.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i846 (.D(o_FIFO_Q_c_14), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[846]));
    defparam temp_buffer_i0_i846.REGSET = "SET";
    defparam temp_buffer_i0_i846.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i845 (.D(o_FIFO_Q_c_13), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[845]));
    defparam temp_buffer_i0_i845.REGSET = "SET";
    defparam temp_buffer_i0_i845.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i844 (.D(o_FIFO_Q_c_12), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[844]));
    defparam temp_buffer_i0_i844.REGSET = "SET";
    defparam temp_buffer_i0_i844.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i843 (.D(o_FIFO_Q_c_11), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[843]));
    defparam temp_buffer_i0_i843.REGSET = "SET";
    defparam temp_buffer_i0_i843.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i842 (.D(o_FIFO_Q_c_10), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[842]));
    defparam temp_buffer_i0_i842.REGSET = "SET";
    defparam temp_buffer_i0_i842.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i841 (.D(o_FIFO_Q_c_9), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[841]));
    defparam temp_buffer_i0_i841.REGSET = "SET";
    defparam temp_buffer_i0_i841.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i840 (.D(o_FIFO_Q_c_8), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[840]));
    defparam temp_buffer_i0_i840.REGSET = "SET";
    defparam temp_buffer_i0_i840.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i839 (.D(o_FIFO_Q_c_7), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[839]));
    defparam temp_buffer_i0_i839.REGSET = "SET";
    defparam temp_buffer_i0_i839.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i838 (.D(o_FIFO_Q_c_6), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[838]));
    defparam temp_buffer_i0_i838.REGSET = "SET";
    defparam temp_buffer_i0_i838.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i837 (.D(o_FIFO_Q_c_5), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[837]));
    defparam temp_buffer_i0_i837.REGSET = "SET";
    defparam temp_buffer_i0_i837.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i836 (.D(o_FIFO_Q_c_4), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[836]));
    defparam temp_buffer_i0_i836.REGSET = "SET";
    defparam temp_buffer_i0_i836.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i835 (.D(o_FIFO_Q_c_3), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[835]));
    defparam temp_buffer_i0_i835.REGSET = "SET";
    defparam temp_buffer_i0_i835.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i834 (.D(o_FIFO_Q_c_2), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[834]));
    defparam temp_buffer_i0_i834.REGSET = "SET";
    defparam temp_buffer_i0_i834.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i833 (.D(o_FIFO_Q_c_1), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[833]));
    defparam temp_buffer_i0_i833.REGSET = "SET";
    defparam temp_buffer_i0_i833.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i832 (.D(o_FIFO_Q_c_0), 
            .SP(n30140), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[832]));
    defparam temp_buffer_i0_i832.REGSET = "SET";
    defparam temp_buffer_i0_i832.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i831 (.D(o_FIFO_Q_c_31), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[831]));
    defparam temp_buffer_i0_i831.REGSET = "SET";
    defparam temp_buffer_i0_i831.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i830 (.D(o_FIFO_Q_c_30), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[830]));
    defparam temp_buffer_i0_i830.REGSET = "SET";
    defparam temp_buffer_i0_i830.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i829 (.D(o_FIFO_Q_c_29), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[829]));
    defparam temp_buffer_i0_i829.REGSET = "SET";
    defparam temp_buffer_i0_i829.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i828 (.D(o_FIFO_Q_c_28), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[828]));
    defparam temp_buffer_i0_i828.REGSET = "SET";
    defparam temp_buffer_i0_i828.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i827 (.D(o_FIFO_Q_c_27), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[827]));
    defparam temp_buffer_i0_i827.REGSET = "SET";
    defparam temp_buffer_i0_i827.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i826 (.D(o_FIFO_Q_c_26), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[826]));
    defparam temp_buffer_i0_i826.REGSET = "SET";
    defparam temp_buffer_i0_i826.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i825 (.D(o_FIFO_Q_c_25), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[825]));
    defparam temp_buffer_i0_i825.REGSET = "SET";
    defparam temp_buffer_i0_i825.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i824 (.D(o_FIFO_Q_c_24), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[824]));
    defparam temp_buffer_i0_i824.REGSET = "SET";
    defparam temp_buffer_i0_i824.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i823 (.D(o_FIFO_Q_c_23), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[823]));
    defparam temp_buffer_i0_i823.REGSET = "SET";
    defparam temp_buffer_i0_i823.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i822 (.D(o_FIFO_Q_c_22), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[822]));
    defparam temp_buffer_i0_i822.REGSET = "SET";
    defparam temp_buffer_i0_i822.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i821 (.D(o_FIFO_Q_c_21), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[821]));
    defparam temp_buffer_i0_i821.REGSET = "SET";
    defparam temp_buffer_i0_i821.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i820 (.D(o_FIFO_Q_c_20), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[820]));
    defparam temp_buffer_i0_i820.REGSET = "SET";
    defparam temp_buffer_i0_i820.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i819 (.D(o_FIFO_Q_c_19), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[819]));
    defparam temp_buffer_i0_i819.REGSET = "SET";
    defparam temp_buffer_i0_i819.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i818 (.D(o_FIFO_Q_c_18), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[818]));
    defparam temp_buffer_i0_i818.REGSET = "SET";
    defparam temp_buffer_i0_i818.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A !(B+(C)))" *) LUT4 i20923_3_lut_3_lut_3_lut (.A(o_STM32_State_c_0), 
            .B(o_STM32_State_c_1), .C(o_STM32_State_c_2), .Z(n41110));
    defparam i20923_3_lut_3_lut_3_lut.INIT = "0xa9a9";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i817 (.D(o_FIFO_Q_c_17), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[817]));
    defparam temp_buffer_i0_i817.REGSET = "SET";
    defparam temp_buffer_i0_i817.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i816 (.D(o_FIFO_Q_c_16), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[816]));
    defparam temp_buffer_i0_i816.REGSET = "SET";
    defparam temp_buffer_i0_i816.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i815 (.D(o_FIFO_Q_c_15), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[815]));
    defparam temp_buffer_i0_i815.REGSET = "SET";
    defparam temp_buffer_i0_i815.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i814 (.D(o_FIFO_Q_c_14), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[814]));
    defparam temp_buffer_i0_i814.REGSET = "SET";
    defparam temp_buffer_i0_i814.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i813 (.D(o_FIFO_Q_c_13), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[813]));
    defparam temp_buffer_i0_i813.REGSET = "SET";
    defparam temp_buffer_i0_i813.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i812 (.D(o_FIFO_Q_c_12), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[812]));
    defparam temp_buffer_i0_i812.REGSET = "SET";
    defparam temp_buffer_i0_i812.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i811 (.D(o_FIFO_Q_c_11), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[811]));
    defparam temp_buffer_i0_i811.REGSET = "SET";
    defparam temp_buffer_i0_i811.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i810 (.D(o_FIFO_Q_c_10), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[810]));
    defparam temp_buffer_i0_i810.REGSET = "SET";
    defparam temp_buffer_i0_i810.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i809 (.D(o_FIFO_Q_c_9), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[809]));
    defparam temp_buffer_i0_i809.REGSET = "SET";
    defparam temp_buffer_i0_i809.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i808 (.D(o_FIFO_Q_c_8), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[808]));
    defparam temp_buffer_i0_i808.REGSET = "SET";
    defparam temp_buffer_i0_i808.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i807 (.D(o_FIFO_Q_c_7), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[807]));
    defparam temp_buffer_i0_i807.REGSET = "SET";
    defparam temp_buffer_i0_i807.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i806 (.D(o_FIFO_Q_c_6), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[806]));
    defparam temp_buffer_i0_i806.REGSET = "SET";
    defparam temp_buffer_i0_i806.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i805 (.D(o_FIFO_Q_c_5), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[805]));
    defparam temp_buffer_i0_i805.REGSET = "SET";
    defparam temp_buffer_i0_i805.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i804 (.D(o_FIFO_Q_c_4), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[804]));
    defparam temp_buffer_i0_i804.REGSET = "SET";
    defparam temp_buffer_i0_i804.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i803 (.D(o_FIFO_Q_c_3), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[803]));
    defparam temp_buffer_i0_i803.REGSET = "SET";
    defparam temp_buffer_i0_i803.SRMODE = "ASYNC";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@6(264[5],305[9])" *) LUT4 i1_2_lut_3_lut (.A(o_STM32_State_c_1), 
            .B(o_STM32_State_c_0), .C(o_STM32_State_c_2), .Z(n29662));
    defparam i1_2_lut_3_lut.INIT = "0x0808";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i802 (.D(o_FIFO_Q_c_2), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[802]));
    defparam temp_buffer_i0_i802.REGSET = "SET";
    defparam temp_buffer_i0_i802.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i801 (.D(o_FIFO_Q_c_1), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[801]));
    defparam temp_buffer_i0_i801.REGSET = "SET";
    defparam temp_buffer_i0_i801.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i800 (.D(o_FIFO_Q_c_0), 
            .SP(n30204), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[800]));
    defparam temp_buffer_i0_i800.REGSET = "SET";
    defparam temp_buffer_i0_i800.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i799 (.D(o_FIFO_Q_c_31), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[799]));
    defparam temp_buffer_i0_i799.REGSET = "SET";
    defparam temp_buffer_i0_i799.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i798 (.D(o_FIFO_Q_c_30), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[798]));
    defparam temp_buffer_i0_i798.REGSET = "SET";
    defparam temp_buffer_i0_i798.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i797 (.D(o_FIFO_Q_c_29), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[797]));
    defparam temp_buffer_i0_i797.REGSET = "SET";
    defparam temp_buffer_i0_i797.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i796 (.D(o_FIFO_Q_c_28), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[796]));
    defparam temp_buffer_i0_i796.REGSET = "SET";
    defparam temp_buffer_i0_i796.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i795 (.D(o_FIFO_Q_c_27), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[795]));
    defparam temp_buffer_i0_i795.REGSET = "SET";
    defparam temp_buffer_i0_i795.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i794 (.D(o_FIFO_Q_c_26), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[794]));
    defparam temp_buffer_i0_i794.REGSET = "SET";
    defparam temp_buffer_i0_i794.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i793 (.D(o_FIFO_Q_c_25), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[793]));
    defparam temp_buffer_i0_i793.REGSET = "SET";
    defparam temp_buffer_i0_i793.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i792 (.D(o_FIFO_Q_c_24), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[792]));
    defparam temp_buffer_i0_i792.REGSET = "SET";
    defparam temp_buffer_i0_i792.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i791 (.D(o_FIFO_Q_c_23), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[791]));
    defparam temp_buffer_i0_i791.REGSET = "SET";
    defparam temp_buffer_i0_i791.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i790 (.D(o_FIFO_Q_c_22), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[790]));
    defparam temp_buffer_i0_i790.REGSET = "SET";
    defparam temp_buffer_i0_i790.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i789 (.D(o_FIFO_Q_c_21), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[789]));
    defparam temp_buffer_i0_i789.REGSET = "SET";
    defparam temp_buffer_i0_i789.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i788 (.D(o_FIFO_Q_c_20), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[788]));
    defparam temp_buffer_i0_i788.REGSET = "SET";
    defparam temp_buffer_i0_i788.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i787 (.D(o_FIFO_Q_c_19), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[787]));
    defparam temp_buffer_i0_i787.REGSET = "SET";
    defparam temp_buffer_i0_i787.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i786 (.D(o_FIFO_Q_c_18), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[786]));
    defparam temp_buffer_i0_i786.REGSET = "SET";
    defparam temp_buffer_i0_i786.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i785 (.D(o_FIFO_Q_c_17), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[785]));
    defparam temp_buffer_i0_i785.REGSET = "SET";
    defparam temp_buffer_i0_i785.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i784 (.D(o_FIFO_Q_c_16), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[784]));
    defparam temp_buffer_i0_i784.REGSET = "SET";
    defparam temp_buffer_i0_i784.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i783 (.D(o_FIFO_Q_c_15), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[783]));
    defparam temp_buffer_i0_i783.REGSET = "SET";
    defparam temp_buffer_i0_i783.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i782 (.D(o_FIFO_Q_c_14), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[782]));
    defparam temp_buffer_i0_i782.REGSET = "SET";
    defparam temp_buffer_i0_i782.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i781 (.D(o_FIFO_Q_c_13), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[781]));
    defparam temp_buffer_i0_i781.REGSET = "SET";
    defparam temp_buffer_i0_i781.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i780 (.D(o_FIFO_Q_c_12), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[780]));
    defparam temp_buffer_i0_i780.REGSET = "SET";
    defparam temp_buffer_i0_i780.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i779 (.D(o_FIFO_Q_c_11), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[779]));
    defparam temp_buffer_i0_i779.REGSET = "SET";
    defparam temp_buffer_i0_i779.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i778 (.D(o_FIFO_Q_c_10), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[778]));
    defparam temp_buffer_i0_i778.REGSET = "SET";
    defparam temp_buffer_i0_i778.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i777 (.D(o_FIFO_Q_c_9), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[777]));
    defparam temp_buffer_i0_i777.REGSET = "SET";
    defparam temp_buffer_i0_i777.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i776 (.D(o_FIFO_Q_c_8), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[776]));
    defparam temp_buffer_i0_i776.REGSET = "SET";
    defparam temp_buffer_i0_i776.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i775 (.D(o_FIFO_Q_c_7), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[775]));
    defparam temp_buffer_i0_i775.REGSET = "SET";
    defparam temp_buffer_i0_i775.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i774 (.D(o_FIFO_Q_c_6), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[774]));
    defparam temp_buffer_i0_i774.REGSET = "SET";
    defparam temp_buffer_i0_i774.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i773 (.D(o_FIFO_Q_c_5), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[773]));
    defparam temp_buffer_i0_i773.REGSET = "SET";
    defparam temp_buffer_i0_i773.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i772 (.D(o_FIFO_Q_c_4), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[772]));
    defparam temp_buffer_i0_i772.REGSET = "SET";
    defparam temp_buffer_i0_i772.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i771 (.D(o_FIFO_Q_c_3), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[771]));
    defparam temp_buffer_i0_i771.REGSET = "SET";
    defparam temp_buffer_i0_i771.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i770 (.D(o_FIFO_Q_c_2), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[770]));
    defparam temp_buffer_i0_i770.REGSET = "SET";
    defparam temp_buffer_i0_i770.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i769 (.D(o_FIFO_Q_c_1), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[769]));
    defparam temp_buffer_i0_i769.REGSET = "SET";
    defparam temp_buffer_i0_i769.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i768 (.D(o_FIFO_Q_c_0), 
            .SP(n30268), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[768]));
    defparam temp_buffer_i0_i768.REGSET = "SET";
    defparam temp_buffer_i0_i768.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i767 (.D(o_FIFO_Q_c_31), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[767]));
    defparam temp_buffer_i0_i767.REGSET = "SET";
    defparam temp_buffer_i0_i767.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i766 (.D(o_FIFO_Q_c_30), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[766]));
    defparam temp_buffer_i0_i766.REGSET = "SET";
    defparam temp_buffer_i0_i766.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i765 (.D(o_FIFO_Q_c_29), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[765]));
    defparam temp_buffer_i0_i765.REGSET = "SET";
    defparam temp_buffer_i0_i765.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i764 (.D(o_FIFO_Q_c_28), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[764]));
    defparam temp_buffer_i0_i764.REGSET = "SET";
    defparam temp_buffer_i0_i764.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i763 (.D(o_FIFO_Q_c_27), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[763]));
    defparam temp_buffer_i0_i763.REGSET = "SET";
    defparam temp_buffer_i0_i763.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i762 (.D(o_FIFO_Q_c_26), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[762]));
    defparam temp_buffer_i0_i762.REGSET = "SET";
    defparam temp_buffer_i0_i762.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i761 (.D(o_FIFO_Q_c_25), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[761]));
    defparam temp_buffer_i0_i761.REGSET = "SET";
    defparam temp_buffer_i0_i761.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i760 (.D(o_FIFO_Q_c_24), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[760]));
    defparam temp_buffer_i0_i760.REGSET = "SET";
    defparam temp_buffer_i0_i760.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i759 (.D(o_FIFO_Q_c_23), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[759]));
    defparam temp_buffer_i0_i759.REGSET = "SET";
    defparam temp_buffer_i0_i759.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i758 (.D(o_FIFO_Q_c_22), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[758]));
    defparam temp_buffer_i0_i758.REGSET = "SET";
    defparam temp_buffer_i0_i758.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i757 (.D(o_FIFO_Q_c_21), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[757]));
    defparam temp_buffer_i0_i757.REGSET = "SET";
    defparam temp_buffer_i0_i757.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i756 (.D(o_FIFO_Q_c_20), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[756]));
    defparam temp_buffer_i0_i756.REGSET = "SET";
    defparam temp_buffer_i0_i756.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i755 (.D(o_FIFO_Q_c_19), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[755]));
    defparam temp_buffer_i0_i755.REGSET = "SET";
    defparam temp_buffer_i0_i755.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i754 (.D(o_FIFO_Q_c_18), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[754]));
    defparam temp_buffer_i0_i754.REGSET = "SET";
    defparam temp_buffer_i0_i754.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i753 (.D(o_FIFO_Q_c_17), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[753]));
    defparam temp_buffer_i0_i753.REGSET = "SET";
    defparam temp_buffer_i0_i753.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i752 (.D(o_FIFO_Q_c_16), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[752]));
    defparam temp_buffer_i0_i752.REGSET = "SET";
    defparam temp_buffer_i0_i752.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i751 (.D(o_FIFO_Q_c_15), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[751]));
    defparam temp_buffer_i0_i751.REGSET = "SET";
    defparam temp_buffer_i0_i751.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i750 (.D(o_FIFO_Q_c_14), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[750]));
    defparam temp_buffer_i0_i750.REGSET = "SET";
    defparam temp_buffer_i0_i750.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i749 (.D(o_FIFO_Q_c_13), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[749]));
    defparam temp_buffer_i0_i749.REGSET = "SET";
    defparam temp_buffer_i0_i749.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i748 (.D(o_FIFO_Q_c_12), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[748]));
    defparam temp_buffer_i0_i748.REGSET = "SET";
    defparam temp_buffer_i0_i748.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i747 (.D(o_FIFO_Q_c_11), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[747]));
    defparam temp_buffer_i0_i747.REGSET = "SET";
    defparam temp_buffer_i0_i747.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i746 (.D(o_FIFO_Q_c_10), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[746]));
    defparam temp_buffer_i0_i746.REGSET = "SET";
    defparam temp_buffer_i0_i746.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i745 (.D(o_FIFO_Q_c_9), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[745]));
    defparam temp_buffer_i0_i745.REGSET = "SET";
    defparam temp_buffer_i0_i745.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i744 (.D(o_FIFO_Q_c_8), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[744]));
    defparam temp_buffer_i0_i744.REGSET = "SET";
    defparam temp_buffer_i0_i744.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i743 (.D(o_FIFO_Q_c_7), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[743]));
    defparam temp_buffer_i0_i743.REGSET = "SET";
    defparam temp_buffer_i0_i743.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i742 (.D(o_FIFO_Q_c_6), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[742]));
    defparam temp_buffer_i0_i742.REGSET = "SET";
    defparam temp_buffer_i0_i742.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i741 (.D(o_FIFO_Q_c_5), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[741]));
    defparam temp_buffer_i0_i741.REGSET = "SET";
    defparam temp_buffer_i0_i741.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i740 (.D(o_FIFO_Q_c_4), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[740]));
    defparam temp_buffer_i0_i740.REGSET = "SET";
    defparam temp_buffer_i0_i740.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i739 (.D(o_FIFO_Q_c_3), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[739]));
    defparam temp_buffer_i0_i739.REGSET = "SET";
    defparam temp_buffer_i0_i739.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i738 (.D(o_FIFO_Q_c_2), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[738]));
    defparam temp_buffer_i0_i738.REGSET = "SET";
    defparam temp_buffer_i0_i738.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i737 (.D(o_FIFO_Q_c_1), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[737]));
    defparam temp_buffer_i0_i737.REGSET = "SET";
    defparam temp_buffer_i0_i737.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i736 (.D(o_FIFO_Q_c_0), 
            .SP(n30332), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[736]));
    defparam temp_buffer_i0_i736.REGSET = "SET";
    defparam temp_buffer_i0_i736.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i735 (.D(o_FIFO_Q_c_31), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[735]));
    defparam temp_buffer_i0_i735.REGSET = "SET";
    defparam temp_buffer_i0_i735.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i734 (.D(o_FIFO_Q_c_30), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[734]));
    defparam temp_buffer_i0_i734.REGSET = "SET";
    defparam temp_buffer_i0_i734.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i733 (.D(o_FIFO_Q_c_29), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[733]));
    defparam temp_buffer_i0_i733.REGSET = "SET";
    defparam temp_buffer_i0_i733.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i732 (.D(o_FIFO_Q_c_28), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[732]));
    defparam temp_buffer_i0_i732.REGSET = "SET";
    defparam temp_buffer_i0_i732.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i731 (.D(o_FIFO_Q_c_27), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[731]));
    defparam temp_buffer_i0_i731.REGSET = "SET";
    defparam temp_buffer_i0_i731.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i730 (.D(o_FIFO_Q_c_26), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[730]));
    defparam temp_buffer_i0_i730.REGSET = "SET";
    defparam temp_buffer_i0_i730.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i729 (.D(o_FIFO_Q_c_25), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[729]));
    defparam temp_buffer_i0_i729.REGSET = "SET";
    defparam temp_buffer_i0_i729.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i728 (.D(o_FIFO_Q_c_24), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[728]));
    defparam temp_buffer_i0_i728.REGSET = "SET";
    defparam temp_buffer_i0_i728.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i727 (.D(o_FIFO_Q_c_23), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[727]));
    defparam temp_buffer_i0_i727.REGSET = "SET";
    defparam temp_buffer_i0_i727.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i726 (.D(o_FIFO_Q_c_22), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[726]));
    defparam temp_buffer_i0_i726.REGSET = "SET";
    defparam temp_buffer_i0_i726.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i725 (.D(o_FIFO_Q_c_21), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[725]));
    defparam temp_buffer_i0_i725.REGSET = "SET";
    defparam temp_buffer_i0_i725.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i724 (.D(o_FIFO_Q_c_20), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[724]));
    defparam temp_buffer_i0_i724.REGSET = "SET";
    defparam temp_buffer_i0_i724.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i723 (.D(o_FIFO_Q_c_19), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[723]));
    defparam temp_buffer_i0_i723.REGSET = "SET";
    defparam temp_buffer_i0_i723.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i722 (.D(o_FIFO_Q_c_18), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[722]));
    defparam temp_buffer_i0_i722.REGSET = "SET";
    defparam temp_buffer_i0_i722.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i721 (.D(o_FIFO_Q_c_17), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[721]));
    defparam temp_buffer_i0_i721.REGSET = "SET";
    defparam temp_buffer_i0_i721.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i720 (.D(o_FIFO_Q_c_16), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[720]));
    defparam temp_buffer_i0_i720.REGSET = "SET";
    defparam temp_buffer_i0_i720.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i719 (.D(o_FIFO_Q_c_15), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[719]));
    defparam temp_buffer_i0_i719.REGSET = "SET";
    defparam temp_buffer_i0_i719.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i718 (.D(o_FIFO_Q_c_14), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[718]));
    defparam temp_buffer_i0_i718.REGSET = "SET";
    defparam temp_buffer_i0_i718.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i717 (.D(o_FIFO_Q_c_13), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[717]));
    defparam temp_buffer_i0_i717.REGSET = "SET";
    defparam temp_buffer_i0_i717.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i716 (.D(o_FIFO_Q_c_12), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[716]));
    defparam temp_buffer_i0_i716.REGSET = "SET";
    defparam temp_buffer_i0_i716.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i715 (.D(o_FIFO_Q_c_11), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[715]));
    defparam temp_buffer_i0_i715.REGSET = "SET";
    defparam temp_buffer_i0_i715.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i714 (.D(o_FIFO_Q_c_10), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[714]));
    defparam temp_buffer_i0_i714.REGSET = "SET";
    defparam temp_buffer_i0_i714.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i713 (.D(o_FIFO_Q_c_9), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[713]));
    defparam temp_buffer_i0_i713.REGSET = "SET";
    defparam temp_buffer_i0_i713.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i712 (.D(o_FIFO_Q_c_8), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[712]));
    defparam temp_buffer_i0_i712.REGSET = "SET";
    defparam temp_buffer_i0_i712.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i711 (.D(o_FIFO_Q_c_7), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[711]));
    defparam temp_buffer_i0_i711.REGSET = "SET";
    defparam temp_buffer_i0_i711.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i710 (.D(o_FIFO_Q_c_6), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[710]));
    defparam temp_buffer_i0_i710.REGSET = "SET";
    defparam temp_buffer_i0_i710.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i709 (.D(o_FIFO_Q_c_5), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[709]));
    defparam temp_buffer_i0_i709.REGSET = "SET";
    defparam temp_buffer_i0_i709.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i708 (.D(o_FIFO_Q_c_4), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[708]));
    defparam temp_buffer_i0_i708.REGSET = "SET";
    defparam temp_buffer_i0_i708.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i707 (.D(o_FIFO_Q_c_3), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[707]));
    defparam temp_buffer_i0_i707.REGSET = "SET";
    defparam temp_buffer_i0_i707.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i706 (.D(o_FIFO_Q_c_2), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[706]));
    defparam temp_buffer_i0_i706.REGSET = "SET";
    defparam temp_buffer_i0_i706.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i705 (.D(o_FIFO_Q_c_1), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[705]));
    defparam temp_buffer_i0_i705.REGSET = "SET";
    defparam temp_buffer_i0_i705.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i704 (.D(o_FIFO_Q_c_0), 
            .SP(n30396), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[704]));
    defparam temp_buffer_i0_i704.REGSET = "SET";
    defparam temp_buffer_i0_i704.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i703 (.D(o_FIFO_Q_c_31), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[703]));
    defparam temp_buffer_i0_i703.REGSET = "SET";
    defparam temp_buffer_i0_i703.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i702 (.D(o_FIFO_Q_c_30), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[702]));
    defparam temp_buffer_i0_i702.REGSET = "SET";
    defparam temp_buffer_i0_i702.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i701 (.D(o_FIFO_Q_c_29), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[701]));
    defparam temp_buffer_i0_i701.REGSET = "SET";
    defparam temp_buffer_i0_i701.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i700 (.D(o_FIFO_Q_c_28), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[700]));
    defparam temp_buffer_i0_i700.REGSET = "SET";
    defparam temp_buffer_i0_i700.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i699 (.D(o_FIFO_Q_c_27), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[699]));
    defparam temp_buffer_i0_i699.REGSET = "SET";
    defparam temp_buffer_i0_i699.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i698 (.D(o_FIFO_Q_c_26), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[698]));
    defparam temp_buffer_i0_i698.REGSET = "SET";
    defparam temp_buffer_i0_i698.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i697 (.D(o_FIFO_Q_c_25), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[697]));
    defparam temp_buffer_i0_i697.REGSET = "SET";
    defparam temp_buffer_i0_i697.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i696 (.D(o_FIFO_Q_c_24), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[696]));
    defparam temp_buffer_i0_i696.REGSET = "SET";
    defparam temp_buffer_i0_i696.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i695 (.D(o_FIFO_Q_c_23), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[695]));
    defparam temp_buffer_i0_i695.REGSET = "SET";
    defparam temp_buffer_i0_i695.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i694 (.D(o_FIFO_Q_c_22), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[694]));
    defparam temp_buffer_i0_i694.REGSET = "SET";
    defparam temp_buffer_i0_i694.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i693 (.D(o_FIFO_Q_c_21), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[693]));
    defparam temp_buffer_i0_i693.REGSET = "SET";
    defparam temp_buffer_i0_i693.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i692 (.D(o_FIFO_Q_c_20), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[692]));
    defparam temp_buffer_i0_i692.REGSET = "SET";
    defparam temp_buffer_i0_i692.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i691 (.D(o_FIFO_Q_c_19), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[691]));
    defparam temp_buffer_i0_i691.REGSET = "SET";
    defparam temp_buffer_i0_i691.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i690 (.D(o_FIFO_Q_c_18), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[690]));
    defparam temp_buffer_i0_i690.REGSET = "SET";
    defparam temp_buffer_i0_i690.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i689 (.D(o_FIFO_Q_c_17), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[689]));
    defparam temp_buffer_i0_i689.REGSET = "SET";
    defparam temp_buffer_i0_i689.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i688 (.D(o_FIFO_Q_c_16), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[688]));
    defparam temp_buffer_i0_i688.REGSET = "SET";
    defparam temp_buffer_i0_i688.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i687 (.D(o_FIFO_Q_c_15), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[687]));
    defparam temp_buffer_i0_i687.REGSET = "SET";
    defparam temp_buffer_i0_i687.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i686 (.D(o_FIFO_Q_c_14), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[686]));
    defparam temp_buffer_i0_i686.REGSET = "SET";
    defparam temp_buffer_i0_i686.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i685 (.D(o_FIFO_Q_c_13), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[685]));
    defparam temp_buffer_i0_i685.REGSET = "SET";
    defparam temp_buffer_i0_i685.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i684 (.D(o_FIFO_Q_c_12), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[684]));
    defparam temp_buffer_i0_i684.REGSET = "SET";
    defparam temp_buffer_i0_i684.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i683 (.D(o_FIFO_Q_c_11), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[683]));
    defparam temp_buffer_i0_i683.REGSET = "SET";
    defparam temp_buffer_i0_i683.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i682 (.D(o_FIFO_Q_c_10), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[682]));
    defparam temp_buffer_i0_i682.REGSET = "SET";
    defparam temp_buffer_i0_i682.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i681 (.D(o_FIFO_Q_c_9), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[681]));
    defparam temp_buffer_i0_i681.REGSET = "SET";
    defparam temp_buffer_i0_i681.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i680 (.D(o_FIFO_Q_c_8), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[680]));
    defparam temp_buffer_i0_i680.REGSET = "SET";
    defparam temp_buffer_i0_i680.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i679 (.D(o_FIFO_Q_c_7), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[679]));
    defparam temp_buffer_i0_i679.REGSET = "SET";
    defparam temp_buffer_i0_i679.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i678 (.D(o_FIFO_Q_c_6), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[678]));
    defparam temp_buffer_i0_i678.REGSET = "SET";
    defparam temp_buffer_i0_i678.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i677 (.D(o_FIFO_Q_c_5), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[677]));
    defparam temp_buffer_i0_i677.REGSET = "SET";
    defparam temp_buffer_i0_i677.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i676 (.D(o_FIFO_Q_c_4), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[676]));
    defparam temp_buffer_i0_i676.REGSET = "SET";
    defparam temp_buffer_i0_i676.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i675 (.D(o_FIFO_Q_c_3), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[675]));
    defparam temp_buffer_i0_i675.REGSET = "SET";
    defparam temp_buffer_i0_i675.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i674 (.D(o_FIFO_Q_c_2), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[674]));
    defparam temp_buffer_i0_i674.REGSET = "SET";
    defparam temp_buffer_i0_i674.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i673 (.D(o_FIFO_Q_c_1), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[673]));
    defparam temp_buffer_i0_i673.REGSET = "SET";
    defparam temp_buffer_i0_i673.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i672 (.D(o_FIFO_Q_c_0), 
            .SP(n30460), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[672]));
    defparam temp_buffer_i0_i672.REGSET = "SET";
    defparam temp_buffer_i0_i672.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i671 (.D(o_FIFO_Q_c_31), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[671]));
    defparam temp_buffer_i0_i671.REGSET = "SET";
    defparam temp_buffer_i0_i671.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i670 (.D(o_FIFO_Q_c_30), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[670]));
    defparam temp_buffer_i0_i670.REGSET = "SET";
    defparam temp_buffer_i0_i670.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i669 (.D(o_FIFO_Q_c_29), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[669]));
    defparam temp_buffer_i0_i669.REGSET = "SET";
    defparam temp_buffer_i0_i669.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i668 (.D(o_FIFO_Q_c_28), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[668]));
    defparam temp_buffer_i0_i668.REGSET = "SET";
    defparam temp_buffer_i0_i668.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i667 (.D(o_FIFO_Q_c_27), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[667]));
    defparam temp_buffer_i0_i667.REGSET = "SET";
    defparam temp_buffer_i0_i667.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i666 (.D(o_FIFO_Q_c_26), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[666]));
    defparam temp_buffer_i0_i666.REGSET = "SET";
    defparam temp_buffer_i0_i666.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i665 (.D(o_FIFO_Q_c_25), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[665]));
    defparam temp_buffer_i0_i665.REGSET = "SET";
    defparam temp_buffer_i0_i665.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i664 (.D(o_FIFO_Q_c_24), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[664]));
    defparam temp_buffer_i0_i664.REGSET = "SET";
    defparam temp_buffer_i0_i664.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i663 (.D(o_FIFO_Q_c_23), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[663]));
    defparam temp_buffer_i0_i663.REGSET = "SET";
    defparam temp_buffer_i0_i663.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i662 (.D(o_FIFO_Q_c_22), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[662]));
    defparam temp_buffer_i0_i662.REGSET = "SET";
    defparam temp_buffer_i0_i662.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i661 (.D(o_FIFO_Q_c_21), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[661]));
    defparam temp_buffer_i0_i661.REGSET = "SET";
    defparam temp_buffer_i0_i661.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i660 (.D(o_FIFO_Q_c_20), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[660]));
    defparam temp_buffer_i0_i660.REGSET = "SET";
    defparam temp_buffer_i0_i660.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i659 (.D(o_FIFO_Q_c_19), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[659]));
    defparam temp_buffer_i0_i659.REGSET = "SET";
    defparam temp_buffer_i0_i659.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i658 (.D(o_FIFO_Q_c_18), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[658]));
    defparam temp_buffer_i0_i658.REGSET = "SET";
    defparam temp_buffer_i0_i658.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i657 (.D(o_FIFO_Q_c_17), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[657]));
    defparam temp_buffer_i0_i657.REGSET = "SET";
    defparam temp_buffer_i0_i657.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i656 (.D(o_FIFO_Q_c_16), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[656]));
    defparam temp_buffer_i0_i656.REGSET = "SET";
    defparam temp_buffer_i0_i656.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i655 (.D(o_FIFO_Q_c_15), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[655]));
    defparam temp_buffer_i0_i655.REGSET = "SET";
    defparam temp_buffer_i0_i655.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i654 (.D(o_FIFO_Q_c_14), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[654]));
    defparam temp_buffer_i0_i654.REGSET = "SET";
    defparam temp_buffer_i0_i654.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i653 (.D(o_FIFO_Q_c_13), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[653]));
    defparam temp_buffer_i0_i653.REGSET = "SET";
    defparam temp_buffer_i0_i653.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i652 (.D(o_FIFO_Q_c_12), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[652]));
    defparam temp_buffer_i0_i652.REGSET = "SET";
    defparam temp_buffer_i0_i652.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i651 (.D(o_FIFO_Q_c_11), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[651]));
    defparam temp_buffer_i0_i651.REGSET = "SET";
    defparam temp_buffer_i0_i651.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i650 (.D(o_FIFO_Q_c_10), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[650]));
    defparam temp_buffer_i0_i650.REGSET = "SET";
    defparam temp_buffer_i0_i650.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i649 (.D(o_FIFO_Q_c_9), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[649]));
    defparam temp_buffer_i0_i649.REGSET = "SET";
    defparam temp_buffer_i0_i649.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i648 (.D(o_FIFO_Q_c_8), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[648]));
    defparam temp_buffer_i0_i648.REGSET = "SET";
    defparam temp_buffer_i0_i648.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i647 (.D(o_FIFO_Q_c_7), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[647]));
    defparam temp_buffer_i0_i647.REGSET = "SET";
    defparam temp_buffer_i0_i647.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i646 (.D(o_FIFO_Q_c_6), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[646]));
    defparam temp_buffer_i0_i646.REGSET = "SET";
    defparam temp_buffer_i0_i646.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i645 (.D(o_FIFO_Q_c_5), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[645]));
    defparam temp_buffer_i0_i645.REGSET = "SET";
    defparam temp_buffer_i0_i645.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i644 (.D(o_FIFO_Q_c_4), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[644]));
    defparam temp_buffer_i0_i644.REGSET = "SET";
    defparam temp_buffer_i0_i644.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i643 (.D(o_FIFO_Q_c_3), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[643]));
    defparam temp_buffer_i0_i643.REGSET = "SET";
    defparam temp_buffer_i0_i643.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i642 (.D(o_FIFO_Q_c_2), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[642]));
    defparam temp_buffer_i0_i642.REGSET = "SET";
    defparam temp_buffer_i0_i642.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i641 (.D(o_FIFO_Q_c_1), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[641]));
    defparam temp_buffer_i0_i641.REGSET = "SET";
    defparam temp_buffer_i0_i641.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i640 (.D(o_FIFO_Q_c_0), 
            .SP(n30524), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[640]));
    defparam temp_buffer_i0_i640.REGSET = "SET";
    defparam temp_buffer_i0_i640.SRMODE = "ASYNC";
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_13), .D0(n42839), .CI0(n42839), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_14), .D1(n51748), 
            .CI1(n51748), .CO0(n51748), .CO1(n42841), .S0(n152), .S1(n151));
    defparam stm32_counter_3861_add_4_15.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i639 (.D(o_FIFO_Q_c_31), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[639]));
    defparam temp_buffer_i0_i639.REGSET = "SET";
    defparam temp_buffer_i0_i639.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i638 (.D(o_FIFO_Q_c_30), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[638]));
    defparam temp_buffer_i0_i638.REGSET = "SET";
    defparam temp_buffer_i0_i638.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i637 (.D(o_FIFO_Q_c_29), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[637]));
    defparam temp_buffer_i0_i637.REGSET = "SET";
    defparam temp_buffer_i0_i637.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i636 (.D(o_FIFO_Q_c_28), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[636]));
    defparam temp_buffer_i0_i636.REGSET = "SET";
    defparam temp_buffer_i0_i636.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i635 (.D(o_FIFO_Q_c_27), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[635]));
    defparam temp_buffer_i0_i635.REGSET = "SET";
    defparam temp_buffer_i0_i635.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i634 (.D(o_FIFO_Q_c_26), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[634]));
    defparam temp_buffer_i0_i634.REGSET = "SET";
    defparam temp_buffer_i0_i634.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i633 (.D(o_FIFO_Q_c_25), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[633]));
    defparam temp_buffer_i0_i633.REGSET = "SET";
    defparam temp_buffer_i0_i633.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i632 (.D(o_FIFO_Q_c_24), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[632]));
    defparam temp_buffer_i0_i632.REGSET = "SET";
    defparam temp_buffer_i0_i632.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i631 (.D(o_FIFO_Q_c_23), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[631]));
    defparam temp_buffer_i0_i631.REGSET = "SET";
    defparam temp_buffer_i0_i631.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i630 (.D(o_FIFO_Q_c_22), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[630]));
    defparam temp_buffer_i0_i630.REGSET = "SET";
    defparam temp_buffer_i0_i630.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i629 (.D(o_FIFO_Q_c_21), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[629]));
    defparam temp_buffer_i0_i629.REGSET = "SET";
    defparam temp_buffer_i0_i629.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i628 (.D(o_FIFO_Q_c_20), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[628]));
    defparam temp_buffer_i0_i628.REGSET = "SET";
    defparam temp_buffer_i0_i628.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i627 (.D(o_FIFO_Q_c_19), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[627]));
    defparam temp_buffer_i0_i627.REGSET = "SET";
    defparam temp_buffer_i0_i627.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i626 (.D(o_FIFO_Q_c_18), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[626]));
    defparam temp_buffer_i0_i626.REGSET = "SET";
    defparam temp_buffer_i0_i626.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i625 (.D(o_FIFO_Q_c_17), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[625]));
    defparam temp_buffer_i0_i625.REGSET = "SET";
    defparam temp_buffer_i0_i625.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i624 (.D(o_FIFO_Q_c_16), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[624]));
    defparam temp_buffer_i0_i624.REGSET = "SET";
    defparam temp_buffer_i0_i624.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i623 (.D(o_FIFO_Q_c_15), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[623]));
    defparam temp_buffer_i0_i623.REGSET = "SET";
    defparam temp_buffer_i0_i623.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i622 (.D(o_FIFO_Q_c_14), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[622]));
    defparam temp_buffer_i0_i622.REGSET = "SET";
    defparam temp_buffer_i0_i622.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i621 (.D(o_FIFO_Q_c_13), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[621]));
    defparam temp_buffer_i0_i621.REGSET = "SET";
    defparam temp_buffer_i0_i621.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i620 (.D(o_FIFO_Q_c_12), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[620]));
    defparam temp_buffer_i0_i620.REGSET = "SET";
    defparam temp_buffer_i0_i620.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i619 (.D(o_FIFO_Q_c_11), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[619]));
    defparam temp_buffer_i0_i619.REGSET = "SET";
    defparam temp_buffer_i0_i619.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i618 (.D(o_FIFO_Q_c_10), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[618]));
    defparam temp_buffer_i0_i618.REGSET = "SET";
    defparam temp_buffer_i0_i618.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i617 (.D(o_FIFO_Q_c_9), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[617]));
    defparam temp_buffer_i0_i617.REGSET = "SET";
    defparam temp_buffer_i0_i617.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i616 (.D(o_FIFO_Q_c_8), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[616]));
    defparam temp_buffer_i0_i616.REGSET = "SET";
    defparam temp_buffer_i0_i616.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i615 (.D(o_FIFO_Q_c_7), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[615]));
    defparam temp_buffer_i0_i615.REGSET = "SET";
    defparam temp_buffer_i0_i615.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i614 (.D(o_FIFO_Q_c_6), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[614]));
    defparam temp_buffer_i0_i614.REGSET = "SET";
    defparam temp_buffer_i0_i614.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i613 (.D(o_FIFO_Q_c_5), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[613]));
    defparam temp_buffer_i0_i613.REGSET = "SET";
    defparam temp_buffer_i0_i613.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i612 (.D(o_FIFO_Q_c_4), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[612]));
    defparam temp_buffer_i0_i612.REGSET = "SET";
    defparam temp_buffer_i0_i612.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i611 (.D(o_FIFO_Q_c_3), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[611]));
    defparam temp_buffer_i0_i611.REGSET = "SET";
    defparam temp_buffer_i0_i611.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i610 (.D(o_FIFO_Q_c_2), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[610]));
    defparam temp_buffer_i0_i610.REGSET = "SET";
    defparam temp_buffer_i0_i610.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i609 (.D(o_FIFO_Q_c_1), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[609]));
    defparam temp_buffer_i0_i609.REGSET = "SET";
    defparam temp_buffer_i0_i609.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i608 (.D(o_FIFO_Q_c_0), 
            .SP(n30588), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[608]));
    defparam temp_buffer_i0_i608.REGSET = "SET";
    defparam temp_buffer_i0_i608.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i607 (.D(o_FIFO_Q_c_31), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[607]));
    defparam temp_buffer_i0_i607.REGSET = "SET";
    defparam temp_buffer_i0_i607.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i606 (.D(o_FIFO_Q_c_30), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[606]));
    defparam temp_buffer_i0_i606.REGSET = "SET";
    defparam temp_buffer_i0_i606.SRMODE = "ASYNC";
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_3), .D0(n42829), .CI0(n42829), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_4), .D1(n51733), 
            .CI1(n51733), .CO0(n51733), .CO1(n42831), .S0(n162), .S1(n161));
    defparam stm32_counter_3861_add_4_5.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i605 (.D(o_FIFO_Q_c_29), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[605]));
    defparam temp_buffer_i0_i605.REGSET = "SET";
    defparam temp_buffer_i0_i605.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i604 (.D(o_FIFO_Q_c_28), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[604]));
    defparam temp_buffer_i0_i604.REGSET = "SET";
    defparam temp_buffer_i0_i604.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i603 (.D(o_FIFO_Q_c_27), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[603]));
    defparam temp_buffer_i0_i603.REGSET = "SET";
    defparam temp_buffer_i0_i603.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i602 (.D(o_FIFO_Q_c_26), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[602]));
    defparam temp_buffer_i0_i602.REGSET = "SET";
    defparam temp_buffer_i0_i602.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i601 (.D(o_FIFO_Q_c_25), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[601]));
    defparam temp_buffer_i0_i601.REGSET = "SET";
    defparam temp_buffer_i0_i601.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i600 (.D(o_FIFO_Q_c_24), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[600]));
    defparam temp_buffer_i0_i600.REGSET = "SET";
    defparam temp_buffer_i0_i600.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i599 (.D(o_FIFO_Q_c_23), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[599]));
    defparam temp_buffer_i0_i599.REGSET = "SET";
    defparam temp_buffer_i0_i599.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i598 (.D(o_FIFO_Q_c_22), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[598]));
    defparam temp_buffer_i0_i598.REGSET = "SET";
    defparam temp_buffer_i0_i598.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i597 (.D(o_FIFO_Q_c_21), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[597]));
    defparam temp_buffer_i0_i597.REGSET = "SET";
    defparam temp_buffer_i0_i597.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i596 (.D(o_FIFO_Q_c_20), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[596]));
    defparam temp_buffer_i0_i596.REGSET = "SET";
    defparam temp_buffer_i0_i596.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i595 (.D(o_FIFO_Q_c_19), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[595]));
    defparam temp_buffer_i0_i595.REGSET = "SET";
    defparam temp_buffer_i0_i595.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i594 (.D(o_FIFO_Q_c_18), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[594]));
    defparam temp_buffer_i0_i594.REGSET = "SET";
    defparam temp_buffer_i0_i594.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i593 (.D(o_FIFO_Q_c_17), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[593]));
    defparam temp_buffer_i0_i593.REGSET = "SET";
    defparam temp_buffer_i0_i593.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i592 (.D(o_FIFO_Q_c_16), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[592]));
    defparam temp_buffer_i0_i592.REGSET = "SET";
    defparam temp_buffer_i0_i592.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i591 (.D(o_FIFO_Q_c_15), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[591]));
    defparam temp_buffer_i0_i591.REGSET = "SET";
    defparam temp_buffer_i0_i591.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i590 (.D(o_FIFO_Q_c_14), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[590]));
    defparam temp_buffer_i0_i590.REGSET = "SET";
    defparam temp_buffer_i0_i590.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i589 (.D(o_FIFO_Q_c_13), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[589]));
    defparam temp_buffer_i0_i589.REGSET = "SET";
    defparam temp_buffer_i0_i589.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i588 (.D(o_FIFO_Q_c_12), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[588]));
    defparam temp_buffer_i0_i588.REGSET = "SET";
    defparam temp_buffer_i0_i588.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i587 (.D(o_FIFO_Q_c_11), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[587]));
    defparam temp_buffer_i0_i587.REGSET = "SET";
    defparam temp_buffer_i0_i587.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i586 (.D(o_FIFO_Q_c_10), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[586]));
    defparam temp_buffer_i0_i586.REGSET = "SET";
    defparam temp_buffer_i0_i586.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i585 (.D(o_FIFO_Q_c_9), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[585]));
    defparam temp_buffer_i0_i585.REGSET = "SET";
    defparam temp_buffer_i0_i585.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i584 (.D(o_FIFO_Q_c_8), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[584]));
    defparam temp_buffer_i0_i584.REGSET = "SET";
    defparam temp_buffer_i0_i584.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i583 (.D(o_FIFO_Q_c_7), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[583]));
    defparam temp_buffer_i0_i583.REGSET = "SET";
    defparam temp_buffer_i0_i583.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i582 (.D(o_FIFO_Q_c_6), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[582]));
    defparam temp_buffer_i0_i582.REGSET = "SET";
    defparam temp_buffer_i0_i582.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i581 (.D(o_FIFO_Q_c_5), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[581]));
    defparam temp_buffer_i0_i581.REGSET = "SET";
    defparam temp_buffer_i0_i581.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i580 (.D(o_FIFO_Q_c_4), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[580]));
    defparam temp_buffer_i0_i580.REGSET = "SET";
    defparam temp_buffer_i0_i580.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i579 (.D(o_FIFO_Q_c_3), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[579]));
    defparam temp_buffer_i0_i579.REGSET = "SET";
    defparam temp_buffer_i0_i579.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i578 (.D(o_FIFO_Q_c_2), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[578]));
    defparam temp_buffer_i0_i578.REGSET = "SET";
    defparam temp_buffer_i0_i578.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i577 (.D(o_FIFO_Q_c_1), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[577]));
    defparam temp_buffer_i0_i577.REGSET = "SET";
    defparam temp_buffer_i0_i577.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i576 (.D(o_FIFO_Q_c_0), 
            .SP(n30652), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[576]));
    defparam temp_buffer_i0_i576.REGSET = "SET";
    defparam temp_buffer_i0_i576.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i575 (.D(o_FIFO_Q_c_31), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[575]));
    defparam temp_buffer_i0_i575.REGSET = "SET";
    defparam temp_buffer_i0_i575.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i574 (.D(o_FIFO_Q_c_30), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[574]));
    defparam temp_buffer_i0_i574.REGSET = "SET";
    defparam temp_buffer_i0_i574.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i573 (.D(o_FIFO_Q_c_29), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[573]));
    defparam temp_buffer_i0_i573.REGSET = "SET";
    defparam temp_buffer_i0_i573.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i572 (.D(o_FIFO_Q_c_28), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[572]));
    defparam temp_buffer_i0_i572.REGSET = "SET";
    defparam temp_buffer_i0_i572.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i571 (.D(o_FIFO_Q_c_27), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[571]));
    defparam temp_buffer_i0_i571.REGSET = "SET";
    defparam temp_buffer_i0_i571.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i570 (.D(o_FIFO_Q_c_26), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[570]));
    defparam temp_buffer_i0_i570.REGSET = "SET";
    defparam temp_buffer_i0_i570.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i569 (.D(o_FIFO_Q_c_25), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[569]));
    defparam temp_buffer_i0_i569.REGSET = "SET";
    defparam temp_buffer_i0_i569.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i568 (.D(o_FIFO_Q_c_24), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[568]));
    defparam temp_buffer_i0_i568.REGSET = "SET";
    defparam temp_buffer_i0_i568.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i567 (.D(o_FIFO_Q_c_23), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[567]));
    defparam temp_buffer_i0_i567.REGSET = "SET";
    defparam temp_buffer_i0_i567.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i566 (.D(o_FIFO_Q_c_22), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[566]));
    defparam temp_buffer_i0_i566.REGSET = "SET";
    defparam temp_buffer_i0_i566.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i565 (.D(o_FIFO_Q_c_21), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[565]));
    defparam temp_buffer_i0_i565.REGSET = "SET";
    defparam temp_buffer_i0_i565.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i564 (.D(o_FIFO_Q_c_20), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[564]));
    defparam temp_buffer_i0_i564.REGSET = "SET";
    defparam temp_buffer_i0_i564.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i563 (.D(o_FIFO_Q_c_19), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[563]));
    defparam temp_buffer_i0_i563.REGSET = "SET";
    defparam temp_buffer_i0_i563.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i562 (.D(o_FIFO_Q_c_18), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[562]));
    defparam temp_buffer_i0_i562.REGSET = "SET";
    defparam temp_buffer_i0_i562.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i561 (.D(o_FIFO_Q_c_17), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[561]));
    defparam temp_buffer_i0_i561.REGSET = "SET";
    defparam temp_buffer_i0_i561.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i560 (.D(o_FIFO_Q_c_16), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[560]));
    defparam temp_buffer_i0_i560.REGSET = "SET";
    defparam temp_buffer_i0_i560.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i559 (.D(o_FIFO_Q_c_15), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[559]));
    defparam temp_buffer_i0_i559.REGSET = "SET";
    defparam temp_buffer_i0_i559.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i558 (.D(o_FIFO_Q_c_14), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[558]));
    defparam temp_buffer_i0_i558.REGSET = "SET";
    defparam temp_buffer_i0_i558.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i557 (.D(o_FIFO_Q_c_13), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[557]));
    defparam temp_buffer_i0_i557.REGSET = "SET";
    defparam temp_buffer_i0_i557.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i556 (.D(o_FIFO_Q_c_12), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[556]));
    defparam temp_buffer_i0_i556.REGSET = "SET";
    defparam temp_buffer_i0_i556.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i555 (.D(o_FIFO_Q_c_11), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[555]));
    defparam temp_buffer_i0_i555.REGSET = "SET";
    defparam temp_buffer_i0_i555.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i554 (.D(o_FIFO_Q_c_10), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[554]));
    defparam temp_buffer_i0_i554.REGSET = "SET";
    defparam temp_buffer_i0_i554.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i553 (.D(o_FIFO_Q_c_9), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[553]));
    defparam temp_buffer_i0_i553.REGSET = "SET";
    defparam temp_buffer_i0_i553.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i552 (.D(o_FIFO_Q_c_8), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[552]));
    defparam temp_buffer_i0_i552.REGSET = "SET";
    defparam temp_buffer_i0_i552.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i551 (.D(o_FIFO_Q_c_7), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[551]));
    defparam temp_buffer_i0_i551.REGSET = "SET";
    defparam temp_buffer_i0_i551.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i550 (.D(o_FIFO_Q_c_6), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[550]));
    defparam temp_buffer_i0_i550.REGSET = "SET";
    defparam temp_buffer_i0_i550.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i549 (.D(o_FIFO_Q_c_5), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[549]));
    defparam temp_buffer_i0_i549.REGSET = "SET";
    defparam temp_buffer_i0_i549.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i548 (.D(o_FIFO_Q_c_4), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[548]));
    defparam temp_buffer_i0_i548.REGSET = "SET";
    defparam temp_buffer_i0_i548.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i547 (.D(o_FIFO_Q_c_3), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[547]));
    defparam temp_buffer_i0_i547.REGSET = "SET";
    defparam temp_buffer_i0_i547.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i546 (.D(o_FIFO_Q_c_2), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[546]));
    defparam temp_buffer_i0_i546.REGSET = "SET";
    defparam temp_buffer_i0_i546.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i545 (.D(o_FIFO_Q_c_1), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[545]));
    defparam temp_buffer_i0_i545.REGSET = "SET";
    defparam temp_buffer_i0_i545.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i544 (.D(o_FIFO_Q_c_0), 
            .SP(n30716), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[544]));
    defparam temp_buffer_i0_i544.REGSET = "SET";
    defparam temp_buffer_i0_i544.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i543 (.D(o_FIFO_Q_c_31), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[543]));
    defparam temp_buffer_i0_i543.REGSET = "SET";
    defparam temp_buffer_i0_i543.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i542 (.D(o_FIFO_Q_c_30), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[542]));
    defparam temp_buffer_i0_i542.REGSET = "SET";
    defparam temp_buffer_i0_i542.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i541 (.D(o_FIFO_Q_c_29), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[541]));
    defparam temp_buffer_i0_i541.REGSET = "SET";
    defparam temp_buffer_i0_i541.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i540 (.D(o_FIFO_Q_c_28), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[540]));
    defparam temp_buffer_i0_i540.REGSET = "SET";
    defparam temp_buffer_i0_i540.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i539 (.D(o_FIFO_Q_c_27), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[539]));
    defparam temp_buffer_i0_i539.REGSET = "SET";
    defparam temp_buffer_i0_i539.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i538 (.D(o_FIFO_Q_c_26), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[538]));
    defparam temp_buffer_i0_i538.REGSET = "SET";
    defparam temp_buffer_i0_i538.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i537 (.D(o_FIFO_Q_c_25), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[537]));
    defparam temp_buffer_i0_i537.REGSET = "SET";
    defparam temp_buffer_i0_i537.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i536 (.D(o_FIFO_Q_c_24), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[536]));
    defparam temp_buffer_i0_i536.REGSET = "SET";
    defparam temp_buffer_i0_i536.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i535 (.D(o_FIFO_Q_c_23), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[535]));
    defparam temp_buffer_i0_i535.REGSET = "SET";
    defparam temp_buffer_i0_i535.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i534 (.D(o_FIFO_Q_c_22), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[534]));
    defparam temp_buffer_i0_i534.REGSET = "SET";
    defparam temp_buffer_i0_i534.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i533 (.D(o_FIFO_Q_c_21), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[533]));
    defparam temp_buffer_i0_i533.REGSET = "SET";
    defparam temp_buffer_i0_i533.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i532 (.D(o_FIFO_Q_c_20), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[532]));
    defparam temp_buffer_i0_i532.REGSET = "SET";
    defparam temp_buffer_i0_i532.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i531 (.D(o_FIFO_Q_c_19), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[531]));
    defparam temp_buffer_i0_i531.REGSET = "SET";
    defparam temp_buffer_i0_i531.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i530 (.D(o_FIFO_Q_c_18), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[530]));
    defparam temp_buffer_i0_i530.REGSET = "SET";
    defparam temp_buffer_i0_i530.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i529 (.D(o_FIFO_Q_c_17), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[529]));
    defparam temp_buffer_i0_i529.REGSET = "SET";
    defparam temp_buffer_i0_i529.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i528 (.D(o_FIFO_Q_c_16), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[528]));
    defparam temp_buffer_i0_i528.REGSET = "SET";
    defparam temp_buffer_i0_i528.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i527 (.D(o_FIFO_Q_c_15), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[527]));
    defparam temp_buffer_i0_i527.REGSET = "SET";
    defparam temp_buffer_i0_i527.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i526 (.D(o_FIFO_Q_c_14), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[526]));
    defparam temp_buffer_i0_i526.REGSET = "SET";
    defparam temp_buffer_i0_i526.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i525 (.D(o_FIFO_Q_c_13), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[525]));
    defparam temp_buffer_i0_i525.REGSET = "SET";
    defparam temp_buffer_i0_i525.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i524 (.D(o_FIFO_Q_c_12), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[524]));
    defparam temp_buffer_i0_i524.REGSET = "SET";
    defparam temp_buffer_i0_i524.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i523 (.D(o_FIFO_Q_c_11), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[523]));
    defparam temp_buffer_i0_i523.REGSET = "SET";
    defparam temp_buffer_i0_i523.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i522 (.D(o_FIFO_Q_c_10), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[522]));
    defparam temp_buffer_i0_i522.REGSET = "SET";
    defparam temp_buffer_i0_i522.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i521 (.D(o_FIFO_Q_c_9), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[521]));
    defparam temp_buffer_i0_i521.REGSET = "SET";
    defparam temp_buffer_i0_i521.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i520 (.D(o_FIFO_Q_c_8), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[520]));
    defparam temp_buffer_i0_i520.REGSET = "SET";
    defparam temp_buffer_i0_i520.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i519 (.D(o_FIFO_Q_c_7), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[519]));
    defparam temp_buffer_i0_i519.REGSET = "SET";
    defparam temp_buffer_i0_i519.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i518 (.D(o_FIFO_Q_c_6), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[518]));
    defparam temp_buffer_i0_i518.REGSET = "SET";
    defparam temp_buffer_i0_i518.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i517 (.D(o_FIFO_Q_c_5), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[517]));
    defparam temp_buffer_i0_i517.REGSET = "SET";
    defparam temp_buffer_i0_i517.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i516 (.D(o_FIFO_Q_c_4), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[516]));
    defparam temp_buffer_i0_i516.REGSET = "SET";
    defparam temp_buffer_i0_i516.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i515 (.D(o_FIFO_Q_c_3), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[515]));
    defparam temp_buffer_i0_i515.REGSET = "SET";
    defparam temp_buffer_i0_i515.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i514 (.D(o_FIFO_Q_c_2), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[514]));
    defparam temp_buffer_i0_i514.REGSET = "SET";
    defparam temp_buffer_i0_i514.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i513 (.D(o_FIFO_Q_c_1), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[513]));
    defparam temp_buffer_i0_i513.REGSET = "SET";
    defparam temp_buffer_i0_i513.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i512 (.D(o_FIFO_Q_c_0), 
            .SP(n30780), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[512]));
    defparam temp_buffer_i0_i512.REGSET = "SET";
    defparam temp_buffer_i0_i512.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i511 (.D(o_FIFO_Q_c_31), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[511]));
    defparam temp_buffer_i0_i511.REGSET = "SET";
    defparam temp_buffer_i0_i511.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i510 (.D(o_FIFO_Q_c_30), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[510]));
    defparam temp_buffer_i0_i510.REGSET = "SET";
    defparam temp_buffer_i0_i510.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i509 (.D(o_FIFO_Q_c_29), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[509]));
    defparam temp_buffer_i0_i509.REGSET = "SET";
    defparam temp_buffer_i0_i509.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i508 (.D(o_FIFO_Q_c_28), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[508]));
    defparam temp_buffer_i0_i508.REGSET = "SET";
    defparam temp_buffer_i0_i508.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i507 (.D(o_FIFO_Q_c_27), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[507]));
    defparam temp_buffer_i0_i507.REGSET = "SET";
    defparam temp_buffer_i0_i507.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i506 (.D(o_FIFO_Q_c_26), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[506]));
    defparam temp_buffer_i0_i506.REGSET = "SET";
    defparam temp_buffer_i0_i506.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i505 (.D(o_FIFO_Q_c_25), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[505]));
    defparam temp_buffer_i0_i505.REGSET = "SET";
    defparam temp_buffer_i0_i505.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i504 (.D(o_FIFO_Q_c_24), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[504]));
    defparam temp_buffer_i0_i504.REGSET = "SET";
    defparam temp_buffer_i0_i504.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i503 (.D(o_FIFO_Q_c_23), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[503]));
    defparam temp_buffer_i0_i503.REGSET = "SET";
    defparam temp_buffer_i0_i503.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i502 (.D(o_FIFO_Q_c_22), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[502]));
    defparam temp_buffer_i0_i502.REGSET = "SET";
    defparam temp_buffer_i0_i502.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i501 (.D(o_FIFO_Q_c_21), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[501]));
    defparam temp_buffer_i0_i501.REGSET = "SET";
    defparam temp_buffer_i0_i501.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i500 (.D(o_FIFO_Q_c_20), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[500]));
    defparam temp_buffer_i0_i500.REGSET = "SET";
    defparam temp_buffer_i0_i500.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i499 (.D(o_FIFO_Q_c_19), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[499]));
    defparam temp_buffer_i0_i499.REGSET = "SET";
    defparam temp_buffer_i0_i499.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i498 (.D(o_FIFO_Q_c_18), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[498]));
    defparam temp_buffer_i0_i498.REGSET = "SET";
    defparam temp_buffer_i0_i498.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i497 (.D(o_FIFO_Q_c_17), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[497]));
    defparam temp_buffer_i0_i497.REGSET = "SET";
    defparam temp_buffer_i0_i497.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i496 (.D(o_FIFO_Q_c_16), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[496]));
    defparam temp_buffer_i0_i496.REGSET = "SET";
    defparam temp_buffer_i0_i496.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i495 (.D(o_FIFO_Q_c_15), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[495]));
    defparam temp_buffer_i0_i495.REGSET = "SET";
    defparam temp_buffer_i0_i495.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i494 (.D(o_FIFO_Q_c_14), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[494]));
    defparam temp_buffer_i0_i494.REGSET = "SET";
    defparam temp_buffer_i0_i494.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i493 (.D(o_FIFO_Q_c_13), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[493]));
    defparam temp_buffer_i0_i493.REGSET = "SET";
    defparam temp_buffer_i0_i493.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i492 (.D(o_FIFO_Q_c_12), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[492]));
    defparam temp_buffer_i0_i492.REGSET = "SET";
    defparam temp_buffer_i0_i492.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i491 (.D(o_FIFO_Q_c_11), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[491]));
    defparam temp_buffer_i0_i491.REGSET = "SET";
    defparam temp_buffer_i0_i491.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i490 (.D(o_FIFO_Q_c_10), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[490]));
    defparam temp_buffer_i0_i490.REGSET = "SET";
    defparam temp_buffer_i0_i490.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i489 (.D(o_FIFO_Q_c_9), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[489]));
    defparam temp_buffer_i0_i489.REGSET = "SET";
    defparam temp_buffer_i0_i489.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i488 (.D(o_FIFO_Q_c_8), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[488]));
    defparam temp_buffer_i0_i488.REGSET = "SET";
    defparam temp_buffer_i0_i488.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i487 (.D(o_FIFO_Q_c_7), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[487]));
    defparam temp_buffer_i0_i487.REGSET = "SET";
    defparam temp_buffer_i0_i487.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i486 (.D(o_FIFO_Q_c_6), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[486]));
    defparam temp_buffer_i0_i486.REGSET = "SET";
    defparam temp_buffer_i0_i486.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i485 (.D(o_FIFO_Q_c_5), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[485]));
    defparam temp_buffer_i0_i485.REGSET = "SET";
    defparam temp_buffer_i0_i485.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i484 (.D(o_FIFO_Q_c_4), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[484]));
    defparam temp_buffer_i0_i484.REGSET = "SET";
    defparam temp_buffer_i0_i484.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i483 (.D(o_FIFO_Q_c_3), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[483]));
    defparam temp_buffer_i0_i483.REGSET = "SET";
    defparam temp_buffer_i0_i483.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i482 (.D(o_FIFO_Q_c_2), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[482]));
    defparam temp_buffer_i0_i482.REGSET = "SET";
    defparam temp_buffer_i0_i482.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i481 (.D(o_FIFO_Q_c_1), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[481]));
    defparam temp_buffer_i0_i481.REGSET = "SET";
    defparam temp_buffer_i0_i481.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i480 (.D(o_FIFO_Q_c_0), 
            .SP(n30844), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[480]));
    defparam temp_buffer_i0_i480.REGSET = "SET";
    defparam temp_buffer_i0_i480.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i479 (.D(o_FIFO_Q_c_31), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[479]));
    defparam temp_buffer_i0_i479.REGSET = "SET";
    defparam temp_buffer_i0_i479.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i478 (.D(o_FIFO_Q_c_30), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[478]));
    defparam temp_buffer_i0_i478.REGSET = "SET";
    defparam temp_buffer_i0_i478.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i477 (.D(o_FIFO_Q_c_29), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[477]));
    defparam temp_buffer_i0_i477.REGSET = "SET";
    defparam temp_buffer_i0_i477.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i476 (.D(o_FIFO_Q_c_28), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[476]));
    defparam temp_buffer_i0_i476.REGSET = "SET";
    defparam temp_buffer_i0_i476.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i475 (.D(o_FIFO_Q_c_27), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[475]));
    defparam temp_buffer_i0_i475.REGSET = "SET";
    defparam temp_buffer_i0_i475.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i474 (.D(o_FIFO_Q_c_26), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[474]));
    defparam temp_buffer_i0_i474.REGSET = "SET";
    defparam temp_buffer_i0_i474.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i473 (.D(o_FIFO_Q_c_25), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[473]));
    defparam temp_buffer_i0_i473.REGSET = "SET";
    defparam temp_buffer_i0_i473.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i472 (.D(o_FIFO_Q_c_24), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[472]));
    defparam temp_buffer_i0_i472.REGSET = "SET";
    defparam temp_buffer_i0_i472.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i471 (.D(o_FIFO_Q_c_23), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[471]));
    defparam temp_buffer_i0_i471.REGSET = "SET";
    defparam temp_buffer_i0_i471.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i470 (.D(o_FIFO_Q_c_22), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[470]));
    defparam temp_buffer_i0_i470.REGSET = "SET";
    defparam temp_buffer_i0_i470.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i469 (.D(o_FIFO_Q_c_21), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[469]));
    defparam temp_buffer_i0_i469.REGSET = "SET";
    defparam temp_buffer_i0_i469.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i468 (.D(o_FIFO_Q_c_20), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[468]));
    defparam temp_buffer_i0_i468.REGSET = "SET";
    defparam temp_buffer_i0_i468.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i467 (.D(o_FIFO_Q_c_19), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[467]));
    defparam temp_buffer_i0_i467.REGSET = "SET";
    defparam temp_buffer_i0_i467.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i466 (.D(o_FIFO_Q_c_18), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[466]));
    defparam temp_buffer_i0_i466.REGSET = "SET";
    defparam temp_buffer_i0_i466.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i465 (.D(o_FIFO_Q_c_17), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[465]));
    defparam temp_buffer_i0_i465.REGSET = "SET";
    defparam temp_buffer_i0_i465.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i464 (.D(o_FIFO_Q_c_16), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[464]));
    defparam temp_buffer_i0_i464.REGSET = "SET";
    defparam temp_buffer_i0_i464.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i463 (.D(o_FIFO_Q_c_15), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[463]));
    defparam temp_buffer_i0_i463.REGSET = "SET";
    defparam temp_buffer_i0_i463.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i462 (.D(o_FIFO_Q_c_14), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[462]));
    defparam temp_buffer_i0_i462.REGSET = "SET";
    defparam temp_buffer_i0_i462.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i461 (.D(o_FIFO_Q_c_13), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[461]));
    defparam temp_buffer_i0_i461.REGSET = "SET";
    defparam temp_buffer_i0_i461.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i460 (.D(o_FIFO_Q_c_12), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[460]));
    defparam temp_buffer_i0_i460.REGSET = "SET";
    defparam temp_buffer_i0_i460.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i459 (.D(o_FIFO_Q_c_11), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[459]));
    defparam temp_buffer_i0_i459.REGSET = "SET";
    defparam temp_buffer_i0_i459.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i458 (.D(o_FIFO_Q_c_10), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[458]));
    defparam temp_buffer_i0_i458.REGSET = "SET";
    defparam temp_buffer_i0_i458.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i457 (.D(o_FIFO_Q_c_9), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[457]));
    defparam temp_buffer_i0_i457.REGSET = "SET";
    defparam temp_buffer_i0_i457.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i456 (.D(o_FIFO_Q_c_8), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[456]));
    defparam temp_buffer_i0_i456.REGSET = "SET";
    defparam temp_buffer_i0_i456.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i455 (.D(o_FIFO_Q_c_7), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[455]));
    defparam temp_buffer_i0_i455.REGSET = "SET";
    defparam temp_buffer_i0_i455.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i454 (.D(o_FIFO_Q_c_6), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[454]));
    defparam temp_buffer_i0_i454.REGSET = "SET";
    defparam temp_buffer_i0_i454.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i453 (.D(o_FIFO_Q_c_5), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[453]));
    defparam temp_buffer_i0_i453.REGSET = "SET";
    defparam temp_buffer_i0_i453.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i452 (.D(o_FIFO_Q_c_4), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[452]));
    defparam temp_buffer_i0_i452.REGSET = "SET";
    defparam temp_buffer_i0_i452.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i451 (.D(o_FIFO_Q_c_3), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[451]));
    defparam temp_buffer_i0_i451.REGSET = "SET";
    defparam temp_buffer_i0_i451.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i450 (.D(o_FIFO_Q_c_2), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[450]));
    defparam temp_buffer_i0_i450.REGSET = "SET";
    defparam temp_buffer_i0_i450.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i449 (.D(o_FIFO_Q_c_1), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[449]));
    defparam temp_buffer_i0_i449.REGSET = "SET";
    defparam temp_buffer_i0_i449.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i448 (.D(o_FIFO_Q_c_0), 
            .SP(n30908), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[448]));
    defparam temp_buffer_i0_i448.REGSET = "SET";
    defparam temp_buffer_i0_i448.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i447 (.D(o_FIFO_Q_c_31), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[447]));
    defparam temp_buffer_i0_i447.REGSET = "SET";
    defparam temp_buffer_i0_i447.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i446 (.D(o_FIFO_Q_c_30), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[446]));
    defparam temp_buffer_i0_i446.REGSET = "SET";
    defparam temp_buffer_i0_i446.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i445 (.D(o_FIFO_Q_c_29), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[445]));
    defparam temp_buffer_i0_i445.REGSET = "SET";
    defparam temp_buffer_i0_i445.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i444 (.D(o_FIFO_Q_c_28), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[444]));
    defparam temp_buffer_i0_i444.REGSET = "SET";
    defparam temp_buffer_i0_i444.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i443 (.D(o_FIFO_Q_c_27), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[443]));
    defparam temp_buffer_i0_i443.REGSET = "SET";
    defparam temp_buffer_i0_i443.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i442 (.D(o_FIFO_Q_c_26), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[442]));
    defparam temp_buffer_i0_i442.REGSET = "SET";
    defparam temp_buffer_i0_i442.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i441 (.D(o_FIFO_Q_c_25), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[441]));
    defparam temp_buffer_i0_i441.REGSET = "SET";
    defparam temp_buffer_i0_i441.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i440 (.D(o_FIFO_Q_c_24), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[440]));
    defparam temp_buffer_i0_i440.REGSET = "SET";
    defparam temp_buffer_i0_i440.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i439 (.D(o_FIFO_Q_c_23), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[439]));
    defparam temp_buffer_i0_i439.REGSET = "SET";
    defparam temp_buffer_i0_i439.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i438 (.D(o_FIFO_Q_c_22), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[438]));
    defparam temp_buffer_i0_i438.REGSET = "SET";
    defparam temp_buffer_i0_i438.SRMODE = "ASYNC";
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_1), .D0(n42827), .CI0(n42827), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_2), .D1(n51730), 
            .CI1(n51730), .CO0(n51730), .CO1(n42829), .S0(n164), .S1(n163));
    defparam stm32_counter_3861_add_4_3.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i437 (.D(o_FIFO_Q_c_21), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[437]));
    defparam temp_buffer_i0_i437.REGSET = "SET";
    defparam temp_buffer_i0_i437.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i436 (.D(o_FIFO_Q_c_20), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[436]));
    defparam temp_buffer_i0_i436.REGSET = "SET";
    defparam temp_buffer_i0_i436.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i435 (.D(o_FIFO_Q_c_19), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[435]));
    defparam temp_buffer_i0_i435.REGSET = "SET";
    defparam temp_buffer_i0_i435.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i434 (.D(o_FIFO_Q_c_18), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[434]));
    defparam temp_buffer_i0_i434.REGSET = "SET";
    defparam temp_buffer_i0_i434.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i433 (.D(o_FIFO_Q_c_17), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[433]));
    defparam temp_buffer_i0_i433.REGSET = "SET";
    defparam temp_buffer_i0_i433.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i432 (.D(o_FIFO_Q_c_16), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[432]));
    defparam temp_buffer_i0_i432.REGSET = "SET";
    defparam temp_buffer_i0_i432.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i431 (.D(o_FIFO_Q_c_15), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[431]));
    defparam temp_buffer_i0_i431.REGSET = "SET";
    defparam temp_buffer_i0_i431.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i430 (.D(o_FIFO_Q_c_14), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[430]));
    defparam temp_buffer_i0_i430.REGSET = "SET";
    defparam temp_buffer_i0_i430.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i429 (.D(o_FIFO_Q_c_13), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[429]));
    defparam temp_buffer_i0_i429.REGSET = "SET";
    defparam temp_buffer_i0_i429.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i428 (.D(o_FIFO_Q_c_12), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[428]));
    defparam temp_buffer_i0_i428.REGSET = "SET";
    defparam temp_buffer_i0_i428.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i427 (.D(o_FIFO_Q_c_11), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[427]));
    defparam temp_buffer_i0_i427.REGSET = "SET";
    defparam temp_buffer_i0_i427.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i426 (.D(o_FIFO_Q_c_10), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[426]));
    defparam temp_buffer_i0_i426.REGSET = "SET";
    defparam temp_buffer_i0_i426.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i425 (.D(o_FIFO_Q_c_9), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[425]));
    defparam temp_buffer_i0_i425.REGSET = "SET";
    defparam temp_buffer_i0_i425.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i424 (.D(o_FIFO_Q_c_8), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[424]));
    defparam temp_buffer_i0_i424.REGSET = "SET";
    defparam temp_buffer_i0_i424.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i423 (.D(o_FIFO_Q_c_7), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[423]));
    defparam temp_buffer_i0_i423.REGSET = "SET";
    defparam temp_buffer_i0_i423.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i422 (.D(o_FIFO_Q_c_6), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[422]));
    defparam temp_buffer_i0_i422.REGSET = "SET";
    defparam temp_buffer_i0_i422.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i421 (.D(o_FIFO_Q_c_5), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[421]));
    defparam temp_buffer_i0_i421.REGSET = "SET";
    defparam temp_buffer_i0_i421.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i420 (.D(o_FIFO_Q_c_4), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[420]));
    defparam temp_buffer_i0_i420.REGSET = "SET";
    defparam temp_buffer_i0_i420.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i419 (.D(o_FIFO_Q_c_3), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[419]));
    defparam temp_buffer_i0_i419.REGSET = "SET";
    defparam temp_buffer_i0_i419.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i418 (.D(o_FIFO_Q_c_2), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[418]));
    defparam temp_buffer_i0_i418.REGSET = "SET";
    defparam temp_buffer_i0_i418.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i417 (.D(o_FIFO_Q_c_1), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[417]));
    defparam temp_buffer_i0_i417.REGSET = "SET";
    defparam temp_buffer_i0_i417.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i416 (.D(o_FIFO_Q_c_0), 
            .SP(n30968), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[416]));
    defparam temp_buffer_i0_i416.REGSET = "SET";
    defparam temp_buffer_i0_i416.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i415 (.D(o_FIFO_Q_c_31), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[415]));
    defparam temp_buffer_i0_i415.REGSET = "SET";
    defparam temp_buffer_i0_i415.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i414 (.D(o_FIFO_Q_c_30), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[414]));
    defparam temp_buffer_i0_i414.REGSET = "SET";
    defparam temp_buffer_i0_i414.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i413 (.D(o_FIFO_Q_c_29), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[413]));
    defparam temp_buffer_i0_i413.REGSET = "SET";
    defparam temp_buffer_i0_i413.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i412 (.D(o_FIFO_Q_c_28), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[412]));
    defparam temp_buffer_i0_i412.REGSET = "SET";
    defparam temp_buffer_i0_i412.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i411 (.D(o_FIFO_Q_c_27), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[411]));
    defparam temp_buffer_i0_i411.REGSET = "SET";
    defparam temp_buffer_i0_i411.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i410 (.D(o_FIFO_Q_c_26), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[410]));
    defparam temp_buffer_i0_i410.REGSET = "SET";
    defparam temp_buffer_i0_i410.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i409 (.D(o_FIFO_Q_c_25), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[409]));
    defparam temp_buffer_i0_i409.REGSET = "SET";
    defparam temp_buffer_i0_i409.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i408 (.D(o_FIFO_Q_c_24), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[408]));
    defparam temp_buffer_i0_i408.REGSET = "SET";
    defparam temp_buffer_i0_i408.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i407 (.D(o_FIFO_Q_c_23), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[407]));
    defparam temp_buffer_i0_i407.REGSET = "SET";
    defparam temp_buffer_i0_i407.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i406 (.D(o_FIFO_Q_c_22), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[406]));
    defparam temp_buffer_i0_i406.REGSET = "SET";
    defparam temp_buffer_i0_i406.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i405 (.D(o_FIFO_Q_c_21), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[405]));
    defparam temp_buffer_i0_i405.REGSET = "SET";
    defparam temp_buffer_i0_i405.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i404 (.D(o_FIFO_Q_c_20), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[404]));
    defparam temp_buffer_i0_i404.REGSET = "SET";
    defparam temp_buffer_i0_i404.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i403 (.D(o_FIFO_Q_c_19), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[403]));
    defparam temp_buffer_i0_i403.REGSET = "SET";
    defparam temp_buffer_i0_i403.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i402 (.D(o_FIFO_Q_c_18), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[402]));
    defparam temp_buffer_i0_i402.REGSET = "SET";
    defparam temp_buffer_i0_i402.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i401 (.D(o_FIFO_Q_c_17), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[401]));
    defparam temp_buffer_i0_i401.REGSET = "SET";
    defparam temp_buffer_i0_i401.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i400 (.D(o_FIFO_Q_c_16), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[400]));
    defparam temp_buffer_i0_i400.REGSET = "SET";
    defparam temp_buffer_i0_i400.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i399 (.D(o_FIFO_Q_c_15), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[399]));
    defparam temp_buffer_i0_i399.REGSET = "SET";
    defparam temp_buffer_i0_i399.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i398 (.D(o_FIFO_Q_c_14), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[398]));
    defparam temp_buffer_i0_i398.REGSET = "SET";
    defparam temp_buffer_i0_i398.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i397 (.D(o_FIFO_Q_c_13), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[397]));
    defparam temp_buffer_i0_i397.REGSET = "SET";
    defparam temp_buffer_i0_i397.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i396 (.D(o_FIFO_Q_c_12), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[396]));
    defparam temp_buffer_i0_i396.REGSET = "SET";
    defparam temp_buffer_i0_i396.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i395 (.D(o_FIFO_Q_c_11), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[395]));
    defparam temp_buffer_i0_i395.REGSET = "SET";
    defparam temp_buffer_i0_i395.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i394 (.D(o_FIFO_Q_c_10), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[394]));
    defparam temp_buffer_i0_i394.REGSET = "SET";
    defparam temp_buffer_i0_i394.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i393 (.D(o_FIFO_Q_c_9), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[393]));
    defparam temp_buffer_i0_i393.REGSET = "SET";
    defparam temp_buffer_i0_i393.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i392 (.D(o_FIFO_Q_c_8), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[392]));
    defparam temp_buffer_i0_i392.REGSET = "SET";
    defparam temp_buffer_i0_i392.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i391 (.D(o_FIFO_Q_c_7), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[391]));
    defparam temp_buffer_i0_i391.REGSET = "SET";
    defparam temp_buffer_i0_i391.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i390 (.D(o_FIFO_Q_c_6), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[390]));
    defparam temp_buffer_i0_i390.REGSET = "SET";
    defparam temp_buffer_i0_i390.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i389 (.D(o_FIFO_Q_c_5), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[389]));
    defparam temp_buffer_i0_i389.REGSET = "SET";
    defparam temp_buffer_i0_i389.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i388 (.D(o_FIFO_Q_c_4), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[388]));
    defparam temp_buffer_i0_i388.REGSET = "SET";
    defparam temp_buffer_i0_i388.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i387 (.D(o_FIFO_Q_c_3), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[387]));
    defparam temp_buffer_i0_i387.REGSET = "SET";
    defparam temp_buffer_i0_i387.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i386 (.D(o_FIFO_Q_c_2), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[386]));
    defparam temp_buffer_i0_i386.REGSET = "SET";
    defparam temp_buffer_i0_i386.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i385 (.D(o_FIFO_Q_c_1), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[385]));
    defparam temp_buffer_i0_i385.REGSET = "SET";
    defparam temp_buffer_i0_i385.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i384 (.D(o_FIFO_Q_c_0), 
            .SP(n31036), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[384]));
    defparam temp_buffer_i0_i384.REGSET = "SET";
    defparam temp_buffer_i0_i384.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i383 (.D(o_FIFO_Q_c_31), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[383]));
    defparam temp_buffer_i0_i383.REGSET = "SET";
    defparam temp_buffer_i0_i383.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i382 (.D(o_FIFO_Q_c_30), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[382]));
    defparam temp_buffer_i0_i382.REGSET = "SET";
    defparam temp_buffer_i0_i382.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i381 (.D(o_FIFO_Q_c_29), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[381]));
    defparam temp_buffer_i0_i381.REGSET = "SET";
    defparam temp_buffer_i0_i381.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i380 (.D(o_FIFO_Q_c_28), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[380]));
    defparam temp_buffer_i0_i380.REGSET = "SET";
    defparam temp_buffer_i0_i380.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i379 (.D(o_FIFO_Q_c_27), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[379]));
    defparam temp_buffer_i0_i379.REGSET = "SET";
    defparam temp_buffer_i0_i379.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i378 (.D(o_FIFO_Q_c_26), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[378]));
    defparam temp_buffer_i0_i378.REGSET = "SET";
    defparam temp_buffer_i0_i378.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i377 (.D(o_FIFO_Q_c_25), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[377]));
    defparam temp_buffer_i0_i377.REGSET = "SET";
    defparam temp_buffer_i0_i377.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i376 (.D(o_FIFO_Q_c_24), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[376]));
    defparam temp_buffer_i0_i376.REGSET = "SET";
    defparam temp_buffer_i0_i376.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i375 (.D(o_FIFO_Q_c_23), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[375]));
    defparam temp_buffer_i0_i375.REGSET = "SET";
    defparam temp_buffer_i0_i375.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i374 (.D(o_FIFO_Q_c_22), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[374]));
    defparam temp_buffer_i0_i374.REGSET = "SET";
    defparam temp_buffer_i0_i374.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i373 (.D(o_FIFO_Q_c_21), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[373]));
    defparam temp_buffer_i0_i373.REGSET = "SET";
    defparam temp_buffer_i0_i373.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i372 (.D(o_FIFO_Q_c_20), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[372]));
    defparam temp_buffer_i0_i372.REGSET = "SET";
    defparam temp_buffer_i0_i372.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i371 (.D(o_FIFO_Q_c_19), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[371]));
    defparam temp_buffer_i0_i371.REGSET = "SET";
    defparam temp_buffer_i0_i371.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i370 (.D(o_FIFO_Q_c_18), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[370]));
    defparam temp_buffer_i0_i370.REGSET = "SET";
    defparam temp_buffer_i0_i370.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i369 (.D(o_FIFO_Q_c_17), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[369]));
    defparam temp_buffer_i0_i369.REGSET = "SET";
    defparam temp_buffer_i0_i369.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i368 (.D(o_FIFO_Q_c_16), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[368]));
    defparam temp_buffer_i0_i368.REGSET = "SET";
    defparam temp_buffer_i0_i368.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i367 (.D(o_FIFO_Q_c_15), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[367]));
    defparam temp_buffer_i0_i367.REGSET = "SET";
    defparam temp_buffer_i0_i367.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i366 (.D(o_FIFO_Q_c_14), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[366]));
    defparam temp_buffer_i0_i366.REGSET = "SET";
    defparam temp_buffer_i0_i366.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i365 (.D(o_FIFO_Q_c_13), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[365]));
    defparam temp_buffer_i0_i365.REGSET = "SET";
    defparam temp_buffer_i0_i365.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i364 (.D(o_FIFO_Q_c_12), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[364]));
    defparam temp_buffer_i0_i364.REGSET = "SET";
    defparam temp_buffer_i0_i364.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i363 (.D(o_FIFO_Q_c_11), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[363]));
    defparam temp_buffer_i0_i363.REGSET = "SET";
    defparam temp_buffer_i0_i363.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i362 (.D(o_FIFO_Q_c_10), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[362]));
    defparam temp_buffer_i0_i362.REGSET = "SET";
    defparam temp_buffer_i0_i362.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i361 (.D(o_FIFO_Q_c_9), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[361]));
    defparam temp_buffer_i0_i361.REGSET = "SET";
    defparam temp_buffer_i0_i361.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i360 (.D(o_FIFO_Q_c_8), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[360]));
    defparam temp_buffer_i0_i360.REGSET = "SET";
    defparam temp_buffer_i0_i360.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i359 (.D(o_FIFO_Q_c_7), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[359]));
    defparam temp_buffer_i0_i359.REGSET = "SET";
    defparam temp_buffer_i0_i359.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i358 (.D(o_FIFO_Q_c_6), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[358]));
    defparam temp_buffer_i0_i358.REGSET = "SET";
    defparam temp_buffer_i0_i358.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i357 (.D(o_FIFO_Q_c_5), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[357]));
    defparam temp_buffer_i0_i357.REGSET = "SET";
    defparam temp_buffer_i0_i357.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i356 (.D(o_FIFO_Q_c_4), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[356]));
    defparam temp_buffer_i0_i356.REGSET = "SET";
    defparam temp_buffer_i0_i356.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i355 (.D(o_FIFO_Q_c_3), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[355]));
    defparam temp_buffer_i0_i355.REGSET = "SET";
    defparam temp_buffer_i0_i355.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i354 (.D(o_FIFO_Q_c_2), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[354]));
    defparam temp_buffer_i0_i354.REGSET = "SET";
    defparam temp_buffer_i0_i354.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i353 (.D(o_FIFO_Q_c_1), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[353]));
    defparam temp_buffer_i0_i353.REGSET = "SET";
    defparam temp_buffer_i0_i353.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i352 (.D(o_FIFO_Q_c_0), 
            .SP(n31100), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[352]));
    defparam temp_buffer_i0_i352.REGSET = "SET";
    defparam temp_buffer_i0_i352.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i351 (.D(o_FIFO_Q_c_31), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[351]));
    defparam temp_buffer_i0_i351.REGSET = "SET";
    defparam temp_buffer_i0_i351.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i350 (.D(o_FIFO_Q_c_30), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[350]));
    defparam temp_buffer_i0_i350.REGSET = "SET";
    defparam temp_buffer_i0_i350.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i349 (.D(o_FIFO_Q_c_29), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[349]));
    defparam temp_buffer_i0_i349.REGSET = "SET";
    defparam temp_buffer_i0_i349.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i348 (.D(o_FIFO_Q_c_28), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[348]));
    defparam temp_buffer_i0_i348.REGSET = "SET";
    defparam temp_buffer_i0_i348.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i347 (.D(o_FIFO_Q_c_27), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[347]));
    defparam temp_buffer_i0_i347.REGSET = "SET";
    defparam temp_buffer_i0_i347.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i346 (.D(o_FIFO_Q_c_26), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[346]));
    defparam temp_buffer_i0_i346.REGSET = "SET";
    defparam temp_buffer_i0_i346.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i345 (.D(o_FIFO_Q_c_25), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[345]));
    defparam temp_buffer_i0_i345.REGSET = "SET";
    defparam temp_buffer_i0_i345.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i344 (.D(o_FIFO_Q_c_24), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[344]));
    defparam temp_buffer_i0_i344.REGSET = "SET";
    defparam temp_buffer_i0_i344.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i343 (.D(o_FIFO_Q_c_23), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[343]));
    defparam temp_buffer_i0_i343.REGSET = "SET";
    defparam temp_buffer_i0_i343.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i342 (.D(o_FIFO_Q_c_22), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[342]));
    defparam temp_buffer_i0_i342.REGSET = "SET";
    defparam temp_buffer_i0_i342.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i341 (.D(o_FIFO_Q_c_21), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[341]));
    defparam temp_buffer_i0_i341.REGSET = "SET";
    defparam temp_buffer_i0_i341.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i340 (.D(o_FIFO_Q_c_20), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[340]));
    defparam temp_buffer_i0_i340.REGSET = "SET";
    defparam temp_buffer_i0_i340.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i339 (.D(o_FIFO_Q_c_19), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[339]));
    defparam temp_buffer_i0_i339.REGSET = "SET";
    defparam temp_buffer_i0_i339.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i338 (.D(o_FIFO_Q_c_18), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[338]));
    defparam temp_buffer_i0_i338.REGSET = "SET";
    defparam temp_buffer_i0_i338.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i337 (.D(o_FIFO_Q_c_17), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[337]));
    defparam temp_buffer_i0_i337.REGSET = "SET";
    defparam temp_buffer_i0_i337.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i336 (.D(o_FIFO_Q_c_16), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[336]));
    defparam temp_buffer_i0_i336.REGSET = "SET";
    defparam temp_buffer_i0_i336.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i335 (.D(o_FIFO_Q_c_15), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[335]));
    defparam temp_buffer_i0_i335.REGSET = "SET";
    defparam temp_buffer_i0_i335.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i334 (.D(o_FIFO_Q_c_14), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[334]));
    defparam temp_buffer_i0_i334.REGSET = "SET";
    defparam temp_buffer_i0_i334.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i333 (.D(o_FIFO_Q_c_13), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[333]));
    defparam temp_buffer_i0_i333.REGSET = "SET";
    defparam temp_buffer_i0_i333.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i332 (.D(o_FIFO_Q_c_12), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[332]));
    defparam temp_buffer_i0_i332.REGSET = "SET";
    defparam temp_buffer_i0_i332.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i331 (.D(o_FIFO_Q_c_11), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[331]));
    defparam temp_buffer_i0_i331.REGSET = "SET";
    defparam temp_buffer_i0_i331.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i330 (.D(o_FIFO_Q_c_10), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[330]));
    defparam temp_buffer_i0_i330.REGSET = "SET";
    defparam temp_buffer_i0_i330.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i329 (.D(o_FIFO_Q_c_9), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[329]));
    defparam temp_buffer_i0_i329.REGSET = "SET";
    defparam temp_buffer_i0_i329.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i328 (.D(o_FIFO_Q_c_8), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[328]));
    defparam temp_buffer_i0_i328.REGSET = "SET";
    defparam temp_buffer_i0_i328.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i327 (.D(o_FIFO_Q_c_7), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[327]));
    defparam temp_buffer_i0_i327.REGSET = "SET";
    defparam temp_buffer_i0_i327.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i248 (.D(o_FIFO_Q_c_24), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[248]));
    defparam temp_buffer_i0_i248.REGSET = "SET";
    defparam temp_buffer_i0_i248.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i247 (.D(o_FIFO_Q_c_23), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51852), .Q(temp_buffer[247]));
    defparam temp_buffer_i0_i247.REGSET = "SET";
    defparam temp_buffer_i0_i247.SRMODE = "ASYNC";
    (* lineinfo="@6(54[5],54[21])" *) IB i_RHD64_SPI_MISO_pad (.I(i_RHD64_SPI_MISO), 
            .O(i_RHD64_SPI_MISO_c));
    (* lineinfo="@6(28[5],28[21])" *) IB i_STM32_SPI_MISO_pad (.I(i_STM32_SPI_MISO), 
            .O(i_STM32_SPI_MISO_c));
    (* lineinfo="@6(24[2],24[19])" *) IB \i_Controller_Mode_pad[0]  (.I(i_Controller_Mode[0]), 
            .O(i_Controller_Mode_c_0));
    (* lineinfo="@6(24[2],24[19])" *) IB \i_Controller_Mode_pad[1]  (.I(i_Controller_Mode[1]), 
            .O(i_Controller_Mode_c_1));
    (* lineinfo="@6(24[2],24[19])" *) IB \i_Controller_Mode_pad[2]  (.I(i_Controller_Mode[2]), 
            .O(i_Controller_Mode_c_2));
    (* lineinfo="@6(24[2],24[19])" *) IB \i_Controller_Mode_pad[3]  (.I(i_Controller_Mode[3]), 
            .O(i_Controller_Mode_c_3));
    (* lineinfo="@6(21[5],21[10])" *) IB i_Clk_pad (.I(i_Clk), .O(i_Clk_c));
    (* lineinfo="@6(20[5],20[12])" *) IB i_Rst_L_pad (.I(i_Rst_L), .O(i_Rst_L_c));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[0]  (.I(o_RHD64_RX_Byte_Falling_c_0), 
            .O(o_RHD64_RX_Byte_Falling[0]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[1]  (.I(o_RHD64_RX_Byte_Falling_c_1), 
            .O(o_RHD64_RX_Byte_Falling[1]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[2]  (.I(o_RHD64_RX_Byte_Falling_c_2), 
            .O(o_RHD64_RX_Byte_Falling[2]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[3]  (.I(o_RHD64_RX_Byte_Falling_c_3), 
            .O(o_RHD64_RX_Byte_Falling[3]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[4]  (.I(o_RHD64_RX_Byte_Falling_c_4), 
            .O(o_RHD64_RX_Byte_Falling[4]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[5]  (.I(o_RHD64_RX_Byte_Falling_c_5), 
            .O(o_RHD64_RX_Byte_Falling[5]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[6]  (.I(o_RHD64_RX_Byte_Falling_c_6), 
            .O(o_RHD64_RX_Byte_Falling[6]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[7]  (.I(o_RHD64_RX_Byte_Falling_c_7), 
            .O(o_RHD64_RX_Byte_Falling[7]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[8]  (.I(o_RHD64_RX_Byte_Falling_c_8), 
            .O(o_RHD64_RX_Byte_Falling[8]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[9]  (.I(o_RHD64_RX_Byte_Falling_c_9), 
            .O(o_RHD64_RX_Byte_Falling[9]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[10]  (.I(o_RHD64_RX_Byte_Falling_c_10), 
            .O(o_RHD64_RX_Byte_Falling[10]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[11]  (.I(o_RHD64_RX_Byte_Falling_c_11), 
            .O(o_RHD64_RX_Byte_Falling[11]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[12]  (.I(o_RHD64_RX_Byte_Falling_c_12), 
            .O(o_RHD64_RX_Byte_Falling[12]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[13]  (.I(o_RHD64_RX_Byte_Falling_c_13), 
            .O(o_RHD64_RX_Byte_Falling[13]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[14]  (.I(o_RHD64_RX_Byte_Falling_c_14), 
            .O(o_RHD64_RX_Byte_Falling[14]));
    (* lineinfo="@6(66[5],66[28])" *) OB \o_RHD64_RX_Byte_Falling_pad[15]  (.I(o_RHD64_RX_Byte_Falling_c_15), 
            .O(o_RHD64_RX_Byte_Falling[15]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[0]  (.I(o_RHD64_RX_Byte_Rising_c_0), 
            .O(o_RHD64_RX_Byte_Rising[0]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[1]  (.I(o_RHD64_RX_Byte_Rising_c_1), 
            .O(o_RHD64_RX_Byte_Rising[1]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[2]  (.I(o_RHD64_RX_Byte_Rising_c_2), 
            .O(o_RHD64_RX_Byte_Rising[2]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[3]  (.I(o_RHD64_RX_Byte_Rising_c_3), 
            .O(o_RHD64_RX_Byte_Rising[3]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[4]  (.I(o_RHD64_RX_Byte_Rising_c_4), 
            .O(o_RHD64_RX_Byte_Rising[4]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[5]  (.I(o_RHD64_RX_Byte_Rising_c_5), 
            .O(o_RHD64_RX_Byte_Rising[5]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[6]  (.I(o_RHD64_RX_Byte_Rising_c_6), 
            .O(o_RHD64_RX_Byte_Rising[6]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[7]  (.I(o_RHD64_RX_Byte_Rising_c_7), 
            .O(o_RHD64_RX_Byte_Rising[7]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[8]  (.I(o_RHD64_RX_Byte_Rising_c_8), 
            .O(o_RHD64_RX_Byte_Rising[8]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[9]  (.I(o_RHD64_RX_Byte_Rising_c_9), 
            .O(o_RHD64_RX_Byte_Rising[9]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[10]  (.I(o_RHD64_RX_Byte_Rising_c_10), 
            .O(o_RHD64_RX_Byte_Rising[10]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[11]  (.I(o_RHD64_RX_Byte_Rising_c_11), 
            .O(o_RHD64_RX_Byte_Rising[11]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[12]  (.I(o_RHD64_RX_Byte_Rising_c_12), 
            .O(o_RHD64_RX_Byte_Rising[12]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[13]  (.I(o_RHD64_RX_Byte_Rising_c_13), 
            .O(o_RHD64_RX_Byte_Rising[13]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[14]  (.I(o_RHD64_RX_Byte_Rising_c_14), 
            .O(o_RHD64_RX_Byte_Rising[14]));
    (* lineinfo="@6(65[5],65[27])" *) OB \o_RHD64_RX_Byte_Rising_pad[15]  (.I(o_RHD64_RX_Byte_Rising_c_15), 
            .O(o_RHD64_RX_Byte_Rising[15]));
    (* lineinfo="@6(64[5],64[18])" *) OB o_RHD64_RX_DV_pad (.I(o_RHD64_RX_DV_c), 
            .O(o_RHD64_RX_DV));
    (* lineinfo="@6(61[5],61[21])" *) OB o_RHD64_TX_Ready_pad (.I(o_RHD64_TX_Ready_c), 
            .O(o_RHD64_TX_Ready));
    (* lineinfo="@6(60[5],60[18])" *) OB o_RHD64_TX_DV_pad (.I(o_RHD64_TX_DV_c), 
            .O(o_RHD64_TX_DV));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[0]  (.I(o_RHD64_TX_Byte_c_0), 
            .O(o_RHD64_TX_Byte[0]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[1]  (.I(o_RHD64_TX_Byte_c_1), 
            .O(o_RHD64_TX_Byte[1]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[2]  (.I(o_RHD64_TX_Byte_c_2), 
            .O(o_RHD64_TX_Byte[2]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[3]  (.I(o_RHD64_TX_Byte_c_3), 
            .O(o_RHD64_TX_Byte[3]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[4]  (.I(o_RHD64_TX_Byte_c_4), 
            .O(o_RHD64_TX_Byte[4]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[5]  (.I(o_RHD64_TX_Byte_c_5), 
            .O(o_RHD64_TX_Byte[5]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[6]  (.I(o_RHD64_TX_Byte_c_6), 
            .O(o_RHD64_TX_Byte[6]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[7]  (.I(o_RHD64_TX_Byte_c_7), 
            .O(o_RHD64_TX_Byte[7]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[8]  (.I(o_RHD64_TX_Byte_c_8), 
            .O(o_RHD64_TX_Byte[8]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[9]  (.I(o_RHD64_TX_Byte_c_9), 
            .O(o_RHD64_TX_Byte[9]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[10]  (.I(o_RHD64_TX_Byte_c_10), 
            .O(o_RHD64_TX_Byte[10]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[11]  (.I(o_RHD64_TX_Byte_c_11), 
            .O(o_RHD64_TX_Byte[11]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[12]  (.I(o_RHD64_TX_Byte_c_12), 
            .O(o_RHD64_TX_Byte[12]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[13]  (.I(o_RHD64_TX_Byte_c_13), 
            .O(o_RHD64_TX_Byte[13]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[14]  (.I(o_RHD64_TX_Byte_c_14), 
            .O(o_RHD64_TX_Byte[14]));
    (* lineinfo="@6(59[5],59[20])" *) OB \o_RHD64_TX_Byte_pad[15]  (.I(o_RHD64_TX_Byte_c_15), 
            .O(o_RHD64_TX_Byte[15]));
    (* lineinfo="@6(56[5],56[21])" *) OB o_RHD64_SPI_CS_n_pad (.I(o_RHD64_SPI_CS_n_c), 
            .O(o_RHD64_SPI_CS_n));
    (* lineinfo="@6(55[5],55[21])" *) OB o_RHD64_SPI_MOSI_pad (.I(o_RHD64_SPI_MOSI_c), 
            .O(o_RHD64_SPI_MOSI));
    (* lineinfo="@6(53[5],53[20])" *) OB o_RHD64_SPI_Clk_pad (.I(o_RHD64_SPI_Clk_c), 
            .O(o_RHD64_SPI_Clk));
    (* lineinfo="@6(50[5],50[17])" *) OB o_FIFO_AFULL_pad (.I(o_FIFO_AFULL_c), 
            .O(o_FIFO_AFULL));
    (* lineinfo="@6(49[5],49[18])" *) OB o_FIFO_AEMPTY_pad (.I(o_FIFO_AEMPTY_c), 
            .O(o_FIFO_AEMPTY));
    (* lineinfo="@6(48[5],48[16])" *) OB o_FIFO_FULL_pad (.I(o_FIFO_FULL_c), 
            .O(o_FIFO_FULL));
    (* lineinfo="@6(47[5],47[17])" *) OB o_FIFO_EMPTY_pad (.I(o_FIFO_EMPTY_c), 
            .O(o_FIFO_EMPTY));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[0]  (.I(o_FIFO_Q_c_0), 
            .O(o_FIFO_Q[0]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[1]  (.I(o_FIFO_Q_c_1), 
            .O(o_FIFO_Q[1]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[2]  (.I(o_FIFO_Q_c_2), 
            .O(o_FIFO_Q[2]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[3]  (.I(o_FIFO_Q_c_3), 
            .O(o_FIFO_Q[3]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[4]  (.I(o_FIFO_Q_c_4), 
            .O(o_FIFO_Q[4]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[5]  (.I(o_FIFO_Q_c_5), 
            .O(o_FIFO_Q[5]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[6]  (.I(o_FIFO_Q_c_6), 
            .O(o_FIFO_Q[6]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[7]  (.I(o_FIFO_Q_c_7), 
            .O(o_FIFO_Q[7]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[8]  (.I(o_FIFO_Q_c_8), 
            .O(o_FIFO_Q[8]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[9]  (.I(o_FIFO_Q_c_9), 
            .O(o_FIFO_Q[9]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[10]  (.I(o_FIFO_Q_c_10), 
            .O(o_FIFO_Q[10]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[11]  (.I(o_FIFO_Q_c_11), 
            .O(o_FIFO_Q[11]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[12]  (.I(o_FIFO_Q_c_12), 
            .O(o_FIFO_Q[12]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[13]  (.I(o_FIFO_Q_c_13), 
            .O(o_FIFO_Q[13]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[14]  (.I(o_FIFO_Q_c_14), 
            .O(o_FIFO_Q[14]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[15]  (.I(o_FIFO_Q_c_15), 
            .O(o_FIFO_Q[15]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[16]  (.I(o_FIFO_Q_c_16), 
            .O(o_FIFO_Q[16]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[17]  (.I(o_FIFO_Q_c_17), 
            .O(o_FIFO_Q[17]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[18]  (.I(o_FIFO_Q_c_18), 
            .O(o_FIFO_Q[18]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[19]  (.I(o_FIFO_Q_c_19), 
            .O(o_FIFO_Q[19]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[20]  (.I(o_FIFO_Q_c_20), 
            .O(o_FIFO_Q[20]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[21]  (.I(o_FIFO_Q_c_21), 
            .O(o_FIFO_Q[21]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[22]  (.I(o_FIFO_Q_c_22), 
            .O(o_FIFO_Q[22]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[23]  (.I(o_FIFO_Q_c_23), 
            .O(o_FIFO_Q[23]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[24]  (.I(o_FIFO_Q_c_24), 
            .O(o_FIFO_Q[24]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[25]  (.I(o_FIFO_Q_c_25), 
            .O(o_FIFO_Q[25]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[26]  (.I(o_FIFO_Q_c_26), 
            .O(o_FIFO_Q[26]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[27]  (.I(o_FIFO_Q_c_27), 
            .O(o_FIFO_Q[27]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[28]  (.I(o_FIFO_Q_c_28), 
            .O(o_FIFO_Q[28]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[29]  (.I(o_FIFO_Q_c_29), 
            .O(o_FIFO_Q[29]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[30]  (.I(o_FIFO_Q_c_30), 
            .O(o_FIFO_Q[30]));
    (* lineinfo="@6(46[5],46[13])" *) OB \o_FIFO_Q_pad[31]  (.I(o_FIFO_Q_c_31), 
            .O(o_FIFO_Q[31]));
    (* lineinfo="@6(45[5],45[14])" *) OB o_FIFO_RE_pad (.I(o_FIFO_RE_c), .O(o_FIFO_RE));
    (* lineinfo="@6(44[5],44[14])" *) OB o_FIFO_WE_pad (.I(o_FIFO_WE_c), .O(o_FIFO_WE));
    (* lineinfo="@6(43[2],43[14])" *) OB \o_FIFO_COUNT_pad[0]  (.I(o_FIFO_COUNT_c_0), 
            .O(o_FIFO_COUNT[0]));
    (* lineinfo="@6(43[2],43[14])" *) OB \o_FIFO_COUNT_pad[1]  (.I(o_FIFO_COUNT_c_1), 
            .O(o_FIFO_COUNT[1]));
    (* lineinfo="@6(43[2],43[14])" *) OB \o_FIFO_COUNT_pad[2]  (.I(o_FIFO_COUNT_c_2), 
            .O(o_FIFO_COUNT[2]));
    (* lineinfo="@6(43[2],43[14])" *) OB \o_FIFO_COUNT_pad[3]  (.I(o_FIFO_COUNT_c_3), 
            .O(o_FIFO_COUNT[3]));
    (* lineinfo="@6(43[2],43[14])" *) OB \o_FIFO_COUNT_pad[4]  (.I(o_FIFO_COUNT_c_4), 
            .O(o_FIFO_COUNT[4]));
    (* lineinfo="@6(43[2],43[14])" *) OB \o_FIFO_COUNT_pad[5]  (.I(o_FIFO_COUNT_c_5), 
            .O(o_FIFO_COUNT[5]));
    (* lineinfo="@6(43[2],43[14])" *) OB \o_FIFO_COUNT_pad[6]  (.I(o_FIFO_COUNT_c_6), 
            .O(o_FIFO_COUNT[6]));
    (* lineinfo="@6(43[2],43[14])" *) OB \o_FIFO_COUNT_pad[7]  (.I(o_FIFO_COUNT_c_7), 
            .O(o_FIFO_COUNT[7]));
    (* lineinfo="@6(43[2],43[14])" *) OB \o_FIFO_COUNT_pad[8]  (.I(o_FIFO_COUNT_c_8), 
            .O(o_FIFO_COUNT[8]));
    (* lineinfo="@6(43[2],43[14])" *) OB \o_FIFO_COUNT_pad[9]  (.I(o_FIFO_COUNT_c_9), 
            .O(o_FIFO_COUNT[9]));
    (* lineinfo="@6(43[2],43[14])" *) OB \o_FIFO_COUNT_pad[10]  (.I(o_FIFO_COUNT_c_10), 
            .O(o_FIFO_COUNT[10]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[0]  (.I(o_FIFO_Data_c_0), 
            .O(o_FIFO_Data[0]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[1]  (.I(o_FIFO_Data_c_1), 
            .O(o_FIFO_Data[1]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[2]  (.I(o_FIFO_Data_c_2), 
            .O(o_FIFO_Data[2]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[3]  (.I(o_FIFO_Data_c_3), 
            .O(o_FIFO_Data[3]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[4]  (.I(o_FIFO_Data_c_4), 
            .O(o_FIFO_Data[4]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[5]  (.I(o_FIFO_Data_c_5), 
            .O(o_FIFO_Data[5]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[6]  (.I(o_FIFO_Data_c_6), 
            .O(o_FIFO_Data[6]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[7]  (.I(o_FIFO_Data_c_7), 
            .O(o_FIFO_Data[7]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[8]  (.I(o_FIFO_Data_c_8), 
            .O(o_FIFO_Data[8]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[9]  (.I(o_FIFO_Data_c_9), 
            .O(o_FIFO_Data[9]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[10]  (.I(o_FIFO_Data_c_10), 
            .O(o_FIFO_Data[10]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[11]  (.I(o_FIFO_Data_c_11), 
            .O(o_FIFO_Data[11]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[12]  (.I(o_FIFO_Data_c_12), 
            .O(o_FIFO_Data[12]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[13]  (.I(o_FIFO_Data_c_13), 
            .O(o_FIFO_Data[13]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[14]  (.I(o_FIFO_Data_c_14), 
            .O(o_FIFO_Data[14]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[15]  (.I(o_FIFO_Data_c_15), 
            .O(o_FIFO_Data[15]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[16]  (.I(o_FIFO_Data_c_16), 
            .O(o_FIFO_Data[16]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[17]  (.I(o_FIFO_Data_c_17), 
            .O(o_FIFO_Data[17]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[18]  (.I(o_FIFO_Data_c_18), 
            .O(o_FIFO_Data[18]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[19]  (.I(o_FIFO_Data_c_19), 
            .O(o_FIFO_Data[19]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[20]  (.I(o_FIFO_Data_c_20), 
            .O(o_FIFO_Data[20]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[21]  (.I(o_FIFO_Data_c_21), 
            .O(o_FIFO_Data[21]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[22]  (.I(o_FIFO_Data_c_22), 
            .O(o_FIFO_Data[22]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[23]  (.I(o_FIFO_Data_c_23), 
            .O(o_FIFO_Data[23]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[24]  (.I(o_FIFO_Data_c_24), 
            .O(o_FIFO_Data[24]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[25]  (.I(o_FIFO_Data_c_25), 
            .O(o_FIFO_Data[25]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[26]  (.I(o_FIFO_Data_c_26), 
            .O(o_FIFO_Data[26]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[27]  (.I(o_FIFO_Data_c_27), 
            .O(o_FIFO_Data[27]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[28]  (.I(o_FIFO_Data_c_28), 
            .O(o_FIFO_Data[28]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[29]  (.I(o_FIFO_Data_c_29), 
            .O(o_FIFO_Data[29]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[30]  (.I(o_FIFO_Data_c_30), 
            .O(o_FIFO_Data[30]));
    (* lineinfo="@6(42[5],42[16])" *) OB \o_FIFO_Data_pad[31]  (.I(o_FIFO_Data_c_31), 
            .O(o_FIFO_Data[31]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[0]  (.I(o_STM32_RX_Byte_Rising_c_0), 
            .O(o_STM32_RX_Byte_Rising[0]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1]  (.I(o_STM32_RX_Byte_Rising_c_1), 
            .O(o_STM32_RX_Byte_Rising[1]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[2]  (.I(o_STM32_RX_Byte_Rising_c_2), 
            .O(o_STM32_RX_Byte_Rising[2]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[3]  (.I(o_STM32_RX_Byte_Rising_c_3), 
            .O(o_STM32_RX_Byte_Rising[3]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[4]  (.I(o_STM32_RX_Byte_Rising_c_4), 
            .O(o_STM32_RX_Byte_Rising[4]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[5]  (.I(o_STM32_RX_Byte_Rising_c_5), 
            .O(o_STM32_RX_Byte_Rising[5]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[6]  (.I(o_STM32_RX_Byte_Rising_c_6), 
            .O(o_STM32_RX_Byte_Rising[6]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[7]  (.I(o_STM32_RX_Byte_Rising_c_7), 
            .O(o_STM32_RX_Byte_Rising[7]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[8]  (.I(o_STM32_RX_Byte_Rising_c_8), 
            .O(o_STM32_RX_Byte_Rising[8]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[9]  (.I(o_STM32_RX_Byte_Rising_c_9), 
            .O(o_STM32_RX_Byte_Rising[9]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[10]  (.I(o_STM32_RX_Byte_Rising_c_10), 
            .O(o_STM32_RX_Byte_Rising[10]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[11]  (.I(o_STM32_RX_Byte_Rising_c_11), 
            .O(o_STM32_RX_Byte_Rising[11]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[12]  (.I(o_STM32_RX_Byte_Rising_c_12), 
            .O(o_STM32_RX_Byte_Rising[12]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[13]  (.I(o_STM32_RX_Byte_Rising_c_13), 
            .O(o_STM32_RX_Byte_Rising[13]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[14]  (.I(o_STM32_RX_Byte_Rising_c_14), 
            .O(o_STM32_RX_Byte_Rising[14]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[15]  (.I(o_STM32_RX_Byte_Rising_c_15), 
            .O(o_STM32_RX_Byte_Rising[15]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[16]  (.I(o_STM32_RX_Byte_Rising_c_16), 
            .O(o_STM32_RX_Byte_Rising[16]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[17]  (.I(o_STM32_RX_Byte_Rising_c_17), 
            .O(o_STM32_RX_Byte_Rising[17]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[18]  (.I(o_STM32_RX_Byte_Rising_c_18), 
            .O(o_STM32_RX_Byte_Rising[18]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[19]  (.I(o_STM32_RX_Byte_Rising_c_19), 
            .O(o_STM32_RX_Byte_Rising[19]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[20]  (.I(o_STM32_RX_Byte_Rising_c_20), 
            .O(o_STM32_RX_Byte_Rising[20]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[21]  (.I(o_STM32_RX_Byte_Rising_c_21), 
            .O(o_STM32_RX_Byte_Rising[21]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[22]  (.I(o_STM32_RX_Byte_Rising_c_22), 
            .O(o_STM32_RX_Byte_Rising[22]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[23]  (.I(o_STM32_RX_Byte_Rising_c_23), 
            .O(o_STM32_RX_Byte_Rising[23]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[24]  (.I(o_STM32_RX_Byte_Rising_c_24), 
            .O(o_STM32_RX_Byte_Rising[24]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[25]  (.I(o_STM32_RX_Byte_Rising_c_25), 
            .O(o_STM32_RX_Byte_Rising[25]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[26]  (.I(o_STM32_RX_Byte_Rising_c_26), 
            .O(o_STM32_RX_Byte_Rising[26]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[27]  (.I(o_STM32_RX_Byte_Rising_c_27), 
            .O(o_STM32_RX_Byte_Rising[27]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[28]  (.I(o_STM32_RX_Byte_Rising_c_28), 
            .O(o_STM32_RX_Byte_Rising[28]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[29]  (.I(o_STM32_RX_Byte_Rising_c_29), 
            .O(o_STM32_RX_Byte_Rising[29]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[30]  (.I(o_STM32_RX_Byte_Rising_c_30), 
            .O(o_STM32_RX_Byte_Rising[30]));
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_11), .D0(n42837), .CI0(n42837), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_12), .D1(n51745), 
            .CI1(n51745), .CO0(n51745), .CO1(n42839), .S0(n154), .S1(n153));
    defparam stm32_counter_3861_add_4_13.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[31]  (.I(o_STM32_RX_Byte_Rising_c_31), 
            .O(o_STM32_RX_Byte_Rising[31]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[32]  (.I(o_STM32_RX_Byte_Rising_c_32), 
            .O(o_STM32_RX_Byte_Rising[32]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[33]  (.I(o_STM32_RX_Byte_Rising_c_33), 
            .O(o_STM32_RX_Byte_Rising[33]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[34]  (.I(o_STM32_RX_Byte_Rising_c_34), 
            .O(o_STM32_RX_Byte_Rising[34]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[35]  (.I(o_STM32_RX_Byte_Rising_c_35), 
            .O(o_STM32_RX_Byte_Rising[35]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[36]  (.I(o_STM32_RX_Byte_Rising_c_36), 
            .O(o_STM32_RX_Byte_Rising[36]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[37]  (.I(o_STM32_RX_Byte_Rising_c_37), 
            .O(o_STM32_RX_Byte_Rising[37]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[38]  (.I(o_STM32_RX_Byte_Rising_c_38), 
            .O(o_STM32_RX_Byte_Rising[38]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[39]  (.I(o_STM32_RX_Byte_Rising_c_39), 
            .O(o_STM32_RX_Byte_Rising[39]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[40]  (.I(o_STM32_RX_Byte_Rising_c_40), 
            .O(o_STM32_RX_Byte_Rising[40]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[41]  (.I(o_STM32_RX_Byte_Rising_c_41), 
            .O(o_STM32_RX_Byte_Rising[41]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[42]  (.I(o_STM32_RX_Byte_Rising_c_42), 
            .O(o_STM32_RX_Byte_Rising[42]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[43]  (.I(o_STM32_RX_Byte_Rising_c_43), 
            .O(o_STM32_RX_Byte_Rising[43]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[44]  (.I(o_STM32_RX_Byte_Rising_c_44), 
            .O(o_STM32_RX_Byte_Rising[44]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[45]  (.I(o_STM32_RX_Byte_Rising_c_45), 
            .O(o_STM32_RX_Byte_Rising[45]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[46]  (.I(o_STM32_RX_Byte_Rising_c_46), 
            .O(o_STM32_RX_Byte_Rising[46]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[47]  (.I(o_STM32_RX_Byte_Rising_c_47), 
            .O(o_STM32_RX_Byte_Rising[47]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[48]  (.I(o_STM32_RX_Byte_Rising_c_48), 
            .O(o_STM32_RX_Byte_Rising[48]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[49]  (.I(o_STM32_RX_Byte_Rising_c_49), 
            .O(o_STM32_RX_Byte_Rising[49]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[50]  (.I(o_STM32_RX_Byte_Rising_c_50), 
            .O(o_STM32_RX_Byte_Rising[50]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[51]  (.I(o_STM32_RX_Byte_Rising_c_51), 
            .O(o_STM32_RX_Byte_Rising[51]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[52]  (.I(o_STM32_RX_Byte_Rising_c_52), 
            .O(o_STM32_RX_Byte_Rising[52]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[53]  (.I(o_STM32_RX_Byte_Rising_c_53), 
            .O(o_STM32_RX_Byte_Rising[53]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[54]  (.I(o_STM32_RX_Byte_Rising_c_54), 
            .O(o_STM32_RX_Byte_Rising[54]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[55]  (.I(o_STM32_RX_Byte_Rising_c_55), 
            .O(o_STM32_RX_Byte_Rising[55]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[56]  (.I(o_STM32_RX_Byte_Rising_c_56), 
            .O(o_STM32_RX_Byte_Rising[56]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[57]  (.I(o_STM32_RX_Byte_Rising_c_57), 
            .O(o_STM32_RX_Byte_Rising[57]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[58]  (.I(o_STM32_RX_Byte_Rising_c_58), 
            .O(o_STM32_RX_Byte_Rising[58]));
    (* lut_function="(!(A (B (C+(D)))+!A (C+(D))))" *) LUT4 i24881_3_lut_4_lut (.A(o_STM32_State_c_2), 
            .B(o_STM32_State_c_0), .C(n35046), .D(n2205), .Z(n41160));
    defparam i24881_3_lut_4_lut.INIT = "0x222f";
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[59]  (.I(o_STM32_RX_Byte_Rising_c_59), 
            .O(o_STM32_RX_Byte_Rising[59]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[60]  (.I(o_STM32_RX_Byte_Rising_c_60), 
            .O(o_STM32_RX_Byte_Rising[60]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[61]  (.I(o_STM32_RX_Byte_Rising_c_61), 
            .O(o_STM32_RX_Byte_Rising[61]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[62]  (.I(o_STM32_RX_Byte_Rising_c_62), 
            .O(o_STM32_RX_Byte_Rising[62]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[63]  (.I(o_STM32_RX_Byte_Rising_c_63), 
            .O(o_STM32_RX_Byte_Rising[63]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[64]  (.I(o_STM32_RX_Byte_Rising_c_64), 
            .O(o_STM32_RX_Byte_Rising[64]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[65]  (.I(o_STM32_RX_Byte_Rising_c_65), 
            .O(o_STM32_RX_Byte_Rising[65]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[66]  (.I(o_STM32_RX_Byte_Rising_c_66), 
            .O(o_STM32_RX_Byte_Rising[66]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[67]  (.I(o_STM32_RX_Byte_Rising_c_67), 
            .O(o_STM32_RX_Byte_Rising[67]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[68]  (.I(o_STM32_RX_Byte_Rising_c_68), 
            .O(o_STM32_RX_Byte_Rising[68]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[69]  (.I(o_STM32_RX_Byte_Rising_c_69), 
            .O(o_STM32_RX_Byte_Rising[69]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[70]  (.I(o_STM32_RX_Byte_Rising_c_70), 
            .O(o_STM32_RX_Byte_Rising[70]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[71]  (.I(o_STM32_RX_Byte_Rising_c_71), 
            .O(o_STM32_RX_Byte_Rising[71]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[72]  (.I(o_STM32_RX_Byte_Rising_c_72), 
            .O(o_STM32_RX_Byte_Rising[72]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[73]  (.I(o_STM32_RX_Byte_Rising_c_73), 
            .O(o_STM32_RX_Byte_Rising[73]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[74]  (.I(o_STM32_RX_Byte_Rising_c_74), 
            .O(o_STM32_RX_Byte_Rising[74]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[75]  (.I(o_STM32_RX_Byte_Rising_c_75), 
            .O(o_STM32_RX_Byte_Rising[75]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[76]  (.I(o_STM32_RX_Byte_Rising_c_76), 
            .O(o_STM32_RX_Byte_Rising[76]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[77]  (.I(o_STM32_RX_Byte_Rising_c_77), 
            .O(o_STM32_RX_Byte_Rising[77]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[78]  (.I(o_STM32_RX_Byte_Rising_c_78), 
            .O(o_STM32_RX_Byte_Rising[78]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[79]  (.I(o_STM32_RX_Byte_Rising_c_79), 
            .O(o_STM32_RX_Byte_Rising[79]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[80]  (.I(o_STM32_RX_Byte_Rising_c_80), 
            .O(o_STM32_RX_Byte_Rising[80]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[81]  (.I(o_STM32_RX_Byte_Rising_c_81), 
            .O(o_STM32_RX_Byte_Rising[81]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[82]  (.I(o_STM32_RX_Byte_Rising_c_82), 
            .O(o_STM32_RX_Byte_Rising[82]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[83]  (.I(o_STM32_RX_Byte_Rising_c_83), 
            .O(o_STM32_RX_Byte_Rising[83]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[84]  (.I(o_STM32_RX_Byte_Rising_c_84), 
            .O(o_STM32_RX_Byte_Rising[84]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[85]  (.I(o_STM32_RX_Byte_Rising_c_85), 
            .O(o_STM32_RX_Byte_Rising[85]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[86]  (.I(o_STM32_RX_Byte_Rising_c_86), 
            .O(o_STM32_RX_Byte_Rising[86]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[87]  (.I(o_STM32_RX_Byte_Rising_c_87), 
            .O(o_STM32_RX_Byte_Rising[87]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[88]  (.I(o_STM32_RX_Byte_Rising_c_88), 
            .O(o_STM32_RX_Byte_Rising[88]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[89]  (.I(o_STM32_RX_Byte_Rising_c_89), 
            .O(o_STM32_RX_Byte_Rising[89]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[90]  (.I(o_STM32_RX_Byte_Rising_c_90), 
            .O(o_STM32_RX_Byte_Rising[90]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[91]  (.I(o_STM32_RX_Byte_Rising_c_91), 
            .O(o_STM32_RX_Byte_Rising[91]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[92]  (.I(o_STM32_RX_Byte_Rising_c_92), 
            .O(o_STM32_RX_Byte_Rising[92]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[93]  (.I(o_STM32_RX_Byte_Rising_c_93), 
            .O(o_STM32_RX_Byte_Rising[93]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[94]  (.I(o_STM32_RX_Byte_Rising_c_94), 
            .O(o_STM32_RX_Byte_Rising[94]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[95]  (.I(o_STM32_RX_Byte_Rising_c_95), 
            .O(o_STM32_RX_Byte_Rising[95]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[96]  (.I(o_STM32_RX_Byte_Rising_c_96), 
            .O(o_STM32_RX_Byte_Rising[96]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[97]  (.I(o_STM32_RX_Byte_Rising_c_97), 
            .O(o_STM32_RX_Byte_Rising[97]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[98]  (.I(o_STM32_RX_Byte_Rising_c_98), 
            .O(o_STM32_RX_Byte_Rising[98]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[99]  (.I(o_STM32_RX_Byte_Rising_c_99), 
            .O(o_STM32_RX_Byte_Rising[99]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[100]  (.I(o_STM32_RX_Byte_Rising_c_100), 
            .O(o_STM32_RX_Byte_Rising[100]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[101]  (.I(o_STM32_RX_Byte_Rising_c_101), 
            .O(o_STM32_RX_Byte_Rising[101]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[102]  (.I(o_STM32_RX_Byte_Rising_c_102), 
            .O(o_STM32_RX_Byte_Rising[102]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[103]  (.I(o_STM32_RX_Byte_Rising_c_103), 
            .O(o_STM32_RX_Byte_Rising[103]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[104]  (.I(o_STM32_RX_Byte_Rising_c_104), 
            .O(o_STM32_RX_Byte_Rising[104]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[105]  (.I(o_STM32_RX_Byte_Rising_c_105), 
            .O(o_STM32_RX_Byte_Rising[105]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[106]  (.I(o_STM32_RX_Byte_Rising_c_106), 
            .O(o_STM32_RX_Byte_Rising[106]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[107]  (.I(o_STM32_RX_Byte_Rising_c_107), 
            .O(o_STM32_RX_Byte_Rising[107]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[108]  (.I(o_STM32_RX_Byte_Rising_c_108), 
            .O(o_STM32_RX_Byte_Rising[108]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[109]  (.I(o_STM32_RX_Byte_Rising_c_109), 
            .O(o_STM32_RX_Byte_Rising[109]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[110]  (.I(o_STM32_RX_Byte_Rising_c_110), 
            .O(o_STM32_RX_Byte_Rising[110]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[111]  (.I(o_STM32_RX_Byte_Rising_c_111), 
            .O(o_STM32_RX_Byte_Rising[111]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[112]  (.I(o_STM32_RX_Byte_Rising_c_112), 
            .O(o_STM32_RX_Byte_Rising[112]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[113]  (.I(o_STM32_RX_Byte_Rising_c_113), 
            .O(o_STM32_RX_Byte_Rising[113]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[114]  (.I(o_STM32_RX_Byte_Rising_c_114), 
            .O(o_STM32_RX_Byte_Rising[114]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[115]  (.I(o_STM32_RX_Byte_Rising_c_115), 
            .O(o_STM32_RX_Byte_Rising[115]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[116]  (.I(o_STM32_RX_Byte_Rising_c_116), 
            .O(o_STM32_RX_Byte_Rising[116]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[117]  (.I(o_STM32_RX_Byte_Rising_c_117), 
            .O(o_STM32_RX_Byte_Rising[117]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[118]  (.I(o_STM32_RX_Byte_Rising_c_118), 
            .O(o_STM32_RX_Byte_Rising[118]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[119]  (.I(o_STM32_RX_Byte_Rising_c_119), 
            .O(o_STM32_RX_Byte_Rising[119]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[120]  (.I(o_STM32_RX_Byte_Rising_c_120), 
            .O(o_STM32_RX_Byte_Rising[120]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[121]  (.I(o_STM32_RX_Byte_Rising_c_121), 
            .O(o_STM32_RX_Byte_Rising[121]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[122]  (.I(o_STM32_RX_Byte_Rising_c_122), 
            .O(o_STM32_RX_Byte_Rising[122]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[123]  (.I(o_STM32_RX_Byte_Rising_c_123), 
            .O(o_STM32_RX_Byte_Rising[123]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[124]  (.I(o_STM32_RX_Byte_Rising_c_124), 
            .O(o_STM32_RX_Byte_Rising[124]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[125]  (.I(o_STM32_RX_Byte_Rising_c_125), 
            .O(o_STM32_RX_Byte_Rising[125]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[126]  (.I(o_STM32_RX_Byte_Rising_c_126), 
            .O(o_STM32_RX_Byte_Rising[126]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[127]  (.I(o_STM32_RX_Byte_Rising_c_127), 
            .O(o_STM32_RX_Byte_Rising[127]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[128]  (.I(o_STM32_RX_Byte_Rising_c_128), 
            .O(o_STM32_RX_Byte_Rising[128]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[129]  (.I(o_STM32_RX_Byte_Rising_c_129), 
            .O(o_STM32_RX_Byte_Rising[129]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[130]  (.I(o_STM32_RX_Byte_Rising_c_130), 
            .O(o_STM32_RX_Byte_Rising[130]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[131]  (.I(o_STM32_RX_Byte_Rising_c_131), 
            .O(o_STM32_RX_Byte_Rising[131]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[132]  (.I(o_STM32_RX_Byte_Rising_c_132), 
            .O(o_STM32_RX_Byte_Rising[132]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[133]  (.I(o_STM32_RX_Byte_Rising_c_133), 
            .O(o_STM32_RX_Byte_Rising[133]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[134]  (.I(o_STM32_RX_Byte_Rising_c_134), 
            .O(o_STM32_RX_Byte_Rising[134]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[135]  (.I(o_STM32_RX_Byte_Rising_c_135), 
            .O(o_STM32_RX_Byte_Rising[135]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[136]  (.I(o_STM32_RX_Byte_Rising_c_136), 
            .O(o_STM32_RX_Byte_Rising[136]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[137]  (.I(o_STM32_RX_Byte_Rising_c_137), 
            .O(o_STM32_RX_Byte_Rising[137]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[138]  (.I(o_STM32_RX_Byte_Rising_c_138), 
            .O(o_STM32_RX_Byte_Rising[138]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[139]  (.I(o_STM32_RX_Byte_Rising_c_139), 
            .O(o_STM32_RX_Byte_Rising[139]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[140]  (.I(o_STM32_RX_Byte_Rising_c_140), 
            .O(o_STM32_RX_Byte_Rising[140]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[141]  (.I(o_STM32_RX_Byte_Rising_c_141), 
            .O(o_STM32_RX_Byte_Rising[141]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[142]  (.I(o_STM32_RX_Byte_Rising_c_142), 
            .O(o_STM32_RX_Byte_Rising[142]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[143]  (.I(o_STM32_RX_Byte_Rising_c_143), 
            .O(o_STM32_RX_Byte_Rising[143]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[144]  (.I(o_STM32_RX_Byte_Rising_c_144), 
            .O(o_STM32_RX_Byte_Rising[144]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[145]  (.I(o_STM32_RX_Byte_Rising_c_145), 
            .O(o_STM32_RX_Byte_Rising[145]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[146]  (.I(o_STM32_RX_Byte_Rising_c_146), 
            .O(o_STM32_RX_Byte_Rising[146]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[147]  (.I(o_STM32_RX_Byte_Rising_c_147), 
            .O(o_STM32_RX_Byte_Rising[147]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[148]  (.I(o_STM32_RX_Byte_Rising_c_148), 
            .O(o_STM32_RX_Byte_Rising[148]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[149]  (.I(o_STM32_RX_Byte_Rising_c_149), 
            .O(o_STM32_RX_Byte_Rising[149]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[150]  (.I(o_STM32_RX_Byte_Rising_c_150), 
            .O(o_STM32_RX_Byte_Rising[150]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[151]  (.I(o_STM32_RX_Byte_Rising_c_151), 
            .O(o_STM32_RX_Byte_Rising[151]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[152]  (.I(o_STM32_RX_Byte_Rising_c_152), 
            .O(o_STM32_RX_Byte_Rising[152]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[153]  (.I(o_STM32_RX_Byte_Rising_c_153), 
            .O(o_STM32_RX_Byte_Rising[153]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[154]  (.I(o_STM32_RX_Byte_Rising_c_154), 
            .O(o_STM32_RX_Byte_Rising[154]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[155]  (.I(o_STM32_RX_Byte_Rising_c_155), 
            .O(o_STM32_RX_Byte_Rising[155]));
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(o_stm32_counter_c_0), 
            .B(o_stm32_counter_c_1), .C(o_stm32_counter_c_2), .D(n43732), 
            .Z(n30524));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[156]  (.I(o_STM32_RX_Byte_Rising_c_156), 
            .O(o_STM32_RX_Byte_Rising[156]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[157]  (.I(o_STM32_RX_Byte_Rising_c_157), 
            .O(o_STM32_RX_Byte_Rising[157]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[158]  (.I(o_STM32_RX_Byte_Rising_c_158), 
            .O(o_STM32_RX_Byte_Rising[158]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[159]  (.I(o_STM32_RX_Byte_Rising_c_159), 
            .O(o_STM32_RX_Byte_Rising[159]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[160]  (.I(o_STM32_RX_Byte_Rising_c_160), 
            .O(o_STM32_RX_Byte_Rising[160]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[161]  (.I(o_STM32_RX_Byte_Rising_c_161), 
            .O(o_STM32_RX_Byte_Rising[161]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[162]  (.I(o_STM32_RX_Byte_Rising_c_162), 
            .O(o_STM32_RX_Byte_Rising[162]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[163]  (.I(o_STM32_RX_Byte_Rising_c_163), 
            .O(o_STM32_RX_Byte_Rising[163]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[164]  (.I(o_STM32_RX_Byte_Rising_c_164), 
            .O(o_STM32_RX_Byte_Rising[164]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[165]  (.I(o_STM32_RX_Byte_Rising_c_165), 
            .O(o_STM32_RX_Byte_Rising[165]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[166]  (.I(o_STM32_RX_Byte_Rising_c_166), 
            .O(o_STM32_RX_Byte_Rising[166]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[167]  (.I(o_STM32_RX_Byte_Rising_c_167), 
            .O(o_STM32_RX_Byte_Rising[167]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[168]  (.I(o_STM32_RX_Byte_Rising_c_168), 
            .O(o_STM32_RX_Byte_Rising[168]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[169]  (.I(o_STM32_RX_Byte_Rising_c_169), 
            .O(o_STM32_RX_Byte_Rising[169]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[170]  (.I(o_STM32_RX_Byte_Rising_c_170), 
            .O(o_STM32_RX_Byte_Rising[170]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[171]  (.I(o_STM32_RX_Byte_Rising_c_171), 
            .O(o_STM32_RX_Byte_Rising[171]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[172]  (.I(o_STM32_RX_Byte_Rising_c_172), 
            .O(o_STM32_RX_Byte_Rising[172]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[173]  (.I(o_STM32_RX_Byte_Rising_c_173), 
            .O(o_STM32_RX_Byte_Rising[173]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[174]  (.I(o_STM32_RX_Byte_Rising_c_174), 
            .O(o_STM32_RX_Byte_Rising[174]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[175]  (.I(o_STM32_RX_Byte_Rising_c_175), 
            .O(o_STM32_RX_Byte_Rising[175]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[176]  (.I(o_STM32_RX_Byte_Rising_c_176), 
            .O(o_STM32_RX_Byte_Rising[176]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[177]  (.I(o_STM32_RX_Byte_Rising_c_177), 
            .O(o_STM32_RX_Byte_Rising[177]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[178]  (.I(o_STM32_RX_Byte_Rising_c_178), 
            .O(o_STM32_RX_Byte_Rising[178]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[179]  (.I(o_STM32_RX_Byte_Rising_c_179), 
            .O(o_STM32_RX_Byte_Rising[179]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[180]  (.I(o_STM32_RX_Byte_Rising_c_180), 
            .O(o_STM32_RX_Byte_Rising[180]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[181]  (.I(o_STM32_RX_Byte_Rising_c_181), 
            .O(o_STM32_RX_Byte_Rising[181]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[182]  (.I(o_STM32_RX_Byte_Rising_c_182), 
            .O(o_STM32_RX_Byte_Rising[182]));
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_95 (.A(o_stm32_counter_c_0), 
            .B(o_stm32_counter_c_1), .C(o_stm32_counter_c_2), .D(n43732), 
            .Z(n30460));
    defparam i1_2_lut_3_lut_4_lut_adj_95.INIT = "0x2000";
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[183]  (.I(o_STM32_RX_Byte_Rising_c_183), 
            .O(o_STM32_RX_Byte_Rising[183]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[184]  (.I(o_STM32_RX_Byte_Rising_c_184), 
            .O(o_STM32_RX_Byte_Rising[184]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[185]  (.I(o_STM32_RX_Byte_Rising_c_185), 
            .O(o_STM32_RX_Byte_Rising[185]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[186]  (.I(o_STM32_RX_Byte_Rising_c_186), 
            .O(o_STM32_RX_Byte_Rising[186]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[187]  (.I(o_STM32_RX_Byte_Rising_c_187), 
            .O(o_STM32_RX_Byte_Rising[187]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[188]  (.I(o_STM32_RX_Byte_Rising_c_188), 
            .O(o_STM32_RX_Byte_Rising[188]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[189]  (.I(o_STM32_RX_Byte_Rising_c_189), 
            .O(o_STM32_RX_Byte_Rising[189]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[190]  (.I(o_STM32_RX_Byte_Rising_c_190), 
            .O(o_STM32_RX_Byte_Rising[190]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[191]  (.I(o_STM32_RX_Byte_Rising_c_191), 
            .O(o_STM32_RX_Byte_Rising[191]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[192]  (.I(o_STM32_RX_Byte_Rising_c_192), 
            .O(o_STM32_RX_Byte_Rising[192]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[193]  (.I(o_STM32_RX_Byte_Rising_c_193), 
            .O(o_STM32_RX_Byte_Rising[193]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[194]  (.I(o_STM32_RX_Byte_Rising_c_194), 
            .O(o_STM32_RX_Byte_Rising[194]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[195]  (.I(o_STM32_RX_Byte_Rising_c_195), 
            .O(o_STM32_RX_Byte_Rising[195]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[196]  (.I(o_STM32_RX_Byte_Rising_c_196), 
            .O(o_STM32_RX_Byte_Rising[196]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[197]  (.I(o_STM32_RX_Byte_Rising_c_197), 
            .O(o_STM32_RX_Byte_Rising[197]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[198]  (.I(o_STM32_RX_Byte_Rising_c_198), 
            .O(o_STM32_RX_Byte_Rising[198]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[199]  (.I(o_STM32_RX_Byte_Rising_c_199), 
            .O(o_STM32_RX_Byte_Rising[199]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[200]  (.I(o_STM32_RX_Byte_Rising_c_200), 
            .O(o_STM32_RX_Byte_Rising[200]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[201]  (.I(o_STM32_RX_Byte_Rising_c_201), 
            .O(o_STM32_RX_Byte_Rising[201]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[202]  (.I(o_STM32_RX_Byte_Rising_c_202), 
            .O(o_STM32_RX_Byte_Rising[202]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[203]  (.I(o_STM32_RX_Byte_Rising_c_203), 
            .O(o_STM32_RX_Byte_Rising[203]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[204]  (.I(o_STM32_RX_Byte_Rising_c_204), 
            .O(o_STM32_RX_Byte_Rising[204]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[205]  (.I(o_STM32_RX_Byte_Rising_c_205), 
            .O(o_STM32_RX_Byte_Rising[205]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[206]  (.I(o_STM32_RX_Byte_Rising_c_206), 
            .O(o_STM32_RX_Byte_Rising[206]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[207]  (.I(o_STM32_RX_Byte_Rising_c_207), 
            .O(o_STM32_RX_Byte_Rising[207]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[208]  (.I(o_STM32_RX_Byte_Rising_c_208), 
            .O(o_STM32_RX_Byte_Rising[208]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[209]  (.I(o_STM32_RX_Byte_Rising_c_209), 
            .O(o_STM32_RX_Byte_Rising[209]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[210]  (.I(o_STM32_RX_Byte_Rising_c_210), 
            .O(o_STM32_RX_Byte_Rising[210]));
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_96 (.A(o_stm32_counter_c_0), 
            .B(o_stm32_counter_c_1), .C(o_stm32_counter_c_2), .D(n43732), 
            .Z(n30396));
    defparam i1_2_lut_3_lut_4_lut_adj_96.INIT = "0x4000";
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[211]  (.I(o_STM32_RX_Byte_Rising_c_211), 
            .O(o_STM32_RX_Byte_Rising[211]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[212]  (.I(o_STM32_RX_Byte_Rising_c_212), 
            .O(o_STM32_RX_Byte_Rising[212]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[213]  (.I(o_STM32_RX_Byte_Rising_c_213), 
            .O(o_STM32_RX_Byte_Rising[213]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[214]  (.I(o_STM32_RX_Byte_Rising_c_214), 
            .O(o_STM32_RX_Byte_Rising[214]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[215]  (.I(o_STM32_RX_Byte_Rising_c_215), 
            .O(o_STM32_RX_Byte_Rising[215]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[216]  (.I(o_STM32_RX_Byte_Rising_c_216), 
            .O(o_STM32_RX_Byte_Rising[216]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[217]  (.I(o_STM32_RX_Byte_Rising_c_217), 
            .O(o_STM32_RX_Byte_Rising[217]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[218]  (.I(o_STM32_RX_Byte_Rising_c_218), 
            .O(o_STM32_RX_Byte_Rising[218]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[219]  (.I(o_STM32_RX_Byte_Rising_c_219), 
            .O(o_STM32_RX_Byte_Rising[219]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[220]  (.I(o_STM32_RX_Byte_Rising_c_220), 
            .O(o_STM32_RX_Byte_Rising[220]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[221]  (.I(o_STM32_RX_Byte_Rising_c_221), 
            .O(o_STM32_RX_Byte_Rising[221]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[222]  (.I(o_STM32_RX_Byte_Rising_c_222), 
            .O(o_STM32_RX_Byte_Rising[222]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[223]  (.I(o_STM32_RX_Byte_Rising_c_223), 
            .O(o_STM32_RX_Byte_Rising[223]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[224]  (.I(o_STM32_RX_Byte_Rising_c_224), 
            .O(o_STM32_RX_Byte_Rising[224]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[225]  (.I(o_STM32_RX_Byte_Rising_c_225), 
            .O(o_STM32_RX_Byte_Rising[225]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[226]  (.I(o_STM32_RX_Byte_Rising_c_226), 
            .O(o_STM32_RX_Byte_Rising[226]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[227]  (.I(o_STM32_RX_Byte_Rising_c_227), 
            .O(o_STM32_RX_Byte_Rising[227]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[228]  (.I(o_STM32_RX_Byte_Rising_c_228), 
            .O(o_STM32_RX_Byte_Rising[228]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[229]  (.I(o_STM32_RX_Byte_Rising_c_229), 
            .O(o_STM32_RX_Byte_Rising[229]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[230]  (.I(o_STM32_RX_Byte_Rising_c_230), 
            .O(o_STM32_RX_Byte_Rising[230]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[231]  (.I(o_STM32_RX_Byte_Rising_c_231), 
            .O(o_STM32_RX_Byte_Rising[231]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[232]  (.I(o_STM32_RX_Byte_Rising_c_232), 
            .O(o_STM32_RX_Byte_Rising[232]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[233]  (.I(o_STM32_RX_Byte_Rising_c_233), 
            .O(o_STM32_RX_Byte_Rising[233]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[234]  (.I(o_STM32_RX_Byte_Rising_c_234), 
            .O(o_STM32_RX_Byte_Rising[234]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[235]  (.I(o_STM32_RX_Byte_Rising_c_235), 
            .O(o_STM32_RX_Byte_Rising[235]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[236]  (.I(o_STM32_RX_Byte_Rising_c_236), 
            .O(o_STM32_RX_Byte_Rising[236]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[237]  (.I(o_STM32_RX_Byte_Rising_c_237), 
            .O(o_STM32_RX_Byte_Rising[237]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[238]  (.I(o_STM32_RX_Byte_Rising_c_238), 
            .O(o_STM32_RX_Byte_Rising[238]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[239]  (.I(o_STM32_RX_Byte_Rising_c_239), 
            .O(o_STM32_RX_Byte_Rising[239]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[240]  (.I(o_STM32_RX_Byte_Rising_c_240), 
            .O(o_STM32_RX_Byte_Rising[240]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[241]  (.I(o_STM32_RX_Byte_Rising_c_241), 
            .O(o_STM32_RX_Byte_Rising[241]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[242]  (.I(o_STM32_RX_Byte_Rising_c_242), 
            .O(o_STM32_RX_Byte_Rising[242]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[243]  (.I(o_STM32_RX_Byte_Rising_c_243), 
            .O(o_STM32_RX_Byte_Rising[243]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[244]  (.I(o_STM32_RX_Byte_Rising_c_244), 
            .O(o_STM32_RX_Byte_Rising[244]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[245]  (.I(o_STM32_RX_Byte_Rising_c_245), 
            .O(o_STM32_RX_Byte_Rising[245]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[246]  (.I(o_STM32_RX_Byte_Rising_c_246), 
            .O(o_STM32_RX_Byte_Rising[246]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[247]  (.I(o_STM32_RX_Byte_Rising_c_247), 
            .O(o_STM32_RX_Byte_Rising[247]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[248]  (.I(o_STM32_RX_Byte_Rising_c_248), 
            .O(o_STM32_RX_Byte_Rising[248]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[249]  (.I(o_STM32_RX_Byte_Rising_c_249), 
            .O(o_STM32_RX_Byte_Rising[249]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[250]  (.I(o_STM32_RX_Byte_Rising_c_250), 
            .O(o_STM32_RX_Byte_Rising[250]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[251]  (.I(o_STM32_RX_Byte_Rising_c_251), 
            .O(o_STM32_RX_Byte_Rising[251]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[252]  (.I(o_STM32_RX_Byte_Rising_c_252), 
            .O(o_STM32_RX_Byte_Rising[252]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[253]  (.I(o_STM32_RX_Byte_Rising_c_253), 
            .O(o_STM32_RX_Byte_Rising[253]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[254]  (.I(o_STM32_RX_Byte_Rising_c_254), 
            .O(o_STM32_RX_Byte_Rising[254]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[255]  (.I(o_STM32_RX_Byte_Rising_c_255), 
            .O(o_STM32_RX_Byte_Rising[255]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[256]  (.I(o_STM32_RX_Byte_Rising_c_256), 
            .O(o_STM32_RX_Byte_Rising[256]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[257]  (.I(o_STM32_RX_Byte_Rising_c_257), 
            .O(o_STM32_RX_Byte_Rising[257]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[258]  (.I(o_STM32_RX_Byte_Rising_c_258), 
            .O(o_STM32_RX_Byte_Rising[258]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[259]  (.I(o_STM32_RX_Byte_Rising_c_259), 
            .O(o_STM32_RX_Byte_Rising[259]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[260]  (.I(o_STM32_RX_Byte_Rising_c_260), 
            .O(o_STM32_RX_Byte_Rising[260]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[261]  (.I(o_STM32_RX_Byte_Rising_c_261), 
            .O(o_STM32_RX_Byte_Rising[261]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[262]  (.I(o_STM32_RX_Byte_Rising_c_262), 
            .O(o_STM32_RX_Byte_Rising[262]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[263]  (.I(o_STM32_RX_Byte_Rising_c_263), 
            .O(o_STM32_RX_Byte_Rising[263]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[264]  (.I(o_STM32_RX_Byte_Rising_c_264), 
            .O(o_STM32_RX_Byte_Rising[264]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[265]  (.I(o_STM32_RX_Byte_Rising_c_265), 
            .O(o_STM32_RX_Byte_Rising[265]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[266]  (.I(o_STM32_RX_Byte_Rising_c_266), 
            .O(o_STM32_RX_Byte_Rising[266]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[267]  (.I(o_STM32_RX_Byte_Rising_c_267), 
            .O(o_STM32_RX_Byte_Rising[267]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[268]  (.I(o_STM32_RX_Byte_Rising_c_268), 
            .O(o_STM32_RX_Byte_Rising[268]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[269]  (.I(o_STM32_RX_Byte_Rising_c_269), 
            .O(o_STM32_RX_Byte_Rising[269]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[270]  (.I(o_STM32_RX_Byte_Rising_c_270), 
            .O(o_STM32_RX_Byte_Rising[270]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[271]  (.I(o_STM32_RX_Byte_Rising_c_271), 
            .O(o_STM32_RX_Byte_Rising[271]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[272]  (.I(o_STM32_RX_Byte_Rising_c_272), 
            .O(o_STM32_RX_Byte_Rising[272]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[273]  (.I(o_STM32_RX_Byte_Rising_c_273), 
            .O(o_STM32_RX_Byte_Rising[273]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[274]  (.I(o_STM32_RX_Byte_Rising_c_274), 
            .O(o_STM32_RX_Byte_Rising[274]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[275]  (.I(o_STM32_RX_Byte_Rising_c_275), 
            .O(o_STM32_RX_Byte_Rising[275]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[276]  (.I(o_STM32_RX_Byte_Rising_c_276), 
            .O(o_STM32_RX_Byte_Rising[276]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[277]  (.I(o_STM32_RX_Byte_Rising_c_277), 
            .O(o_STM32_RX_Byte_Rising[277]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[278]  (.I(o_STM32_RX_Byte_Rising_c_278), 
            .O(o_STM32_RX_Byte_Rising[278]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[279]  (.I(o_STM32_RX_Byte_Rising_c_279), 
            .O(o_STM32_RX_Byte_Rising[279]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[280]  (.I(o_STM32_RX_Byte_Rising_c_280), 
            .O(o_STM32_RX_Byte_Rising[280]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[281]  (.I(o_STM32_RX_Byte_Rising_c_281), 
            .O(o_STM32_RX_Byte_Rising[281]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[282]  (.I(o_STM32_RX_Byte_Rising_c_282), 
            .O(o_STM32_RX_Byte_Rising[282]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[283]  (.I(o_STM32_RX_Byte_Rising_c_283), 
            .O(o_STM32_RX_Byte_Rising[283]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[284]  (.I(o_STM32_RX_Byte_Rising_c_284), 
            .O(o_STM32_RX_Byte_Rising[284]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[285]  (.I(o_STM32_RX_Byte_Rising_c_285), 
            .O(o_STM32_RX_Byte_Rising[285]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[286]  (.I(o_STM32_RX_Byte_Rising_c_286), 
            .O(o_STM32_RX_Byte_Rising[286]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[287]  (.I(o_STM32_RX_Byte_Rising_c_287), 
            .O(o_STM32_RX_Byte_Rising[287]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[288]  (.I(o_STM32_RX_Byte_Rising_c_288), 
            .O(o_STM32_RX_Byte_Rising[288]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[289]  (.I(o_STM32_RX_Byte_Rising_c_289), 
            .O(o_STM32_RX_Byte_Rising[289]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[290]  (.I(o_STM32_RX_Byte_Rising_c_290), 
            .O(o_STM32_RX_Byte_Rising[290]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[291]  (.I(o_STM32_RX_Byte_Rising_c_291), 
            .O(o_STM32_RX_Byte_Rising[291]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[292]  (.I(o_STM32_RX_Byte_Rising_c_292), 
            .O(o_STM32_RX_Byte_Rising[292]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[293]  (.I(o_STM32_RX_Byte_Rising_c_293), 
            .O(o_STM32_RX_Byte_Rising[293]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[294]  (.I(o_STM32_RX_Byte_Rising_c_294), 
            .O(o_STM32_RX_Byte_Rising[294]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[295]  (.I(o_STM32_RX_Byte_Rising_c_295), 
            .O(o_STM32_RX_Byte_Rising[295]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[296]  (.I(o_STM32_RX_Byte_Rising_c_296), 
            .O(o_STM32_RX_Byte_Rising[296]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[297]  (.I(o_STM32_RX_Byte_Rising_c_297), 
            .O(o_STM32_RX_Byte_Rising[297]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[298]  (.I(o_STM32_RX_Byte_Rising_c_298), 
            .O(o_STM32_RX_Byte_Rising[298]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[299]  (.I(o_STM32_RX_Byte_Rising_c_299), 
            .O(o_STM32_RX_Byte_Rising[299]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[300]  (.I(o_STM32_RX_Byte_Rising_c_300), 
            .O(o_STM32_RX_Byte_Rising[300]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[301]  (.I(o_STM32_RX_Byte_Rising_c_301), 
            .O(o_STM32_RX_Byte_Rising[301]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[302]  (.I(o_STM32_RX_Byte_Rising_c_302), 
            .O(o_STM32_RX_Byte_Rising[302]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[303]  (.I(o_STM32_RX_Byte_Rising_c_303), 
            .O(o_STM32_RX_Byte_Rising[303]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[304]  (.I(o_STM32_RX_Byte_Rising_c_304), 
            .O(o_STM32_RX_Byte_Rising[304]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[305]  (.I(o_STM32_RX_Byte_Rising_c_305), 
            .O(o_STM32_RX_Byte_Rising[305]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[306]  (.I(o_STM32_RX_Byte_Rising_c_306), 
            .O(o_STM32_RX_Byte_Rising[306]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[307]  (.I(o_STM32_RX_Byte_Rising_c_307), 
            .O(o_STM32_RX_Byte_Rising[307]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[308]  (.I(o_STM32_RX_Byte_Rising_c_308), 
            .O(o_STM32_RX_Byte_Rising[308]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[309]  (.I(o_STM32_RX_Byte_Rising_c_309), 
            .O(o_STM32_RX_Byte_Rising[309]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[310]  (.I(o_STM32_RX_Byte_Rising_c_310), 
            .O(o_STM32_RX_Byte_Rising[310]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[311]  (.I(o_STM32_RX_Byte_Rising_c_311), 
            .O(o_STM32_RX_Byte_Rising[311]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[312]  (.I(o_STM32_RX_Byte_Rising_c_312), 
            .O(o_STM32_RX_Byte_Rising[312]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[313]  (.I(o_STM32_RX_Byte_Rising_c_313), 
            .O(o_STM32_RX_Byte_Rising[313]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[314]  (.I(o_STM32_RX_Byte_Rising_c_314), 
            .O(o_STM32_RX_Byte_Rising[314]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[315]  (.I(o_STM32_RX_Byte_Rising_c_315), 
            .O(o_STM32_RX_Byte_Rising[315]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[316]  (.I(o_STM32_RX_Byte_Rising_c_316), 
            .O(o_STM32_RX_Byte_Rising[316]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[317]  (.I(o_STM32_RX_Byte_Rising_c_317), 
            .O(o_STM32_RX_Byte_Rising[317]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[318]  (.I(o_STM32_RX_Byte_Rising_c_318), 
            .O(o_STM32_RX_Byte_Rising[318]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[319]  (.I(o_STM32_RX_Byte_Rising_c_319), 
            .O(o_STM32_RX_Byte_Rising[319]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[320]  (.I(o_STM32_RX_Byte_Rising_c_320), 
            .O(o_STM32_RX_Byte_Rising[320]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[321]  (.I(o_STM32_RX_Byte_Rising_c_321), 
            .O(o_STM32_RX_Byte_Rising[321]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[322]  (.I(o_STM32_RX_Byte_Rising_c_322), 
            .O(o_STM32_RX_Byte_Rising[322]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[323]  (.I(o_STM32_RX_Byte_Rising_c_323), 
            .O(o_STM32_RX_Byte_Rising[323]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[324]  (.I(o_STM32_RX_Byte_Rising_c_324), 
            .O(o_STM32_RX_Byte_Rising[324]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[325]  (.I(o_STM32_RX_Byte_Rising_c_325), 
            .O(o_STM32_RX_Byte_Rising[325]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[326]  (.I(o_STM32_RX_Byte_Rising_c_326), 
            .O(o_STM32_RX_Byte_Rising[326]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[327]  (.I(o_STM32_RX_Byte_Rising_c_327), 
            .O(o_STM32_RX_Byte_Rising[327]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[328]  (.I(o_STM32_RX_Byte_Rising_c_328), 
            .O(o_STM32_RX_Byte_Rising[328]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[329]  (.I(o_STM32_RX_Byte_Rising_c_329), 
            .O(o_STM32_RX_Byte_Rising[329]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[330]  (.I(o_STM32_RX_Byte_Rising_c_330), 
            .O(o_STM32_RX_Byte_Rising[330]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[331]  (.I(o_STM32_RX_Byte_Rising_c_331), 
            .O(o_STM32_RX_Byte_Rising[331]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[332]  (.I(o_STM32_RX_Byte_Rising_c_332), 
            .O(o_STM32_RX_Byte_Rising[332]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[333]  (.I(o_STM32_RX_Byte_Rising_c_333), 
            .O(o_STM32_RX_Byte_Rising[333]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[334]  (.I(o_STM32_RX_Byte_Rising_c_334), 
            .O(o_STM32_RX_Byte_Rising[334]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[335]  (.I(o_STM32_RX_Byte_Rising_c_335), 
            .O(o_STM32_RX_Byte_Rising[335]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[336]  (.I(o_STM32_RX_Byte_Rising_c_336), 
            .O(o_STM32_RX_Byte_Rising[336]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[337]  (.I(o_STM32_RX_Byte_Rising_c_337), 
            .O(o_STM32_RX_Byte_Rising[337]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[338]  (.I(o_STM32_RX_Byte_Rising_c_338), 
            .O(o_STM32_RX_Byte_Rising[338]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[339]  (.I(o_STM32_RX_Byte_Rising_c_339), 
            .O(o_STM32_RX_Byte_Rising[339]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[340]  (.I(o_STM32_RX_Byte_Rising_c_340), 
            .O(o_STM32_RX_Byte_Rising[340]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[341]  (.I(o_STM32_RX_Byte_Rising_c_341), 
            .O(o_STM32_RX_Byte_Rising[341]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[342]  (.I(o_STM32_RX_Byte_Rising_c_342), 
            .O(o_STM32_RX_Byte_Rising[342]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[343]  (.I(o_STM32_RX_Byte_Rising_c_343), 
            .O(o_STM32_RX_Byte_Rising[343]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[344]  (.I(o_STM32_RX_Byte_Rising_c_344), 
            .O(o_STM32_RX_Byte_Rising[344]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[345]  (.I(o_STM32_RX_Byte_Rising_c_345), 
            .O(o_STM32_RX_Byte_Rising[345]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[346]  (.I(o_STM32_RX_Byte_Rising_c_346), 
            .O(o_STM32_RX_Byte_Rising[346]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[347]  (.I(o_STM32_RX_Byte_Rising_c_347), 
            .O(o_STM32_RX_Byte_Rising[347]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[348]  (.I(o_STM32_RX_Byte_Rising_c_348), 
            .O(o_STM32_RX_Byte_Rising[348]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[349]  (.I(o_STM32_RX_Byte_Rising_c_349), 
            .O(o_STM32_RX_Byte_Rising[349]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[350]  (.I(o_STM32_RX_Byte_Rising_c_350), 
            .O(o_STM32_RX_Byte_Rising[350]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[351]  (.I(o_STM32_RX_Byte_Rising_c_351), 
            .O(o_STM32_RX_Byte_Rising[351]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[352]  (.I(o_STM32_RX_Byte_Rising_c_352), 
            .O(o_STM32_RX_Byte_Rising[352]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[353]  (.I(o_STM32_RX_Byte_Rising_c_353), 
            .O(o_STM32_RX_Byte_Rising[353]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[354]  (.I(o_STM32_RX_Byte_Rising_c_354), 
            .O(o_STM32_RX_Byte_Rising[354]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[355]  (.I(o_STM32_RX_Byte_Rising_c_355), 
            .O(o_STM32_RX_Byte_Rising[355]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[356]  (.I(o_STM32_RX_Byte_Rising_c_356), 
            .O(o_STM32_RX_Byte_Rising[356]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[357]  (.I(o_STM32_RX_Byte_Rising_c_357), 
            .O(o_STM32_RX_Byte_Rising[357]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[358]  (.I(o_STM32_RX_Byte_Rising_c_358), 
            .O(o_STM32_RX_Byte_Rising[358]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[359]  (.I(o_STM32_RX_Byte_Rising_c_359), 
            .O(o_STM32_RX_Byte_Rising[359]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[360]  (.I(o_STM32_RX_Byte_Rising_c_360), 
            .O(o_STM32_RX_Byte_Rising[360]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[361]  (.I(o_STM32_RX_Byte_Rising_c_361), 
            .O(o_STM32_RX_Byte_Rising[361]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[362]  (.I(o_STM32_RX_Byte_Rising_c_362), 
            .O(o_STM32_RX_Byte_Rising[362]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[363]  (.I(o_STM32_RX_Byte_Rising_c_363), 
            .O(o_STM32_RX_Byte_Rising[363]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[364]  (.I(o_STM32_RX_Byte_Rising_c_364), 
            .O(o_STM32_RX_Byte_Rising[364]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[365]  (.I(o_STM32_RX_Byte_Rising_c_365), 
            .O(o_STM32_RX_Byte_Rising[365]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[366]  (.I(o_STM32_RX_Byte_Rising_c_366), 
            .O(o_STM32_RX_Byte_Rising[366]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[367]  (.I(o_STM32_RX_Byte_Rising_c_367), 
            .O(o_STM32_RX_Byte_Rising[367]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[368]  (.I(o_STM32_RX_Byte_Rising_c_368), 
            .O(o_STM32_RX_Byte_Rising[368]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[369]  (.I(o_STM32_RX_Byte_Rising_c_369), 
            .O(o_STM32_RX_Byte_Rising[369]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[370]  (.I(o_STM32_RX_Byte_Rising_c_370), 
            .O(o_STM32_RX_Byte_Rising[370]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[371]  (.I(o_STM32_RX_Byte_Rising_c_371), 
            .O(o_STM32_RX_Byte_Rising[371]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[372]  (.I(o_STM32_RX_Byte_Rising_c_372), 
            .O(o_STM32_RX_Byte_Rising[372]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[373]  (.I(o_STM32_RX_Byte_Rising_c_373), 
            .O(o_STM32_RX_Byte_Rising[373]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[374]  (.I(o_STM32_RX_Byte_Rising_c_374), 
            .O(o_STM32_RX_Byte_Rising[374]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[375]  (.I(o_STM32_RX_Byte_Rising_c_375), 
            .O(o_STM32_RX_Byte_Rising[375]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[376]  (.I(o_STM32_RX_Byte_Rising_c_376), 
            .O(o_STM32_RX_Byte_Rising[376]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[377]  (.I(o_STM32_RX_Byte_Rising_c_377), 
            .O(o_STM32_RX_Byte_Rising[377]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[378]  (.I(o_STM32_RX_Byte_Rising_c_378), 
            .O(o_STM32_RX_Byte_Rising[378]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[379]  (.I(o_STM32_RX_Byte_Rising_c_379), 
            .O(o_STM32_RX_Byte_Rising[379]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[380]  (.I(o_STM32_RX_Byte_Rising_c_380), 
            .O(o_STM32_RX_Byte_Rising[380]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[381]  (.I(o_STM32_RX_Byte_Rising_c_381), 
            .O(o_STM32_RX_Byte_Rising[381]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[382]  (.I(o_STM32_RX_Byte_Rising_c_382), 
            .O(o_STM32_RX_Byte_Rising[382]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[383]  (.I(o_STM32_RX_Byte_Rising_c_383), 
            .O(o_STM32_RX_Byte_Rising[383]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[384]  (.I(o_STM32_RX_Byte_Rising_c_384), 
            .O(o_STM32_RX_Byte_Rising[384]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[385]  (.I(o_STM32_RX_Byte_Rising_c_385), 
            .O(o_STM32_RX_Byte_Rising[385]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[386]  (.I(o_STM32_RX_Byte_Rising_c_386), 
            .O(o_STM32_RX_Byte_Rising[386]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[387]  (.I(o_STM32_RX_Byte_Rising_c_387), 
            .O(o_STM32_RX_Byte_Rising[387]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[388]  (.I(o_STM32_RX_Byte_Rising_c_388), 
            .O(o_STM32_RX_Byte_Rising[388]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[389]  (.I(o_STM32_RX_Byte_Rising_c_389), 
            .O(o_STM32_RX_Byte_Rising[389]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[390]  (.I(o_STM32_RX_Byte_Rising_c_390), 
            .O(o_STM32_RX_Byte_Rising[390]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[391]  (.I(o_STM32_RX_Byte_Rising_c_391), 
            .O(o_STM32_RX_Byte_Rising[391]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[392]  (.I(o_STM32_RX_Byte_Rising_c_392), 
            .O(o_STM32_RX_Byte_Rising[392]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[393]  (.I(o_STM32_RX_Byte_Rising_c_393), 
            .O(o_STM32_RX_Byte_Rising[393]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[394]  (.I(o_STM32_RX_Byte_Rising_c_394), 
            .O(o_STM32_RX_Byte_Rising[394]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[395]  (.I(o_STM32_RX_Byte_Rising_c_395), 
            .O(o_STM32_RX_Byte_Rising[395]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[396]  (.I(o_STM32_RX_Byte_Rising_c_396), 
            .O(o_STM32_RX_Byte_Rising[396]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[397]  (.I(o_STM32_RX_Byte_Rising_c_397), 
            .O(o_STM32_RX_Byte_Rising[397]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[398]  (.I(o_STM32_RX_Byte_Rising_c_398), 
            .O(o_STM32_RX_Byte_Rising[398]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[399]  (.I(o_STM32_RX_Byte_Rising_c_399), 
            .O(o_STM32_RX_Byte_Rising[399]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[400]  (.I(o_STM32_RX_Byte_Rising_c_400), 
            .O(o_STM32_RX_Byte_Rising[400]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[401]  (.I(o_STM32_RX_Byte_Rising_c_401), 
            .O(o_STM32_RX_Byte_Rising[401]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[402]  (.I(o_STM32_RX_Byte_Rising_c_402), 
            .O(o_STM32_RX_Byte_Rising[402]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[403]  (.I(o_STM32_RX_Byte_Rising_c_403), 
            .O(o_STM32_RX_Byte_Rising[403]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[404]  (.I(o_STM32_RX_Byte_Rising_c_404), 
            .O(o_STM32_RX_Byte_Rising[404]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[405]  (.I(o_STM32_RX_Byte_Rising_c_405), 
            .O(o_STM32_RX_Byte_Rising[405]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[406]  (.I(o_STM32_RX_Byte_Rising_c_406), 
            .O(o_STM32_RX_Byte_Rising[406]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[407]  (.I(o_STM32_RX_Byte_Rising_c_407), 
            .O(o_STM32_RX_Byte_Rising[407]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[408]  (.I(o_STM32_RX_Byte_Rising_c_408), 
            .O(o_STM32_RX_Byte_Rising[408]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[409]  (.I(o_STM32_RX_Byte_Rising_c_409), 
            .O(o_STM32_RX_Byte_Rising[409]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[410]  (.I(o_STM32_RX_Byte_Rising_c_410), 
            .O(o_STM32_RX_Byte_Rising[410]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[411]  (.I(o_STM32_RX_Byte_Rising_c_411), 
            .O(o_STM32_RX_Byte_Rising[411]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[412]  (.I(o_STM32_RX_Byte_Rising_c_412), 
            .O(o_STM32_RX_Byte_Rising[412]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[413]  (.I(o_STM32_RX_Byte_Rising_c_413), 
            .O(o_STM32_RX_Byte_Rising[413]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[414]  (.I(o_STM32_RX_Byte_Rising_c_414), 
            .O(o_STM32_RX_Byte_Rising[414]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[415]  (.I(o_STM32_RX_Byte_Rising_c_415), 
            .O(o_STM32_RX_Byte_Rising[415]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[416]  (.I(o_STM32_RX_Byte_Rising_c_416), 
            .O(o_STM32_RX_Byte_Rising[416]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[417]  (.I(o_STM32_RX_Byte_Rising_c_417), 
            .O(o_STM32_RX_Byte_Rising[417]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[418]  (.I(o_STM32_RX_Byte_Rising_c_418), 
            .O(o_STM32_RX_Byte_Rising[418]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[419]  (.I(o_STM32_RX_Byte_Rising_c_419), 
            .O(o_STM32_RX_Byte_Rising[419]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[420]  (.I(o_STM32_RX_Byte_Rising_c_420), 
            .O(o_STM32_RX_Byte_Rising[420]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[421]  (.I(o_STM32_RX_Byte_Rising_c_421), 
            .O(o_STM32_RX_Byte_Rising[421]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[422]  (.I(o_STM32_RX_Byte_Rising_c_422), 
            .O(o_STM32_RX_Byte_Rising[422]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[423]  (.I(o_STM32_RX_Byte_Rising_c_423), 
            .O(o_STM32_RX_Byte_Rising[423]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[424]  (.I(o_STM32_RX_Byte_Rising_c_424), 
            .O(o_STM32_RX_Byte_Rising[424]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[425]  (.I(o_STM32_RX_Byte_Rising_c_425), 
            .O(o_STM32_RX_Byte_Rising[425]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[426]  (.I(o_STM32_RX_Byte_Rising_c_426), 
            .O(o_STM32_RX_Byte_Rising[426]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[427]  (.I(o_STM32_RX_Byte_Rising_c_427), 
            .O(o_STM32_RX_Byte_Rising[427]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[428]  (.I(o_STM32_RX_Byte_Rising_c_428), 
            .O(o_STM32_RX_Byte_Rising[428]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[429]  (.I(o_STM32_RX_Byte_Rising_c_429), 
            .O(o_STM32_RX_Byte_Rising[429]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[430]  (.I(o_STM32_RX_Byte_Rising_c_430), 
            .O(o_STM32_RX_Byte_Rising[430]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[431]  (.I(o_STM32_RX_Byte_Rising_c_431), 
            .O(o_STM32_RX_Byte_Rising[431]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[432]  (.I(o_STM32_RX_Byte_Rising_c_432), 
            .O(o_STM32_RX_Byte_Rising[432]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[433]  (.I(o_STM32_RX_Byte_Rising_c_433), 
            .O(o_STM32_RX_Byte_Rising[433]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[434]  (.I(o_STM32_RX_Byte_Rising_c_434), 
            .O(o_STM32_RX_Byte_Rising[434]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[435]  (.I(o_STM32_RX_Byte_Rising_c_435), 
            .O(o_STM32_RX_Byte_Rising[435]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[436]  (.I(o_STM32_RX_Byte_Rising_c_436), 
            .O(o_STM32_RX_Byte_Rising[436]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[437]  (.I(o_STM32_RX_Byte_Rising_c_437), 
            .O(o_STM32_RX_Byte_Rising[437]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[438]  (.I(o_STM32_RX_Byte_Rising_c_438), 
            .O(o_STM32_RX_Byte_Rising[438]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[439]  (.I(o_STM32_RX_Byte_Rising_c_439), 
            .O(o_STM32_RX_Byte_Rising[439]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[440]  (.I(o_STM32_RX_Byte_Rising_c_440), 
            .O(o_STM32_RX_Byte_Rising[440]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[441]  (.I(o_STM32_RX_Byte_Rising_c_441), 
            .O(o_STM32_RX_Byte_Rising[441]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[442]  (.I(o_STM32_RX_Byte_Rising_c_442), 
            .O(o_STM32_RX_Byte_Rising[442]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[443]  (.I(o_STM32_RX_Byte_Rising_c_443), 
            .O(o_STM32_RX_Byte_Rising[443]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[444]  (.I(o_STM32_RX_Byte_Rising_c_444), 
            .O(o_STM32_RX_Byte_Rising[444]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[445]  (.I(o_STM32_RX_Byte_Rising_c_445), 
            .O(o_STM32_RX_Byte_Rising[445]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[446]  (.I(o_STM32_RX_Byte_Rising_c_446), 
            .O(o_STM32_RX_Byte_Rising[446]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[447]  (.I(o_STM32_RX_Byte_Rising_c_447), 
            .O(o_STM32_RX_Byte_Rising[447]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[448]  (.I(o_STM32_RX_Byte_Rising_c_448), 
            .O(o_STM32_RX_Byte_Rising[448]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[449]  (.I(o_STM32_RX_Byte_Rising_c_449), 
            .O(o_STM32_RX_Byte_Rising[449]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[450]  (.I(o_STM32_RX_Byte_Rising_c_450), 
            .O(o_STM32_RX_Byte_Rising[450]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[451]  (.I(o_STM32_RX_Byte_Rising_c_451), 
            .O(o_STM32_RX_Byte_Rising[451]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[452]  (.I(o_STM32_RX_Byte_Rising_c_452), 
            .O(o_STM32_RX_Byte_Rising[452]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[453]  (.I(o_STM32_RX_Byte_Rising_c_453), 
            .O(o_STM32_RX_Byte_Rising[453]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[454]  (.I(o_STM32_RX_Byte_Rising_c_454), 
            .O(o_STM32_RX_Byte_Rising[454]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[455]  (.I(o_STM32_RX_Byte_Rising_c_455), 
            .O(o_STM32_RX_Byte_Rising[455]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[456]  (.I(o_STM32_RX_Byte_Rising_c_456), 
            .O(o_STM32_RX_Byte_Rising[456]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[457]  (.I(o_STM32_RX_Byte_Rising_c_457), 
            .O(o_STM32_RX_Byte_Rising[457]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[458]  (.I(o_STM32_RX_Byte_Rising_c_458), 
            .O(o_STM32_RX_Byte_Rising[458]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[459]  (.I(o_STM32_RX_Byte_Rising_c_459), 
            .O(o_STM32_RX_Byte_Rising[459]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[460]  (.I(o_STM32_RX_Byte_Rising_c_460), 
            .O(o_STM32_RX_Byte_Rising[460]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[461]  (.I(o_STM32_RX_Byte_Rising_c_461), 
            .O(o_STM32_RX_Byte_Rising[461]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[462]  (.I(o_STM32_RX_Byte_Rising_c_462), 
            .O(o_STM32_RX_Byte_Rising[462]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[463]  (.I(o_STM32_RX_Byte_Rising_c_463), 
            .O(o_STM32_RX_Byte_Rising[463]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[464]  (.I(o_STM32_RX_Byte_Rising_c_464), 
            .O(o_STM32_RX_Byte_Rising[464]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[465]  (.I(o_STM32_RX_Byte_Rising_c_465), 
            .O(o_STM32_RX_Byte_Rising[465]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[466]  (.I(o_STM32_RX_Byte_Rising_c_466), 
            .O(o_STM32_RX_Byte_Rising[466]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[467]  (.I(o_STM32_RX_Byte_Rising_c_467), 
            .O(o_STM32_RX_Byte_Rising[467]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[468]  (.I(o_STM32_RX_Byte_Rising_c_468), 
            .O(o_STM32_RX_Byte_Rising[468]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[469]  (.I(o_STM32_RX_Byte_Rising_c_469), 
            .O(o_STM32_RX_Byte_Rising[469]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[470]  (.I(o_STM32_RX_Byte_Rising_c_470), 
            .O(o_STM32_RX_Byte_Rising[470]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[471]  (.I(o_STM32_RX_Byte_Rising_c_471), 
            .O(o_STM32_RX_Byte_Rising[471]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[472]  (.I(o_STM32_RX_Byte_Rising_c_472), 
            .O(o_STM32_RX_Byte_Rising[472]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[473]  (.I(o_STM32_RX_Byte_Rising_c_473), 
            .O(o_STM32_RX_Byte_Rising[473]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[474]  (.I(o_STM32_RX_Byte_Rising_c_474), 
            .O(o_STM32_RX_Byte_Rising[474]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[475]  (.I(o_STM32_RX_Byte_Rising_c_475), 
            .O(o_STM32_RX_Byte_Rising[475]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[476]  (.I(o_STM32_RX_Byte_Rising_c_476), 
            .O(o_STM32_RX_Byte_Rising[476]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[477]  (.I(o_STM32_RX_Byte_Rising_c_477), 
            .O(o_STM32_RX_Byte_Rising[477]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[478]  (.I(o_STM32_RX_Byte_Rising_c_478), 
            .O(o_STM32_RX_Byte_Rising[478]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[479]  (.I(o_STM32_RX_Byte_Rising_c_479), 
            .O(o_STM32_RX_Byte_Rising[479]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[480]  (.I(o_STM32_RX_Byte_Rising_c_480), 
            .O(o_STM32_RX_Byte_Rising[480]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[481]  (.I(o_STM32_RX_Byte_Rising_c_481), 
            .O(o_STM32_RX_Byte_Rising[481]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[482]  (.I(o_STM32_RX_Byte_Rising_c_482), 
            .O(o_STM32_RX_Byte_Rising[482]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[483]  (.I(o_STM32_RX_Byte_Rising_c_483), 
            .O(o_STM32_RX_Byte_Rising[483]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[484]  (.I(o_STM32_RX_Byte_Rising_c_484), 
            .O(o_STM32_RX_Byte_Rising[484]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[485]  (.I(o_STM32_RX_Byte_Rising_c_485), 
            .O(o_STM32_RX_Byte_Rising[485]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[486]  (.I(o_STM32_RX_Byte_Rising_c_486), 
            .O(o_STM32_RX_Byte_Rising[486]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[487]  (.I(o_STM32_RX_Byte_Rising_c_487), 
            .O(o_STM32_RX_Byte_Rising[487]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[488]  (.I(o_STM32_RX_Byte_Rising_c_488), 
            .O(o_STM32_RX_Byte_Rising[488]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[489]  (.I(o_STM32_RX_Byte_Rising_c_489), 
            .O(o_STM32_RX_Byte_Rising[489]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[490]  (.I(o_STM32_RX_Byte_Rising_c_490), 
            .O(o_STM32_RX_Byte_Rising[490]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[491]  (.I(o_STM32_RX_Byte_Rising_c_491), 
            .O(o_STM32_RX_Byte_Rising[491]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[492]  (.I(o_STM32_RX_Byte_Rising_c_492), 
            .O(o_STM32_RX_Byte_Rising[492]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[493]  (.I(o_STM32_RX_Byte_Rising_c_493), 
            .O(o_STM32_RX_Byte_Rising[493]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[494]  (.I(o_STM32_RX_Byte_Rising_c_494), 
            .O(o_STM32_RX_Byte_Rising[494]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[495]  (.I(o_STM32_RX_Byte_Rising_c_495), 
            .O(o_STM32_RX_Byte_Rising[495]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[496]  (.I(o_STM32_RX_Byte_Rising_c_496), 
            .O(o_STM32_RX_Byte_Rising[496]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[497]  (.I(o_STM32_RX_Byte_Rising_c_497), 
            .O(o_STM32_RX_Byte_Rising[497]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[498]  (.I(o_STM32_RX_Byte_Rising_c_498), 
            .O(o_STM32_RX_Byte_Rising[498]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[499]  (.I(o_STM32_RX_Byte_Rising_c_499), 
            .O(o_STM32_RX_Byte_Rising[499]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[500]  (.I(o_STM32_RX_Byte_Rising_c_500), 
            .O(o_STM32_RX_Byte_Rising[500]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[501]  (.I(o_STM32_RX_Byte_Rising_c_501), 
            .O(o_STM32_RX_Byte_Rising[501]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[502]  (.I(o_STM32_RX_Byte_Rising_c_502), 
            .O(o_STM32_RX_Byte_Rising[502]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[503]  (.I(o_STM32_RX_Byte_Rising_c_503), 
            .O(o_STM32_RX_Byte_Rising[503]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[504]  (.I(o_STM32_RX_Byte_Rising_c_504), 
            .O(o_STM32_RX_Byte_Rising[504]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[505]  (.I(o_STM32_RX_Byte_Rising_c_505), 
            .O(o_STM32_RX_Byte_Rising[505]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[506]  (.I(o_STM32_RX_Byte_Rising_c_506), 
            .O(o_STM32_RX_Byte_Rising[506]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[507]  (.I(o_STM32_RX_Byte_Rising_c_507), 
            .O(o_STM32_RX_Byte_Rising[507]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[508]  (.I(o_STM32_RX_Byte_Rising_c_508), 
            .O(o_STM32_RX_Byte_Rising[508]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[509]  (.I(o_STM32_RX_Byte_Rising_c_509), 
            .O(o_STM32_RX_Byte_Rising[509]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[510]  (.I(o_STM32_RX_Byte_Rising_c_510), 
            .O(o_STM32_RX_Byte_Rising[510]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[511]  (.I(o_STM32_RX_Byte_Rising_c_511), 
            .O(o_STM32_RX_Byte_Rising[511]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[512]  (.I(o_STM32_RX_Byte_Rising_c_512), 
            .O(o_STM32_RX_Byte_Rising[512]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[513]  (.I(o_STM32_RX_Byte_Rising_c_513), 
            .O(o_STM32_RX_Byte_Rising[513]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[514]  (.I(o_STM32_RX_Byte_Rising_c_514), 
            .O(o_STM32_RX_Byte_Rising[514]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[515]  (.I(o_STM32_RX_Byte_Rising_c_515), 
            .O(o_STM32_RX_Byte_Rising[515]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[516]  (.I(o_STM32_RX_Byte_Rising_c_516), 
            .O(o_STM32_RX_Byte_Rising[516]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[517]  (.I(o_STM32_RX_Byte_Rising_c_517), 
            .O(o_STM32_RX_Byte_Rising[517]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[518]  (.I(o_STM32_RX_Byte_Rising_c_518), 
            .O(o_STM32_RX_Byte_Rising[518]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[519]  (.I(o_STM32_RX_Byte_Rising_c_519), 
            .O(o_STM32_RX_Byte_Rising[519]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[520]  (.I(o_STM32_RX_Byte_Rising_c_520), 
            .O(o_STM32_RX_Byte_Rising[520]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[521]  (.I(o_STM32_RX_Byte_Rising_c_521), 
            .O(o_STM32_RX_Byte_Rising[521]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[522]  (.I(o_STM32_RX_Byte_Rising_c_522), 
            .O(o_STM32_RX_Byte_Rising[522]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[523]  (.I(o_STM32_RX_Byte_Rising_c_523), 
            .O(o_STM32_RX_Byte_Rising[523]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[524]  (.I(o_STM32_RX_Byte_Rising_c_524), 
            .O(o_STM32_RX_Byte_Rising[524]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[525]  (.I(o_STM32_RX_Byte_Rising_c_525), 
            .O(o_STM32_RX_Byte_Rising[525]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[526]  (.I(o_STM32_RX_Byte_Rising_c_526), 
            .O(o_STM32_RX_Byte_Rising[526]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[527]  (.I(o_STM32_RX_Byte_Rising_c_527), 
            .O(o_STM32_RX_Byte_Rising[527]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[528]  (.I(o_STM32_RX_Byte_Rising_c_528), 
            .O(o_STM32_RX_Byte_Rising[528]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[529]  (.I(o_STM32_RX_Byte_Rising_c_529), 
            .O(o_STM32_RX_Byte_Rising[529]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[530]  (.I(o_STM32_RX_Byte_Rising_c_530), 
            .O(o_STM32_RX_Byte_Rising[530]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[531]  (.I(o_STM32_RX_Byte_Rising_c_531), 
            .O(o_STM32_RX_Byte_Rising[531]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[532]  (.I(o_STM32_RX_Byte_Rising_c_532), 
            .O(o_STM32_RX_Byte_Rising[532]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[533]  (.I(o_STM32_RX_Byte_Rising_c_533), 
            .O(o_STM32_RX_Byte_Rising[533]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[534]  (.I(o_STM32_RX_Byte_Rising_c_534), 
            .O(o_STM32_RX_Byte_Rising[534]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[535]  (.I(o_STM32_RX_Byte_Rising_c_535), 
            .O(o_STM32_RX_Byte_Rising[535]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[536]  (.I(o_STM32_RX_Byte_Rising_c_536), 
            .O(o_STM32_RX_Byte_Rising[536]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[537]  (.I(o_STM32_RX_Byte_Rising_c_537), 
            .O(o_STM32_RX_Byte_Rising[537]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[538]  (.I(o_STM32_RX_Byte_Rising_c_538), 
            .O(o_STM32_RX_Byte_Rising[538]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[539]  (.I(o_STM32_RX_Byte_Rising_c_539), 
            .O(o_STM32_RX_Byte_Rising[539]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[540]  (.I(o_STM32_RX_Byte_Rising_c_540), 
            .O(o_STM32_RX_Byte_Rising[540]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[541]  (.I(o_STM32_RX_Byte_Rising_c_541), 
            .O(o_STM32_RX_Byte_Rising[541]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[542]  (.I(o_STM32_RX_Byte_Rising_c_542), 
            .O(o_STM32_RX_Byte_Rising[542]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[543]  (.I(o_STM32_RX_Byte_Rising_c_543), 
            .O(o_STM32_RX_Byte_Rising[543]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[544]  (.I(o_STM32_RX_Byte_Rising_c_544), 
            .O(o_STM32_RX_Byte_Rising[544]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[545]  (.I(o_STM32_RX_Byte_Rising_c_545), 
            .O(o_STM32_RX_Byte_Rising[545]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[546]  (.I(o_STM32_RX_Byte_Rising_c_546), 
            .O(o_STM32_RX_Byte_Rising[546]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[547]  (.I(o_STM32_RX_Byte_Rising_c_547), 
            .O(o_STM32_RX_Byte_Rising[547]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[548]  (.I(o_STM32_RX_Byte_Rising_c_548), 
            .O(o_STM32_RX_Byte_Rising[548]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[549]  (.I(o_STM32_RX_Byte_Rising_c_549), 
            .O(o_STM32_RX_Byte_Rising[549]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[550]  (.I(o_STM32_RX_Byte_Rising_c_550), 
            .O(o_STM32_RX_Byte_Rising[550]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[551]  (.I(o_STM32_RX_Byte_Rising_c_551), 
            .O(o_STM32_RX_Byte_Rising[551]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[552]  (.I(o_STM32_RX_Byte_Rising_c_552), 
            .O(o_STM32_RX_Byte_Rising[552]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[553]  (.I(o_STM32_RX_Byte_Rising_c_553), 
            .O(o_STM32_RX_Byte_Rising[553]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[554]  (.I(o_STM32_RX_Byte_Rising_c_554), 
            .O(o_STM32_RX_Byte_Rising[554]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[555]  (.I(o_STM32_RX_Byte_Rising_c_555), 
            .O(o_STM32_RX_Byte_Rising[555]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[556]  (.I(o_STM32_RX_Byte_Rising_c_556), 
            .O(o_STM32_RX_Byte_Rising[556]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[557]  (.I(o_STM32_RX_Byte_Rising_c_557), 
            .O(o_STM32_RX_Byte_Rising[557]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[558]  (.I(o_STM32_RX_Byte_Rising_c_558), 
            .O(o_STM32_RX_Byte_Rising[558]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[559]  (.I(o_STM32_RX_Byte_Rising_c_559), 
            .O(o_STM32_RX_Byte_Rising[559]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[560]  (.I(o_STM32_RX_Byte_Rising_c_560), 
            .O(o_STM32_RX_Byte_Rising[560]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[561]  (.I(o_STM32_RX_Byte_Rising_c_561), 
            .O(o_STM32_RX_Byte_Rising[561]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[562]  (.I(o_STM32_RX_Byte_Rising_c_562), 
            .O(o_STM32_RX_Byte_Rising[562]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[563]  (.I(o_STM32_RX_Byte_Rising_c_563), 
            .O(o_STM32_RX_Byte_Rising[563]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[564]  (.I(o_STM32_RX_Byte_Rising_c_564), 
            .O(o_STM32_RX_Byte_Rising[564]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[565]  (.I(o_STM32_RX_Byte_Rising_c_565), 
            .O(o_STM32_RX_Byte_Rising[565]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[566]  (.I(o_STM32_RX_Byte_Rising_c_566), 
            .O(o_STM32_RX_Byte_Rising[566]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[567]  (.I(o_STM32_RX_Byte_Rising_c_567), 
            .O(o_STM32_RX_Byte_Rising[567]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[568]  (.I(o_STM32_RX_Byte_Rising_c_568), 
            .O(o_STM32_RX_Byte_Rising[568]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[569]  (.I(o_STM32_RX_Byte_Rising_c_569), 
            .O(o_STM32_RX_Byte_Rising[569]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[570]  (.I(o_STM32_RX_Byte_Rising_c_570), 
            .O(o_STM32_RX_Byte_Rising[570]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[571]  (.I(o_STM32_RX_Byte_Rising_c_571), 
            .O(o_STM32_RX_Byte_Rising[571]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[572]  (.I(o_STM32_RX_Byte_Rising_c_572), 
            .O(o_STM32_RX_Byte_Rising[572]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[573]  (.I(o_STM32_RX_Byte_Rising_c_573), 
            .O(o_STM32_RX_Byte_Rising[573]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[574]  (.I(o_STM32_RX_Byte_Rising_c_574), 
            .O(o_STM32_RX_Byte_Rising[574]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[575]  (.I(o_STM32_RX_Byte_Rising_c_575), 
            .O(o_STM32_RX_Byte_Rising[575]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[576]  (.I(o_STM32_RX_Byte_Rising_c_576), 
            .O(o_STM32_RX_Byte_Rising[576]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[577]  (.I(o_STM32_RX_Byte_Rising_c_577), 
            .O(o_STM32_RX_Byte_Rising[577]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[578]  (.I(o_STM32_RX_Byte_Rising_c_578), 
            .O(o_STM32_RX_Byte_Rising[578]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[579]  (.I(o_STM32_RX_Byte_Rising_c_579), 
            .O(o_STM32_RX_Byte_Rising[579]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[580]  (.I(o_STM32_RX_Byte_Rising_c_580), 
            .O(o_STM32_RX_Byte_Rising[580]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[581]  (.I(o_STM32_RX_Byte_Rising_c_581), 
            .O(o_STM32_RX_Byte_Rising[581]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[582]  (.I(o_STM32_RX_Byte_Rising_c_582), 
            .O(o_STM32_RX_Byte_Rising[582]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[583]  (.I(o_STM32_RX_Byte_Rising_c_583), 
            .O(o_STM32_RX_Byte_Rising[583]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[584]  (.I(o_STM32_RX_Byte_Rising_c_584), 
            .O(o_STM32_RX_Byte_Rising[584]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[585]  (.I(o_STM32_RX_Byte_Rising_c_585), 
            .O(o_STM32_RX_Byte_Rising[585]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[586]  (.I(o_STM32_RX_Byte_Rising_c_586), 
            .O(o_STM32_RX_Byte_Rising[586]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[587]  (.I(o_STM32_RX_Byte_Rising_c_587), 
            .O(o_STM32_RX_Byte_Rising[587]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[588]  (.I(o_STM32_RX_Byte_Rising_c_588), 
            .O(o_STM32_RX_Byte_Rising[588]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[589]  (.I(o_STM32_RX_Byte_Rising_c_589), 
            .O(o_STM32_RX_Byte_Rising[589]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[590]  (.I(o_STM32_RX_Byte_Rising_c_590), 
            .O(o_STM32_RX_Byte_Rising[590]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[591]  (.I(o_STM32_RX_Byte_Rising_c_591), 
            .O(o_STM32_RX_Byte_Rising[591]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[592]  (.I(o_STM32_RX_Byte_Rising_c_592), 
            .O(o_STM32_RX_Byte_Rising[592]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[593]  (.I(o_STM32_RX_Byte_Rising_c_593), 
            .O(o_STM32_RX_Byte_Rising[593]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[594]  (.I(o_STM32_RX_Byte_Rising_c_594), 
            .O(o_STM32_RX_Byte_Rising[594]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[595]  (.I(o_STM32_RX_Byte_Rising_c_595), 
            .O(o_STM32_RX_Byte_Rising[595]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[596]  (.I(o_STM32_RX_Byte_Rising_c_596), 
            .O(o_STM32_RX_Byte_Rising[596]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[597]  (.I(o_STM32_RX_Byte_Rising_c_597), 
            .O(o_STM32_RX_Byte_Rising[597]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[598]  (.I(o_STM32_RX_Byte_Rising_c_598), 
            .O(o_STM32_RX_Byte_Rising[598]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[599]  (.I(o_STM32_RX_Byte_Rising_c_599), 
            .O(o_STM32_RX_Byte_Rising[599]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[600]  (.I(o_STM32_RX_Byte_Rising_c_600), 
            .O(o_STM32_RX_Byte_Rising[600]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[601]  (.I(o_STM32_RX_Byte_Rising_c_601), 
            .O(o_STM32_RX_Byte_Rising[601]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[602]  (.I(o_STM32_RX_Byte_Rising_c_602), 
            .O(o_STM32_RX_Byte_Rising[602]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[603]  (.I(o_STM32_RX_Byte_Rising_c_603), 
            .O(o_STM32_RX_Byte_Rising[603]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[604]  (.I(o_STM32_RX_Byte_Rising_c_604), 
            .O(o_STM32_RX_Byte_Rising[604]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[605]  (.I(o_STM32_RX_Byte_Rising_c_605), 
            .O(o_STM32_RX_Byte_Rising[605]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[606]  (.I(o_STM32_RX_Byte_Rising_c_606), 
            .O(o_STM32_RX_Byte_Rising[606]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[607]  (.I(o_STM32_RX_Byte_Rising_c_607), 
            .O(o_STM32_RX_Byte_Rising[607]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[608]  (.I(o_STM32_RX_Byte_Rising_c_608), 
            .O(o_STM32_RX_Byte_Rising[608]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[609]  (.I(o_STM32_RX_Byte_Rising_c_609), 
            .O(o_STM32_RX_Byte_Rising[609]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[610]  (.I(o_STM32_RX_Byte_Rising_c_610), 
            .O(o_STM32_RX_Byte_Rising[610]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[611]  (.I(o_STM32_RX_Byte_Rising_c_611), 
            .O(o_STM32_RX_Byte_Rising[611]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[612]  (.I(o_STM32_RX_Byte_Rising_c_612), 
            .O(o_STM32_RX_Byte_Rising[612]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[613]  (.I(o_STM32_RX_Byte_Rising_c_613), 
            .O(o_STM32_RX_Byte_Rising[613]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[614]  (.I(o_STM32_RX_Byte_Rising_c_614), 
            .O(o_STM32_RX_Byte_Rising[614]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[615]  (.I(o_STM32_RX_Byte_Rising_c_615), 
            .O(o_STM32_RX_Byte_Rising[615]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[616]  (.I(o_STM32_RX_Byte_Rising_c_616), 
            .O(o_STM32_RX_Byte_Rising[616]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[617]  (.I(o_STM32_RX_Byte_Rising_c_617), 
            .O(o_STM32_RX_Byte_Rising[617]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[618]  (.I(o_STM32_RX_Byte_Rising_c_618), 
            .O(o_STM32_RX_Byte_Rising[618]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[619]  (.I(o_STM32_RX_Byte_Rising_c_619), 
            .O(o_STM32_RX_Byte_Rising[619]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[620]  (.I(o_STM32_RX_Byte_Rising_c_620), 
            .O(o_STM32_RX_Byte_Rising[620]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[621]  (.I(o_STM32_RX_Byte_Rising_c_621), 
            .O(o_STM32_RX_Byte_Rising[621]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[622]  (.I(o_STM32_RX_Byte_Rising_c_622), 
            .O(o_STM32_RX_Byte_Rising[622]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[623]  (.I(o_STM32_RX_Byte_Rising_c_623), 
            .O(o_STM32_RX_Byte_Rising[623]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[624]  (.I(o_STM32_RX_Byte_Rising_c_624), 
            .O(o_STM32_RX_Byte_Rising[624]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[625]  (.I(o_STM32_RX_Byte_Rising_c_625), 
            .O(o_STM32_RX_Byte_Rising[625]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[626]  (.I(o_STM32_RX_Byte_Rising_c_626), 
            .O(o_STM32_RX_Byte_Rising[626]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[627]  (.I(o_STM32_RX_Byte_Rising_c_627), 
            .O(o_STM32_RX_Byte_Rising[627]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[628]  (.I(o_STM32_RX_Byte_Rising_c_628), 
            .O(o_STM32_RX_Byte_Rising[628]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[629]  (.I(o_STM32_RX_Byte_Rising_c_629), 
            .O(o_STM32_RX_Byte_Rising[629]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[630]  (.I(o_STM32_RX_Byte_Rising_c_630), 
            .O(o_STM32_RX_Byte_Rising[630]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[631]  (.I(o_STM32_RX_Byte_Rising_c_631), 
            .O(o_STM32_RX_Byte_Rising[631]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[632]  (.I(o_STM32_RX_Byte_Rising_c_632), 
            .O(o_STM32_RX_Byte_Rising[632]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[633]  (.I(o_STM32_RX_Byte_Rising_c_633), 
            .O(o_STM32_RX_Byte_Rising[633]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[634]  (.I(o_STM32_RX_Byte_Rising_c_634), 
            .O(o_STM32_RX_Byte_Rising[634]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[635]  (.I(o_STM32_RX_Byte_Rising_c_635), 
            .O(o_STM32_RX_Byte_Rising[635]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[636]  (.I(o_STM32_RX_Byte_Rising_c_636), 
            .O(o_STM32_RX_Byte_Rising[636]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[637]  (.I(o_STM32_RX_Byte_Rising_c_637), 
            .O(o_STM32_RX_Byte_Rising[637]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[638]  (.I(o_STM32_RX_Byte_Rising_c_638), 
            .O(o_STM32_RX_Byte_Rising[638]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[639]  (.I(o_STM32_RX_Byte_Rising_c_639), 
            .O(o_STM32_RX_Byte_Rising[639]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[640]  (.I(o_STM32_RX_Byte_Rising_c_640), 
            .O(o_STM32_RX_Byte_Rising[640]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[641]  (.I(o_STM32_RX_Byte_Rising_c_641), 
            .O(o_STM32_RX_Byte_Rising[641]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[642]  (.I(o_STM32_RX_Byte_Rising_c_642), 
            .O(o_STM32_RX_Byte_Rising[642]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[643]  (.I(o_STM32_RX_Byte_Rising_c_643), 
            .O(o_STM32_RX_Byte_Rising[643]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[644]  (.I(o_STM32_RX_Byte_Rising_c_644), 
            .O(o_STM32_RX_Byte_Rising[644]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[645]  (.I(o_STM32_RX_Byte_Rising_c_645), 
            .O(o_STM32_RX_Byte_Rising[645]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[646]  (.I(o_STM32_RX_Byte_Rising_c_646), 
            .O(o_STM32_RX_Byte_Rising[646]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[647]  (.I(o_STM32_RX_Byte_Rising_c_647), 
            .O(o_STM32_RX_Byte_Rising[647]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[648]  (.I(o_STM32_RX_Byte_Rising_c_648), 
            .O(o_STM32_RX_Byte_Rising[648]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[649]  (.I(o_STM32_RX_Byte_Rising_c_649), 
            .O(o_STM32_RX_Byte_Rising[649]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[650]  (.I(o_STM32_RX_Byte_Rising_c_650), 
            .O(o_STM32_RX_Byte_Rising[650]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[651]  (.I(o_STM32_RX_Byte_Rising_c_651), 
            .O(o_STM32_RX_Byte_Rising[651]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[652]  (.I(o_STM32_RX_Byte_Rising_c_652), 
            .O(o_STM32_RX_Byte_Rising[652]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[653]  (.I(o_STM32_RX_Byte_Rising_c_653), 
            .O(o_STM32_RX_Byte_Rising[653]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[654]  (.I(o_STM32_RX_Byte_Rising_c_654), 
            .O(o_STM32_RX_Byte_Rising[654]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[655]  (.I(o_STM32_RX_Byte_Rising_c_655), 
            .O(o_STM32_RX_Byte_Rising[655]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[656]  (.I(o_STM32_RX_Byte_Rising_c_656), 
            .O(o_STM32_RX_Byte_Rising[656]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[657]  (.I(o_STM32_RX_Byte_Rising_c_657), 
            .O(o_STM32_RX_Byte_Rising[657]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[658]  (.I(o_STM32_RX_Byte_Rising_c_658), 
            .O(o_STM32_RX_Byte_Rising[658]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[659]  (.I(o_STM32_RX_Byte_Rising_c_659), 
            .O(o_STM32_RX_Byte_Rising[659]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[660]  (.I(o_STM32_RX_Byte_Rising_c_660), 
            .O(o_STM32_RX_Byte_Rising[660]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[661]  (.I(o_STM32_RX_Byte_Rising_c_661), 
            .O(o_STM32_RX_Byte_Rising[661]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[662]  (.I(o_STM32_RX_Byte_Rising_c_662), 
            .O(o_STM32_RX_Byte_Rising[662]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[663]  (.I(o_STM32_RX_Byte_Rising_c_663), 
            .O(o_STM32_RX_Byte_Rising[663]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[664]  (.I(o_STM32_RX_Byte_Rising_c_664), 
            .O(o_STM32_RX_Byte_Rising[664]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[665]  (.I(o_STM32_RX_Byte_Rising_c_665), 
            .O(o_STM32_RX_Byte_Rising[665]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[666]  (.I(o_STM32_RX_Byte_Rising_c_666), 
            .O(o_STM32_RX_Byte_Rising[666]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[667]  (.I(o_STM32_RX_Byte_Rising_c_667), 
            .O(o_STM32_RX_Byte_Rising[667]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[668]  (.I(o_STM32_RX_Byte_Rising_c_668), 
            .O(o_STM32_RX_Byte_Rising[668]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[669]  (.I(o_STM32_RX_Byte_Rising_c_669), 
            .O(o_STM32_RX_Byte_Rising[669]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[670]  (.I(o_STM32_RX_Byte_Rising_c_670), 
            .O(o_STM32_RX_Byte_Rising[670]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[671]  (.I(o_STM32_RX_Byte_Rising_c_671), 
            .O(o_STM32_RX_Byte_Rising[671]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[672]  (.I(o_STM32_RX_Byte_Rising_c_672), 
            .O(o_STM32_RX_Byte_Rising[672]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[673]  (.I(o_STM32_RX_Byte_Rising_c_673), 
            .O(o_STM32_RX_Byte_Rising[673]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[674]  (.I(o_STM32_RX_Byte_Rising_c_674), 
            .O(o_STM32_RX_Byte_Rising[674]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[675]  (.I(o_STM32_RX_Byte_Rising_c_675), 
            .O(o_STM32_RX_Byte_Rising[675]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[676]  (.I(o_STM32_RX_Byte_Rising_c_676), 
            .O(o_STM32_RX_Byte_Rising[676]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[677]  (.I(o_STM32_RX_Byte_Rising_c_677), 
            .O(o_STM32_RX_Byte_Rising[677]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[678]  (.I(o_STM32_RX_Byte_Rising_c_678), 
            .O(o_STM32_RX_Byte_Rising[678]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[679]  (.I(o_STM32_RX_Byte_Rising_c_679), 
            .O(o_STM32_RX_Byte_Rising[679]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[680]  (.I(o_STM32_RX_Byte_Rising_c_680), 
            .O(o_STM32_RX_Byte_Rising[680]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[681]  (.I(o_STM32_RX_Byte_Rising_c_681), 
            .O(o_STM32_RX_Byte_Rising[681]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[682]  (.I(o_STM32_RX_Byte_Rising_c_682), 
            .O(o_STM32_RX_Byte_Rising[682]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[683]  (.I(o_STM32_RX_Byte_Rising_c_683), 
            .O(o_STM32_RX_Byte_Rising[683]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[684]  (.I(o_STM32_RX_Byte_Rising_c_684), 
            .O(o_STM32_RX_Byte_Rising[684]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[685]  (.I(o_STM32_RX_Byte_Rising_c_685), 
            .O(o_STM32_RX_Byte_Rising[685]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[686]  (.I(o_STM32_RX_Byte_Rising_c_686), 
            .O(o_STM32_RX_Byte_Rising[686]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[687]  (.I(o_STM32_RX_Byte_Rising_c_687), 
            .O(o_STM32_RX_Byte_Rising[687]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[688]  (.I(o_STM32_RX_Byte_Rising_c_688), 
            .O(o_STM32_RX_Byte_Rising[688]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[689]  (.I(o_STM32_RX_Byte_Rising_c_689), 
            .O(o_STM32_RX_Byte_Rising[689]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[690]  (.I(o_STM32_RX_Byte_Rising_c_690), 
            .O(o_STM32_RX_Byte_Rising[690]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[691]  (.I(o_STM32_RX_Byte_Rising_c_691), 
            .O(o_STM32_RX_Byte_Rising[691]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[692]  (.I(o_STM32_RX_Byte_Rising_c_692), 
            .O(o_STM32_RX_Byte_Rising[692]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[693]  (.I(o_STM32_RX_Byte_Rising_c_693), 
            .O(o_STM32_RX_Byte_Rising[693]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[694]  (.I(o_STM32_RX_Byte_Rising_c_694), 
            .O(o_STM32_RX_Byte_Rising[694]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[695]  (.I(o_STM32_RX_Byte_Rising_c_695), 
            .O(o_STM32_RX_Byte_Rising[695]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[696]  (.I(o_STM32_RX_Byte_Rising_c_696), 
            .O(o_STM32_RX_Byte_Rising[696]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[697]  (.I(o_STM32_RX_Byte_Rising_c_697), 
            .O(o_STM32_RX_Byte_Rising[697]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[698]  (.I(o_STM32_RX_Byte_Rising_c_698), 
            .O(o_STM32_RX_Byte_Rising[698]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[699]  (.I(o_STM32_RX_Byte_Rising_c_699), 
            .O(o_STM32_RX_Byte_Rising[699]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[700]  (.I(o_STM32_RX_Byte_Rising_c_700), 
            .O(o_STM32_RX_Byte_Rising[700]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[701]  (.I(o_STM32_RX_Byte_Rising_c_701), 
            .O(o_STM32_RX_Byte_Rising[701]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[702]  (.I(o_STM32_RX_Byte_Rising_c_702), 
            .O(o_STM32_RX_Byte_Rising[702]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[703]  (.I(o_STM32_RX_Byte_Rising_c_703), 
            .O(o_STM32_RX_Byte_Rising[703]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[704]  (.I(o_STM32_RX_Byte_Rising_c_704), 
            .O(o_STM32_RX_Byte_Rising[704]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[705]  (.I(o_STM32_RX_Byte_Rising_c_705), 
            .O(o_STM32_RX_Byte_Rising[705]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[706]  (.I(o_STM32_RX_Byte_Rising_c_706), 
            .O(o_STM32_RX_Byte_Rising[706]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[707]  (.I(o_STM32_RX_Byte_Rising_c_707), 
            .O(o_STM32_RX_Byte_Rising[707]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[708]  (.I(o_STM32_RX_Byte_Rising_c_708), 
            .O(o_STM32_RX_Byte_Rising[708]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[709]  (.I(o_STM32_RX_Byte_Rising_c_709), 
            .O(o_STM32_RX_Byte_Rising[709]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[710]  (.I(o_STM32_RX_Byte_Rising_c_710), 
            .O(o_STM32_RX_Byte_Rising[710]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[711]  (.I(o_STM32_RX_Byte_Rising_c_711), 
            .O(o_STM32_RX_Byte_Rising[711]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[712]  (.I(o_STM32_RX_Byte_Rising_c_712), 
            .O(o_STM32_RX_Byte_Rising[712]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[713]  (.I(o_STM32_RX_Byte_Rising_c_713), 
            .O(o_STM32_RX_Byte_Rising[713]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[714]  (.I(o_STM32_RX_Byte_Rising_c_714), 
            .O(o_STM32_RX_Byte_Rising[714]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[715]  (.I(o_STM32_RX_Byte_Rising_c_715), 
            .O(o_STM32_RX_Byte_Rising[715]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[716]  (.I(o_STM32_RX_Byte_Rising_c_716), 
            .O(o_STM32_RX_Byte_Rising[716]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[717]  (.I(o_STM32_RX_Byte_Rising_c_717), 
            .O(o_STM32_RX_Byte_Rising[717]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[718]  (.I(o_STM32_RX_Byte_Rising_c_718), 
            .O(o_STM32_RX_Byte_Rising[718]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[719]  (.I(o_STM32_RX_Byte_Rising_c_719), 
            .O(o_STM32_RX_Byte_Rising[719]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[720]  (.I(o_STM32_RX_Byte_Rising_c_720), 
            .O(o_STM32_RX_Byte_Rising[720]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[721]  (.I(o_STM32_RX_Byte_Rising_c_721), 
            .O(o_STM32_RX_Byte_Rising[721]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[722]  (.I(o_STM32_RX_Byte_Rising_c_722), 
            .O(o_STM32_RX_Byte_Rising[722]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[723]  (.I(o_STM32_RX_Byte_Rising_c_723), 
            .O(o_STM32_RX_Byte_Rising[723]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[724]  (.I(o_STM32_RX_Byte_Rising_c_724), 
            .O(o_STM32_RX_Byte_Rising[724]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[725]  (.I(o_STM32_RX_Byte_Rising_c_725), 
            .O(o_STM32_RX_Byte_Rising[725]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[726]  (.I(o_STM32_RX_Byte_Rising_c_726), 
            .O(o_STM32_RX_Byte_Rising[726]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[727]  (.I(o_STM32_RX_Byte_Rising_c_727), 
            .O(o_STM32_RX_Byte_Rising[727]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[728]  (.I(o_STM32_RX_Byte_Rising_c_728), 
            .O(o_STM32_RX_Byte_Rising[728]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[729]  (.I(o_STM32_RX_Byte_Rising_c_729), 
            .O(o_STM32_RX_Byte_Rising[729]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[730]  (.I(o_STM32_RX_Byte_Rising_c_730), 
            .O(o_STM32_RX_Byte_Rising[730]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[731]  (.I(o_STM32_RX_Byte_Rising_c_731), 
            .O(o_STM32_RX_Byte_Rising[731]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[732]  (.I(o_STM32_RX_Byte_Rising_c_732), 
            .O(o_STM32_RX_Byte_Rising[732]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[733]  (.I(o_STM32_RX_Byte_Rising_c_733), 
            .O(o_STM32_RX_Byte_Rising[733]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[734]  (.I(o_STM32_RX_Byte_Rising_c_734), 
            .O(o_STM32_RX_Byte_Rising[734]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[735]  (.I(o_STM32_RX_Byte_Rising_c_735), 
            .O(o_STM32_RX_Byte_Rising[735]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[736]  (.I(o_STM32_RX_Byte_Rising_c_736), 
            .O(o_STM32_RX_Byte_Rising[736]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[737]  (.I(o_STM32_RX_Byte_Rising_c_737), 
            .O(o_STM32_RX_Byte_Rising[737]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[738]  (.I(o_STM32_RX_Byte_Rising_c_738), 
            .O(o_STM32_RX_Byte_Rising[738]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[739]  (.I(o_STM32_RX_Byte_Rising_c_739), 
            .O(o_STM32_RX_Byte_Rising[739]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[740]  (.I(o_STM32_RX_Byte_Rising_c_740), 
            .O(o_STM32_RX_Byte_Rising[740]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[741]  (.I(o_STM32_RX_Byte_Rising_c_741), 
            .O(o_STM32_RX_Byte_Rising[741]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[742]  (.I(o_STM32_RX_Byte_Rising_c_742), 
            .O(o_STM32_RX_Byte_Rising[742]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[743]  (.I(o_STM32_RX_Byte_Rising_c_743), 
            .O(o_STM32_RX_Byte_Rising[743]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[744]  (.I(o_STM32_RX_Byte_Rising_c_744), 
            .O(o_STM32_RX_Byte_Rising[744]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[745]  (.I(o_STM32_RX_Byte_Rising_c_745), 
            .O(o_STM32_RX_Byte_Rising[745]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[746]  (.I(o_STM32_RX_Byte_Rising_c_746), 
            .O(o_STM32_RX_Byte_Rising[746]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[747]  (.I(o_STM32_RX_Byte_Rising_c_747), 
            .O(o_STM32_RX_Byte_Rising[747]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[748]  (.I(o_STM32_RX_Byte_Rising_c_748), 
            .O(o_STM32_RX_Byte_Rising[748]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[749]  (.I(o_STM32_RX_Byte_Rising_c_749), 
            .O(o_STM32_RX_Byte_Rising[749]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[750]  (.I(o_STM32_RX_Byte_Rising_c_750), 
            .O(o_STM32_RX_Byte_Rising[750]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[751]  (.I(o_STM32_RX_Byte_Rising_c_751), 
            .O(o_STM32_RX_Byte_Rising[751]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[752]  (.I(o_STM32_RX_Byte_Rising_c_752), 
            .O(o_STM32_RX_Byte_Rising[752]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[753]  (.I(o_STM32_RX_Byte_Rising_c_753), 
            .O(o_STM32_RX_Byte_Rising[753]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[754]  (.I(o_STM32_RX_Byte_Rising_c_754), 
            .O(o_STM32_RX_Byte_Rising[754]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[755]  (.I(o_STM32_RX_Byte_Rising_c_755), 
            .O(o_STM32_RX_Byte_Rising[755]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[756]  (.I(o_STM32_RX_Byte_Rising_c_756), 
            .O(o_STM32_RX_Byte_Rising[756]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[757]  (.I(o_STM32_RX_Byte_Rising_c_757), 
            .O(o_STM32_RX_Byte_Rising[757]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[758]  (.I(o_STM32_RX_Byte_Rising_c_758), 
            .O(o_STM32_RX_Byte_Rising[758]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[759]  (.I(o_STM32_RX_Byte_Rising_c_759), 
            .O(o_STM32_RX_Byte_Rising[759]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[760]  (.I(o_STM32_RX_Byte_Rising_c_760), 
            .O(o_STM32_RX_Byte_Rising[760]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[761]  (.I(o_STM32_RX_Byte_Rising_c_761), 
            .O(o_STM32_RX_Byte_Rising[761]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[762]  (.I(o_STM32_RX_Byte_Rising_c_762), 
            .O(o_STM32_RX_Byte_Rising[762]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[763]  (.I(o_STM32_RX_Byte_Rising_c_763), 
            .O(o_STM32_RX_Byte_Rising[763]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[764]  (.I(o_STM32_RX_Byte_Rising_c_764), 
            .O(o_STM32_RX_Byte_Rising[764]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[765]  (.I(o_STM32_RX_Byte_Rising_c_765), 
            .O(o_STM32_RX_Byte_Rising[765]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[766]  (.I(o_STM32_RX_Byte_Rising_c_766), 
            .O(o_STM32_RX_Byte_Rising[766]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[767]  (.I(o_STM32_RX_Byte_Rising_c_767), 
            .O(o_STM32_RX_Byte_Rising[767]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[768]  (.I(o_STM32_RX_Byte_Rising_c_768), 
            .O(o_STM32_RX_Byte_Rising[768]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[769]  (.I(o_STM32_RX_Byte_Rising_c_769), 
            .O(o_STM32_RX_Byte_Rising[769]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[770]  (.I(o_STM32_RX_Byte_Rising_c_770), 
            .O(o_STM32_RX_Byte_Rising[770]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[771]  (.I(o_STM32_RX_Byte_Rising_c_771), 
            .O(o_STM32_RX_Byte_Rising[771]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[772]  (.I(o_STM32_RX_Byte_Rising_c_772), 
            .O(o_STM32_RX_Byte_Rising[772]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[773]  (.I(o_STM32_RX_Byte_Rising_c_773), 
            .O(o_STM32_RX_Byte_Rising[773]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[774]  (.I(o_STM32_RX_Byte_Rising_c_774), 
            .O(o_STM32_RX_Byte_Rising[774]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[775]  (.I(o_STM32_RX_Byte_Rising_c_775), 
            .O(o_STM32_RX_Byte_Rising[775]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[776]  (.I(o_STM32_RX_Byte_Rising_c_776), 
            .O(o_STM32_RX_Byte_Rising[776]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[777]  (.I(o_STM32_RX_Byte_Rising_c_777), 
            .O(o_STM32_RX_Byte_Rising[777]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[778]  (.I(o_STM32_RX_Byte_Rising_c_778), 
            .O(o_STM32_RX_Byte_Rising[778]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[779]  (.I(o_STM32_RX_Byte_Rising_c_779), 
            .O(o_STM32_RX_Byte_Rising[779]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[780]  (.I(o_STM32_RX_Byte_Rising_c_780), 
            .O(o_STM32_RX_Byte_Rising[780]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[781]  (.I(o_STM32_RX_Byte_Rising_c_781), 
            .O(o_STM32_RX_Byte_Rising[781]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[782]  (.I(o_STM32_RX_Byte_Rising_c_782), 
            .O(o_STM32_RX_Byte_Rising[782]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[783]  (.I(o_STM32_RX_Byte_Rising_c_783), 
            .O(o_STM32_RX_Byte_Rising[783]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[784]  (.I(o_STM32_RX_Byte_Rising_c_784), 
            .O(o_STM32_RX_Byte_Rising[784]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[785]  (.I(o_STM32_RX_Byte_Rising_c_785), 
            .O(o_STM32_RX_Byte_Rising[785]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[786]  (.I(o_STM32_RX_Byte_Rising_c_786), 
            .O(o_STM32_RX_Byte_Rising[786]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[787]  (.I(o_STM32_RX_Byte_Rising_c_787), 
            .O(o_STM32_RX_Byte_Rising[787]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[788]  (.I(o_STM32_RX_Byte_Rising_c_788), 
            .O(o_STM32_RX_Byte_Rising[788]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[789]  (.I(o_STM32_RX_Byte_Rising_c_789), 
            .O(o_STM32_RX_Byte_Rising[789]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[790]  (.I(o_STM32_RX_Byte_Rising_c_790), 
            .O(o_STM32_RX_Byte_Rising[790]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[791]  (.I(o_STM32_RX_Byte_Rising_c_791), 
            .O(o_STM32_RX_Byte_Rising[791]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[792]  (.I(o_STM32_RX_Byte_Rising_c_792), 
            .O(o_STM32_RX_Byte_Rising[792]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[793]  (.I(o_STM32_RX_Byte_Rising_c_793), 
            .O(o_STM32_RX_Byte_Rising[793]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[794]  (.I(o_STM32_RX_Byte_Rising_c_794), 
            .O(o_STM32_RX_Byte_Rising[794]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[795]  (.I(o_STM32_RX_Byte_Rising_c_795), 
            .O(o_STM32_RX_Byte_Rising[795]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[796]  (.I(o_STM32_RX_Byte_Rising_c_796), 
            .O(o_STM32_RX_Byte_Rising[796]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[797]  (.I(o_STM32_RX_Byte_Rising_c_797), 
            .O(o_STM32_RX_Byte_Rising[797]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[798]  (.I(o_STM32_RX_Byte_Rising_c_798), 
            .O(o_STM32_RX_Byte_Rising[798]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[799]  (.I(o_STM32_RX_Byte_Rising_c_799), 
            .O(o_STM32_RX_Byte_Rising[799]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[800]  (.I(o_STM32_RX_Byte_Rising_c_800), 
            .O(o_STM32_RX_Byte_Rising[800]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[801]  (.I(o_STM32_RX_Byte_Rising_c_801), 
            .O(o_STM32_RX_Byte_Rising[801]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[802]  (.I(o_STM32_RX_Byte_Rising_c_802), 
            .O(o_STM32_RX_Byte_Rising[802]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[803]  (.I(o_STM32_RX_Byte_Rising_c_803), 
            .O(o_STM32_RX_Byte_Rising[803]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[804]  (.I(o_STM32_RX_Byte_Rising_c_804), 
            .O(o_STM32_RX_Byte_Rising[804]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[805]  (.I(o_STM32_RX_Byte_Rising_c_805), 
            .O(o_STM32_RX_Byte_Rising[805]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[806]  (.I(o_STM32_RX_Byte_Rising_c_806), 
            .O(o_STM32_RX_Byte_Rising[806]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[807]  (.I(o_STM32_RX_Byte_Rising_c_807), 
            .O(o_STM32_RX_Byte_Rising[807]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[808]  (.I(o_STM32_RX_Byte_Rising_c_808), 
            .O(o_STM32_RX_Byte_Rising[808]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[809]  (.I(o_STM32_RX_Byte_Rising_c_809), 
            .O(o_STM32_RX_Byte_Rising[809]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[810]  (.I(o_STM32_RX_Byte_Rising_c_810), 
            .O(o_STM32_RX_Byte_Rising[810]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[811]  (.I(o_STM32_RX_Byte_Rising_c_811), 
            .O(o_STM32_RX_Byte_Rising[811]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[812]  (.I(o_STM32_RX_Byte_Rising_c_812), 
            .O(o_STM32_RX_Byte_Rising[812]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[813]  (.I(o_STM32_RX_Byte_Rising_c_813), 
            .O(o_STM32_RX_Byte_Rising[813]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[814]  (.I(o_STM32_RX_Byte_Rising_c_814), 
            .O(o_STM32_RX_Byte_Rising[814]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[815]  (.I(o_STM32_RX_Byte_Rising_c_815), 
            .O(o_STM32_RX_Byte_Rising[815]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[816]  (.I(o_STM32_RX_Byte_Rising_c_816), 
            .O(o_STM32_RX_Byte_Rising[816]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[817]  (.I(o_STM32_RX_Byte_Rising_c_817), 
            .O(o_STM32_RX_Byte_Rising[817]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[818]  (.I(o_STM32_RX_Byte_Rising_c_818), 
            .O(o_STM32_RX_Byte_Rising[818]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[819]  (.I(o_STM32_RX_Byte_Rising_c_819), 
            .O(o_STM32_RX_Byte_Rising[819]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[820]  (.I(o_STM32_RX_Byte_Rising_c_820), 
            .O(o_STM32_RX_Byte_Rising[820]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[821]  (.I(o_STM32_RX_Byte_Rising_c_821), 
            .O(o_STM32_RX_Byte_Rising[821]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[822]  (.I(o_STM32_RX_Byte_Rising_c_822), 
            .O(o_STM32_RX_Byte_Rising[822]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[823]  (.I(o_STM32_RX_Byte_Rising_c_823), 
            .O(o_STM32_RX_Byte_Rising[823]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[824]  (.I(o_STM32_RX_Byte_Rising_c_824), 
            .O(o_STM32_RX_Byte_Rising[824]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[825]  (.I(o_STM32_RX_Byte_Rising_c_825), 
            .O(o_STM32_RX_Byte_Rising[825]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[826]  (.I(o_STM32_RX_Byte_Rising_c_826), 
            .O(o_STM32_RX_Byte_Rising[826]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[827]  (.I(o_STM32_RX_Byte_Rising_c_827), 
            .O(o_STM32_RX_Byte_Rising[827]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[828]  (.I(o_STM32_RX_Byte_Rising_c_828), 
            .O(o_STM32_RX_Byte_Rising[828]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[829]  (.I(o_STM32_RX_Byte_Rising_c_829), 
            .O(o_STM32_RX_Byte_Rising[829]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[830]  (.I(o_STM32_RX_Byte_Rising_c_830), 
            .O(o_STM32_RX_Byte_Rising[830]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[831]  (.I(o_STM32_RX_Byte_Rising_c_831), 
            .O(o_STM32_RX_Byte_Rising[831]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[832]  (.I(o_STM32_RX_Byte_Rising_c_832), 
            .O(o_STM32_RX_Byte_Rising[832]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[833]  (.I(o_STM32_RX_Byte_Rising_c_833), 
            .O(o_STM32_RX_Byte_Rising[833]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[834]  (.I(o_STM32_RX_Byte_Rising_c_834), 
            .O(o_STM32_RX_Byte_Rising[834]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[835]  (.I(o_STM32_RX_Byte_Rising_c_835), 
            .O(o_STM32_RX_Byte_Rising[835]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[836]  (.I(o_STM32_RX_Byte_Rising_c_836), 
            .O(o_STM32_RX_Byte_Rising[836]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[837]  (.I(o_STM32_RX_Byte_Rising_c_837), 
            .O(o_STM32_RX_Byte_Rising[837]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[838]  (.I(o_STM32_RX_Byte_Rising_c_838), 
            .O(o_STM32_RX_Byte_Rising[838]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[839]  (.I(o_STM32_RX_Byte_Rising_c_839), 
            .O(o_STM32_RX_Byte_Rising[839]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[840]  (.I(o_STM32_RX_Byte_Rising_c_840), 
            .O(o_STM32_RX_Byte_Rising[840]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[841]  (.I(o_STM32_RX_Byte_Rising_c_841), 
            .O(o_STM32_RX_Byte_Rising[841]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[842]  (.I(o_STM32_RX_Byte_Rising_c_842), 
            .O(o_STM32_RX_Byte_Rising[842]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[843]  (.I(o_STM32_RX_Byte_Rising_c_843), 
            .O(o_STM32_RX_Byte_Rising[843]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[844]  (.I(o_STM32_RX_Byte_Rising_c_844), 
            .O(o_STM32_RX_Byte_Rising[844]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[845]  (.I(o_STM32_RX_Byte_Rising_c_845), 
            .O(o_STM32_RX_Byte_Rising[845]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[846]  (.I(o_STM32_RX_Byte_Rising_c_846), 
            .O(o_STM32_RX_Byte_Rising[846]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[847]  (.I(o_STM32_RX_Byte_Rising_c_847), 
            .O(o_STM32_RX_Byte_Rising[847]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[848]  (.I(o_STM32_RX_Byte_Rising_c_848), 
            .O(o_STM32_RX_Byte_Rising[848]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[849]  (.I(o_STM32_RX_Byte_Rising_c_849), 
            .O(o_STM32_RX_Byte_Rising[849]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[850]  (.I(o_STM32_RX_Byte_Rising_c_850), 
            .O(o_STM32_RX_Byte_Rising[850]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[851]  (.I(o_STM32_RX_Byte_Rising_c_851), 
            .O(o_STM32_RX_Byte_Rising[851]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[852]  (.I(o_STM32_RX_Byte_Rising_c_852), 
            .O(o_STM32_RX_Byte_Rising[852]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[853]  (.I(o_STM32_RX_Byte_Rising_c_853), 
            .O(o_STM32_RX_Byte_Rising[853]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[854]  (.I(o_STM32_RX_Byte_Rising_c_854), 
            .O(o_STM32_RX_Byte_Rising[854]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[855]  (.I(o_STM32_RX_Byte_Rising_c_855), 
            .O(o_STM32_RX_Byte_Rising[855]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[856]  (.I(o_STM32_RX_Byte_Rising_c_856), 
            .O(o_STM32_RX_Byte_Rising[856]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[857]  (.I(o_STM32_RX_Byte_Rising_c_857), 
            .O(o_STM32_RX_Byte_Rising[857]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[858]  (.I(o_STM32_RX_Byte_Rising_c_858), 
            .O(o_STM32_RX_Byte_Rising[858]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[859]  (.I(o_STM32_RX_Byte_Rising_c_859), 
            .O(o_STM32_RX_Byte_Rising[859]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[860]  (.I(o_STM32_RX_Byte_Rising_c_860), 
            .O(o_STM32_RX_Byte_Rising[860]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[861]  (.I(o_STM32_RX_Byte_Rising_c_861), 
            .O(o_STM32_RX_Byte_Rising[861]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[862]  (.I(o_STM32_RX_Byte_Rising_c_862), 
            .O(o_STM32_RX_Byte_Rising[862]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[863]  (.I(o_STM32_RX_Byte_Rising_c_863), 
            .O(o_STM32_RX_Byte_Rising[863]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[864]  (.I(o_STM32_RX_Byte_Rising_c_864), 
            .O(o_STM32_RX_Byte_Rising[864]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[865]  (.I(o_STM32_RX_Byte_Rising_c_865), 
            .O(o_STM32_RX_Byte_Rising[865]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[866]  (.I(o_STM32_RX_Byte_Rising_c_866), 
            .O(o_STM32_RX_Byte_Rising[866]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[867]  (.I(o_STM32_RX_Byte_Rising_c_867), 
            .O(o_STM32_RX_Byte_Rising[867]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[868]  (.I(o_STM32_RX_Byte_Rising_c_868), 
            .O(o_STM32_RX_Byte_Rising[868]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[869]  (.I(o_STM32_RX_Byte_Rising_c_869), 
            .O(o_STM32_RX_Byte_Rising[869]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[870]  (.I(o_STM32_RX_Byte_Rising_c_870), 
            .O(o_STM32_RX_Byte_Rising[870]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[871]  (.I(o_STM32_RX_Byte_Rising_c_871), 
            .O(o_STM32_RX_Byte_Rising[871]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[872]  (.I(o_STM32_RX_Byte_Rising_c_872), 
            .O(o_STM32_RX_Byte_Rising[872]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[873]  (.I(o_STM32_RX_Byte_Rising_c_873), 
            .O(o_STM32_RX_Byte_Rising[873]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[874]  (.I(o_STM32_RX_Byte_Rising_c_874), 
            .O(o_STM32_RX_Byte_Rising[874]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[875]  (.I(o_STM32_RX_Byte_Rising_c_875), 
            .O(o_STM32_RX_Byte_Rising[875]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[876]  (.I(o_STM32_RX_Byte_Rising_c_876), 
            .O(o_STM32_RX_Byte_Rising[876]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[877]  (.I(o_STM32_RX_Byte_Rising_c_877), 
            .O(o_STM32_RX_Byte_Rising[877]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[878]  (.I(o_STM32_RX_Byte_Rising_c_878), 
            .O(o_STM32_RX_Byte_Rising[878]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[879]  (.I(o_STM32_RX_Byte_Rising_c_879), 
            .O(o_STM32_RX_Byte_Rising[879]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[880]  (.I(o_STM32_RX_Byte_Rising_c_880), 
            .O(o_STM32_RX_Byte_Rising[880]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[881]  (.I(o_STM32_RX_Byte_Rising_c_881), 
            .O(o_STM32_RX_Byte_Rising[881]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[882]  (.I(o_STM32_RX_Byte_Rising_c_882), 
            .O(o_STM32_RX_Byte_Rising[882]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[883]  (.I(o_STM32_RX_Byte_Rising_c_883), 
            .O(o_STM32_RX_Byte_Rising[883]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[884]  (.I(o_STM32_RX_Byte_Rising_c_884), 
            .O(o_STM32_RX_Byte_Rising[884]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[885]  (.I(o_STM32_RX_Byte_Rising_c_885), 
            .O(o_STM32_RX_Byte_Rising[885]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[886]  (.I(o_STM32_RX_Byte_Rising_c_886), 
            .O(o_STM32_RX_Byte_Rising[886]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[887]  (.I(o_STM32_RX_Byte_Rising_c_887), 
            .O(o_STM32_RX_Byte_Rising[887]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[888]  (.I(o_STM32_RX_Byte_Rising_c_888), 
            .O(o_STM32_RX_Byte_Rising[888]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[889]  (.I(o_STM32_RX_Byte_Rising_c_889), 
            .O(o_STM32_RX_Byte_Rising[889]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[890]  (.I(o_STM32_RX_Byte_Rising_c_890), 
            .O(o_STM32_RX_Byte_Rising[890]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[891]  (.I(o_STM32_RX_Byte_Rising_c_891), 
            .O(o_STM32_RX_Byte_Rising[891]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[892]  (.I(o_STM32_RX_Byte_Rising_c_892), 
            .O(o_STM32_RX_Byte_Rising[892]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[893]  (.I(o_STM32_RX_Byte_Rising_c_893), 
            .O(o_STM32_RX_Byte_Rising[893]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[894]  (.I(o_STM32_RX_Byte_Rising_c_894), 
            .O(o_STM32_RX_Byte_Rising[894]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[895]  (.I(o_STM32_RX_Byte_Rising_c_895), 
            .O(o_STM32_RX_Byte_Rising[895]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[896]  (.I(o_STM32_RX_Byte_Rising_c_896), 
            .O(o_STM32_RX_Byte_Rising[896]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[897]  (.I(o_STM32_RX_Byte_Rising_c_897), 
            .O(o_STM32_RX_Byte_Rising[897]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[898]  (.I(o_STM32_RX_Byte_Rising_c_898), 
            .O(o_STM32_RX_Byte_Rising[898]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[899]  (.I(o_STM32_RX_Byte_Rising_c_899), 
            .O(o_STM32_RX_Byte_Rising[899]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[900]  (.I(o_STM32_RX_Byte_Rising_c_900), 
            .O(o_STM32_RX_Byte_Rising[900]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[901]  (.I(o_STM32_RX_Byte_Rising_c_901), 
            .O(o_STM32_RX_Byte_Rising[901]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[902]  (.I(o_STM32_RX_Byte_Rising_c_902), 
            .O(o_STM32_RX_Byte_Rising[902]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[903]  (.I(o_STM32_RX_Byte_Rising_c_903), 
            .O(o_STM32_RX_Byte_Rising[903]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[904]  (.I(o_STM32_RX_Byte_Rising_c_904), 
            .O(o_STM32_RX_Byte_Rising[904]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[905]  (.I(o_STM32_RX_Byte_Rising_c_905), 
            .O(o_STM32_RX_Byte_Rising[905]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[906]  (.I(o_STM32_RX_Byte_Rising_c_906), 
            .O(o_STM32_RX_Byte_Rising[906]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[907]  (.I(o_STM32_RX_Byte_Rising_c_907), 
            .O(o_STM32_RX_Byte_Rising[907]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[908]  (.I(o_STM32_RX_Byte_Rising_c_908), 
            .O(o_STM32_RX_Byte_Rising[908]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[909]  (.I(o_STM32_RX_Byte_Rising_c_909), 
            .O(o_STM32_RX_Byte_Rising[909]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[910]  (.I(o_STM32_RX_Byte_Rising_c_910), 
            .O(o_STM32_RX_Byte_Rising[910]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[911]  (.I(o_STM32_RX_Byte_Rising_c_911), 
            .O(o_STM32_RX_Byte_Rising[911]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[912]  (.I(o_STM32_RX_Byte_Rising_c_912), 
            .O(o_STM32_RX_Byte_Rising[912]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[913]  (.I(o_STM32_RX_Byte_Rising_c_913), 
            .O(o_STM32_RX_Byte_Rising[913]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[914]  (.I(o_STM32_RX_Byte_Rising_c_914), 
            .O(o_STM32_RX_Byte_Rising[914]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[915]  (.I(o_STM32_RX_Byte_Rising_c_915), 
            .O(o_STM32_RX_Byte_Rising[915]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[916]  (.I(o_STM32_RX_Byte_Rising_c_916), 
            .O(o_STM32_RX_Byte_Rising[916]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[917]  (.I(o_STM32_RX_Byte_Rising_c_917), 
            .O(o_STM32_RX_Byte_Rising[917]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[918]  (.I(o_STM32_RX_Byte_Rising_c_918), 
            .O(o_STM32_RX_Byte_Rising[918]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[919]  (.I(o_STM32_RX_Byte_Rising_c_919), 
            .O(o_STM32_RX_Byte_Rising[919]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[920]  (.I(o_STM32_RX_Byte_Rising_c_920), 
            .O(o_STM32_RX_Byte_Rising[920]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[921]  (.I(o_STM32_RX_Byte_Rising_c_921), 
            .O(o_STM32_RX_Byte_Rising[921]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[922]  (.I(o_STM32_RX_Byte_Rising_c_922), 
            .O(o_STM32_RX_Byte_Rising[922]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[923]  (.I(o_STM32_RX_Byte_Rising_c_923), 
            .O(o_STM32_RX_Byte_Rising[923]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[924]  (.I(o_STM32_RX_Byte_Rising_c_924), 
            .O(o_STM32_RX_Byte_Rising[924]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[925]  (.I(o_STM32_RX_Byte_Rising_c_925), 
            .O(o_STM32_RX_Byte_Rising[925]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[926]  (.I(o_STM32_RX_Byte_Rising_c_926), 
            .O(o_STM32_RX_Byte_Rising[926]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[927]  (.I(o_STM32_RX_Byte_Rising_c_927), 
            .O(o_STM32_RX_Byte_Rising[927]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[928]  (.I(o_STM32_RX_Byte_Rising_c_928), 
            .O(o_STM32_RX_Byte_Rising[928]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[929]  (.I(o_STM32_RX_Byte_Rising_c_929), 
            .O(o_STM32_RX_Byte_Rising[929]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[930]  (.I(o_STM32_RX_Byte_Rising_c_930), 
            .O(o_STM32_RX_Byte_Rising[930]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[931]  (.I(o_STM32_RX_Byte_Rising_c_931), 
            .O(o_STM32_RX_Byte_Rising[931]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[932]  (.I(o_STM32_RX_Byte_Rising_c_932), 
            .O(o_STM32_RX_Byte_Rising[932]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[933]  (.I(o_STM32_RX_Byte_Rising_c_933), 
            .O(o_STM32_RX_Byte_Rising[933]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[934]  (.I(o_STM32_RX_Byte_Rising_c_934), 
            .O(o_STM32_RX_Byte_Rising[934]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[935]  (.I(o_STM32_RX_Byte_Rising_c_935), 
            .O(o_STM32_RX_Byte_Rising[935]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[936]  (.I(o_STM32_RX_Byte_Rising_c_936), 
            .O(o_STM32_RX_Byte_Rising[936]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[937]  (.I(o_STM32_RX_Byte_Rising_c_937), 
            .O(o_STM32_RX_Byte_Rising[937]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[938]  (.I(o_STM32_RX_Byte_Rising_c_938), 
            .O(o_STM32_RX_Byte_Rising[938]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[939]  (.I(o_STM32_RX_Byte_Rising_c_939), 
            .O(o_STM32_RX_Byte_Rising[939]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[940]  (.I(o_STM32_RX_Byte_Rising_c_940), 
            .O(o_STM32_RX_Byte_Rising[940]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[941]  (.I(o_STM32_RX_Byte_Rising_c_941), 
            .O(o_STM32_RX_Byte_Rising[941]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[942]  (.I(o_STM32_RX_Byte_Rising_c_942), 
            .O(o_STM32_RX_Byte_Rising[942]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[943]  (.I(o_STM32_RX_Byte_Rising_c_943), 
            .O(o_STM32_RX_Byte_Rising[943]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[944]  (.I(o_STM32_RX_Byte_Rising_c_944), 
            .O(o_STM32_RX_Byte_Rising[944]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[945]  (.I(o_STM32_RX_Byte_Rising_c_945), 
            .O(o_STM32_RX_Byte_Rising[945]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[946]  (.I(o_STM32_RX_Byte_Rising_c_946), 
            .O(o_STM32_RX_Byte_Rising[946]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[947]  (.I(o_STM32_RX_Byte_Rising_c_947), 
            .O(o_STM32_RX_Byte_Rising[947]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[948]  (.I(o_STM32_RX_Byte_Rising_c_948), 
            .O(o_STM32_RX_Byte_Rising[948]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[949]  (.I(o_STM32_RX_Byte_Rising_c_949), 
            .O(o_STM32_RX_Byte_Rising[949]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[950]  (.I(o_STM32_RX_Byte_Rising_c_950), 
            .O(o_STM32_RX_Byte_Rising[950]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[951]  (.I(o_STM32_RX_Byte_Rising_c_951), 
            .O(o_STM32_RX_Byte_Rising[951]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[952]  (.I(o_STM32_RX_Byte_Rising_c_952), 
            .O(o_STM32_RX_Byte_Rising[952]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[953]  (.I(o_STM32_RX_Byte_Rising_c_953), 
            .O(o_STM32_RX_Byte_Rising[953]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[954]  (.I(o_STM32_RX_Byte_Rising_c_954), 
            .O(o_STM32_RX_Byte_Rising[954]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[955]  (.I(o_STM32_RX_Byte_Rising_c_955), 
            .O(o_STM32_RX_Byte_Rising[955]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[956]  (.I(o_STM32_RX_Byte_Rising_c_956), 
            .O(o_STM32_RX_Byte_Rising[956]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[957]  (.I(o_STM32_RX_Byte_Rising_c_957), 
            .O(o_STM32_RX_Byte_Rising[957]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[958]  (.I(o_STM32_RX_Byte_Rising_c_958), 
            .O(o_STM32_RX_Byte_Rising[958]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[959]  (.I(o_STM32_RX_Byte_Rising_c_959), 
            .O(o_STM32_RX_Byte_Rising[959]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[960]  (.I(o_STM32_RX_Byte_Rising_c_960), 
            .O(o_STM32_RX_Byte_Rising[960]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[961]  (.I(o_STM32_RX_Byte_Rising_c_961), 
            .O(o_STM32_RX_Byte_Rising[961]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[962]  (.I(o_STM32_RX_Byte_Rising_c_962), 
            .O(o_STM32_RX_Byte_Rising[962]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[963]  (.I(o_STM32_RX_Byte_Rising_c_963), 
            .O(o_STM32_RX_Byte_Rising[963]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[964]  (.I(o_STM32_RX_Byte_Rising_c_964), 
            .O(o_STM32_RX_Byte_Rising[964]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[965]  (.I(o_STM32_RX_Byte_Rising_c_965), 
            .O(o_STM32_RX_Byte_Rising[965]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[966]  (.I(o_STM32_RX_Byte_Rising_c_966), 
            .O(o_STM32_RX_Byte_Rising[966]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[967]  (.I(o_STM32_RX_Byte_Rising_c_967), 
            .O(o_STM32_RX_Byte_Rising[967]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[968]  (.I(o_STM32_RX_Byte_Rising_c_968), 
            .O(o_STM32_RX_Byte_Rising[968]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[969]  (.I(o_STM32_RX_Byte_Rising_c_969), 
            .O(o_STM32_RX_Byte_Rising[969]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[970]  (.I(o_STM32_RX_Byte_Rising_c_970), 
            .O(o_STM32_RX_Byte_Rising[970]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[971]  (.I(o_STM32_RX_Byte_Rising_c_971), 
            .O(o_STM32_RX_Byte_Rising[971]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[972]  (.I(o_STM32_RX_Byte_Rising_c_972), 
            .O(o_STM32_RX_Byte_Rising[972]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[973]  (.I(o_STM32_RX_Byte_Rising_c_973), 
            .O(o_STM32_RX_Byte_Rising[973]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[974]  (.I(o_STM32_RX_Byte_Rising_c_974), 
            .O(o_STM32_RX_Byte_Rising[974]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[975]  (.I(o_STM32_RX_Byte_Rising_c_975), 
            .O(o_STM32_RX_Byte_Rising[975]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[976]  (.I(o_STM32_RX_Byte_Rising_c_976), 
            .O(o_STM32_RX_Byte_Rising[976]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[977]  (.I(o_STM32_RX_Byte_Rising_c_977), 
            .O(o_STM32_RX_Byte_Rising[977]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[978]  (.I(o_STM32_RX_Byte_Rising_c_978), 
            .O(o_STM32_RX_Byte_Rising[978]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[979]  (.I(o_STM32_RX_Byte_Rising_c_979), 
            .O(o_STM32_RX_Byte_Rising[979]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[980]  (.I(o_STM32_RX_Byte_Rising_c_980), 
            .O(o_STM32_RX_Byte_Rising[980]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[981]  (.I(o_STM32_RX_Byte_Rising_c_981), 
            .O(o_STM32_RX_Byte_Rising[981]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[982]  (.I(o_STM32_RX_Byte_Rising_c_982), 
            .O(o_STM32_RX_Byte_Rising[982]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[983]  (.I(o_STM32_RX_Byte_Rising_c_983), 
            .O(o_STM32_RX_Byte_Rising[983]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[984]  (.I(o_STM32_RX_Byte_Rising_c_984), 
            .O(o_STM32_RX_Byte_Rising[984]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[985]  (.I(o_STM32_RX_Byte_Rising_c_985), 
            .O(o_STM32_RX_Byte_Rising[985]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[986]  (.I(o_STM32_RX_Byte_Rising_c_986), 
            .O(o_STM32_RX_Byte_Rising[986]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[987]  (.I(o_STM32_RX_Byte_Rising_c_987), 
            .O(o_STM32_RX_Byte_Rising[987]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[988]  (.I(o_STM32_RX_Byte_Rising_c_988), 
            .O(o_STM32_RX_Byte_Rising[988]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[989]  (.I(o_STM32_RX_Byte_Rising_c_989), 
            .O(o_STM32_RX_Byte_Rising[989]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[990]  (.I(o_STM32_RX_Byte_Rising_c_990), 
            .O(o_STM32_RX_Byte_Rising[990]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[991]  (.I(o_STM32_RX_Byte_Rising_c_991), 
            .O(o_STM32_RX_Byte_Rising[991]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[992]  (.I(o_STM32_RX_Byte_Rising_c_992), 
            .O(o_STM32_RX_Byte_Rising[992]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[993]  (.I(o_STM32_RX_Byte_Rising_c_993), 
            .O(o_STM32_RX_Byte_Rising[993]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[994]  (.I(o_STM32_RX_Byte_Rising_c_994), 
            .O(o_STM32_RX_Byte_Rising[994]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[995]  (.I(o_STM32_RX_Byte_Rising_c_995), 
            .O(o_STM32_RX_Byte_Rising[995]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[996]  (.I(o_STM32_RX_Byte_Rising_c_996), 
            .O(o_STM32_RX_Byte_Rising[996]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[997]  (.I(o_STM32_RX_Byte_Rising_c_997), 
            .O(o_STM32_RX_Byte_Rising[997]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[998]  (.I(o_STM32_RX_Byte_Rising_c_998), 
            .O(o_STM32_RX_Byte_Rising[998]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[999]  (.I(o_STM32_RX_Byte_Rising_c_999), 
            .O(o_STM32_RX_Byte_Rising[999]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1000]  (.I(o_STM32_RX_Byte_Rising_c_1000), 
            .O(o_STM32_RX_Byte_Rising[1000]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1001]  (.I(o_STM32_RX_Byte_Rising_c_1001), 
            .O(o_STM32_RX_Byte_Rising[1001]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1002]  (.I(o_STM32_RX_Byte_Rising_c_1002), 
            .O(o_STM32_RX_Byte_Rising[1002]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1003]  (.I(o_STM32_RX_Byte_Rising_c_1003), 
            .O(o_STM32_RX_Byte_Rising[1003]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1004]  (.I(o_STM32_RX_Byte_Rising_c_1004), 
            .O(o_STM32_RX_Byte_Rising[1004]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1005]  (.I(o_STM32_RX_Byte_Rising_c_1005), 
            .O(o_STM32_RX_Byte_Rising[1005]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1006]  (.I(o_STM32_RX_Byte_Rising_c_1006), 
            .O(o_STM32_RX_Byte_Rising[1006]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1007]  (.I(o_STM32_RX_Byte_Rising_c_1007), 
            .O(o_STM32_RX_Byte_Rising[1007]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1008]  (.I(o_STM32_RX_Byte_Rising_c_1008), 
            .O(o_STM32_RX_Byte_Rising[1008]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1009]  (.I(o_STM32_RX_Byte_Rising_c_1009), 
            .O(o_STM32_RX_Byte_Rising[1009]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1010]  (.I(o_STM32_RX_Byte_Rising_c_1010), 
            .O(o_STM32_RX_Byte_Rising[1010]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1011]  (.I(o_STM32_RX_Byte_Rising_c_1011), 
            .O(o_STM32_RX_Byte_Rising[1011]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1012]  (.I(o_STM32_RX_Byte_Rising_c_1012), 
            .O(o_STM32_RX_Byte_Rising[1012]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1013]  (.I(o_STM32_RX_Byte_Rising_c_1013), 
            .O(o_STM32_RX_Byte_Rising[1013]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1014]  (.I(o_STM32_RX_Byte_Rising_c_1014), 
            .O(o_STM32_RX_Byte_Rising[1014]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1015]  (.I(o_STM32_RX_Byte_Rising_c_1015), 
            .O(o_STM32_RX_Byte_Rising[1015]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1016]  (.I(o_STM32_RX_Byte_Rising_c_1016), 
            .O(o_STM32_RX_Byte_Rising[1016]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1017]  (.I(o_STM32_RX_Byte_Rising_c_1017), 
            .O(o_STM32_RX_Byte_Rising[1017]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1018]  (.I(o_STM32_RX_Byte_Rising_c_1018), 
            .O(o_STM32_RX_Byte_Rising[1018]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1019]  (.I(o_STM32_RX_Byte_Rising_c_1019), 
            .O(o_STM32_RX_Byte_Rising[1019]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1020]  (.I(o_STM32_RX_Byte_Rising_c_1020), 
            .O(o_STM32_RX_Byte_Rising[1020]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1021]  (.I(o_STM32_RX_Byte_Rising_c_1021), 
            .O(o_STM32_RX_Byte_Rising[1021]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1022]  (.I(o_STM32_RX_Byte_Rising_c_1022), 
            .O(o_STM32_RX_Byte_Rising[1022]));
    (* lineinfo="@6(39[5],39[27])" *) OB \o_STM32_RX_Byte_Rising_pad[1023]  (.I(o_STM32_RX_Byte_Rising_c_1023), 
            .O(o_STM32_RX_Byte_Rising[1023]));
    (* lineinfo="@6(38[5],38[18])" *) OB o_STM32_RX_DV_pad (.I(o_STM32_RX_DV_c), 
            .O(o_STM32_RX_DV));
    (* lineinfo="@6(35[5],35[21])" *) OB o_STM32_TX_Ready_pad (.I(o_STM32_TX_Ready_c), 
            .O(o_STM32_TX_Ready));
    (* lineinfo="@6(34[5],34[18])" *) OB o_STM32_TX_DV_pad (.I(o_STM32_TX_DV_c), 
            .O(o_STM32_TX_DV));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[0]  (.I(o_STM32_TX_Byte_c_0), 
            .O(o_STM32_TX_Byte[0]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1]  (.I(o_STM32_TX_Byte_c_1), 
            .O(o_STM32_TX_Byte[1]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[2]  (.I(o_STM32_TX_Byte_c_2), 
            .O(o_STM32_TX_Byte[2]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[3]  (.I(o_STM32_TX_Byte_c_3), 
            .O(o_STM32_TX_Byte[3]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[4]  (.I(o_STM32_TX_Byte_c_4), 
            .O(o_STM32_TX_Byte[4]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[5]  (.I(o_STM32_TX_Byte_c_5), 
            .O(o_STM32_TX_Byte[5]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[6]  (.I(o_STM32_TX_Byte_c_6), 
            .O(o_STM32_TX_Byte[6]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[7]  (.I(o_STM32_TX_Byte_c_7), 
            .O(o_STM32_TX_Byte[7]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[8]  (.I(o_STM32_TX_Byte_c_8), 
            .O(o_STM32_TX_Byte[8]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[9]  (.I(o_STM32_TX_Byte_c_9), 
            .O(o_STM32_TX_Byte[9]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[10]  (.I(o_STM32_TX_Byte_c_10), 
            .O(o_STM32_TX_Byte[10]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[11]  (.I(o_STM32_TX_Byte_c_11), 
            .O(o_STM32_TX_Byte[11]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[12]  (.I(o_STM32_TX_Byte_c_12), 
            .O(o_STM32_TX_Byte[12]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[13]  (.I(o_STM32_TX_Byte_c_13), 
            .O(o_STM32_TX_Byte[13]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[14]  (.I(o_STM32_TX_Byte_c_14), 
            .O(o_STM32_TX_Byte[14]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[15]  (.I(o_STM32_TX_Byte_c_15), 
            .O(o_STM32_TX_Byte[15]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[16]  (.I(o_STM32_TX_Byte_c_16), 
            .O(o_STM32_TX_Byte[16]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[17]  (.I(o_STM32_TX_Byte_c_17), 
            .O(o_STM32_TX_Byte[17]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[18]  (.I(o_STM32_TX_Byte_c_18), 
            .O(o_STM32_TX_Byte[18]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[19]  (.I(o_STM32_TX_Byte_c_19), 
            .O(o_STM32_TX_Byte[19]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[20]  (.I(o_STM32_TX_Byte_c_20), 
            .O(o_STM32_TX_Byte[20]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[21]  (.I(o_STM32_TX_Byte_c_21), 
            .O(o_STM32_TX_Byte[21]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[22]  (.I(o_STM32_TX_Byte_c_22), 
            .O(o_STM32_TX_Byte[22]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[23]  (.I(o_STM32_TX_Byte_c_23), 
            .O(o_STM32_TX_Byte[23]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[24]  (.I(o_STM32_TX_Byte_c_24), 
            .O(o_STM32_TX_Byte[24]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[25]  (.I(o_STM32_TX_Byte_c_25), 
            .O(o_STM32_TX_Byte[25]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[26]  (.I(o_STM32_TX_Byte_c_26), 
            .O(o_STM32_TX_Byte[26]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[27]  (.I(o_STM32_TX_Byte_c_27), 
            .O(o_STM32_TX_Byte[27]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[28]  (.I(o_STM32_TX_Byte_c_28), 
            .O(o_STM32_TX_Byte[28]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[29]  (.I(o_STM32_TX_Byte_c_29), 
            .O(o_STM32_TX_Byte[29]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[30]  (.I(o_STM32_TX_Byte_c_30), 
            .O(o_STM32_TX_Byte[30]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[31]  (.I(o_STM32_TX_Byte_c_31), 
            .O(o_STM32_TX_Byte[31]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[32]  (.I(o_STM32_TX_Byte_c_32), 
            .O(o_STM32_TX_Byte[32]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[33]  (.I(o_STM32_TX_Byte_c_33), 
            .O(o_STM32_TX_Byte[33]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[34]  (.I(o_STM32_TX_Byte_c_34), 
            .O(o_STM32_TX_Byte[34]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[35]  (.I(o_STM32_TX_Byte_c_35), 
            .O(o_STM32_TX_Byte[35]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[36]  (.I(o_STM32_TX_Byte_c_36), 
            .O(o_STM32_TX_Byte[36]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[37]  (.I(o_STM32_TX_Byte_c_37), 
            .O(o_STM32_TX_Byte[37]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[38]  (.I(o_STM32_TX_Byte_c_38), 
            .O(o_STM32_TX_Byte[38]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[39]  (.I(o_STM32_TX_Byte_c_39), 
            .O(o_STM32_TX_Byte[39]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[40]  (.I(o_STM32_TX_Byte_c_40), 
            .O(o_STM32_TX_Byte[40]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[41]  (.I(o_STM32_TX_Byte_c_41), 
            .O(o_STM32_TX_Byte[41]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[42]  (.I(o_STM32_TX_Byte_c_42), 
            .O(o_STM32_TX_Byte[42]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[43]  (.I(o_STM32_TX_Byte_c_43), 
            .O(o_STM32_TX_Byte[43]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[44]  (.I(o_STM32_TX_Byte_c_44), 
            .O(o_STM32_TX_Byte[44]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[45]  (.I(o_STM32_TX_Byte_c_45), 
            .O(o_STM32_TX_Byte[45]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[46]  (.I(o_STM32_TX_Byte_c_46), 
            .O(o_STM32_TX_Byte[46]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[47]  (.I(o_STM32_TX_Byte_c_47), 
            .O(o_STM32_TX_Byte[47]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[48]  (.I(o_STM32_TX_Byte_c_48), 
            .O(o_STM32_TX_Byte[48]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[49]  (.I(o_STM32_TX_Byte_c_49), 
            .O(o_STM32_TX_Byte[49]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[50]  (.I(o_STM32_TX_Byte_c_50), 
            .O(o_STM32_TX_Byte[50]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[51]  (.I(o_STM32_TX_Byte_c_51), 
            .O(o_STM32_TX_Byte[51]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[52]  (.I(o_STM32_TX_Byte_c_52), 
            .O(o_STM32_TX_Byte[52]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[53]  (.I(o_STM32_TX_Byte_c_53), 
            .O(o_STM32_TX_Byte[53]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[54]  (.I(o_STM32_TX_Byte_c_54), 
            .O(o_STM32_TX_Byte[54]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[55]  (.I(o_STM32_TX_Byte_c_55), 
            .O(o_STM32_TX_Byte[55]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[56]  (.I(o_STM32_TX_Byte_c_56), 
            .O(o_STM32_TX_Byte[56]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[57]  (.I(o_STM32_TX_Byte_c_57), 
            .O(o_STM32_TX_Byte[57]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[58]  (.I(o_STM32_TX_Byte_c_58), 
            .O(o_STM32_TX_Byte[58]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[59]  (.I(o_STM32_TX_Byte_c_59), 
            .O(o_STM32_TX_Byte[59]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[60]  (.I(o_STM32_TX_Byte_c_60), 
            .O(o_STM32_TX_Byte[60]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[61]  (.I(o_STM32_TX_Byte_c_61), 
            .O(o_STM32_TX_Byte[61]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[62]  (.I(o_STM32_TX_Byte_c_62), 
            .O(o_STM32_TX_Byte[62]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[63]  (.I(o_STM32_TX_Byte_c_63), 
            .O(o_STM32_TX_Byte[63]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[64]  (.I(o_STM32_TX_Byte_c_64), 
            .O(o_STM32_TX_Byte[64]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[65]  (.I(o_STM32_TX_Byte_c_65), 
            .O(o_STM32_TX_Byte[65]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[66]  (.I(o_STM32_TX_Byte_c_66), 
            .O(o_STM32_TX_Byte[66]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[67]  (.I(o_STM32_TX_Byte_c_67), 
            .O(o_STM32_TX_Byte[67]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[68]  (.I(o_STM32_TX_Byte_c_68), 
            .O(o_STM32_TX_Byte[68]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[69]  (.I(o_STM32_TX_Byte_c_69), 
            .O(o_STM32_TX_Byte[69]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[70]  (.I(o_STM32_TX_Byte_c_70), 
            .O(o_STM32_TX_Byte[70]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[71]  (.I(o_STM32_TX_Byte_c_71), 
            .O(o_STM32_TX_Byte[71]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[72]  (.I(o_STM32_TX_Byte_c_72), 
            .O(o_STM32_TX_Byte[72]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[73]  (.I(o_STM32_TX_Byte_c_73), 
            .O(o_STM32_TX_Byte[73]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[74]  (.I(o_STM32_TX_Byte_c_74), 
            .O(o_STM32_TX_Byte[74]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[75]  (.I(o_STM32_TX_Byte_c_75), 
            .O(o_STM32_TX_Byte[75]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[76]  (.I(o_STM32_TX_Byte_c_76), 
            .O(o_STM32_TX_Byte[76]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[77]  (.I(o_STM32_TX_Byte_c_77), 
            .O(o_STM32_TX_Byte[77]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[78]  (.I(o_STM32_TX_Byte_c_78), 
            .O(o_STM32_TX_Byte[78]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[79]  (.I(o_STM32_TX_Byte_c_79), 
            .O(o_STM32_TX_Byte[79]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[80]  (.I(o_STM32_TX_Byte_c_80), 
            .O(o_STM32_TX_Byte[80]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[81]  (.I(o_STM32_TX_Byte_c_81), 
            .O(o_STM32_TX_Byte[81]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[82]  (.I(o_STM32_TX_Byte_c_82), 
            .O(o_STM32_TX_Byte[82]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[83]  (.I(o_STM32_TX_Byte_c_83), 
            .O(o_STM32_TX_Byte[83]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[84]  (.I(o_STM32_TX_Byte_c_84), 
            .O(o_STM32_TX_Byte[84]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[85]  (.I(o_STM32_TX_Byte_c_85), 
            .O(o_STM32_TX_Byte[85]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[86]  (.I(o_STM32_TX_Byte_c_86), 
            .O(o_STM32_TX_Byte[86]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[87]  (.I(o_STM32_TX_Byte_c_87), 
            .O(o_STM32_TX_Byte[87]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[88]  (.I(o_STM32_TX_Byte_c_88), 
            .O(o_STM32_TX_Byte[88]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[89]  (.I(o_STM32_TX_Byte_c_89), 
            .O(o_STM32_TX_Byte[89]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[90]  (.I(o_STM32_TX_Byte_c_90), 
            .O(o_STM32_TX_Byte[90]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[91]  (.I(o_STM32_TX_Byte_c_91), 
            .O(o_STM32_TX_Byte[91]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[92]  (.I(o_STM32_TX_Byte_c_92), 
            .O(o_STM32_TX_Byte[92]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[93]  (.I(o_STM32_TX_Byte_c_93), 
            .O(o_STM32_TX_Byte[93]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[94]  (.I(o_STM32_TX_Byte_c_94), 
            .O(o_STM32_TX_Byte[94]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[95]  (.I(o_STM32_TX_Byte_c_95), 
            .O(o_STM32_TX_Byte[95]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[96]  (.I(o_STM32_TX_Byte_c_96), 
            .O(o_STM32_TX_Byte[96]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[97]  (.I(o_STM32_TX_Byte_c_97), 
            .O(o_STM32_TX_Byte[97]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[98]  (.I(o_STM32_TX_Byte_c_98), 
            .O(o_STM32_TX_Byte[98]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[99]  (.I(o_STM32_TX_Byte_c_99), 
            .O(o_STM32_TX_Byte[99]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[100]  (.I(o_STM32_TX_Byte_c_100), 
            .O(o_STM32_TX_Byte[100]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[101]  (.I(o_STM32_TX_Byte_c_101), 
            .O(o_STM32_TX_Byte[101]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[102]  (.I(o_STM32_TX_Byte_c_102), 
            .O(o_STM32_TX_Byte[102]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[103]  (.I(o_STM32_TX_Byte_c_103), 
            .O(o_STM32_TX_Byte[103]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[104]  (.I(o_STM32_TX_Byte_c_104), 
            .O(o_STM32_TX_Byte[104]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[105]  (.I(o_STM32_TX_Byte_c_105), 
            .O(o_STM32_TX_Byte[105]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[106]  (.I(o_STM32_TX_Byte_c_106), 
            .O(o_STM32_TX_Byte[106]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[107]  (.I(o_STM32_TX_Byte_c_107), 
            .O(o_STM32_TX_Byte[107]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[108]  (.I(o_STM32_TX_Byte_c_108), 
            .O(o_STM32_TX_Byte[108]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[109]  (.I(o_STM32_TX_Byte_c_109), 
            .O(o_STM32_TX_Byte[109]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[110]  (.I(o_STM32_TX_Byte_c_110), 
            .O(o_STM32_TX_Byte[110]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[111]  (.I(o_STM32_TX_Byte_c_111), 
            .O(o_STM32_TX_Byte[111]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[112]  (.I(o_STM32_TX_Byte_c_112), 
            .O(o_STM32_TX_Byte[112]));
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@6(324[9],324[10])" *) LUT4 i1_3_lut_4_lut_adj_97 (.A(state[0]), 
            .B(state[1]), .C(n43783), .D(n7_adj_4717), .Z(n44174));
    defparam i1_3_lut_4_lut_adj_97.INIT = "0x0100";
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[113]  (.I(o_STM32_TX_Byte_c_113), 
            .O(o_STM32_TX_Byte[113]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[114]  (.I(o_STM32_TX_Byte_c_114), 
            .O(o_STM32_TX_Byte[114]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[115]  (.I(o_STM32_TX_Byte_c_115), 
            .O(o_STM32_TX_Byte[115]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[116]  (.I(o_STM32_TX_Byte_c_116), 
            .O(o_STM32_TX_Byte[116]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[117]  (.I(o_STM32_TX_Byte_c_117), 
            .O(o_STM32_TX_Byte[117]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[118]  (.I(o_STM32_TX_Byte_c_118), 
            .O(o_STM32_TX_Byte[118]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[119]  (.I(o_STM32_TX_Byte_c_119), 
            .O(o_STM32_TX_Byte[119]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[120]  (.I(o_STM32_TX_Byte_c_120), 
            .O(o_STM32_TX_Byte[120]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[121]  (.I(o_STM32_TX_Byte_c_121), 
            .O(o_STM32_TX_Byte[121]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[122]  (.I(o_STM32_TX_Byte_c_122), 
            .O(o_STM32_TX_Byte[122]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[123]  (.I(o_STM32_TX_Byte_c_123), 
            .O(o_STM32_TX_Byte[123]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[124]  (.I(o_STM32_TX_Byte_c_124), 
            .O(o_STM32_TX_Byte[124]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[125]  (.I(o_STM32_TX_Byte_c_125), 
            .O(o_STM32_TX_Byte[125]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[126]  (.I(o_STM32_TX_Byte_c_126), 
            .O(o_STM32_TX_Byte[126]));
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@6(324[9],324[10])" *) LUT4 i1_3_lut_4_lut_adj_98 (.A(state[0]), 
            .B(state[1]), .C(n51854), .D(n36323), .Z(n23842));
    defparam i1_3_lut_4_lut_adj_98.INIT = "0x0100";
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[127]  (.I(o_STM32_TX_Byte_c_127), 
            .O(o_STM32_TX_Byte[127]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[128]  (.I(o_STM32_TX_Byte_c_128), 
            .O(o_STM32_TX_Byte[128]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[129]  (.I(o_STM32_TX_Byte_c_129), 
            .O(o_STM32_TX_Byte[129]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[130]  (.I(o_STM32_TX_Byte_c_130), 
            .O(o_STM32_TX_Byte[130]));
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_99 (.A(o_stm32_counter_c_0), 
            .B(n40933), .C(n10_adj_4716), .D(n23838), .Z(n31356));
    defparam i1_2_lut_3_lut_4_lut_adj_99.INIT = "0x0800";
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[131]  (.I(o_STM32_TX_Byte_c_131), 
            .O(o_STM32_TX_Byte[131]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[132]  (.I(o_STM32_TX_Byte_c_132), 
            .O(o_STM32_TX_Byte[132]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[133]  (.I(o_STM32_TX_Byte_c_133), 
            .O(o_STM32_TX_Byte[133]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[134]  (.I(o_STM32_TX_Byte_c_134), 
            .O(o_STM32_TX_Byte[134]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[135]  (.I(o_STM32_TX_Byte_c_135), 
            .O(o_STM32_TX_Byte[135]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[136]  (.I(o_STM32_TX_Byte_c_136), 
            .O(o_STM32_TX_Byte[136]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[137]  (.I(o_STM32_TX_Byte_c_137), 
            .O(o_STM32_TX_Byte[137]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[138]  (.I(o_STM32_TX_Byte_c_138), 
            .O(o_STM32_TX_Byte[138]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[139]  (.I(o_STM32_TX_Byte_c_139), 
            .O(o_STM32_TX_Byte[139]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[140]  (.I(o_STM32_TX_Byte_c_140), 
            .O(o_STM32_TX_Byte[140]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[141]  (.I(o_STM32_TX_Byte_c_141), 
            .O(o_STM32_TX_Byte[141]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[142]  (.I(o_STM32_TX_Byte_c_142), 
            .O(o_STM32_TX_Byte[142]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[143]  (.I(o_STM32_TX_Byte_c_143), 
            .O(o_STM32_TX_Byte[143]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[144]  (.I(o_STM32_TX_Byte_c_144), 
            .O(o_STM32_TX_Byte[144]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[145]  (.I(o_STM32_TX_Byte_c_145), 
            .O(o_STM32_TX_Byte[145]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[146]  (.I(o_STM32_TX_Byte_c_146), 
            .O(o_STM32_TX_Byte[146]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[147]  (.I(o_STM32_TX_Byte_c_147), 
            .O(o_STM32_TX_Byte[147]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[148]  (.I(o_STM32_TX_Byte_c_148), 
            .O(o_STM32_TX_Byte[148]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[149]  (.I(o_STM32_TX_Byte_c_149), 
            .O(o_STM32_TX_Byte[149]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[150]  (.I(o_STM32_TX_Byte_c_150), 
            .O(o_STM32_TX_Byte[150]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[151]  (.I(o_STM32_TX_Byte_c_151), 
            .O(o_STM32_TX_Byte[151]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[152]  (.I(o_STM32_TX_Byte_c_152), 
            .O(o_STM32_TX_Byte[152]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[153]  (.I(o_STM32_TX_Byte_c_153), 
            .O(o_STM32_TX_Byte[153]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[154]  (.I(o_STM32_TX_Byte_c_154), 
            .O(o_STM32_TX_Byte[154]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[155]  (.I(o_STM32_TX_Byte_c_155), 
            .O(o_STM32_TX_Byte[155]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[156]  (.I(o_STM32_TX_Byte_c_156), 
            .O(o_STM32_TX_Byte[156]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[157]  (.I(o_STM32_TX_Byte_c_157), 
            .O(o_STM32_TX_Byte[157]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[158]  (.I(o_STM32_TX_Byte_c_158), 
            .O(o_STM32_TX_Byte[158]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[159]  (.I(o_STM32_TX_Byte_c_159), 
            .O(o_STM32_TX_Byte[159]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[160]  (.I(o_STM32_TX_Byte_c_160), 
            .O(o_STM32_TX_Byte[160]));
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_100 (.A(o_stm32_counter_c_0), 
            .B(n40933), .C(n10), .D(n23838), .Z(n29760));
    defparam i1_2_lut_3_lut_4_lut_adj_100.INIT = "0x0800";
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[161]  (.I(o_STM32_TX_Byte_c_161), 
            .O(o_STM32_TX_Byte[161]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[162]  (.I(o_STM32_TX_Byte_c_162), 
            .O(o_STM32_TX_Byte[162]));
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_101 (.A(o_stm32_counter_c_0), 
            .B(n40933), .C(n10_adj_4715), .D(n23838), .Z(n30844));
    defparam i1_2_lut_3_lut_4_lut_adj_101.INIT = "0x0800";
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[163]  (.I(o_STM32_TX_Byte_c_163), 
            .O(o_STM32_TX_Byte[163]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[164]  (.I(o_STM32_TX_Byte_c_164), 
            .O(o_STM32_TX_Byte[164]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[165]  (.I(o_STM32_TX_Byte_c_165), 
            .O(o_STM32_TX_Byte[165]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[166]  (.I(o_STM32_TX_Byte_c_166), 
            .O(o_STM32_TX_Byte[166]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[167]  (.I(o_STM32_TX_Byte_c_167), 
            .O(o_STM32_TX_Byte[167]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[168]  (.I(o_STM32_TX_Byte_c_168), 
            .O(o_STM32_TX_Byte[168]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[169]  (.I(o_STM32_TX_Byte_c_169), 
            .O(o_STM32_TX_Byte[169]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[170]  (.I(o_STM32_TX_Byte_c_170), 
            .O(o_STM32_TX_Byte[170]));
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_102 (.A(n23838), 
            .B(n10_adj_4716), .C(n8), .Z(n31612));
    defparam i1_2_lut_3_lut_adj_102.INIT = "0x0202";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_103 (.A(n23838), 
            .B(n10_adj_4716), .C(n7), .D(o_stm32_counter_c_0), .Z(n31484));
    defparam i1_2_lut_3_lut_4_lut_adj_103.INIT = "0x0200";
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[171]  (.I(o_STM32_TX_Byte_c_171), 
            .O(o_STM32_TX_Byte[171]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[172]  (.I(o_STM32_TX_Byte_c_172), 
            .O(o_STM32_TX_Byte[172]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[173]  (.I(o_STM32_TX_Byte_c_173), 
            .O(o_STM32_TX_Byte[173]));
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_104 (.A(n23838), 
            .B(n10_adj_4716), .C(n40933), .D(o_stm32_counter_c_0), .Z(n31420));
    defparam i1_2_lut_3_lut_4_lut_adj_104.INIT = "0x0020";
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[174]  (.I(o_STM32_TX_Byte_c_174), 
            .O(o_STM32_TX_Byte[174]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[175]  (.I(o_STM32_TX_Byte_c_175), 
            .O(o_STM32_TX_Byte[175]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[176]  (.I(o_STM32_TX_Byte_c_176), 
            .O(o_STM32_TX_Byte[176]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[177]  (.I(o_STM32_TX_Byte_c_177), 
            .O(o_STM32_TX_Byte[177]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[178]  (.I(o_STM32_TX_Byte_c_178), 
            .O(o_STM32_TX_Byte[178]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[179]  (.I(o_STM32_TX_Byte_c_179), 
            .O(o_STM32_TX_Byte[179]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[180]  (.I(o_STM32_TX_Byte_c_180), 
            .O(o_STM32_TX_Byte[180]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[181]  (.I(o_STM32_TX_Byte_c_181), 
            .O(o_STM32_TX_Byte[181]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[182]  (.I(o_STM32_TX_Byte_c_182), 
            .O(o_STM32_TX_Byte[182]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[183]  (.I(o_STM32_TX_Byte_c_183), 
            .O(o_STM32_TX_Byte[183]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[184]  (.I(o_STM32_TX_Byte_c_184), 
            .O(o_STM32_TX_Byte[184]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[185]  (.I(o_STM32_TX_Byte_c_185), 
            .O(o_STM32_TX_Byte[185]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[186]  (.I(o_STM32_TX_Byte_c_186), 
            .O(o_STM32_TX_Byte[186]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[187]  (.I(o_STM32_TX_Byte_c_187), 
            .O(o_STM32_TX_Byte[187]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[188]  (.I(o_STM32_TX_Byte_c_188), 
            .O(o_STM32_TX_Byte[188]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[189]  (.I(o_STM32_TX_Byte_c_189), 
            .O(o_STM32_TX_Byte[189]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[190]  (.I(o_STM32_TX_Byte_c_190), 
            .O(o_STM32_TX_Byte[190]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[191]  (.I(o_STM32_TX_Byte_c_191), 
            .O(o_STM32_TX_Byte[191]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[192]  (.I(o_STM32_TX_Byte_c_192), 
            .O(o_STM32_TX_Byte[192]));
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_105 (.A(n23838), 
            .B(n10_adj_4716), .C(n7), .D(o_stm32_counter_c_0), .Z(n31548));
    defparam i1_2_lut_3_lut_4_lut_adj_105.INIT = "0x0002";
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[193]  (.I(o_STM32_TX_Byte_c_193), 
            .O(o_STM32_TX_Byte[193]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[194]  (.I(o_STM32_TX_Byte_c_194), 
            .O(o_STM32_TX_Byte[194]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[195]  (.I(o_STM32_TX_Byte_c_195), 
            .O(o_STM32_TX_Byte[195]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[196]  (.I(o_STM32_TX_Byte_c_196), 
            .O(o_STM32_TX_Byte[196]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[197]  (.I(o_STM32_TX_Byte_c_197), 
            .O(o_STM32_TX_Byte[197]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[198]  (.I(o_STM32_TX_Byte_c_198), 
            .O(o_STM32_TX_Byte[198]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[199]  (.I(o_STM32_TX_Byte_c_199), 
            .O(o_STM32_TX_Byte[199]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[200]  (.I(o_STM32_TX_Byte_c_200), 
            .O(o_STM32_TX_Byte[200]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[201]  (.I(o_STM32_TX_Byte_c_201), 
            .O(o_STM32_TX_Byte[201]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[202]  (.I(o_STM32_TX_Byte_c_202), 
            .O(o_STM32_TX_Byte[202]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[203]  (.I(o_STM32_TX_Byte_c_203), 
            .O(o_STM32_TX_Byte[203]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[204]  (.I(o_STM32_TX_Byte_c_204), 
            .O(o_STM32_TX_Byte[204]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[205]  (.I(o_STM32_TX_Byte_c_205), 
            .O(o_STM32_TX_Byte[205]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[206]  (.I(o_STM32_TX_Byte_c_206), 
            .O(o_STM32_TX_Byte[206]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[207]  (.I(o_STM32_TX_Byte_c_207), 
            .O(o_STM32_TX_Byte[207]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[208]  (.I(o_STM32_TX_Byte_c_208), 
            .O(o_STM32_TX_Byte[208]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[209]  (.I(o_STM32_TX_Byte_c_209), 
            .O(o_STM32_TX_Byte[209]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[210]  (.I(o_STM32_TX_Byte_c_210), 
            .O(o_STM32_TX_Byte[210]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[211]  (.I(o_STM32_TX_Byte_c_211), 
            .O(o_STM32_TX_Byte[211]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[212]  (.I(o_STM32_TX_Byte_c_212), 
            .O(o_STM32_TX_Byte[212]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[213]  (.I(o_STM32_TX_Byte_c_213), 
            .O(o_STM32_TX_Byte[213]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[214]  (.I(o_STM32_TX_Byte_c_214), 
            .O(o_STM32_TX_Byte[214]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[215]  (.I(o_STM32_TX_Byte_c_215), 
            .O(o_STM32_TX_Byte[215]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[216]  (.I(o_STM32_TX_Byte_c_216), 
            .O(o_STM32_TX_Byte[216]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[217]  (.I(o_STM32_TX_Byte_c_217), 
            .O(o_STM32_TX_Byte[217]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[218]  (.I(o_STM32_TX_Byte_c_218), 
            .O(o_STM32_TX_Byte[218]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[219]  (.I(o_STM32_TX_Byte_c_219), 
            .O(o_STM32_TX_Byte[219]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[220]  (.I(o_STM32_TX_Byte_c_220), 
            .O(o_STM32_TX_Byte[220]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[221]  (.I(o_STM32_TX_Byte_c_221), 
            .O(o_STM32_TX_Byte[221]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[222]  (.I(o_STM32_TX_Byte_c_222), 
            .O(o_STM32_TX_Byte[222]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[223]  (.I(o_STM32_TX_Byte_c_223), 
            .O(o_STM32_TX_Byte[223]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[224]  (.I(o_STM32_TX_Byte_c_224), 
            .O(o_STM32_TX_Byte[224]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[225]  (.I(o_STM32_TX_Byte_c_225), 
            .O(o_STM32_TX_Byte[225]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[226]  (.I(o_STM32_TX_Byte_c_226), 
            .O(o_STM32_TX_Byte[226]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[227]  (.I(o_STM32_TX_Byte_c_227), 
            .O(o_STM32_TX_Byte[227]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[228]  (.I(o_STM32_TX_Byte_c_228), 
            .O(o_STM32_TX_Byte[228]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[229]  (.I(o_STM32_TX_Byte_c_229), 
            .O(o_STM32_TX_Byte[229]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[230]  (.I(o_STM32_TX_Byte_c_230), 
            .O(o_STM32_TX_Byte[230]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[231]  (.I(o_STM32_TX_Byte_c_231), 
            .O(o_STM32_TX_Byte[231]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[232]  (.I(o_STM32_TX_Byte_c_232), 
            .O(o_STM32_TX_Byte[232]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[233]  (.I(o_STM32_TX_Byte_c_233), 
            .O(o_STM32_TX_Byte[233]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[234]  (.I(o_STM32_TX_Byte_c_234), 
            .O(o_STM32_TX_Byte[234]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[235]  (.I(o_STM32_TX_Byte_c_235), 
            .O(o_STM32_TX_Byte[235]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[236]  (.I(o_STM32_TX_Byte_c_236), 
            .O(o_STM32_TX_Byte[236]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[237]  (.I(o_STM32_TX_Byte_c_237), 
            .O(o_STM32_TX_Byte[237]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[238]  (.I(o_STM32_TX_Byte_c_238), 
            .O(o_STM32_TX_Byte[238]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[239]  (.I(o_STM32_TX_Byte_c_239), 
            .O(o_STM32_TX_Byte[239]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[240]  (.I(o_STM32_TX_Byte_c_240), 
            .O(o_STM32_TX_Byte[240]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[241]  (.I(o_STM32_TX_Byte_c_241), 
            .O(o_STM32_TX_Byte[241]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[242]  (.I(o_STM32_TX_Byte_c_242), 
            .O(o_STM32_TX_Byte[242]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[243]  (.I(o_STM32_TX_Byte_c_243), 
            .O(o_STM32_TX_Byte[243]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[244]  (.I(o_STM32_TX_Byte_c_244), 
            .O(o_STM32_TX_Byte[244]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[245]  (.I(o_STM32_TX_Byte_c_245), 
            .O(o_STM32_TX_Byte[245]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[246]  (.I(o_STM32_TX_Byte_c_246), 
            .O(o_STM32_TX_Byte[246]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[247]  (.I(o_STM32_TX_Byte_c_247), 
            .O(o_STM32_TX_Byte[247]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[248]  (.I(o_STM32_TX_Byte_c_248), 
            .O(o_STM32_TX_Byte[248]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[249]  (.I(o_STM32_TX_Byte_c_249), 
            .O(o_STM32_TX_Byte[249]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[250]  (.I(o_STM32_TX_Byte_c_250), 
            .O(o_STM32_TX_Byte[250]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[251]  (.I(o_STM32_TX_Byte_c_251), 
            .O(o_STM32_TX_Byte[251]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[252]  (.I(o_STM32_TX_Byte_c_252), 
            .O(o_STM32_TX_Byte[252]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[253]  (.I(o_STM32_TX_Byte_c_253), 
            .O(o_STM32_TX_Byte[253]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[254]  (.I(o_STM32_TX_Byte_c_254), 
            .O(o_STM32_TX_Byte[254]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[255]  (.I(o_STM32_TX_Byte_c_255), 
            .O(o_STM32_TX_Byte[255]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[256]  (.I(o_STM32_TX_Byte_c_256), 
            .O(o_STM32_TX_Byte[256]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[257]  (.I(o_STM32_TX_Byte_c_257), 
            .O(o_STM32_TX_Byte[257]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[258]  (.I(o_STM32_TX_Byte_c_258), 
            .O(o_STM32_TX_Byte[258]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[259]  (.I(o_STM32_TX_Byte_c_259), 
            .O(o_STM32_TX_Byte[259]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[260]  (.I(o_STM32_TX_Byte_c_260), 
            .O(o_STM32_TX_Byte[260]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[261]  (.I(o_STM32_TX_Byte_c_261), 
            .O(o_STM32_TX_Byte[261]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[262]  (.I(o_STM32_TX_Byte_c_262), 
            .O(o_STM32_TX_Byte[262]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[263]  (.I(o_STM32_TX_Byte_c_263), 
            .O(o_STM32_TX_Byte[263]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[264]  (.I(o_STM32_TX_Byte_c_264), 
            .O(o_STM32_TX_Byte[264]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[265]  (.I(o_STM32_TX_Byte_c_265), 
            .O(o_STM32_TX_Byte[265]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[266]  (.I(o_STM32_TX_Byte_c_266), 
            .O(o_STM32_TX_Byte[266]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[267]  (.I(o_STM32_TX_Byte_c_267), 
            .O(o_STM32_TX_Byte[267]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[268]  (.I(o_STM32_TX_Byte_c_268), 
            .O(o_STM32_TX_Byte[268]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[269]  (.I(o_STM32_TX_Byte_c_269), 
            .O(o_STM32_TX_Byte[269]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[270]  (.I(o_STM32_TX_Byte_c_270), 
            .O(o_STM32_TX_Byte[270]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[271]  (.I(o_STM32_TX_Byte_c_271), 
            .O(o_STM32_TX_Byte[271]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[272]  (.I(o_STM32_TX_Byte_c_272), 
            .O(o_STM32_TX_Byte[272]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[273]  (.I(o_STM32_TX_Byte_c_273), 
            .O(o_STM32_TX_Byte[273]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[274]  (.I(o_STM32_TX_Byte_c_274), 
            .O(o_STM32_TX_Byte[274]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[275]  (.I(o_STM32_TX_Byte_c_275), 
            .O(o_STM32_TX_Byte[275]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[276]  (.I(o_STM32_TX_Byte_c_276), 
            .O(o_STM32_TX_Byte[276]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[277]  (.I(o_STM32_TX_Byte_c_277), 
            .O(o_STM32_TX_Byte[277]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[278]  (.I(o_STM32_TX_Byte_c_278), 
            .O(o_STM32_TX_Byte[278]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[279]  (.I(o_STM32_TX_Byte_c_279), 
            .O(o_STM32_TX_Byte[279]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[280]  (.I(o_STM32_TX_Byte_c_280), 
            .O(o_STM32_TX_Byte[280]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[281]  (.I(o_STM32_TX_Byte_c_281), 
            .O(o_STM32_TX_Byte[281]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[282]  (.I(o_STM32_TX_Byte_c_282), 
            .O(o_STM32_TX_Byte[282]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[283]  (.I(o_STM32_TX_Byte_c_283), 
            .O(o_STM32_TX_Byte[283]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[284]  (.I(o_STM32_TX_Byte_c_284), 
            .O(o_STM32_TX_Byte[284]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[285]  (.I(o_STM32_TX_Byte_c_285), 
            .O(o_STM32_TX_Byte[285]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[286]  (.I(o_STM32_TX_Byte_c_286), 
            .O(o_STM32_TX_Byte[286]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[287]  (.I(o_STM32_TX_Byte_c_287), 
            .O(o_STM32_TX_Byte[287]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[288]  (.I(o_STM32_TX_Byte_c_288), 
            .O(o_STM32_TX_Byte[288]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[289]  (.I(o_STM32_TX_Byte_c_289), 
            .O(o_STM32_TX_Byte[289]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[290]  (.I(o_STM32_TX_Byte_c_290), 
            .O(o_STM32_TX_Byte[290]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[291]  (.I(o_STM32_TX_Byte_c_291), 
            .O(o_STM32_TX_Byte[291]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[292]  (.I(o_STM32_TX_Byte_c_292), 
            .O(o_STM32_TX_Byte[292]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[293]  (.I(o_STM32_TX_Byte_c_293), 
            .O(o_STM32_TX_Byte[293]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[294]  (.I(o_STM32_TX_Byte_c_294), 
            .O(o_STM32_TX_Byte[294]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[295]  (.I(o_STM32_TX_Byte_c_295), 
            .O(o_STM32_TX_Byte[295]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[296]  (.I(o_STM32_TX_Byte_c_296), 
            .O(o_STM32_TX_Byte[296]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[297]  (.I(o_STM32_TX_Byte_c_297), 
            .O(o_STM32_TX_Byte[297]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[298]  (.I(o_STM32_TX_Byte_c_298), 
            .O(o_STM32_TX_Byte[298]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[299]  (.I(o_STM32_TX_Byte_c_299), 
            .O(o_STM32_TX_Byte[299]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[300]  (.I(o_STM32_TX_Byte_c_300), 
            .O(o_STM32_TX_Byte[300]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[301]  (.I(o_STM32_TX_Byte_c_301), 
            .O(o_STM32_TX_Byte[301]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[302]  (.I(o_STM32_TX_Byte_c_302), 
            .O(o_STM32_TX_Byte[302]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[303]  (.I(o_STM32_TX_Byte_c_303), 
            .O(o_STM32_TX_Byte[303]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[304]  (.I(o_STM32_TX_Byte_c_304), 
            .O(o_STM32_TX_Byte[304]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[305]  (.I(o_STM32_TX_Byte_c_305), 
            .O(o_STM32_TX_Byte[305]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[306]  (.I(o_STM32_TX_Byte_c_306), 
            .O(o_STM32_TX_Byte[306]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[307]  (.I(o_STM32_TX_Byte_c_307), 
            .O(o_STM32_TX_Byte[307]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[308]  (.I(o_STM32_TX_Byte_c_308), 
            .O(o_STM32_TX_Byte[308]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[309]  (.I(o_STM32_TX_Byte_c_309), 
            .O(o_STM32_TX_Byte[309]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[310]  (.I(o_STM32_TX_Byte_c_310), 
            .O(o_STM32_TX_Byte[310]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[311]  (.I(o_STM32_TX_Byte_c_311), 
            .O(o_STM32_TX_Byte[311]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[312]  (.I(o_STM32_TX_Byte_c_312), 
            .O(o_STM32_TX_Byte[312]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[313]  (.I(o_STM32_TX_Byte_c_313), 
            .O(o_STM32_TX_Byte[313]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[314]  (.I(o_STM32_TX_Byte_c_314), 
            .O(o_STM32_TX_Byte[314]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[315]  (.I(o_STM32_TX_Byte_c_315), 
            .O(o_STM32_TX_Byte[315]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[316]  (.I(o_STM32_TX_Byte_c_316), 
            .O(o_STM32_TX_Byte[316]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[317]  (.I(o_STM32_TX_Byte_c_317), 
            .O(o_STM32_TX_Byte[317]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[318]  (.I(o_STM32_TX_Byte_c_318), 
            .O(o_STM32_TX_Byte[318]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[319]  (.I(o_STM32_TX_Byte_c_319), 
            .O(o_STM32_TX_Byte[319]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[320]  (.I(o_STM32_TX_Byte_c_320), 
            .O(o_STM32_TX_Byte[320]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[321]  (.I(o_STM32_TX_Byte_c_321), 
            .O(o_STM32_TX_Byte[321]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[322]  (.I(o_STM32_TX_Byte_c_322), 
            .O(o_STM32_TX_Byte[322]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[323]  (.I(o_STM32_TX_Byte_c_323), 
            .O(o_STM32_TX_Byte[323]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[324]  (.I(o_STM32_TX_Byte_c_324), 
            .O(o_STM32_TX_Byte[324]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[325]  (.I(o_STM32_TX_Byte_c_325), 
            .O(o_STM32_TX_Byte[325]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[326]  (.I(o_STM32_TX_Byte_c_326), 
            .O(o_STM32_TX_Byte[326]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[327]  (.I(o_STM32_TX_Byte_c_327), 
            .O(o_STM32_TX_Byte[327]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[328]  (.I(o_STM32_TX_Byte_c_328), 
            .O(o_STM32_TX_Byte[328]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[329]  (.I(o_STM32_TX_Byte_c_329), 
            .O(o_STM32_TX_Byte[329]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[330]  (.I(o_STM32_TX_Byte_c_330), 
            .O(o_STM32_TX_Byte[330]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[331]  (.I(o_STM32_TX_Byte_c_331), 
            .O(o_STM32_TX_Byte[331]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[332]  (.I(o_STM32_TX_Byte_c_332), 
            .O(o_STM32_TX_Byte[332]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[333]  (.I(o_STM32_TX_Byte_c_333), 
            .O(o_STM32_TX_Byte[333]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[334]  (.I(o_STM32_TX_Byte_c_334), 
            .O(o_STM32_TX_Byte[334]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[335]  (.I(o_STM32_TX_Byte_c_335), 
            .O(o_STM32_TX_Byte[335]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[336]  (.I(o_STM32_TX_Byte_c_336), 
            .O(o_STM32_TX_Byte[336]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[337]  (.I(o_STM32_TX_Byte_c_337), 
            .O(o_STM32_TX_Byte[337]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[338]  (.I(o_STM32_TX_Byte_c_338), 
            .O(o_STM32_TX_Byte[338]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[339]  (.I(o_STM32_TX_Byte_c_339), 
            .O(o_STM32_TX_Byte[339]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[340]  (.I(o_STM32_TX_Byte_c_340), 
            .O(o_STM32_TX_Byte[340]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[341]  (.I(o_STM32_TX_Byte_c_341), 
            .O(o_STM32_TX_Byte[341]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[342]  (.I(o_STM32_TX_Byte_c_342), 
            .O(o_STM32_TX_Byte[342]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[343]  (.I(o_STM32_TX_Byte_c_343), 
            .O(o_STM32_TX_Byte[343]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[344]  (.I(o_STM32_TX_Byte_c_344), 
            .O(o_STM32_TX_Byte[344]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[345]  (.I(o_STM32_TX_Byte_c_345), 
            .O(o_STM32_TX_Byte[345]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[346]  (.I(o_STM32_TX_Byte_c_346), 
            .O(o_STM32_TX_Byte[346]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[347]  (.I(o_STM32_TX_Byte_c_347), 
            .O(o_STM32_TX_Byte[347]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[348]  (.I(o_STM32_TX_Byte_c_348), 
            .O(o_STM32_TX_Byte[348]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[349]  (.I(o_STM32_TX_Byte_c_349), 
            .O(o_STM32_TX_Byte[349]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[350]  (.I(o_STM32_TX_Byte_c_350), 
            .O(o_STM32_TX_Byte[350]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[351]  (.I(o_STM32_TX_Byte_c_351), 
            .O(o_STM32_TX_Byte[351]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[352]  (.I(o_STM32_TX_Byte_c_352), 
            .O(o_STM32_TX_Byte[352]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[353]  (.I(o_STM32_TX_Byte_c_353), 
            .O(o_STM32_TX_Byte[353]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[354]  (.I(o_STM32_TX_Byte_c_354), 
            .O(o_STM32_TX_Byte[354]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[355]  (.I(o_STM32_TX_Byte_c_355), 
            .O(o_STM32_TX_Byte[355]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[356]  (.I(o_STM32_TX_Byte_c_356), 
            .O(o_STM32_TX_Byte[356]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[357]  (.I(o_STM32_TX_Byte_c_357), 
            .O(o_STM32_TX_Byte[357]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[358]  (.I(o_STM32_TX_Byte_c_358), 
            .O(o_STM32_TX_Byte[358]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[359]  (.I(o_STM32_TX_Byte_c_359), 
            .O(o_STM32_TX_Byte[359]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[360]  (.I(o_STM32_TX_Byte_c_360), 
            .O(o_STM32_TX_Byte[360]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[361]  (.I(o_STM32_TX_Byte_c_361), 
            .O(o_STM32_TX_Byte[361]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[362]  (.I(o_STM32_TX_Byte_c_362), 
            .O(o_STM32_TX_Byte[362]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[363]  (.I(o_STM32_TX_Byte_c_363), 
            .O(o_STM32_TX_Byte[363]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[364]  (.I(o_STM32_TX_Byte_c_364), 
            .O(o_STM32_TX_Byte[364]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[365]  (.I(o_STM32_TX_Byte_c_365), 
            .O(o_STM32_TX_Byte[365]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[366]  (.I(o_STM32_TX_Byte_c_366), 
            .O(o_STM32_TX_Byte[366]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[367]  (.I(o_STM32_TX_Byte_c_367), 
            .O(o_STM32_TX_Byte[367]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[368]  (.I(o_STM32_TX_Byte_c_368), 
            .O(o_STM32_TX_Byte[368]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[369]  (.I(o_STM32_TX_Byte_c_369), 
            .O(o_STM32_TX_Byte[369]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[370]  (.I(o_STM32_TX_Byte_c_370), 
            .O(o_STM32_TX_Byte[370]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[371]  (.I(o_STM32_TX_Byte_c_371), 
            .O(o_STM32_TX_Byte[371]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[372]  (.I(o_STM32_TX_Byte_c_372), 
            .O(o_STM32_TX_Byte[372]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[373]  (.I(o_STM32_TX_Byte_c_373), 
            .O(o_STM32_TX_Byte[373]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[374]  (.I(o_STM32_TX_Byte_c_374), 
            .O(o_STM32_TX_Byte[374]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[375]  (.I(o_STM32_TX_Byte_c_375), 
            .O(o_STM32_TX_Byte[375]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[376]  (.I(o_STM32_TX_Byte_c_376), 
            .O(o_STM32_TX_Byte[376]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[377]  (.I(o_STM32_TX_Byte_c_377), 
            .O(o_STM32_TX_Byte[377]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[378]  (.I(o_STM32_TX_Byte_c_378), 
            .O(o_STM32_TX_Byte[378]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[379]  (.I(o_STM32_TX_Byte_c_379), 
            .O(o_STM32_TX_Byte[379]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[380]  (.I(o_STM32_TX_Byte_c_380), 
            .O(o_STM32_TX_Byte[380]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[381]  (.I(o_STM32_TX_Byte_c_381), 
            .O(o_STM32_TX_Byte[381]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[382]  (.I(o_STM32_TX_Byte_c_382), 
            .O(o_STM32_TX_Byte[382]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[383]  (.I(o_STM32_TX_Byte_c_383), 
            .O(o_STM32_TX_Byte[383]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[384]  (.I(o_STM32_TX_Byte_c_384), 
            .O(o_STM32_TX_Byte[384]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[385]  (.I(o_STM32_TX_Byte_c_385), 
            .O(o_STM32_TX_Byte[385]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[386]  (.I(o_STM32_TX_Byte_c_386), 
            .O(o_STM32_TX_Byte[386]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[387]  (.I(o_STM32_TX_Byte_c_387), 
            .O(o_STM32_TX_Byte[387]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[388]  (.I(o_STM32_TX_Byte_c_388), 
            .O(o_STM32_TX_Byte[388]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[389]  (.I(o_STM32_TX_Byte_c_389), 
            .O(o_STM32_TX_Byte[389]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[390]  (.I(o_STM32_TX_Byte_c_390), 
            .O(o_STM32_TX_Byte[390]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[391]  (.I(o_STM32_TX_Byte_c_391), 
            .O(o_STM32_TX_Byte[391]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[392]  (.I(o_STM32_TX_Byte_c_392), 
            .O(o_STM32_TX_Byte[392]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[393]  (.I(o_STM32_TX_Byte_c_393), 
            .O(o_STM32_TX_Byte[393]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[394]  (.I(o_STM32_TX_Byte_c_394), 
            .O(o_STM32_TX_Byte[394]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[395]  (.I(o_STM32_TX_Byte_c_395), 
            .O(o_STM32_TX_Byte[395]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[396]  (.I(o_STM32_TX_Byte_c_396), 
            .O(o_STM32_TX_Byte[396]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[397]  (.I(o_STM32_TX_Byte_c_397), 
            .O(o_STM32_TX_Byte[397]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[398]  (.I(o_STM32_TX_Byte_c_398), 
            .O(o_STM32_TX_Byte[398]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[399]  (.I(o_STM32_TX_Byte_c_399), 
            .O(o_STM32_TX_Byte[399]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[400]  (.I(o_STM32_TX_Byte_c_400), 
            .O(o_STM32_TX_Byte[400]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[401]  (.I(o_STM32_TX_Byte_c_401), 
            .O(o_STM32_TX_Byte[401]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[402]  (.I(o_STM32_TX_Byte_c_402), 
            .O(o_STM32_TX_Byte[402]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[403]  (.I(o_STM32_TX_Byte_c_403), 
            .O(o_STM32_TX_Byte[403]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[404]  (.I(o_STM32_TX_Byte_c_404), 
            .O(o_STM32_TX_Byte[404]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[405]  (.I(o_STM32_TX_Byte_c_405), 
            .O(o_STM32_TX_Byte[405]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[406]  (.I(o_STM32_TX_Byte_c_406), 
            .O(o_STM32_TX_Byte[406]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[407]  (.I(o_STM32_TX_Byte_c_407), 
            .O(o_STM32_TX_Byte[407]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[408]  (.I(o_STM32_TX_Byte_c_408), 
            .O(o_STM32_TX_Byte[408]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[409]  (.I(o_STM32_TX_Byte_c_409), 
            .O(o_STM32_TX_Byte[409]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[410]  (.I(o_STM32_TX_Byte_c_410), 
            .O(o_STM32_TX_Byte[410]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[411]  (.I(o_STM32_TX_Byte_c_411), 
            .O(o_STM32_TX_Byte[411]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[412]  (.I(o_STM32_TX_Byte_c_412), 
            .O(o_STM32_TX_Byte[412]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[413]  (.I(o_STM32_TX_Byte_c_413), 
            .O(o_STM32_TX_Byte[413]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[414]  (.I(o_STM32_TX_Byte_c_414), 
            .O(o_STM32_TX_Byte[414]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[415]  (.I(o_STM32_TX_Byte_c_415), 
            .O(o_STM32_TX_Byte[415]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[416]  (.I(o_STM32_TX_Byte_c_416), 
            .O(o_STM32_TX_Byte[416]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[417]  (.I(o_STM32_TX_Byte_c_417), 
            .O(o_STM32_TX_Byte[417]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[418]  (.I(o_STM32_TX_Byte_c_418), 
            .O(o_STM32_TX_Byte[418]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[419]  (.I(o_STM32_TX_Byte_c_419), 
            .O(o_STM32_TX_Byte[419]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[420]  (.I(o_STM32_TX_Byte_c_420), 
            .O(o_STM32_TX_Byte[420]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[421]  (.I(o_STM32_TX_Byte_c_421), 
            .O(o_STM32_TX_Byte[421]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[422]  (.I(o_STM32_TX_Byte_c_422), 
            .O(o_STM32_TX_Byte[422]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[423]  (.I(o_STM32_TX_Byte_c_423), 
            .O(o_STM32_TX_Byte[423]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[424]  (.I(o_STM32_TX_Byte_c_424), 
            .O(o_STM32_TX_Byte[424]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[425]  (.I(o_STM32_TX_Byte_c_425), 
            .O(o_STM32_TX_Byte[425]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[426]  (.I(o_STM32_TX_Byte_c_426), 
            .O(o_STM32_TX_Byte[426]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[427]  (.I(o_STM32_TX_Byte_c_427), 
            .O(o_STM32_TX_Byte[427]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[428]  (.I(o_STM32_TX_Byte_c_428), 
            .O(o_STM32_TX_Byte[428]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[429]  (.I(o_STM32_TX_Byte_c_429), 
            .O(o_STM32_TX_Byte[429]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[430]  (.I(o_STM32_TX_Byte_c_430), 
            .O(o_STM32_TX_Byte[430]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[431]  (.I(o_STM32_TX_Byte_c_431), 
            .O(o_STM32_TX_Byte[431]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[432]  (.I(o_STM32_TX_Byte_c_432), 
            .O(o_STM32_TX_Byte[432]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[433]  (.I(o_STM32_TX_Byte_c_433), 
            .O(o_STM32_TX_Byte[433]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[434]  (.I(o_STM32_TX_Byte_c_434), 
            .O(o_STM32_TX_Byte[434]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[435]  (.I(o_STM32_TX_Byte_c_435), 
            .O(o_STM32_TX_Byte[435]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[436]  (.I(o_STM32_TX_Byte_c_436), 
            .O(o_STM32_TX_Byte[436]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[437]  (.I(o_STM32_TX_Byte_c_437), 
            .O(o_STM32_TX_Byte[437]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[438]  (.I(o_STM32_TX_Byte_c_438), 
            .O(o_STM32_TX_Byte[438]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[439]  (.I(o_STM32_TX_Byte_c_439), 
            .O(o_STM32_TX_Byte[439]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[440]  (.I(o_STM32_TX_Byte_c_440), 
            .O(o_STM32_TX_Byte[440]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[441]  (.I(o_STM32_TX_Byte_c_441), 
            .O(o_STM32_TX_Byte[441]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[442]  (.I(o_STM32_TX_Byte_c_442), 
            .O(o_STM32_TX_Byte[442]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[443]  (.I(o_STM32_TX_Byte_c_443), 
            .O(o_STM32_TX_Byte[443]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[444]  (.I(o_STM32_TX_Byte_c_444), 
            .O(o_STM32_TX_Byte[444]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[445]  (.I(o_STM32_TX_Byte_c_445), 
            .O(o_STM32_TX_Byte[445]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[446]  (.I(o_STM32_TX_Byte_c_446), 
            .O(o_STM32_TX_Byte[446]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[447]  (.I(o_STM32_TX_Byte_c_447), 
            .O(o_STM32_TX_Byte[447]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[448]  (.I(o_STM32_TX_Byte_c_448), 
            .O(o_STM32_TX_Byte[448]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[449]  (.I(o_STM32_TX_Byte_c_449), 
            .O(o_STM32_TX_Byte[449]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[450]  (.I(o_STM32_TX_Byte_c_450), 
            .O(o_STM32_TX_Byte[450]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[451]  (.I(o_STM32_TX_Byte_c_451), 
            .O(o_STM32_TX_Byte[451]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[452]  (.I(o_STM32_TX_Byte_c_452), 
            .O(o_STM32_TX_Byte[452]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[453]  (.I(o_STM32_TX_Byte_c_453), 
            .O(o_STM32_TX_Byte[453]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[454]  (.I(o_STM32_TX_Byte_c_454), 
            .O(o_STM32_TX_Byte[454]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[455]  (.I(o_STM32_TX_Byte_c_455), 
            .O(o_STM32_TX_Byte[455]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[456]  (.I(o_STM32_TX_Byte_c_456), 
            .O(o_STM32_TX_Byte[456]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[457]  (.I(o_STM32_TX_Byte_c_457), 
            .O(o_STM32_TX_Byte[457]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[458]  (.I(o_STM32_TX_Byte_c_458), 
            .O(o_STM32_TX_Byte[458]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[459]  (.I(o_STM32_TX_Byte_c_459), 
            .O(o_STM32_TX_Byte[459]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[460]  (.I(o_STM32_TX_Byte_c_460), 
            .O(o_STM32_TX_Byte[460]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[461]  (.I(o_STM32_TX_Byte_c_461), 
            .O(o_STM32_TX_Byte[461]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[462]  (.I(o_STM32_TX_Byte_c_462), 
            .O(o_STM32_TX_Byte[462]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[463]  (.I(o_STM32_TX_Byte_c_463), 
            .O(o_STM32_TX_Byte[463]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[464]  (.I(o_STM32_TX_Byte_c_464), 
            .O(o_STM32_TX_Byte[464]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[465]  (.I(o_STM32_TX_Byte_c_465), 
            .O(o_STM32_TX_Byte[465]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[466]  (.I(o_STM32_TX_Byte_c_466), 
            .O(o_STM32_TX_Byte[466]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[467]  (.I(o_STM32_TX_Byte_c_467), 
            .O(o_STM32_TX_Byte[467]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[468]  (.I(o_STM32_TX_Byte_c_468), 
            .O(o_STM32_TX_Byte[468]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[469]  (.I(o_STM32_TX_Byte_c_469), 
            .O(o_STM32_TX_Byte[469]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[470]  (.I(o_STM32_TX_Byte_c_470), 
            .O(o_STM32_TX_Byte[470]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[471]  (.I(o_STM32_TX_Byte_c_471), 
            .O(o_STM32_TX_Byte[471]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[472]  (.I(o_STM32_TX_Byte_c_472), 
            .O(o_STM32_TX_Byte[472]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[473]  (.I(o_STM32_TX_Byte_c_473), 
            .O(o_STM32_TX_Byte[473]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[474]  (.I(o_STM32_TX_Byte_c_474), 
            .O(o_STM32_TX_Byte[474]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[475]  (.I(o_STM32_TX_Byte_c_475), 
            .O(o_STM32_TX_Byte[475]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[476]  (.I(o_STM32_TX_Byte_c_476), 
            .O(o_STM32_TX_Byte[476]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[477]  (.I(o_STM32_TX_Byte_c_477), 
            .O(o_STM32_TX_Byte[477]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[478]  (.I(o_STM32_TX_Byte_c_478), 
            .O(o_STM32_TX_Byte[478]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[479]  (.I(o_STM32_TX_Byte_c_479), 
            .O(o_STM32_TX_Byte[479]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[480]  (.I(o_STM32_TX_Byte_c_480), 
            .O(o_STM32_TX_Byte[480]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[481]  (.I(o_STM32_TX_Byte_c_481), 
            .O(o_STM32_TX_Byte[481]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[482]  (.I(o_STM32_TX_Byte_c_482), 
            .O(o_STM32_TX_Byte[482]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[483]  (.I(o_STM32_TX_Byte_c_483), 
            .O(o_STM32_TX_Byte[483]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[484]  (.I(o_STM32_TX_Byte_c_484), 
            .O(o_STM32_TX_Byte[484]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[485]  (.I(o_STM32_TX_Byte_c_485), 
            .O(o_STM32_TX_Byte[485]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[486]  (.I(o_STM32_TX_Byte_c_486), 
            .O(o_STM32_TX_Byte[486]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[487]  (.I(o_STM32_TX_Byte_c_487), 
            .O(o_STM32_TX_Byte[487]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[488]  (.I(o_STM32_TX_Byte_c_488), 
            .O(o_STM32_TX_Byte[488]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[489]  (.I(o_STM32_TX_Byte_c_489), 
            .O(o_STM32_TX_Byte[489]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[490]  (.I(o_STM32_TX_Byte_c_490), 
            .O(o_STM32_TX_Byte[490]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[491]  (.I(o_STM32_TX_Byte_c_491), 
            .O(o_STM32_TX_Byte[491]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[492]  (.I(o_STM32_TX_Byte_c_492), 
            .O(o_STM32_TX_Byte[492]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[493]  (.I(o_STM32_TX_Byte_c_493), 
            .O(o_STM32_TX_Byte[493]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[494]  (.I(o_STM32_TX_Byte_c_494), 
            .O(o_STM32_TX_Byte[494]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[495]  (.I(o_STM32_TX_Byte_c_495), 
            .O(o_STM32_TX_Byte[495]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[496]  (.I(o_STM32_TX_Byte_c_496), 
            .O(o_STM32_TX_Byte[496]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[497]  (.I(o_STM32_TX_Byte_c_497), 
            .O(o_STM32_TX_Byte[497]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[498]  (.I(o_STM32_TX_Byte_c_498), 
            .O(o_STM32_TX_Byte[498]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[499]  (.I(o_STM32_TX_Byte_c_499), 
            .O(o_STM32_TX_Byte[499]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[500]  (.I(o_STM32_TX_Byte_c_500), 
            .O(o_STM32_TX_Byte[500]));
    (* lineinfo="@6(328[17],328[24])" *) FA2 counter_3862_3914_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n42874), .CI0(n42874), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n51727), .CI1(n51727), 
            .CO0(n51727), .S0(counter_15__N_1[15]));
    defparam counter_3862_3914_add_4_17.INIT0 = "0xc33c";
    defparam counter_3862_3914_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[501]  (.I(o_STM32_TX_Byte_c_501), 
            .O(o_STM32_TX_Byte[501]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[502]  (.I(o_STM32_TX_Byte_c_502), 
            .O(o_STM32_TX_Byte[502]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[503]  (.I(o_STM32_TX_Byte_c_503), 
            .O(o_STM32_TX_Byte[503]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[504]  (.I(o_STM32_TX_Byte_c_504), 
            .O(o_STM32_TX_Byte[504]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[505]  (.I(o_STM32_TX_Byte_c_505), 
            .O(o_STM32_TX_Byte[505]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[506]  (.I(o_STM32_TX_Byte_c_506), 
            .O(o_STM32_TX_Byte[506]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[507]  (.I(o_STM32_TX_Byte_c_507), 
            .O(o_STM32_TX_Byte[507]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[508]  (.I(o_STM32_TX_Byte_c_508), 
            .O(o_STM32_TX_Byte[508]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[509]  (.I(o_STM32_TX_Byte_c_509), 
            .O(o_STM32_TX_Byte[509]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[510]  (.I(o_STM32_TX_Byte_c_510), 
            .O(o_STM32_TX_Byte[510]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[511]  (.I(o_STM32_TX_Byte_c_511), 
            .O(o_STM32_TX_Byte[511]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[512]  (.I(o_STM32_TX_Byte_c_512), 
            .O(o_STM32_TX_Byte[512]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[513]  (.I(o_STM32_TX_Byte_c_513), 
            .O(o_STM32_TX_Byte[513]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[514]  (.I(o_STM32_TX_Byte_c_514), 
            .O(o_STM32_TX_Byte[514]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[515]  (.I(o_STM32_TX_Byte_c_515), 
            .O(o_STM32_TX_Byte[515]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[516]  (.I(o_STM32_TX_Byte_c_516), 
            .O(o_STM32_TX_Byte[516]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[517]  (.I(o_STM32_TX_Byte_c_517), 
            .O(o_STM32_TX_Byte[517]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[518]  (.I(o_STM32_TX_Byte_c_518), 
            .O(o_STM32_TX_Byte[518]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[519]  (.I(o_STM32_TX_Byte_c_519), 
            .O(o_STM32_TX_Byte[519]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[520]  (.I(o_STM32_TX_Byte_c_520), 
            .O(o_STM32_TX_Byte[520]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[521]  (.I(o_STM32_TX_Byte_c_521), 
            .O(o_STM32_TX_Byte[521]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[522]  (.I(o_STM32_TX_Byte_c_522), 
            .O(o_STM32_TX_Byte[522]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[523]  (.I(o_STM32_TX_Byte_c_523), 
            .O(o_STM32_TX_Byte[523]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[524]  (.I(o_STM32_TX_Byte_c_524), 
            .O(o_STM32_TX_Byte[524]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[525]  (.I(o_STM32_TX_Byte_c_525), 
            .O(o_STM32_TX_Byte[525]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[526]  (.I(o_STM32_TX_Byte_c_526), 
            .O(o_STM32_TX_Byte[526]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[527]  (.I(o_STM32_TX_Byte_c_527), 
            .O(o_STM32_TX_Byte[527]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[528]  (.I(o_STM32_TX_Byte_c_528), 
            .O(o_STM32_TX_Byte[528]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[529]  (.I(o_STM32_TX_Byte_c_529), 
            .O(o_STM32_TX_Byte[529]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[530]  (.I(o_STM32_TX_Byte_c_530), 
            .O(o_STM32_TX_Byte[530]));
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i246 (.D(o_FIFO_Q_c_22), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[246]));
    defparam temp_buffer_i0_i246.REGSET = "SET";
    defparam temp_buffer_i0_i246.SRMODE = "ASYNC";
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[531]  (.I(o_STM32_TX_Byte_c_531), 
            .O(o_STM32_TX_Byte[531]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[532]  (.I(o_STM32_TX_Byte_c_532), 
            .O(o_STM32_TX_Byte[532]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[533]  (.I(o_STM32_TX_Byte_c_533), 
            .O(o_STM32_TX_Byte[533]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[534]  (.I(o_STM32_TX_Byte_c_534), 
            .O(o_STM32_TX_Byte[534]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[535]  (.I(o_STM32_TX_Byte_c_535), 
            .O(o_STM32_TX_Byte[535]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[536]  (.I(o_STM32_TX_Byte_c_536), 
            .O(o_STM32_TX_Byte[536]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[537]  (.I(o_STM32_TX_Byte_c_537), 
            .O(o_STM32_TX_Byte[537]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[538]  (.I(o_STM32_TX_Byte_c_538), 
            .O(o_STM32_TX_Byte[538]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[539]  (.I(o_STM32_TX_Byte_c_539), 
            .O(o_STM32_TX_Byte[539]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[540]  (.I(o_STM32_TX_Byte_c_540), 
            .O(o_STM32_TX_Byte[540]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[541]  (.I(o_STM32_TX_Byte_c_541), 
            .O(o_STM32_TX_Byte[541]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[542]  (.I(o_STM32_TX_Byte_c_542), 
            .O(o_STM32_TX_Byte[542]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[543]  (.I(o_STM32_TX_Byte_c_543), 
            .O(o_STM32_TX_Byte[543]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[544]  (.I(o_STM32_TX_Byte_c_544), 
            .O(o_STM32_TX_Byte[544]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[545]  (.I(o_STM32_TX_Byte_c_545), 
            .O(o_STM32_TX_Byte[545]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[546]  (.I(o_STM32_TX_Byte_c_546), 
            .O(o_STM32_TX_Byte[546]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[547]  (.I(o_STM32_TX_Byte_c_547), 
            .O(o_STM32_TX_Byte[547]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[548]  (.I(o_STM32_TX_Byte_c_548), 
            .O(o_STM32_TX_Byte[548]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[549]  (.I(o_STM32_TX_Byte_c_549), 
            .O(o_STM32_TX_Byte[549]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[550]  (.I(o_STM32_TX_Byte_c_550), 
            .O(o_STM32_TX_Byte[550]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[551]  (.I(o_STM32_TX_Byte_c_551), 
            .O(o_STM32_TX_Byte[551]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[552]  (.I(o_STM32_TX_Byte_c_552), 
            .O(o_STM32_TX_Byte[552]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[553]  (.I(o_STM32_TX_Byte_c_553), 
            .O(o_STM32_TX_Byte[553]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[554]  (.I(o_STM32_TX_Byte_c_554), 
            .O(o_STM32_TX_Byte[554]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[555]  (.I(o_STM32_TX_Byte_c_555), 
            .O(o_STM32_TX_Byte[555]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[556]  (.I(o_STM32_TX_Byte_c_556), 
            .O(o_STM32_TX_Byte[556]));
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n2205), .C1(o_stm32_counter_c_0), 
            .D1(n51682), .CI1(n51682), .CO0(n51682), .CO1(n42827), .S1(n165));
    defparam stm32_counter_3861_add_4_1.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[557]  (.I(o_STM32_TX_Byte_c_557), 
            .O(o_STM32_TX_Byte[557]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[558]  (.I(o_STM32_TX_Byte_c_558), 
            .O(o_STM32_TX_Byte[558]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[559]  (.I(o_STM32_TX_Byte_c_559), 
            .O(o_STM32_TX_Byte[559]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[560]  (.I(o_STM32_TX_Byte_c_560), 
            .O(o_STM32_TX_Byte[560]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[561]  (.I(o_STM32_TX_Byte_c_561), 
            .O(o_STM32_TX_Byte[561]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[562]  (.I(o_STM32_TX_Byte_c_562), 
            .O(o_STM32_TX_Byte[562]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[563]  (.I(o_STM32_TX_Byte_c_563), 
            .O(o_STM32_TX_Byte[563]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[564]  (.I(o_STM32_TX_Byte_c_564), 
            .O(o_STM32_TX_Byte[564]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[565]  (.I(o_STM32_TX_Byte_c_565), 
            .O(o_STM32_TX_Byte[565]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[566]  (.I(o_STM32_TX_Byte_c_566), 
            .O(o_STM32_TX_Byte[566]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[567]  (.I(o_STM32_TX_Byte_c_567), 
            .O(o_STM32_TX_Byte[567]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[568]  (.I(o_STM32_TX_Byte_c_568), 
            .O(o_STM32_TX_Byte[568]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[569]  (.I(o_STM32_TX_Byte_c_569), 
            .O(o_STM32_TX_Byte[569]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[570]  (.I(o_STM32_TX_Byte_c_570), 
            .O(o_STM32_TX_Byte[570]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[571]  (.I(o_STM32_TX_Byte_c_571), 
            .O(o_STM32_TX_Byte[571]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[572]  (.I(o_STM32_TX_Byte_c_572), 
            .O(o_STM32_TX_Byte[572]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[573]  (.I(o_STM32_TX_Byte_c_573), 
            .O(o_STM32_TX_Byte[573]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[574]  (.I(o_STM32_TX_Byte_c_574), 
            .O(o_STM32_TX_Byte[574]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[575]  (.I(o_STM32_TX_Byte_c_575), 
            .O(o_STM32_TX_Byte[575]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[576]  (.I(o_STM32_TX_Byte_c_576), 
            .O(o_STM32_TX_Byte[576]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[577]  (.I(o_STM32_TX_Byte_c_577), 
            .O(o_STM32_TX_Byte[577]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[578]  (.I(o_STM32_TX_Byte_c_578), 
            .O(o_STM32_TX_Byte[578]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[579]  (.I(o_STM32_TX_Byte_c_579), 
            .O(o_STM32_TX_Byte[579]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[580]  (.I(o_STM32_TX_Byte_c_580), 
            .O(o_STM32_TX_Byte[580]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[581]  (.I(o_STM32_TX_Byte_c_581), 
            .O(o_STM32_TX_Byte[581]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[582]  (.I(o_STM32_TX_Byte_c_582), 
            .O(o_STM32_TX_Byte[582]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[583]  (.I(o_STM32_TX_Byte_c_583), 
            .O(o_STM32_TX_Byte[583]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[584]  (.I(o_STM32_TX_Byte_c_584), 
            .O(o_STM32_TX_Byte[584]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[585]  (.I(o_STM32_TX_Byte_c_585), 
            .O(o_STM32_TX_Byte[585]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[586]  (.I(o_STM32_TX_Byte_c_586), 
            .O(o_STM32_TX_Byte[586]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[587]  (.I(o_STM32_TX_Byte_c_587), 
            .O(o_STM32_TX_Byte[587]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[588]  (.I(o_STM32_TX_Byte_c_588), 
            .O(o_STM32_TX_Byte[588]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[589]  (.I(o_STM32_TX_Byte_c_589), 
            .O(o_STM32_TX_Byte[589]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[590]  (.I(o_STM32_TX_Byte_c_590), 
            .O(o_STM32_TX_Byte[590]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[591]  (.I(o_STM32_TX_Byte_c_591), 
            .O(o_STM32_TX_Byte[591]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[592]  (.I(o_STM32_TX_Byte_c_592), 
            .O(o_STM32_TX_Byte[592]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[593]  (.I(o_STM32_TX_Byte_c_593), 
            .O(o_STM32_TX_Byte[593]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[594]  (.I(o_STM32_TX_Byte_c_594), 
            .O(o_STM32_TX_Byte[594]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[595]  (.I(o_STM32_TX_Byte_c_595), 
            .O(o_STM32_TX_Byte[595]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[596]  (.I(o_STM32_TX_Byte_c_596), 
            .O(o_STM32_TX_Byte[596]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[597]  (.I(o_STM32_TX_Byte_c_597), 
            .O(o_STM32_TX_Byte[597]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[598]  (.I(o_STM32_TX_Byte_c_598), 
            .O(o_STM32_TX_Byte[598]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[599]  (.I(o_STM32_TX_Byte_c_599), 
            .O(o_STM32_TX_Byte[599]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[600]  (.I(o_STM32_TX_Byte_c_600), 
            .O(o_STM32_TX_Byte[600]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[601]  (.I(o_STM32_TX_Byte_c_601), 
            .O(o_STM32_TX_Byte[601]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[602]  (.I(o_STM32_TX_Byte_c_602), 
            .O(o_STM32_TX_Byte[602]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[603]  (.I(o_STM32_TX_Byte_c_603), 
            .O(o_STM32_TX_Byte[603]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[604]  (.I(o_STM32_TX_Byte_c_604), 
            .O(o_STM32_TX_Byte[604]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[605]  (.I(o_STM32_TX_Byte_c_605), 
            .O(o_STM32_TX_Byte[605]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[606]  (.I(o_STM32_TX_Byte_c_606), 
            .O(o_STM32_TX_Byte[606]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[607]  (.I(o_STM32_TX_Byte_c_607), 
            .O(o_STM32_TX_Byte[607]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[608]  (.I(o_STM32_TX_Byte_c_608), 
            .O(o_STM32_TX_Byte[608]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[609]  (.I(o_STM32_TX_Byte_c_609), 
            .O(o_STM32_TX_Byte[609]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[610]  (.I(o_STM32_TX_Byte_c_610), 
            .O(o_STM32_TX_Byte[610]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[611]  (.I(o_STM32_TX_Byte_c_611), 
            .O(o_STM32_TX_Byte[611]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[612]  (.I(o_STM32_TX_Byte_c_612), 
            .O(o_STM32_TX_Byte[612]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[613]  (.I(o_STM32_TX_Byte_c_613), 
            .O(o_STM32_TX_Byte[613]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[614]  (.I(o_STM32_TX_Byte_c_614), 
            .O(o_STM32_TX_Byte[614]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[615]  (.I(o_STM32_TX_Byte_c_615), 
            .O(o_STM32_TX_Byte[615]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[616]  (.I(o_STM32_TX_Byte_c_616), 
            .O(o_STM32_TX_Byte[616]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[617]  (.I(o_STM32_TX_Byte_c_617), 
            .O(o_STM32_TX_Byte[617]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[618]  (.I(o_STM32_TX_Byte_c_618), 
            .O(o_STM32_TX_Byte[618]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[619]  (.I(o_STM32_TX_Byte_c_619), 
            .O(o_STM32_TX_Byte[619]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[620]  (.I(o_STM32_TX_Byte_c_620), 
            .O(o_STM32_TX_Byte[620]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[621]  (.I(o_STM32_TX_Byte_c_621), 
            .O(o_STM32_TX_Byte[621]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[622]  (.I(o_STM32_TX_Byte_c_622), 
            .O(o_STM32_TX_Byte[622]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[623]  (.I(o_STM32_TX_Byte_c_623), 
            .O(o_STM32_TX_Byte[623]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[624]  (.I(o_STM32_TX_Byte_c_624), 
            .O(o_STM32_TX_Byte[624]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[625]  (.I(o_STM32_TX_Byte_c_625), 
            .O(o_STM32_TX_Byte[625]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[626]  (.I(o_STM32_TX_Byte_c_626), 
            .O(o_STM32_TX_Byte[626]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[627]  (.I(o_STM32_TX_Byte_c_627), 
            .O(o_STM32_TX_Byte[627]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[628]  (.I(o_STM32_TX_Byte_c_628), 
            .O(o_STM32_TX_Byte[628]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[629]  (.I(o_STM32_TX_Byte_c_629), 
            .O(o_STM32_TX_Byte[629]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[630]  (.I(o_STM32_TX_Byte_c_630), 
            .O(o_STM32_TX_Byte[630]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[631]  (.I(o_STM32_TX_Byte_c_631), 
            .O(o_STM32_TX_Byte[631]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[632]  (.I(o_STM32_TX_Byte_c_632), 
            .O(o_STM32_TX_Byte[632]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[633]  (.I(o_STM32_TX_Byte_c_633), 
            .O(o_STM32_TX_Byte[633]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[634]  (.I(o_STM32_TX_Byte_c_634), 
            .O(o_STM32_TX_Byte[634]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[635]  (.I(o_STM32_TX_Byte_c_635), 
            .O(o_STM32_TX_Byte[635]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[636]  (.I(o_STM32_TX_Byte_c_636), 
            .O(o_STM32_TX_Byte[636]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[637]  (.I(o_STM32_TX_Byte_c_637), 
            .O(o_STM32_TX_Byte[637]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[638]  (.I(o_STM32_TX_Byte_c_638), 
            .O(o_STM32_TX_Byte[638]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[639]  (.I(o_STM32_TX_Byte_c_639), 
            .O(o_STM32_TX_Byte[639]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[640]  (.I(o_STM32_TX_Byte_c_640), 
            .O(o_STM32_TX_Byte[640]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[641]  (.I(o_STM32_TX_Byte_c_641), 
            .O(o_STM32_TX_Byte[641]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[642]  (.I(o_STM32_TX_Byte_c_642), 
            .O(o_STM32_TX_Byte[642]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[643]  (.I(o_STM32_TX_Byte_c_643), 
            .O(o_STM32_TX_Byte[643]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[644]  (.I(o_STM32_TX_Byte_c_644), 
            .O(o_STM32_TX_Byte[644]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[645]  (.I(o_STM32_TX_Byte_c_645), 
            .O(o_STM32_TX_Byte[645]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[646]  (.I(o_STM32_TX_Byte_c_646), 
            .O(o_STM32_TX_Byte[646]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[647]  (.I(o_STM32_TX_Byte_c_647), 
            .O(o_STM32_TX_Byte[647]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[648]  (.I(o_STM32_TX_Byte_c_648), 
            .O(o_STM32_TX_Byte[648]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[649]  (.I(o_STM32_TX_Byte_c_649), 
            .O(o_STM32_TX_Byte[649]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[650]  (.I(o_STM32_TX_Byte_c_650), 
            .O(o_STM32_TX_Byte[650]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[651]  (.I(o_STM32_TX_Byte_c_651), 
            .O(o_STM32_TX_Byte[651]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[652]  (.I(o_STM32_TX_Byte_c_652), 
            .O(o_STM32_TX_Byte[652]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[653]  (.I(o_STM32_TX_Byte_c_653), 
            .O(o_STM32_TX_Byte[653]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[654]  (.I(o_STM32_TX_Byte_c_654), 
            .O(o_STM32_TX_Byte[654]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[655]  (.I(o_STM32_TX_Byte_c_655), 
            .O(o_STM32_TX_Byte[655]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[656]  (.I(o_STM32_TX_Byte_c_656), 
            .O(o_STM32_TX_Byte[656]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[657]  (.I(o_STM32_TX_Byte_c_657), 
            .O(o_STM32_TX_Byte[657]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[658]  (.I(o_STM32_TX_Byte_c_658), 
            .O(o_STM32_TX_Byte[658]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[659]  (.I(o_STM32_TX_Byte_c_659), 
            .O(o_STM32_TX_Byte[659]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[660]  (.I(o_STM32_TX_Byte_c_660), 
            .O(o_STM32_TX_Byte[660]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[661]  (.I(o_STM32_TX_Byte_c_661), 
            .O(o_STM32_TX_Byte[661]));
    (* lineinfo="@6(328[17],328[24])" *) FA2 counter_3862_3914_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n42872), .CI0(n42872), 
            .A1(GND_net), .B1(GND_net), .C1(counter[14]), .D1(n51724), 
            .CI1(n51724), .CO0(n51724), .CO1(n42874), .S0(counter_15__N_1[13]), 
            .S1(counter_15__N_1[14]));
    defparam counter_3862_3914_add_4_15.INIT0 = "0xc33c";
    defparam counter_3862_3914_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[662]  (.I(o_STM32_TX_Byte_c_662), 
            .O(o_STM32_TX_Byte[662]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[663]  (.I(o_STM32_TX_Byte_c_663), 
            .O(o_STM32_TX_Byte[663]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[664]  (.I(o_STM32_TX_Byte_c_664), 
            .O(o_STM32_TX_Byte[664]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[665]  (.I(o_STM32_TX_Byte_c_665), 
            .O(o_STM32_TX_Byte[665]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[666]  (.I(o_STM32_TX_Byte_c_666), 
            .O(o_STM32_TX_Byte[666]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[667]  (.I(o_STM32_TX_Byte_c_667), 
            .O(o_STM32_TX_Byte[667]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[668]  (.I(o_STM32_TX_Byte_c_668), 
            .O(o_STM32_TX_Byte[668]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[669]  (.I(o_STM32_TX_Byte_c_669), 
            .O(o_STM32_TX_Byte[669]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[670]  (.I(o_STM32_TX_Byte_c_670), 
            .O(o_STM32_TX_Byte[670]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[671]  (.I(o_STM32_TX_Byte_c_671), 
            .O(o_STM32_TX_Byte[671]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[672]  (.I(o_STM32_TX_Byte_c_672), 
            .O(o_STM32_TX_Byte[672]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[673]  (.I(o_STM32_TX_Byte_c_673), 
            .O(o_STM32_TX_Byte[673]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[674]  (.I(o_STM32_TX_Byte_c_674), 
            .O(o_STM32_TX_Byte[674]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[675]  (.I(o_STM32_TX_Byte_c_675), 
            .O(o_STM32_TX_Byte[675]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[676]  (.I(o_STM32_TX_Byte_c_676), 
            .O(o_STM32_TX_Byte[676]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[677]  (.I(o_STM32_TX_Byte_c_677), 
            .O(o_STM32_TX_Byte[677]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[678]  (.I(o_STM32_TX_Byte_c_678), 
            .O(o_STM32_TX_Byte[678]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[679]  (.I(o_STM32_TX_Byte_c_679), 
            .O(o_STM32_TX_Byte[679]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[680]  (.I(o_STM32_TX_Byte_c_680), 
            .O(o_STM32_TX_Byte[680]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[681]  (.I(o_STM32_TX_Byte_c_681), 
            .O(o_STM32_TX_Byte[681]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[682]  (.I(o_STM32_TX_Byte_c_682), 
            .O(o_STM32_TX_Byte[682]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[683]  (.I(o_STM32_TX_Byte_c_683), 
            .O(o_STM32_TX_Byte[683]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[684]  (.I(o_STM32_TX_Byte_c_684), 
            .O(o_STM32_TX_Byte[684]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[685]  (.I(o_STM32_TX_Byte_c_685), 
            .O(o_STM32_TX_Byte[685]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[686]  (.I(o_STM32_TX_Byte_c_686), 
            .O(o_STM32_TX_Byte[686]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[687]  (.I(o_STM32_TX_Byte_c_687), 
            .O(o_STM32_TX_Byte[687]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[688]  (.I(o_STM32_TX_Byte_c_688), 
            .O(o_STM32_TX_Byte[688]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[689]  (.I(o_STM32_TX_Byte_c_689), 
            .O(o_STM32_TX_Byte[689]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[690]  (.I(o_STM32_TX_Byte_c_690), 
            .O(o_STM32_TX_Byte[690]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[691]  (.I(o_STM32_TX_Byte_c_691), 
            .O(o_STM32_TX_Byte[691]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[692]  (.I(o_STM32_TX_Byte_c_692), 
            .O(o_STM32_TX_Byte[692]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[693]  (.I(o_STM32_TX_Byte_c_693), 
            .O(o_STM32_TX_Byte[693]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[694]  (.I(o_STM32_TX_Byte_c_694), 
            .O(o_STM32_TX_Byte[694]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[695]  (.I(o_STM32_TX_Byte_c_695), 
            .O(o_STM32_TX_Byte[695]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[696]  (.I(o_STM32_TX_Byte_c_696), 
            .O(o_STM32_TX_Byte[696]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[697]  (.I(o_STM32_TX_Byte_c_697), 
            .O(o_STM32_TX_Byte[697]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[698]  (.I(o_STM32_TX_Byte_c_698), 
            .O(o_STM32_TX_Byte[698]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[699]  (.I(o_STM32_TX_Byte_c_699), 
            .O(o_STM32_TX_Byte[699]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[700]  (.I(o_STM32_TX_Byte_c_700), 
            .O(o_STM32_TX_Byte[700]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[701]  (.I(o_STM32_TX_Byte_c_701), 
            .O(o_STM32_TX_Byte[701]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[702]  (.I(o_STM32_TX_Byte_c_702), 
            .O(o_STM32_TX_Byte[702]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[703]  (.I(o_STM32_TX_Byte_c_703), 
            .O(o_STM32_TX_Byte[703]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[704]  (.I(o_STM32_TX_Byte_c_704), 
            .O(o_STM32_TX_Byte[704]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[705]  (.I(o_STM32_TX_Byte_c_705), 
            .O(o_STM32_TX_Byte[705]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[706]  (.I(o_STM32_TX_Byte_c_706), 
            .O(o_STM32_TX_Byte[706]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[707]  (.I(o_STM32_TX_Byte_c_707), 
            .O(o_STM32_TX_Byte[707]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[708]  (.I(o_STM32_TX_Byte_c_708), 
            .O(o_STM32_TX_Byte[708]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[709]  (.I(o_STM32_TX_Byte_c_709), 
            .O(o_STM32_TX_Byte[709]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[710]  (.I(o_STM32_TX_Byte_c_710), 
            .O(o_STM32_TX_Byte[710]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[711]  (.I(o_STM32_TX_Byte_c_711), 
            .O(o_STM32_TX_Byte[711]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[712]  (.I(o_STM32_TX_Byte_c_712), 
            .O(o_STM32_TX_Byte[712]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[713]  (.I(o_STM32_TX_Byte_c_713), 
            .O(o_STM32_TX_Byte[713]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[714]  (.I(o_STM32_TX_Byte_c_714), 
            .O(o_STM32_TX_Byte[714]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[715]  (.I(o_STM32_TX_Byte_c_715), 
            .O(o_STM32_TX_Byte[715]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[716]  (.I(o_STM32_TX_Byte_c_716), 
            .O(o_STM32_TX_Byte[716]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[717]  (.I(o_STM32_TX_Byte_c_717), 
            .O(o_STM32_TX_Byte[717]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[718]  (.I(o_STM32_TX_Byte_c_718), 
            .O(o_STM32_TX_Byte[718]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[719]  (.I(o_STM32_TX_Byte_c_719), 
            .O(o_STM32_TX_Byte[719]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[720]  (.I(o_STM32_TX_Byte_c_720), 
            .O(o_STM32_TX_Byte[720]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[721]  (.I(o_STM32_TX_Byte_c_721), 
            .O(o_STM32_TX_Byte[721]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[722]  (.I(o_STM32_TX_Byte_c_722), 
            .O(o_STM32_TX_Byte[722]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[723]  (.I(o_STM32_TX_Byte_c_723), 
            .O(o_STM32_TX_Byte[723]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[724]  (.I(o_STM32_TX_Byte_c_724), 
            .O(o_STM32_TX_Byte[724]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[725]  (.I(o_STM32_TX_Byte_c_725), 
            .O(o_STM32_TX_Byte[725]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[726]  (.I(o_STM32_TX_Byte_c_726), 
            .O(o_STM32_TX_Byte[726]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[727]  (.I(o_STM32_TX_Byte_c_727), 
            .O(o_STM32_TX_Byte[727]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[728]  (.I(o_STM32_TX_Byte_c_728), 
            .O(o_STM32_TX_Byte[728]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[729]  (.I(o_STM32_TX_Byte_c_729), 
            .O(o_STM32_TX_Byte[729]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[730]  (.I(o_STM32_TX_Byte_c_730), 
            .O(o_STM32_TX_Byte[730]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[731]  (.I(o_STM32_TX_Byte_c_731), 
            .O(o_STM32_TX_Byte[731]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[732]  (.I(o_STM32_TX_Byte_c_732), 
            .O(o_STM32_TX_Byte[732]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[733]  (.I(o_STM32_TX_Byte_c_733), 
            .O(o_STM32_TX_Byte[733]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[734]  (.I(o_STM32_TX_Byte_c_734), 
            .O(o_STM32_TX_Byte[734]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[735]  (.I(o_STM32_TX_Byte_c_735), 
            .O(o_STM32_TX_Byte[735]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[736]  (.I(o_STM32_TX_Byte_c_736), 
            .O(o_STM32_TX_Byte[736]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[737]  (.I(o_STM32_TX_Byte_c_737), 
            .O(o_STM32_TX_Byte[737]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[738]  (.I(o_STM32_TX_Byte_c_738), 
            .O(o_STM32_TX_Byte[738]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[739]  (.I(o_STM32_TX_Byte_c_739), 
            .O(o_STM32_TX_Byte[739]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[740]  (.I(o_STM32_TX_Byte_c_740), 
            .O(o_STM32_TX_Byte[740]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[741]  (.I(o_STM32_TX_Byte_c_741), 
            .O(o_STM32_TX_Byte[741]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[742]  (.I(o_STM32_TX_Byte_c_742), 
            .O(o_STM32_TX_Byte[742]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[743]  (.I(o_STM32_TX_Byte_c_743), 
            .O(o_STM32_TX_Byte[743]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[744]  (.I(o_STM32_TX_Byte_c_744), 
            .O(o_STM32_TX_Byte[744]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[745]  (.I(o_STM32_TX_Byte_c_745), 
            .O(o_STM32_TX_Byte[745]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[746]  (.I(o_STM32_TX_Byte_c_746), 
            .O(o_STM32_TX_Byte[746]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[747]  (.I(o_STM32_TX_Byte_c_747), 
            .O(o_STM32_TX_Byte[747]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[748]  (.I(o_STM32_TX_Byte_c_748), 
            .O(o_STM32_TX_Byte[748]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[749]  (.I(o_STM32_TX_Byte_c_749), 
            .O(o_STM32_TX_Byte[749]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[750]  (.I(o_STM32_TX_Byte_c_750), 
            .O(o_STM32_TX_Byte[750]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[751]  (.I(o_STM32_TX_Byte_c_751), 
            .O(o_STM32_TX_Byte[751]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[752]  (.I(o_STM32_TX_Byte_c_752), 
            .O(o_STM32_TX_Byte[752]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[753]  (.I(o_STM32_TX_Byte_c_753), 
            .O(o_STM32_TX_Byte[753]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[754]  (.I(o_STM32_TX_Byte_c_754), 
            .O(o_STM32_TX_Byte[754]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[755]  (.I(o_STM32_TX_Byte_c_755), 
            .O(o_STM32_TX_Byte[755]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[756]  (.I(o_STM32_TX_Byte_c_756), 
            .O(o_STM32_TX_Byte[756]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[757]  (.I(o_STM32_TX_Byte_c_757), 
            .O(o_STM32_TX_Byte[757]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[758]  (.I(o_STM32_TX_Byte_c_758), 
            .O(o_STM32_TX_Byte[758]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[759]  (.I(o_STM32_TX_Byte_c_759), 
            .O(o_STM32_TX_Byte[759]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[760]  (.I(o_STM32_TX_Byte_c_760), 
            .O(o_STM32_TX_Byte[760]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[761]  (.I(o_STM32_TX_Byte_c_761), 
            .O(o_STM32_TX_Byte[761]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[762]  (.I(o_STM32_TX_Byte_c_762), 
            .O(o_STM32_TX_Byte[762]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[763]  (.I(o_STM32_TX_Byte_c_763), 
            .O(o_STM32_TX_Byte[763]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[764]  (.I(o_STM32_TX_Byte_c_764), 
            .O(o_STM32_TX_Byte[764]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[765]  (.I(o_STM32_TX_Byte_c_765), 
            .O(o_STM32_TX_Byte[765]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[766]  (.I(o_STM32_TX_Byte_c_766), 
            .O(o_STM32_TX_Byte[766]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[767]  (.I(o_STM32_TX_Byte_c_767), 
            .O(o_STM32_TX_Byte[767]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[768]  (.I(o_STM32_TX_Byte_c_768), 
            .O(o_STM32_TX_Byte[768]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[769]  (.I(o_STM32_TX_Byte_c_769), 
            .O(o_STM32_TX_Byte[769]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[770]  (.I(o_STM32_TX_Byte_c_770), 
            .O(o_STM32_TX_Byte[770]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[771]  (.I(o_STM32_TX_Byte_c_771), 
            .O(o_STM32_TX_Byte[771]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[772]  (.I(o_STM32_TX_Byte_c_772), 
            .O(o_STM32_TX_Byte[772]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[773]  (.I(o_STM32_TX_Byte_c_773), 
            .O(o_STM32_TX_Byte[773]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[774]  (.I(o_STM32_TX_Byte_c_774), 
            .O(o_STM32_TX_Byte[774]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[775]  (.I(o_STM32_TX_Byte_c_775), 
            .O(o_STM32_TX_Byte[775]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[776]  (.I(o_STM32_TX_Byte_c_776), 
            .O(o_STM32_TX_Byte[776]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[777]  (.I(o_STM32_TX_Byte_c_777), 
            .O(o_STM32_TX_Byte[777]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[778]  (.I(o_STM32_TX_Byte_c_778), 
            .O(o_STM32_TX_Byte[778]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[779]  (.I(o_STM32_TX_Byte_c_779), 
            .O(o_STM32_TX_Byte[779]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[780]  (.I(o_STM32_TX_Byte_c_780), 
            .O(o_STM32_TX_Byte[780]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[781]  (.I(o_STM32_TX_Byte_c_781), 
            .O(o_STM32_TX_Byte[781]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[782]  (.I(o_STM32_TX_Byte_c_782), 
            .O(o_STM32_TX_Byte[782]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[783]  (.I(o_STM32_TX_Byte_c_783), 
            .O(o_STM32_TX_Byte[783]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[784]  (.I(o_STM32_TX_Byte_c_784), 
            .O(o_STM32_TX_Byte[784]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[785]  (.I(o_STM32_TX_Byte_c_785), 
            .O(o_STM32_TX_Byte[785]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[786]  (.I(o_STM32_TX_Byte_c_786), 
            .O(o_STM32_TX_Byte[786]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[787]  (.I(o_STM32_TX_Byte_c_787), 
            .O(o_STM32_TX_Byte[787]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[788]  (.I(o_STM32_TX_Byte_c_788), 
            .O(o_STM32_TX_Byte[788]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[789]  (.I(o_STM32_TX_Byte_c_789), 
            .O(o_STM32_TX_Byte[789]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[790]  (.I(o_STM32_TX_Byte_c_790), 
            .O(o_STM32_TX_Byte[790]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[791]  (.I(o_STM32_TX_Byte_c_791), 
            .O(o_STM32_TX_Byte[791]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[792]  (.I(o_STM32_TX_Byte_c_792), 
            .O(o_STM32_TX_Byte[792]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[793]  (.I(o_STM32_TX_Byte_c_793), 
            .O(o_STM32_TX_Byte[793]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[794]  (.I(o_STM32_TX_Byte_c_794), 
            .O(o_STM32_TX_Byte[794]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[795]  (.I(o_STM32_TX_Byte_c_795), 
            .O(o_STM32_TX_Byte[795]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[796]  (.I(o_STM32_TX_Byte_c_796), 
            .O(o_STM32_TX_Byte[796]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[797]  (.I(o_STM32_TX_Byte_c_797), 
            .O(o_STM32_TX_Byte[797]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[798]  (.I(o_STM32_TX_Byte_c_798), 
            .O(o_STM32_TX_Byte[798]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[799]  (.I(o_STM32_TX_Byte_c_799), 
            .O(o_STM32_TX_Byte[799]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[800]  (.I(o_STM32_TX_Byte_c_800), 
            .O(o_STM32_TX_Byte[800]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[801]  (.I(o_STM32_TX_Byte_c_801), 
            .O(o_STM32_TX_Byte[801]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[802]  (.I(o_STM32_TX_Byte_c_802), 
            .O(o_STM32_TX_Byte[802]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[803]  (.I(o_STM32_TX_Byte_c_803), 
            .O(o_STM32_TX_Byte[803]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[804]  (.I(o_STM32_TX_Byte_c_804), 
            .O(o_STM32_TX_Byte[804]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[805]  (.I(o_STM32_TX_Byte_c_805), 
            .O(o_STM32_TX_Byte[805]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[806]  (.I(o_STM32_TX_Byte_c_806), 
            .O(o_STM32_TX_Byte[806]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[807]  (.I(o_STM32_TX_Byte_c_807), 
            .O(o_STM32_TX_Byte[807]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[808]  (.I(o_STM32_TX_Byte_c_808), 
            .O(o_STM32_TX_Byte[808]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[809]  (.I(o_STM32_TX_Byte_c_809), 
            .O(o_STM32_TX_Byte[809]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[810]  (.I(o_STM32_TX_Byte_c_810), 
            .O(o_STM32_TX_Byte[810]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[811]  (.I(o_STM32_TX_Byte_c_811), 
            .O(o_STM32_TX_Byte[811]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[812]  (.I(o_STM32_TX_Byte_c_812), 
            .O(o_STM32_TX_Byte[812]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[813]  (.I(o_STM32_TX_Byte_c_813), 
            .O(o_STM32_TX_Byte[813]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[814]  (.I(o_STM32_TX_Byte_c_814), 
            .O(o_STM32_TX_Byte[814]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[815]  (.I(o_STM32_TX_Byte_c_815), 
            .O(o_STM32_TX_Byte[815]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[816]  (.I(o_STM32_TX_Byte_c_816), 
            .O(o_STM32_TX_Byte[816]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[817]  (.I(o_STM32_TX_Byte_c_817), 
            .O(o_STM32_TX_Byte[817]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[818]  (.I(o_STM32_TX_Byte_c_818), 
            .O(o_STM32_TX_Byte[818]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[819]  (.I(o_STM32_TX_Byte_c_819), 
            .O(o_STM32_TX_Byte[819]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[820]  (.I(o_STM32_TX_Byte_c_820), 
            .O(o_STM32_TX_Byte[820]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[821]  (.I(o_STM32_TX_Byte_c_821), 
            .O(o_STM32_TX_Byte[821]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[822]  (.I(o_STM32_TX_Byte_c_822), 
            .O(o_STM32_TX_Byte[822]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[823]  (.I(o_STM32_TX_Byte_c_823), 
            .O(o_STM32_TX_Byte[823]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[824]  (.I(o_STM32_TX_Byte_c_824), 
            .O(o_STM32_TX_Byte[824]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[825]  (.I(o_STM32_TX_Byte_c_825), 
            .O(o_STM32_TX_Byte[825]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[826]  (.I(o_STM32_TX_Byte_c_826), 
            .O(o_STM32_TX_Byte[826]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[827]  (.I(o_STM32_TX_Byte_c_827), 
            .O(o_STM32_TX_Byte[827]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[828]  (.I(o_STM32_TX_Byte_c_828), 
            .O(o_STM32_TX_Byte[828]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[829]  (.I(o_STM32_TX_Byte_c_829), 
            .O(o_STM32_TX_Byte[829]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[830]  (.I(o_STM32_TX_Byte_c_830), 
            .O(o_STM32_TX_Byte[830]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[831]  (.I(o_STM32_TX_Byte_c_831), 
            .O(o_STM32_TX_Byte[831]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[832]  (.I(o_STM32_TX_Byte_c_832), 
            .O(o_STM32_TX_Byte[832]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[833]  (.I(o_STM32_TX_Byte_c_833), 
            .O(o_STM32_TX_Byte[833]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[834]  (.I(o_STM32_TX_Byte_c_834), 
            .O(o_STM32_TX_Byte[834]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[835]  (.I(o_STM32_TX_Byte_c_835), 
            .O(o_STM32_TX_Byte[835]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[836]  (.I(o_STM32_TX_Byte_c_836), 
            .O(o_STM32_TX_Byte[836]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[837]  (.I(o_STM32_TX_Byte_c_837), 
            .O(o_STM32_TX_Byte[837]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[838]  (.I(o_STM32_TX_Byte_c_838), 
            .O(o_STM32_TX_Byte[838]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[839]  (.I(o_STM32_TX_Byte_c_839), 
            .O(o_STM32_TX_Byte[839]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[840]  (.I(o_STM32_TX_Byte_c_840), 
            .O(o_STM32_TX_Byte[840]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[841]  (.I(o_STM32_TX_Byte_c_841), 
            .O(o_STM32_TX_Byte[841]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[842]  (.I(o_STM32_TX_Byte_c_842), 
            .O(o_STM32_TX_Byte[842]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[843]  (.I(o_STM32_TX_Byte_c_843), 
            .O(o_STM32_TX_Byte[843]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[844]  (.I(o_STM32_TX_Byte_c_844), 
            .O(o_STM32_TX_Byte[844]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[845]  (.I(o_STM32_TX_Byte_c_845), 
            .O(o_STM32_TX_Byte[845]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[846]  (.I(o_STM32_TX_Byte_c_846), 
            .O(o_STM32_TX_Byte[846]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[847]  (.I(o_STM32_TX_Byte_c_847), 
            .O(o_STM32_TX_Byte[847]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[848]  (.I(o_STM32_TX_Byte_c_848), 
            .O(o_STM32_TX_Byte[848]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[849]  (.I(o_STM32_TX_Byte_c_849), 
            .O(o_STM32_TX_Byte[849]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[850]  (.I(o_STM32_TX_Byte_c_850), 
            .O(o_STM32_TX_Byte[850]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[851]  (.I(o_STM32_TX_Byte_c_851), 
            .O(o_STM32_TX_Byte[851]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[852]  (.I(o_STM32_TX_Byte_c_852), 
            .O(o_STM32_TX_Byte[852]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[853]  (.I(o_STM32_TX_Byte_c_853), 
            .O(o_STM32_TX_Byte[853]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[854]  (.I(o_STM32_TX_Byte_c_854), 
            .O(o_STM32_TX_Byte[854]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[855]  (.I(o_STM32_TX_Byte_c_855), 
            .O(o_STM32_TX_Byte[855]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[856]  (.I(o_STM32_TX_Byte_c_856), 
            .O(o_STM32_TX_Byte[856]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[857]  (.I(o_STM32_TX_Byte_c_857), 
            .O(o_STM32_TX_Byte[857]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[858]  (.I(o_STM32_TX_Byte_c_858), 
            .O(o_STM32_TX_Byte[858]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[859]  (.I(o_STM32_TX_Byte_c_859), 
            .O(o_STM32_TX_Byte[859]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[860]  (.I(o_STM32_TX_Byte_c_860), 
            .O(o_STM32_TX_Byte[860]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[861]  (.I(o_STM32_TX_Byte_c_861), 
            .O(o_STM32_TX_Byte[861]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[862]  (.I(o_STM32_TX_Byte_c_862), 
            .O(o_STM32_TX_Byte[862]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[863]  (.I(o_STM32_TX_Byte_c_863), 
            .O(o_STM32_TX_Byte[863]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[864]  (.I(o_STM32_TX_Byte_c_864), 
            .O(o_STM32_TX_Byte[864]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[865]  (.I(o_STM32_TX_Byte_c_865), 
            .O(o_STM32_TX_Byte[865]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[866]  (.I(o_STM32_TX_Byte_c_866), 
            .O(o_STM32_TX_Byte[866]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[867]  (.I(o_STM32_TX_Byte_c_867), 
            .O(o_STM32_TX_Byte[867]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[868]  (.I(o_STM32_TX_Byte_c_868), 
            .O(o_STM32_TX_Byte[868]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[869]  (.I(o_STM32_TX_Byte_c_869), 
            .O(o_STM32_TX_Byte[869]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[870]  (.I(o_STM32_TX_Byte_c_870), 
            .O(o_STM32_TX_Byte[870]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[871]  (.I(o_STM32_TX_Byte_c_871), 
            .O(o_STM32_TX_Byte[871]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[872]  (.I(o_STM32_TX_Byte_c_872), 
            .O(o_STM32_TX_Byte[872]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[873]  (.I(o_STM32_TX_Byte_c_873), 
            .O(o_STM32_TX_Byte[873]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[874]  (.I(o_STM32_TX_Byte_c_874), 
            .O(o_STM32_TX_Byte[874]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[875]  (.I(o_STM32_TX_Byte_c_875), 
            .O(o_STM32_TX_Byte[875]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[876]  (.I(o_STM32_TX_Byte_c_876), 
            .O(o_STM32_TX_Byte[876]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[877]  (.I(o_STM32_TX_Byte_c_877), 
            .O(o_STM32_TX_Byte[877]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[878]  (.I(o_STM32_TX_Byte_c_878), 
            .O(o_STM32_TX_Byte[878]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[879]  (.I(o_STM32_TX_Byte_c_879), 
            .O(o_STM32_TX_Byte[879]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[880]  (.I(o_STM32_TX_Byte_c_880), 
            .O(o_STM32_TX_Byte[880]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[881]  (.I(o_STM32_TX_Byte_c_881), 
            .O(o_STM32_TX_Byte[881]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[882]  (.I(o_STM32_TX_Byte_c_882), 
            .O(o_STM32_TX_Byte[882]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[883]  (.I(o_STM32_TX_Byte_c_883), 
            .O(o_STM32_TX_Byte[883]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[884]  (.I(o_STM32_TX_Byte_c_884), 
            .O(o_STM32_TX_Byte[884]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[885]  (.I(o_STM32_TX_Byte_c_885), 
            .O(o_STM32_TX_Byte[885]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[886]  (.I(o_STM32_TX_Byte_c_886), 
            .O(o_STM32_TX_Byte[886]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[887]  (.I(o_STM32_TX_Byte_c_887), 
            .O(o_STM32_TX_Byte[887]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[888]  (.I(o_STM32_TX_Byte_c_888), 
            .O(o_STM32_TX_Byte[888]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[889]  (.I(o_STM32_TX_Byte_c_889), 
            .O(o_STM32_TX_Byte[889]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[890]  (.I(o_STM32_TX_Byte_c_890), 
            .O(o_STM32_TX_Byte[890]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[891]  (.I(o_STM32_TX_Byte_c_891), 
            .O(o_STM32_TX_Byte[891]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[892]  (.I(o_STM32_TX_Byte_c_892), 
            .O(o_STM32_TX_Byte[892]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[893]  (.I(o_STM32_TX_Byte_c_893), 
            .O(o_STM32_TX_Byte[893]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[894]  (.I(o_STM32_TX_Byte_c_894), 
            .O(o_STM32_TX_Byte[894]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[895]  (.I(o_STM32_TX_Byte_c_895), 
            .O(o_STM32_TX_Byte[895]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[896]  (.I(o_STM32_TX_Byte_c_896), 
            .O(o_STM32_TX_Byte[896]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[897]  (.I(o_STM32_TX_Byte_c_897), 
            .O(o_STM32_TX_Byte[897]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[898]  (.I(o_STM32_TX_Byte_c_898), 
            .O(o_STM32_TX_Byte[898]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[899]  (.I(o_STM32_TX_Byte_c_899), 
            .O(o_STM32_TX_Byte[899]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[900]  (.I(o_STM32_TX_Byte_c_900), 
            .O(o_STM32_TX_Byte[900]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[901]  (.I(o_STM32_TX_Byte_c_901), 
            .O(o_STM32_TX_Byte[901]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[902]  (.I(o_STM32_TX_Byte_c_902), 
            .O(o_STM32_TX_Byte[902]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[903]  (.I(o_STM32_TX_Byte_c_903), 
            .O(o_STM32_TX_Byte[903]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[904]  (.I(o_STM32_TX_Byte_c_904), 
            .O(o_STM32_TX_Byte[904]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[905]  (.I(o_STM32_TX_Byte_c_905), 
            .O(o_STM32_TX_Byte[905]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[906]  (.I(o_STM32_TX_Byte_c_906), 
            .O(o_STM32_TX_Byte[906]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[907]  (.I(o_STM32_TX_Byte_c_907), 
            .O(o_STM32_TX_Byte[907]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[908]  (.I(o_STM32_TX_Byte_c_908), 
            .O(o_STM32_TX_Byte[908]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[909]  (.I(o_STM32_TX_Byte_c_909), 
            .O(o_STM32_TX_Byte[909]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[910]  (.I(o_STM32_TX_Byte_c_910), 
            .O(o_STM32_TX_Byte[910]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[911]  (.I(o_STM32_TX_Byte_c_911), 
            .O(o_STM32_TX_Byte[911]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[912]  (.I(o_STM32_TX_Byte_c_912), 
            .O(o_STM32_TX_Byte[912]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[913]  (.I(o_STM32_TX_Byte_c_913), 
            .O(o_STM32_TX_Byte[913]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[914]  (.I(o_STM32_TX_Byte_c_914), 
            .O(o_STM32_TX_Byte[914]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[915]  (.I(o_STM32_TX_Byte_c_915), 
            .O(o_STM32_TX_Byte[915]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[916]  (.I(o_STM32_TX_Byte_c_916), 
            .O(o_STM32_TX_Byte[916]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[917]  (.I(o_STM32_TX_Byte_c_917), 
            .O(o_STM32_TX_Byte[917]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[918]  (.I(o_STM32_TX_Byte_c_918), 
            .O(o_STM32_TX_Byte[918]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[919]  (.I(o_STM32_TX_Byte_c_919), 
            .O(o_STM32_TX_Byte[919]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[920]  (.I(o_STM32_TX_Byte_c_920), 
            .O(o_STM32_TX_Byte[920]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[921]  (.I(o_STM32_TX_Byte_c_921), 
            .O(o_STM32_TX_Byte[921]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[922]  (.I(o_STM32_TX_Byte_c_922), 
            .O(o_STM32_TX_Byte[922]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[923]  (.I(o_STM32_TX_Byte_c_923), 
            .O(o_STM32_TX_Byte[923]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[924]  (.I(o_STM32_TX_Byte_c_924), 
            .O(o_STM32_TX_Byte[924]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[925]  (.I(o_STM32_TX_Byte_c_925), 
            .O(o_STM32_TX_Byte[925]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[926]  (.I(o_STM32_TX_Byte_c_926), 
            .O(o_STM32_TX_Byte[926]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[927]  (.I(o_STM32_TX_Byte_c_927), 
            .O(o_STM32_TX_Byte[927]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[928]  (.I(o_STM32_TX_Byte_c_928), 
            .O(o_STM32_TX_Byte[928]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[929]  (.I(o_STM32_TX_Byte_c_929), 
            .O(o_STM32_TX_Byte[929]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[930]  (.I(o_STM32_TX_Byte_c_930), 
            .O(o_STM32_TX_Byte[930]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[931]  (.I(o_STM32_TX_Byte_c_931), 
            .O(o_STM32_TX_Byte[931]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[932]  (.I(o_STM32_TX_Byte_c_932), 
            .O(o_STM32_TX_Byte[932]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[933]  (.I(o_STM32_TX_Byte_c_933), 
            .O(o_STM32_TX_Byte[933]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[934]  (.I(o_STM32_TX_Byte_c_934), 
            .O(o_STM32_TX_Byte[934]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[935]  (.I(o_STM32_TX_Byte_c_935), 
            .O(o_STM32_TX_Byte[935]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[936]  (.I(o_STM32_TX_Byte_c_936), 
            .O(o_STM32_TX_Byte[936]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[937]  (.I(o_STM32_TX_Byte_c_937), 
            .O(o_STM32_TX_Byte[937]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[938]  (.I(o_STM32_TX_Byte_c_938), 
            .O(o_STM32_TX_Byte[938]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[939]  (.I(o_STM32_TX_Byte_c_939), 
            .O(o_STM32_TX_Byte[939]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[940]  (.I(o_STM32_TX_Byte_c_940), 
            .O(o_STM32_TX_Byte[940]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[941]  (.I(o_STM32_TX_Byte_c_941), 
            .O(o_STM32_TX_Byte[941]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[942]  (.I(o_STM32_TX_Byte_c_942), 
            .O(o_STM32_TX_Byte[942]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[943]  (.I(o_STM32_TX_Byte_c_943), 
            .O(o_STM32_TX_Byte[943]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[944]  (.I(o_STM32_TX_Byte_c_944), 
            .O(o_STM32_TX_Byte[944]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[945]  (.I(o_STM32_TX_Byte_c_945), 
            .O(o_STM32_TX_Byte[945]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[946]  (.I(o_STM32_TX_Byte_c_946), 
            .O(o_STM32_TX_Byte[946]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[947]  (.I(o_STM32_TX_Byte_c_947), 
            .O(o_STM32_TX_Byte[947]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[948]  (.I(o_STM32_TX_Byte_c_948), 
            .O(o_STM32_TX_Byte[948]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[949]  (.I(o_STM32_TX_Byte_c_949), 
            .O(o_STM32_TX_Byte[949]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[950]  (.I(o_STM32_TX_Byte_c_950), 
            .O(o_STM32_TX_Byte[950]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[951]  (.I(o_STM32_TX_Byte_c_951), 
            .O(o_STM32_TX_Byte[951]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[952]  (.I(o_STM32_TX_Byte_c_952), 
            .O(o_STM32_TX_Byte[952]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[953]  (.I(o_STM32_TX_Byte_c_953), 
            .O(o_STM32_TX_Byte[953]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[954]  (.I(o_STM32_TX_Byte_c_954), 
            .O(o_STM32_TX_Byte[954]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[955]  (.I(o_STM32_TX_Byte_c_955), 
            .O(o_STM32_TX_Byte[955]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[956]  (.I(o_STM32_TX_Byte_c_956), 
            .O(o_STM32_TX_Byte[956]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[957]  (.I(o_STM32_TX_Byte_c_957), 
            .O(o_STM32_TX_Byte[957]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[958]  (.I(o_STM32_TX_Byte_c_958), 
            .O(o_STM32_TX_Byte[958]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[959]  (.I(o_STM32_TX_Byte_c_959), 
            .O(o_STM32_TX_Byte[959]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[960]  (.I(o_STM32_TX_Byte_c_960), 
            .O(o_STM32_TX_Byte[960]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[961]  (.I(o_STM32_TX_Byte_c_961), 
            .O(o_STM32_TX_Byte[961]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[962]  (.I(o_STM32_TX_Byte_c_962), 
            .O(o_STM32_TX_Byte[962]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[963]  (.I(o_STM32_TX_Byte_c_963), 
            .O(o_STM32_TX_Byte[963]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[964]  (.I(o_STM32_TX_Byte_c_964), 
            .O(o_STM32_TX_Byte[964]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[965]  (.I(o_STM32_TX_Byte_c_965), 
            .O(o_STM32_TX_Byte[965]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[966]  (.I(o_STM32_TX_Byte_c_966), 
            .O(o_STM32_TX_Byte[966]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[967]  (.I(o_STM32_TX_Byte_c_967), 
            .O(o_STM32_TX_Byte[967]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[968]  (.I(o_STM32_TX_Byte_c_968), 
            .O(o_STM32_TX_Byte[968]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[969]  (.I(o_STM32_TX_Byte_c_969), 
            .O(o_STM32_TX_Byte[969]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[970]  (.I(o_STM32_TX_Byte_c_970), 
            .O(o_STM32_TX_Byte[970]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[971]  (.I(o_STM32_TX_Byte_c_971), 
            .O(o_STM32_TX_Byte[971]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[972]  (.I(o_STM32_TX_Byte_c_972), 
            .O(o_STM32_TX_Byte[972]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[973]  (.I(o_STM32_TX_Byte_c_973), 
            .O(o_STM32_TX_Byte[973]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[974]  (.I(o_STM32_TX_Byte_c_974), 
            .O(o_STM32_TX_Byte[974]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[975]  (.I(o_STM32_TX_Byte_c_975), 
            .O(o_STM32_TX_Byte[975]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[976]  (.I(o_STM32_TX_Byte_c_976), 
            .O(o_STM32_TX_Byte[976]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[977]  (.I(o_STM32_TX_Byte_c_977), 
            .O(o_STM32_TX_Byte[977]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[978]  (.I(o_STM32_TX_Byte_c_978), 
            .O(o_STM32_TX_Byte[978]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[979]  (.I(o_STM32_TX_Byte_c_979), 
            .O(o_STM32_TX_Byte[979]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[980]  (.I(o_STM32_TX_Byte_c_980), 
            .O(o_STM32_TX_Byte[980]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[981]  (.I(o_STM32_TX_Byte_c_981), 
            .O(o_STM32_TX_Byte[981]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[982]  (.I(o_STM32_TX_Byte_c_982), 
            .O(o_STM32_TX_Byte[982]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[983]  (.I(o_STM32_TX_Byte_c_983), 
            .O(o_STM32_TX_Byte[983]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[984]  (.I(o_STM32_TX_Byte_c_984), 
            .O(o_STM32_TX_Byte[984]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[985]  (.I(o_STM32_TX_Byte_c_985), 
            .O(o_STM32_TX_Byte[985]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[986]  (.I(o_STM32_TX_Byte_c_986), 
            .O(o_STM32_TX_Byte[986]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[987]  (.I(o_STM32_TX_Byte_c_987), 
            .O(o_STM32_TX_Byte[987]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[988]  (.I(o_STM32_TX_Byte_c_988), 
            .O(o_STM32_TX_Byte[988]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[989]  (.I(o_STM32_TX_Byte_c_989), 
            .O(o_STM32_TX_Byte[989]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[990]  (.I(o_STM32_TX_Byte_c_990), 
            .O(o_STM32_TX_Byte[990]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[991]  (.I(o_STM32_TX_Byte_c_991), 
            .O(o_STM32_TX_Byte[991]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[992]  (.I(o_STM32_TX_Byte_c_992), 
            .O(o_STM32_TX_Byte[992]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[993]  (.I(o_STM32_TX_Byte_c_993), 
            .O(o_STM32_TX_Byte[993]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[994]  (.I(o_STM32_TX_Byte_c_994), 
            .O(o_STM32_TX_Byte[994]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[995]  (.I(o_STM32_TX_Byte_c_995), 
            .O(o_STM32_TX_Byte[995]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[996]  (.I(o_STM32_TX_Byte_c_996), 
            .O(o_STM32_TX_Byte[996]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[997]  (.I(o_STM32_TX_Byte_c_997), 
            .O(o_STM32_TX_Byte[997]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[998]  (.I(o_STM32_TX_Byte_c_998), 
            .O(o_STM32_TX_Byte[998]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[999]  (.I(o_STM32_TX_Byte_c_999), 
            .O(o_STM32_TX_Byte[999]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1000]  (.I(o_STM32_TX_Byte_c_1000), 
            .O(o_STM32_TX_Byte[1000]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1001]  (.I(o_STM32_TX_Byte_c_1001), 
            .O(o_STM32_TX_Byte[1001]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1002]  (.I(o_STM32_TX_Byte_c_1002), 
            .O(o_STM32_TX_Byte[1002]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1003]  (.I(o_STM32_TX_Byte_c_1003), 
            .O(o_STM32_TX_Byte[1003]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1004]  (.I(o_STM32_TX_Byte_c_1004), 
            .O(o_STM32_TX_Byte[1004]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1005]  (.I(o_STM32_TX_Byte_c_1005), 
            .O(o_STM32_TX_Byte[1005]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1006]  (.I(o_STM32_TX_Byte_c_1006), 
            .O(o_STM32_TX_Byte[1006]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1007]  (.I(o_STM32_TX_Byte_c_1007), 
            .O(o_STM32_TX_Byte[1007]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1008]  (.I(o_STM32_TX_Byte_c_1008), 
            .O(o_STM32_TX_Byte[1008]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1009]  (.I(o_STM32_TX_Byte_c_1009), 
            .O(o_STM32_TX_Byte[1009]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1010]  (.I(o_STM32_TX_Byte_c_1010), 
            .O(o_STM32_TX_Byte[1010]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1011]  (.I(o_STM32_TX_Byte_c_1011), 
            .O(o_STM32_TX_Byte[1011]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1012]  (.I(o_STM32_TX_Byte_c_1012), 
            .O(o_STM32_TX_Byte[1012]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1013]  (.I(o_STM32_TX_Byte_c_1013), 
            .O(o_STM32_TX_Byte[1013]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1014]  (.I(o_STM32_TX_Byte_c_1014), 
            .O(o_STM32_TX_Byte[1014]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1015]  (.I(o_STM32_TX_Byte_c_1015), 
            .O(o_STM32_TX_Byte[1015]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1016]  (.I(o_STM32_TX_Byte_c_1016), 
            .O(o_STM32_TX_Byte[1016]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1017]  (.I(o_STM32_TX_Byte_c_1017), 
            .O(o_STM32_TX_Byte[1017]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1018]  (.I(o_STM32_TX_Byte_c_1018), 
            .O(o_STM32_TX_Byte[1018]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1019]  (.I(o_STM32_TX_Byte_c_1019), 
            .O(o_STM32_TX_Byte[1019]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1020]  (.I(o_STM32_TX_Byte_c_1020), 
            .O(o_STM32_TX_Byte[1020]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1021]  (.I(o_STM32_TX_Byte_c_1021), 
            .O(o_STM32_TX_Byte[1021]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1022]  (.I(o_STM32_TX_Byte_c_1022), 
            .O(o_STM32_TX_Byte[1022]));
    (* lineinfo="@6(33[5],33[20])" *) OB \o_STM32_TX_Byte_pad[1023]  (.I(o_STM32_TX_Byte_c_1023), 
            .O(o_STM32_TX_Byte[1023]));
    (* lineinfo="@6(30[5],30[21])" *) OB o_STM32_SPI_CS_n_pad (.I(o_STM32_SPI_CS_n_c), 
            .O(o_STM32_SPI_CS_n));
    (* lineinfo="@6(29[5],29[21])" *) OB o_STM32_SPI_MOSI_pad (.I(o_STM32_SPI_MOSI_c), 
            .O(o_STM32_SPI_MOSI));
    (* lineinfo="@6(27[5],27[20])" *) OB o_STM32_SPI_Clk_pad (.I(o_STM32_SPI_Clk_c), 
            .O(o_STM32_SPI_Clk));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[0]  (.I(o_stm32_counter_c_0), 
            .O(o_stm32_counter[0]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[1]  (.I(o_stm32_counter_c_1), 
            .O(o_stm32_counter[1]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[2]  (.I(o_stm32_counter_c_2), 
            .O(o_stm32_counter[2]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[3]  (.I(o_stm32_counter_c_3), 
            .O(o_stm32_counter[3]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[4]  (.I(o_stm32_counter_c_4), 
            .O(o_stm32_counter[4]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[5]  (.I(o_stm32_counter_c_5), 
            .O(o_stm32_counter[5]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[6]  (.I(o_stm32_counter_c_6), 
            .O(o_stm32_counter[6]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[7]  (.I(o_stm32_counter_c_7), 
            .O(o_stm32_counter[7]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[8]  (.I(o_stm32_counter_c_8), 
            .O(o_stm32_counter[8]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[9]  (.I(o_stm32_counter_c_9), 
            .O(o_stm32_counter[9]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[10]  (.I(o_stm32_counter_c_10), 
            .O(o_stm32_counter[10]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[11]  (.I(o_stm32_counter_c_11), 
            .O(o_stm32_counter[11]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[12]  (.I(o_stm32_counter_c_12), 
            .O(o_stm32_counter[12]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[13]  (.I(o_stm32_counter_c_13), 
            .O(o_stm32_counter[13]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[14]  (.I(o_stm32_counter_c_14), 
            .O(o_stm32_counter[14]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[15]  (.I(o_stm32_counter_c_15), 
            .O(o_stm32_counter[15]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[16]  (.I(o_stm32_counter_c_16), 
            .O(o_stm32_counter[16]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[17]  (.I(o_stm32_counter_c_17), 
            .O(o_stm32_counter[17]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[18]  (.I(o_stm32_counter_c_18), 
            .O(o_stm32_counter[18]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[19]  (.I(o_stm32_counter_c_19), 
            .O(o_stm32_counter[19]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[20]  (.I(o_stm32_counter_c_20), 
            .O(o_stm32_counter[20]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[21]  (.I(o_stm32_counter_c_21), 
            .O(o_stm32_counter[21]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[22]  (.I(o_stm32_counter_c_22), 
            .O(o_stm32_counter[22]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[23]  (.I(o_stm32_counter_c_23), 
            .O(o_stm32_counter[23]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[24]  (.I(o_stm32_counter_c_24), 
            .O(o_stm32_counter[24]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[25]  (.I(o_stm32_counter_c_25), 
            .O(o_stm32_counter[25]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[26]  (.I(o_stm32_counter_c_26), 
            .O(o_stm32_counter[26]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[27]  (.I(o_stm32_counter_c_27), 
            .O(o_stm32_counter[27]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[28]  (.I(o_stm32_counter_c_28), 
            .O(o_stm32_counter[28]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[29]  (.I(o_stm32_counter_c_29), 
            .O(o_stm32_counter[29]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[30]  (.I(o_stm32_counter_c_30), 
            .O(o_stm32_counter[30]));
    (* lineinfo="@6(17[2],17[17])" *) OB \o_stm32_counter_pad[31]  (.I(o_stm32_counter_c_31), 
            .O(o_stm32_counter[31]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[0]  (.I(o_STM32_State_c_0), 
            .O(o_STM32_State[0]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[1]  (.I(o_STM32_State_c_1), 
            .O(o_STM32_State[1]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[2]  (.I(o_STM32_State_c_2), 
            .O(o_STM32_State[2]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[3]  (.I(GND_net), 
            .O(o_STM32_State[3]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[4]  (.I(GND_net), 
            .O(o_STM32_State[4]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[5]  (.I(GND_net), 
            .O(o_STM32_State[5]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[6]  (.I(GND_net), 
            .O(o_STM32_State[6]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[7]  (.I(GND_net), 
            .O(o_STM32_State[7]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[8]  (.I(GND_net), 
            .O(o_STM32_State[8]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[9]  (.I(GND_net), 
            .O(o_STM32_State[9]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[10]  (.I(GND_net), 
            .O(o_STM32_State[10]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[11]  (.I(GND_net), 
            .O(o_STM32_State[11]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[12]  (.I(GND_net), 
            .O(o_STM32_State[12]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[13]  (.I(GND_net), 
            .O(o_STM32_State[13]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[14]  (.I(GND_net), 
            .O(o_STM32_State[14]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[15]  (.I(GND_net), 
            .O(o_STM32_State[15]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[16]  (.I(GND_net), 
            .O(o_STM32_State[16]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[17]  (.I(GND_net), 
            .O(o_STM32_State[17]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[18]  (.I(GND_net), 
            .O(o_STM32_State[18]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[19]  (.I(GND_net), 
            .O(o_STM32_State[19]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[20]  (.I(GND_net), 
            .O(o_STM32_State[20]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[21]  (.I(GND_net), 
            .O(o_STM32_State[21]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[22]  (.I(GND_net), 
            .O(o_STM32_State[22]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[23]  (.I(GND_net), 
            .O(o_STM32_State[23]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[24]  (.I(GND_net), 
            .O(o_STM32_State[24]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[25]  (.I(GND_net), 
            .O(o_STM32_State[25]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[26]  (.I(GND_net), 
            .O(o_STM32_State[26]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[27]  (.I(GND_net), 
            .O(o_STM32_State[27]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[28]  (.I(GND_net), 
            .O(o_STM32_State[28]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[29]  (.I(GND_net), 
            .O(o_STM32_State[29]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[30]  (.I(GND_net), 
            .O(o_STM32_State[30]));
    (* lineinfo="@6(16[2],16[15])" *) OB \o_STM32_State_pad[31]  (.I(GND_net), 
            .O(o_STM32_State[31]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[0]  (.I(GND_net), 
            .O(o_NUM_DATA[0]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[1]  (.I(GND_net), 
            .O(o_NUM_DATA[1]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[2]  (.I(GND_net), 
            .O(o_NUM_DATA[2]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[3]  (.I(GND_net), 
            .O(o_NUM_DATA[3]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[4]  (.I(GND_net), 
            .O(o_NUM_DATA[4]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[5]  (.I(VCC_net), 
            .O(o_NUM_DATA[5]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[6]  (.I(GND_net), 
            .O(o_NUM_DATA[6]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[7]  (.I(GND_net), 
            .O(o_NUM_DATA[7]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[8]  (.I(GND_net), 
            .O(o_NUM_DATA[8]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[9]  (.I(GND_net), 
            .O(o_NUM_DATA[9]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[10]  (.I(GND_net), 
            .O(o_NUM_DATA[10]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[11]  (.I(GND_net), 
            .O(o_NUM_DATA[11]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[12]  (.I(GND_net), 
            .O(o_NUM_DATA[12]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[13]  (.I(GND_net), 
            .O(o_NUM_DATA[13]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[14]  (.I(GND_net), 
            .O(o_NUM_DATA[14]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[15]  (.I(GND_net), 
            .O(o_NUM_DATA[15]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[16]  (.I(GND_net), 
            .O(o_NUM_DATA[16]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[17]  (.I(GND_net), 
            .O(o_NUM_DATA[17]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[18]  (.I(GND_net), 
            .O(o_NUM_DATA[18]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[19]  (.I(GND_net), 
            .O(o_NUM_DATA[19]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[20]  (.I(GND_net), 
            .O(o_NUM_DATA[20]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[21]  (.I(GND_net), 
            .O(o_NUM_DATA[21]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[22]  (.I(GND_net), 
            .O(o_NUM_DATA[22]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[23]  (.I(GND_net), 
            .O(o_NUM_DATA[23]));
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[24]  (.I(GND_net), 
            .O(o_NUM_DATA[24]));
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i245 (.D(o_FIFO_Q_c_21), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[245]));
    defparam temp_buffer_i0_i245.REGSET = "SET";
    defparam temp_buffer_i0_i245.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i244 (.D(o_FIFO_Q_c_20), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[244]));
    defparam temp_buffer_i0_i244.REGSET = "SET";
    defparam temp_buffer_i0_i244.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i243 (.D(o_FIFO_Q_c_19), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[243]));
    defparam temp_buffer_i0_i243.REGSET = "SET";
    defparam temp_buffer_i0_i243.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i242 (.D(o_FIFO_Q_c_18), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[242]));
    defparam temp_buffer_i0_i242.REGSET = "SET";
    defparam temp_buffer_i0_i242.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i241 (.D(o_FIFO_Q_c_17), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[241]));
    defparam temp_buffer_i0_i241.REGSET = "SET";
    defparam temp_buffer_i0_i241.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i240 (.D(o_FIFO_Q_c_16), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[240]));
    defparam temp_buffer_i0_i240.REGSET = "SET";
    defparam temp_buffer_i0_i240.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i239 (.D(o_FIFO_Q_c_15), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[239]));
    defparam temp_buffer_i0_i239.REGSET = "SET";
    defparam temp_buffer_i0_i239.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i238 (.D(o_FIFO_Q_c_14), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[238]));
    defparam temp_buffer_i0_i238.REGSET = "SET";
    defparam temp_buffer_i0_i238.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i237 (.D(o_FIFO_Q_c_13), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[237]));
    defparam temp_buffer_i0_i237.REGSET = "SET";
    defparam temp_buffer_i0_i237.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i236 (.D(o_FIFO_Q_c_12), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[236]));
    defparam temp_buffer_i0_i236.REGSET = "SET";
    defparam temp_buffer_i0_i236.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i235 (.D(o_FIFO_Q_c_11), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[235]));
    defparam temp_buffer_i0_i235.REGSET = "SET";
    defparam temp_buffer_i0_i235.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i234 (.D(o_FIFO_Q_c_10), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[234]));
    defparam temp_buffer_i0_i234.REGSET = "SET";
    defparam temp_buffer_i0_i234.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i233 (.D(o_FIFO_Q_c_9), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[233]));
    defparam temp_buffer_i0_i233.REGSET = "SET";
    defparam temp_buffer_i0_i233.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i232 (.D(o_FIFO_Q_c_8), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[232]));
    defparam temp_buffer_i0_i232.REGSET = "SET";
    defparam temp_buffer_i0_i232.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i231 (.D(o_FIFO_Q_c_7), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[231]));
    defparam temp_buffer_i0_i231.REGSET = "SET";
    defparam temp_buffer_i0_i231.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i230 (.D(o_FIFO_Q_c_6), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[230]));
    defparam temp_buffer_i0_i230.REGSET = "SET";
    defparam temp_buffer_i0_i230.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i229 (.D(o_FIFO_Q_c_5), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[229]));
    defparam temp_buffer_i0_i229.REGSET = "SET";
    defparam temp_buffer_i0_i229.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i228 (.D(o_FIFO_Q_c_4), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[228]));
    defparam temp_buffer_i0_i228.REGSET = "SET";
    defparam temp_buffer_i0_i228.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i227 (.D(o_FIFO_Q_c_3), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[227]));
    defparam temp_buffer_i0_i227.REGSET = "SET";
    defparam temp_buffer_i0_i227.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i226 (.D(o_FIFO_Q_c_2), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[226]));
    defparam temp_buffer_i0_i226.REGSET = "SET";
    defparam temp_buffer_i0_i226.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i225 (.D(o_FIFO_Q_c_1), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[225]));
    defparam temp_buffer_i0_i225.REGSET = "SET";
    defparam temp_buffer_i0_i225.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i224 (.D(o_FIFO_Q_c_0), 
            .SP(n31356), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[224]));
    defparam temp_buffer_i0_i224.REGSET = "SET";
    defparam temp_buffer_i0_i224.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i223 (.D(o_FIFO_Q_c_31), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[223]));
    defparam temp_buffer_i0_i223.REGSET = "SET";
    defparam temp_buffer_i0_i223.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i222 (.D(o_FIFO_Q_c_30), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[222]));
    defparam temp_buffer_i0_i222.REGSET = "SET";
    defparam temp_buffer_i0_i222.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i221 (.D(o_FIFO_Q_c_29), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[221]));
    defparam temp_buffer_i0_i221.REGSET = "SET";
    defparam temp_buffer_i0_i221.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i220 (.D(o_FIFO_Q_c_28), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[220]));
    defparam temp_buffer_i0_i220.REGSET = "SET";
    defparam temp_buffer_i0_i220.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i219 (.D(o_FIFO_Q_c_27), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[219]));
    defparam temp_buffer_i0_i219.REGSET = "SET";
    defparam temp_buffer_i0_i219.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i218 (.D(o_FIFO_Q_c_26), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[218]));
    defparam temp_buffer_i0_i218.REGSET = "SET";
    defparam temp_buffer_i0_i218.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i217 (.D(o_FIFO_Q_c_25), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[217]));
    defparam temp_buffer_i0_i217.REGSET = "SET";
    defparam temp_buffer_i0_i217.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i216 (.D(o_FIFO_Q_c_24), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[216]));
    defparam temp_buffer_i0_i216.REGSET = "SET";
    defparam temp_buffer_i0_i216.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i215 (.D(o_FIFO_Q_c_23), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[215]));
    defparam temp_buffer_i0_i215.REGSET = "SET";
    defparam temp_buffer_i0_i215.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i214 (.D(o_FIFO_Q_c_22), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[214]));
    defparam temp_buffer_i0_i214.REGSET = "SET";
    defparam temp_buffer_i0_i214.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i213 (.D(o_FIFO_Q_c_21), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[213]));
    defparam temp_buffer_i0_i213.REGSET = "SET";
    defparam temp_buffer_i0_i213.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i212 (.D(o_FIFO_Q_c_20), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[212]));
    defparam temp_buffer_i0_i212.REGSET = "SET";
    defparam temp_buffer_i0_i212.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i211 (.D(o_FIFO_Q_c_19), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[211]));
    defparam temp_buffer_i0_i211.REGSET = "SET";
    defparam temp_buffer_i0_i211.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i210 (.D(o_FIFO_Q_c_18), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[210]));
    defparam temp_buffer_i0_i210.REGSET = "SET";
    defparam temp_buffer_i0_i210.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i209 (.D(o_FIFO_Q_c_17), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[209]));
    defparam temp_buffer_i0_i209.REGSET = "SET";
    defparam temp_buffer_i0_i209.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i208 (.D(o_FIFO_Q_c_16), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[208]));
    defparam temp_buffer_i0_i208.REGSET = "SET";
    defparam temp_buffer_i0_i208.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i207 (.D(o_FIFO_Q_c_15), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[207]));
    defparam temp_buffer_i0_i207.REGSET = "SET";
    defparam temp_buffer_i0_i207.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i206 (.D(o_FIFO_Q_c_14), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[206]));
    defparam temp_buffer_i0_i206.REGSET = "SET";
    defparam temp_buffer_i0_i206.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i205 (.D(o_FIFO_Q_c_13), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[205]));
    defparam temp_buffer_i0_i205.REGSET = "SET";
    defparam temp_buffer_i0_i205.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i204 (.D(o_FIFO_Q_c_12), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[204]));
    defparam temp_buffer_i0_i204.REGSET = "SET";
    defparam temp_buffer_i0_i204.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i203 (.D(o_FIFO_Q_c_11), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[203]));
    defparam temp_buffer_i0_i203.REGSET = "SET";
    defparam temp_buffer_i0_i203.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i202 (.D(o_FIFO_Q_c_10), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[202]));
    defparam temp_buffer_i0_i202.REGSET = "SET";
    defparam temp_buffer_i0_i202.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i201 (.D(o_FIFO_Q_c_9), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[201]));
    defparam temp_buffer_i0_i201.REGSET = "SET";
    defparam temp_buffer_i0_i201.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i200 (.D(o_FIFO_Q_c_8), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[200]));
    defparam temp_buffer_i0_i200.REGSET = "SET";
    defparam temp_buffer_i0_i200.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i199 (.D(o_FIFO_Q_c_7), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[199]));
    defparam temp_buffer_i0_i199.REGSET = "SET";
    defparam temp_buffer_i0_i199.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i198 (.D(o_FIFO_Q_c_6), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[198]));
    defparam temp_buffer_i0_i198.REGSET = "SET";
    defparam temp_buffer_i0_i198.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i197 (.D(o_FIFO_Q_c_5), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[197]));
    defparam temp_buffer_i0_i197.REGSET = "SET";
    defparam temp_buffer_i0_i197.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i196 (.D(o_FIFO_Q_c_4), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[196]));
    defparam temp_buffer_i0_i196.REGSET = "SET";
    defparam temp_buffer_i0_i196.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i195 (.D(o_FIFO_Q_c_3), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[195]));
    defparam temp_buffer_i0_i195.REGSET = "SET";
    defparam temp_buffer_i0_i195.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i194 (.D(o_FIFO_Q_c_2), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[194]));
    defparam temp_buffer_i0_i194.REGSET = "SET";
    defparam temp_buffer_i0_i194.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i193 (.D(o_FIFO_Q_c_1), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[193]));
    defparam temp_buffer_i0_i193.REGSET = "SET";
    defparam temp_buffer_i0_i193.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i192 (.D(o_FIFO_Q_c_0), 
            .SP(n31420), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[192]));
    defparam temp_buffer_i0_i192.REGSET = "SET";
    defparam temp_buffer_i0_i192.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i191 (.D(o_FIFO_Q_c_31), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[191]));
    defparam temp_buffer_i0_i191.REGSET = "SET";
    defparam temp_buffer_i0_i191.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i190 (.D(o_FIFO_Q_c_30), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[190]));
    defparam temp_buffer_i0_i190.REGSET = "SET";
    defparam temp_buffer_i0_i190.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i189 (.D(o_FIFO_Q_c_29), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[189]));
    defparam temp_buffer_i0_i189.REGSET = "SET";
    defparam temp_buffer_i0_i189.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i188 (.D(o_FIFO_Q_c_28), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[188]));
    defparam temp_buffer_i0_i188.REGSET = "SET";
    defparam temp_buffer_i0_i188.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i187 (.D(o_FIFO_Q_c_27), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[187]));
    defparam temp_buffer_i0_i187.REGSET = "SET";
    defparam temp_buffer_i0_i187.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i186 (.D(o_FIFO_Q_c_26), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[186]));
    defparam temp_buffer_i0_i186.REGSET = "SET";
    defparam temp_buffer_i0_i186.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i185 (.D(o_FIFO_Q_c_25), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[185]));
    defparam temp_buffer_i0_i185.REGSET = "SET";
    defparam temp_buffer_i0_i185.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i184 (.D(o_FIFO_Q_c_24), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[184]));
    defparam temp_buffer_i0_i184.REGSET = "SET";
    defparam temp_buffer_i0_i184.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i183 (.D(o_FIFO_Q_c_23), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[183]));
    defparam temp_buffer_i0_i183.REGSET = "SET";
    defparam temp_buffer_i0_i183.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i182 (.D(o_FIFO_Q_c_22), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[182]));
    defparam temp_buffer_i0_i182.REGSET = "SET";
    defparam temp_buffer_i0_i182.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i181 (.D(o_FIFO_Q_c_21), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[181]));
    defparam temp_buffer_i0_i181.REGSET = "SET";
    defparam temp_buffer_i0_i181.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i180 (.D(o_FIFO_Q_c_20), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[180]));
    defparam temp_buffer_i0_i180.REGSET = "SET";
    defparam temp_buffer_i0_i180.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i179 (.D(o_FIFO_Q_c_19), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[179]));
    defparam temp_buffer_i0_i179.REGSET = "SET";
    defparam temp_buffer_i0_i179.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i178 (.D(o_FIFO_Q_c_18), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[178]));
    defparam temp_buffer_i0_i178.REGSET = "SET";
    defparam temp_buffer_i0_i178.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i177 (.D(o_FIFO_Q_c_17), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[177]));
    defparam temp_buffer_i0_i177.REGSET = "SET";
    defparam temp_buffer_i0_i177.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i176 (.D(o_FIFO_Q_c_16), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[176]));
    defparam temp_buffer_i0_i176.REGSET = "SET";
    defparam temp_buffer_i0_i176.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i175 (.D(o_FIFO_Q_c_15), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[175]));
    defparam temp_buffer_i0_i175.REGSET = "SET";
    defparam temp_buffer_i0_i175.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i174 (.D(o_FIFO_Q_c_14), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[174]));
    defparam temp_buffer_i0_i174.REGSET = "SET";
    defparam temp_buffer_i0_i174.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i173 (.D(o_FIFO_Q_c_13), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[173]));
    defparam temp_buffer_i0_i173.REGSET = "SET";
    defparam temp_buffer_i0_i173.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i172 (.D(o_FIFO_Q_c_12), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[172]));
    defparam temp_buffer_i0_i172.REGSET = "SET";
    defparam temp_buffer_i0_i172.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i171 (.D(o_FIFO_Q_c_11), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[171]));
    defparam temp_buffer_i0_i171.REGSET = "SET";
    defparam temp_buffer_i0_i171.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i170 (.D(o_FIFO_Q_c_10), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[170]));
    defparam temp_buffer_i0_i170.REGSET = "SET";
    defparam temp_buffer_i0_i170.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i169 (.D(o_FIFO_Q_c_9), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[169]));
    defparam temp_buffer_i0_i169.REGSET = "SET";
    defparam temp_buffer_i0_i169.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i168 (.D(o_FIFO_Q_c_8), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[168]));
    defparam temp_buffer_i0_i168.REGSET = "SET";
    defparam temp_buffer_i0_i168.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i167 (.D(o_FIFO_Q_c_7), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[167]));
    defparam temp_buffer_i0_i167.REGSET = "SET";
    defparam temp_buffer_i0_i167.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i166 (.D(o_FIFO_Q_c_6), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[166]));
    defparam temp_buffer_i0_i166.REGSET = "SET";
    defparam temp_buffer_i0_i166.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i165 (.D(o_FIFO_Q_c_5), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[165]));
    defparam temp_buffer_i0_i165.REGSET = "SET";
    defparam temp_buffer_i0_i165.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i164 (.D(o_FIFO_Q_c_4), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[164]));
    defparam temp_buffer_i0_i164.REGSET = "SET";
    defparam temp_buffer_i0_i164.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i163 (.D(o_FIFO_Q_c_3), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[163]));
    defparam temp_buffer_i0_i163.REGSET = "SET";
    defparam temp_buffer_i0_i163.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i162 (.D(o_FIFO_Q_c_2), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[162]));
    defparam temp_buffer_i0_i162.REGSET = "SET";
    defparam temp_buffer_i0_i162.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i161 (.D(o_FIFO_Q_c_1), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[161]));
    defparam temp_buffer_i0_i161.REGSET = "SET";
    defparam temp_buffer_i0_i161.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i160 (.D(o_FIFO_Q_c_0), 
            .SP(n31484), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[160]));
    defparam temp_buffer_i0_i160.REGSET = "SET";
    defparam temp_buffer_i0_i160.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i159 (.D(o_FIFO_Q_c_31), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[159]));
    defparam temp_buffer_i0_i159.REGSET = "SET";
    defparam temp_buffer_i0_i159.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i158 (.D(o_FIFO_Q_c_30), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[158]));
    defparam temp_buffer_i0_i158.REGSET = "SET";
    defparam temp_buffer_i0_i158.SRMODE = "ASYNC";
    (* lineinfo="@6(328[17],328[24])" *) FA2 counter_3862_3914_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n42870), .CI0(n42870), 
            .A1(GND_net), .B1(GND_net), .C1(counter[12]), .D1(n51721), 
            .CI1(n51721), .CO0(n51721), .CO1(n42872), .S0(counter_15__N_1[11]), 
            .S1(counter_15__N_1[12]));
    defparam counter_3862_3914_add_4_13.INIT0 = "0xc33c";
    defparam counter_3862_3914_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i157 (.D(o_FIFO_Q_c_29), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[157]));
    defparam temp_buffer_i0_i157.REGSET = "SET";
    defparam temp_buffer_i0_i157.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i156 (.D(o_FIFO_Q_c_28), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[156]));
    defparam temp_buffer_i0_i156.REGSET = "SET";
    defparam temp_buffer_i0_i156.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i155 (.D(o_FIFO_Q_c_27), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[155]));
    defparam temp_buffer_i0_i155.REGSET = "SET";
    defparam temp_buffer_i0_i155.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i154 (.D(o_FIFO_Q_c_26), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[154]));
    defparam temp_buffer_i0_i154.REGSET = "SET";
    defparam temp_buffer_i0_i154.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i153 (.D(o_FIFO_Q_c_25), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[153]));
    defparam temp_buffer_i0_i153.REGSET = "SET";
    defparam temp_buffer_i0_i153.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i152 (.D(o_FIFO_Q_c_24), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[152]));
    defparam temp_buffer_i0_i152.REGSET = "SET";
    defparam temp_buffer_i0_i152.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i151 (.D(o_FIFO_Q_c_23), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[151]));
    defparam temp_buffer_i0_i151.REGSET = "SET";
    defparam temp_buffer_i0_i151.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i150 (.D(o_FIFO_Q_c_22), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[150]));
    defparam temp_buffer_i0_i150.REGSET = "SET";
    defparam temp_buffer_i0_i150.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i149 (.D(o_FIFO_Q_c_21), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[149]));
    defparam temp_buffer_i0_i149.REGSET = "SET";
    defparam temp_buffer_i0_i149.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i148 (.D(o_FIFO_Q_c_20), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[148]));
    defparam temp_buffer_i0_i148.REGSET = "SET";
    defparam temp_buffer_i0_i148.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i147 (.D(o_FIFO_Q_c_19), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[147]));
    defparam temp_buffer_i0_i147.REGSET = "SET";
    defparam temp_buffer_i0_i147.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i146 (.D(o_FIFO_Q_c_18), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[146]));
    defparam temp_buffer_i0_i146.REGSET = "SET";
    defparam temp_buffer_i0_i146.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i145 (.D(o_FIFO_Q_c_17), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[145]));
    defparam temp_buffer_i0_i145.REGSET = "SET";
    defparam temp_buffer_i0_i145.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i144 (.D(o_FIFO_Q_c_16), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[144]));
    defparam temp_buffer_i0_i144.REGSET = "SET";
    defparam temp_buffer_i0_i144.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i143 (.D(o_FIFO_Q_c_15), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[143]));
    defparam temp_buffer_i0_i143.REGSET = "SET";
    defparam temp_buffer_i0_i143.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i142 (.D(o_FIFO_Q_c_14), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[142]));
    defparam temp_buffer_i0_i142.REGSET = "SET";
    defparam temp_buffer_i0_i142.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i141 (.D(o_FIFO_Q_c_13), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[141]));
    defparam temp_buffer_i0_i141.REGSET = "SET";
    defparam temp_buffer_i0_i141.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i140 (.D(o_FIFO_Q_c_12), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[140]));
    defparam temp_buffer_i0_i140.REGSET = "SET";
    defparam temp_buffer_i0_i140.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i139 (.D(o_FIFO_Q_c_11), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[139]));
    defparam temp_buffer_i0_i139.REGSET = "SET";
    defparam temp_buffer_i0_i139.SRMODE = "ASYNC";
    (* lineinfo="@6(328[17],328[24])" *) FA2 counter_3862_3914_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n42868), .CI0(n42868), 
            .A1(GND_net), .B1(GND_net), .C1(counter[10]), .D1(n51718), 
            .CI1(n51718), .CO0(n51718), .CO1(n42870), .S0(counter_15__N_1[9]), 
            .S1(counter_15__N_1[10]));
    defparam counter_3862_3914_add_4_11.INIT0 = "0xc33c";
    defparam counter_3862_3914_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i138 (.D(o_FIFO_Q_c_10), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[138]));
    defparam temp_buffer_i0_i138.REGSET = "SET";
    defparam temp_buffer_i0_i138.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i137 (.D(o_FIFO_Q_c_9), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[137]));
    defparam temp_buffer_i0_i137.REGSET = "SET";
    defparam temp_buffer_i0_i137.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i136 (.D(o_FIFO_Q_c_8), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[136]));
    defparam temp_buffer_i0_i136.REGSET = "SET";
    defparam temp_buffer_i0_i136.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i135 (.D(o_FIFO_Q_c_7), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[135]));
    defparam temp_buffer_i0_i135.REGSET = "SET";
    defparam temp_buffer_i0_i135.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i134 (.D(o_FIFO_Q_c_6), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[134]));
    defparam temp_buffer_i0_i134.REGSET = "SET";
    defparam temp_buffer_i0_i134.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i133 (.D(o_FIFO_Q_c_5), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[133]));
    defparam temp_buffer_i0_i133.REGSET = "SET";
    defparam temp_buffer_i0_i133.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i132 (.D(o_FIFO_Q_c_4), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[132]));
    defparam temp_buffer_i0_i132.REGSET = "SET";
    defparam temp_buffer_i0_i132.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i131 (.D(o_FIFO_Q_c_3), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[131]));
    defparam temp_buffer_i0_i131.REGSET = "SET";
    defparam temp_buffer_i0_i131.SRMODE = "ASYNC";
    (* lineinfo="@6(328[17],328[24])" *) FA2 counter_3862_3914_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n42866), .CI0(n42866), 
            .A1(GND_net), .B1(GND_net), .C1(counter[8]), .D1(n51715), 
            .CI1(n51715), .CO0(n51715), .CO1(n42868), .S0(counter_15__N_1[7]), 
            .S1(counter_15__N_1[8]));
    defparam counter_3862_3914_add_4_9.INIT0 = "0xc33c";
    defparam counter_3862_3914_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i130 (.D(o_FIFO_Q_c_2), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[130]));
    defparam temp_buffer_i0_i130.REGSET = "SET";
    defparam temp_buffer_i0_i130.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i129 (.D(o_FIFO_Q_c_1), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[129]));
    defparam temp_buffer_i0_i129.REGSET = "SET";
    defparam temp_buffer_i0_i129.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i128 (.D(o_FIFO_Q_c_0), 
            .SP(n31548), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[128]));
    defparam temp_buffer_i0_i128.REGSET = "SET";
    defparam temp_buffer_i0_i128.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i127 (.D(o_FIFO_Q_c_31), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[127]));
    defparam temp_buffer_i0_i127.REGSET = "SET";
    defparam temp_buffer_i0_i127.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i126 (.D(o_FIFO_Q_c_30), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[126]));
    defparam temp_buffer_i0_i126.REGSET = "SET";
    defparam temp_buffer_i0_i126.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i125 (.D(o_FIFO_Q_c_29), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[125]));
    defparam temp_buffer_i0_i125.REGSET = "SET";
    defparam temp_buffer_i0_i125.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i124 (.D(o_FIFO_Q_c_28), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[124]));
    defparam temp_buffer_i0_i124.REGSET = "SET";
    defparam temp_buffer_i0_i124.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i123 (.D(o_FIFO_Q_c_27), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[123]));
    defparam temp_buffer_i0_i123.REGSET = "SET";
    defparam temp_buffer_i0_i123.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i122 (.D(o_FIFO_Q_c_26), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[122]));
    defparam temp_buffer_i0_i122.REGSET = "SET";
    defparam temp_buffer_i0_i122.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i121 (.D(o_FIFO_Q_c_25), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[121]));
    defparam temp_buffer_i0_i121.REGSET = "SET";
    defparam temp_buffer_i0_i121.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i120 (.D(o_FIFO_Q_c_24), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[120]));
    defparam temp_buffer_i0_i120.REGSET = "SET";
    defparam temp_buffer_i0_i120.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i119 (.D(o_FIFO_Q_c_23), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[119]));
    defparam temp_buffer_i0_i119.REGSET = "SET";
    defparam temp_buffer_i0_i119.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i118 (.D(o_FIFO_Q_c_22), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[118]));
    defparam temp_buffer_i0_i118.REGSET = "SET";
    defparam temp_buffer_i0_i118.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i117 (.D(o_FIFO_Q_c_21), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[117]));
    defparam temp_buffer_i0_i117.REGSET = "SET";
    defparam temp_buffer_i0_i117.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i116 (.D(o_FIFO_Q_c_20), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[116]));
    defparam temp_buffer_i0_i116.REGSET = "SET";
    defparam temp_buffer_i0_i116.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i115 (.D(o_FIFO_Q_c_19), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[115]));
    defparam temp_buffer_i0_i115.REGSET = "SET";
    defparam temp_buffer_i0_i115.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i114 (.D(o_FIFO_Q_c_18), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[114]));
    defparam temp_buffer_i0_i114.REGSET = "SET";
    defparam temp_buffer_i0_i114.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i113 (.D(o_FIFO_Q_c_17), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[113]));
    defparam temp_buffer_i0_i113.REGSET = "SET";
    defparam temp_buffer_i0_i113.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i112 (.D(o_FIFO_Q_c_16), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[112]));
    defparam temp_buffer_i0_i112.REGSET = "SET";
    defparam temp_buffer_i0_i112.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i111 (.D(o_FIFO_Q_c_15), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[111]));
    defparam temp_buffer_i0_i111.REGSET = "SET";
    defparam temp_buffer_i0_i111.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i110 (.D(o_FIFO_Q_c_14), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[110]));
    defparam temp_buffer_i0_i110.REGSET = "SET";
    defparam temp_buffer_i0_i110.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i109 (.D(o_FIFO_Q_c_13), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[109]));
    defparam temp_buffer_i0_i109.REGSET = "SET";
    defparam temp_buffer_i0_i109.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i108 (.D(o_FIFO_Q_c_12), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[108]));
    defparam temp_buffer_i0_i108.REGSET = "SET";
    defparam temp_buffer_i0_i108.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i107 (.D(o_FIFO_Q_c_11), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[107]));
    defparam temp_buffer_i0_i107.REGSET = "SET";
    defparam temp_buffer_i0_i107.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i106 (.D(o_FIFO_Q_c_10), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[106]));
    defparam temp_buffer_i0_i106.REGSET = "SET";
    defparam temp_buffer_i0_i106.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i105 (.D(o_FIFO_Q_c_9), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[105]));
    defparam temp_buffer_i0_i105.REGSET = "SET";
    defparam temp_buffer_i0_i105.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i104 (.D(o_FIFO_Q_c_8), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[104]));
    defparam temp_buffer_i0_i104.REGSET = "SET";
    defparam temp_buffer_i0_i104.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i103 (.D(o_FIFO_Q_c_7), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[103]));
    defparam temp_buffer_i0_i103.REGSET = "SET";
    defparam temp_buffer_i0_i103.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i102 (.D(o_FIFO_Q_c_6), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[102]));
    defparam temp_buffer_i0_i102.REGSET = "SET";
    defparam temp_buffer_i0_i102.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i101 (.D(o_FIFO_Q_c_5), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[101]));
    defparam temp_buffer_i0_i101.REGSET = "SET";
    defparam temp_buffer_i0_i101.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i100 (.D(o_FIFO_Q_c_4), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[100]));
    defparam temp_buffer_i0_i100.REGSET = "SET";
    defparam temp_buffer_i0_i100.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i99 (.D(o_FIFO_Q_c_3), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[99]));
    defparam temp_buffer_i0_i99.REGSET = "SET";
    defparam temp_buffer_i0_i99.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i98 (.D(o_FIFO_Q_c_2), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[98]));
    defparam temp_buffer_i0_i98.REGSET = "SET";
    defparam temp_buffer_i0_i98.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i97 (.D(o_FIFO_Q_c_1), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[97]));
    defparam temp_buffer_i0_i97.REGSET = "SET";
    defparam temp_buffer_i0_i97.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i96 (.D(o_FIFO_Q_c_0), 
            .SP(n31612), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[96]));
    defparam temp_buffer_i0_i96.REGSET = "SET";
    defparam temp_buffer_i0_i96.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i95 (.D(o_FIFO_Q_c_31), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[95]));
    defparam temp_buffer_i0_i95.REGSET = "SET";
    defparam temp_buffer_i0_i95.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i94 (.D(o_FIFO_Q_c_30), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[94]));
    defparam temp_buffer_i0_i94.REGSET = "SET";
    defparam temp_buffer_i0_i94.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i93 (.D(o_FIFO_Q_c_29), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[93]));
    defparam temp_buffer_i0_i93.REGSET = "SET";
    defparam temp_buffer_i0_i93.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i92 (.D(o_FIFO_Q_c_28), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[92]));
    defparam temp_buffer_i0_i92.REGSET = "SET";
    defparam temp_buffer_i0_i92.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i91 (.D(o_FIFO_Q_c_27), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[91]));
    defparam temp_buffer_i0_i91.REGSET = "SET";
    defparam temp_buffer_i0_i91.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i90 (.D(o_FIFO_Q_c_26), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[90]));
    defparam temp_buffer_i0_i90.REGSET = "SET";
    defparam temp_buffer_i0_i90.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i89 (.D(o_FIFO_Q_c_25), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[89]));
    defparam temp_buffer_i0_i89.REGSET = "SET";
    defparam temp_buffer_i0_i89.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i88 (.D(o_FIFO_Q_c_24), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[88]));
    defparam temp_buffer_i0_i88.REGSET = "SET";
    defparam temp_buffer_i0_i88.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i87 (.D(o_FIFO_Q_c_23), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[87]));
    defparam temp_buffer_i0_i87.REGSET = "SET";
    defparam temp_buffer_i0_i87.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i86 (.D(o_FIFO_Q_c_22), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[86]));
    defparam temp_buffer_i0_i86.REGSET = "SET";
    defparam temp_buffer_i0_i86.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i85 (.D(o_FIFO_Q_c_21), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[85]));
    defparam temp_buffer_i0_i85.REGSET = "SET";
    defparam temp_buffer_i0_i85.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i84 (.D(o_FIFO_Q_c_20), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[84]));
    defparam temp_buffer_i0_i84.REGSET = "SET";
    defparam temp_buffer_i0_i84.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i83 (.D(o_FIFO_Q_c_19), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[83]));
    defparam temp_buffer_i0_i83.REGSET = "SET";
    defparam temp_buffer_i0_i83.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i82 (.D(o_FIFO_Q_c_18), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[82]));
    defparam temp_buffer_i0_i82.REGSET = "SET";
    defparam temp_buffer_i0_i82.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i81 (.D(o_FIFO_Q_c_17), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[81]));
    defparam temp_buffer_i0_i81.REGSET = "SET";
    defparam temp_buffer_i0_i81.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i80 (.D(o_FIFO_Q_c_16), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[80]));
    defparam temp_buffer_i0_i80.REGSET = "SET";
    defparam temp_buffer_i0_i80.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i79 (.D(o_FIFO_Q_c_15), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[79]));
    defparam temp_buffer_i0_i79.REGSET = "SET";
    defparam temp_buffer_i0_i79.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i78 (.D(o_FIFO_Q_c_14), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[78]));
    defparam temp_buffer_i0_i78.REGSET = "SET";
    defparam temp_buffer_i0_i78.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i77 (.D(o_FIFO_Q_c_13), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[77]));
    defparam temp_buffer_i0_i77.REGSET = "SET";
    defparam temp_buffer_i0_i77.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i76 (.D(o_FIFO_Q_c_12), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[76]));
    defparam temp_buffer_i0_i76.REGSET = "SET";
    defparam temp_buffer_i0_i76.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i75 (.D(o_FIFO_Q_c_11), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[75]));
    defparam temp_buffer_i0_i75.REGSET = "SET";
    defparam temp_buffer_i0_i75.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i74 (.D(o_FIFO_Q_c_10), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[74]));
    defparam temp_buffer_i0_i74.REGSET = "SET";
    defparam temp_buffer_i0_i74.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i73 (.D(o_FIFO_Q_c_9), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[73]));
    defparam temp_buffer_i0_i73.REGSET = "SET";
    defparam temp_buffer_i0_i73.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i72 (.D(o_FIFO_Q_c_8), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[72]));
    defparam temp_buffer_i0_i72.REGSET = "SET";
    defparam temp_buffer_i0_i72.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i71 (.D(o_FIFO_Q_c_7), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[71]));
    defparam temp_buffer_i0_i71.REGSET = "SET";
    defparam temp_buffer_i0_i71.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i70 (.D(o_FIFO_Q_c_6), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[70]));
    defparam temp_buffer_i0_i70.REGSET = "SET";
    defparam temp_buffer_i0_i70.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i69 (.D(o_FIFO_Q_c_5), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[69]));
    defparam temp_buffer_i0_i69.REGSET = "SET";
    defparam temp_buffer_i0_i69.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i68 (.D(o_FIFO_Q_c_4), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[68]));
    defparam temp_buffer_i0_i68.REGSET = "SET";
    defparam temp_buffer_i0_i68.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i67 (.D(o_FIFO_Q_c_3), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[67]));
    defparam temp_buffer_i0_i67.REGSET = "SET";
    defparam temp_buffer_i0_i67.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i66 (.D(o_FIFO_Q_c_2), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[66]));
    defparam temp_buffer_i0_i66.REGSET = "SET";
    defparam temp_buffer_i0_i66.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i65 (.D(o_FIFO_Q_c_1), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[65]));
    defparam temp_buffer_i0_i65.REGSET = "SET";
    defparam temp_buffer_i0_i65.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i64 (.D(o_FIFO_Q_c_0), 
            .SP(n31676), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[64]));
    defparam temp_buffer_i0_i64.REGSET = "SET";
    defparam temp_buffer_i0_i64.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i63 (.D(o_FIFO_Q_c_31), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[63]));
    defparam temp_buffer_i0_i63.REGSET = "SET";
    defparam temp_buffer_i0_i63.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i62 (.D(o_FIFO_Q_c_30), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[62]));
    defparam temp_buffer_i0_i62.REGSET = "SET";
    defparam temp_buffer_i0_i62.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i61 (.D(o_FIFO_Q_c_29), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[61]));
    defparam temp_buffer_i0_i61.REGSET = "SET";
    defparam temp_buffer_i0_i61.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i60 (.D(o_FIFO_Q_c_28), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[60]));
    defparam temp_buffer_i0_i60.REGSET = "SET";
    defparam temp_buffer_i0_i60.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i59 (.D(o_FIFO_Q_c_27), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[59]));
    defparam temp_buffer_i0_i59.REGSET = "SET";
    defparam temp_buffer_i0_i59.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i58 (.D(o_FIFO_Q_c_26), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[58]));
    defparam temp_buffer_i0_i58.REGSET = "SET";
    defparam temp_buffer_i0_i58.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i57 (.D(o_FIFO_Q_c_25), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[57]));
    defparam temp_buffer_i0_i57.REGSET = "SET";
    defparam temp_buffer_i0_i57.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i56 (.D(o_FIFO_Q_c_24), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[56]));
    defparam temp_buffer_i0_i56.REGSET = "SET";
    defparam temp_buffer_i0_i56.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i55 (.D(o_FIFO_Q_c_23), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[55]));
    defparam temp_buffer_i0_i55.REGSET = "SET";
    defparam temp_buffer_i0_i55.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i54 (.D(o_FIFO_Q_c_22), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[54]));
    defparam temp_buffer_i0_i54.REGSET = "SET";
    defparam temp_buffer_i0_i54.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i53 (.D(o_FIFO_Q_c_21), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[53]));
    defparam temp_buffer_i0_i53.REGSET = "SET";
    defparam temp_buffer_i0_i53.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i52 (.D(o_FIFO_Q_c_20), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[52]));
    defparam temp_buffer_i0_i52.REGSET = "SET";
    defparam temp_buffer_i0_i52.SRMODE = "ASYNC";
    (* lineinfo="@6(328[17],328[24])" *) FA2 counter_3862_3914_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n42864), .CI0(n42864), 
            .A1(GND_net), .B1(GND_net), .C1(counter[6]), .D1(n51712), 
            .CI1(n51712), .CO0(n51712), .CO1(n42866), .S0(counter_15__N_1[5]), 
            .S1(counter_15__N_1[6]));
    defparam counter_3862_3914_add_4_7.INIT0 = "0xc33c";
    defparam counter_3862_3914_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i51 (.D(o_FIFO_Q_c_19), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[51]));
    defparam temp_buffer_i0_i51.REGSET = "SET";
    defparam temp_buffer_i0_i51.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i50 (.D(o_FIFO_Q_c_18), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[50]));
    defparam temp_buffer_i0_i50.REGSET = "SET";
    defparam temp_buffer_i0_i50.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i49 (.D(o_FIFO_Q_c_17), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[49]));
    defparam temp_buffer_i0_i49.REGSET = "SET";
    defparam temp_buffer_i0_i49.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i48 (.D(o_FIFO_Q_c_16), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[48]));
    defparam temp_buffer_i0_i48.REGSET = "SET";
    defparam temp_buffer_i0_i48.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i47 (.D(o_FIFO_Q_c_15), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[47]));
    defparam temp_buffer_i0_i47.REGSET = "SET";
    defparam temp_buffer_i0_i47.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i46 (.D(o_FIFO_Q_c_14), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[46]));
    defparam temp_buffer_i0_i46.REGSET = "SET";
    defparam temp_buffer_i0_i46.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i45 (.D(o_FIFO_Q_c_13), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[45]));
    defparam temp_buffer_i0_i45.REGSET = "SET";
    defparam temp_buffer_i0_i45.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i44 (.D(o_FIFO_Q_c_12), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[44]));
    defparam temp_buffer_i0_i44.REGSET = "SET";
    defparam temp_buffer_i0_i44.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i43 (.D(o_FIFO_Q_c_11), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[43]));
    defparam temp_buffer_i0_i43.REGSET = "SET";
    defparam temp_buffer_i0_i43.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i42 (.D(o_FIFO_Q_c_10), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[42]));
    defparam temp_buffer_i0_i42.REGSET = "SET";
    defparam temp_buffer_i0_i42.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i41 (.D(o_FIFO_Q_c_9), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[41]));
    defparam temp_buffer_i0_i41.REGSET = "SET";
    defparam temp_buffer_i0_i41.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i40 (.D(o_FIFO_Q_c_8), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[40]));
    defparam temp_buffer_i0_i40.REGSET = "SET";
    defparam temp_buffer_i0_i40.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i39 (.D(o_FIFO_Q_c_7), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[39]));
    defparam temp_buffer_i0_i39.REGSET = "SET";
    defparam temp_buffer_i0_i39.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i38 (.D(o_FIFO_Q_c_6), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[38]));
    defparam temp_buffer_i0_i38.REGSET = "SET";
    defparam temp_buffer_i0_i38.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i37 (.D(o_FIFO_Q_c_5), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[37]));
    defparam temp_buffer_i0_i37.REGSET = "SET";
    defparam temp_buffer_i0_i37.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i36 (.D(o_FIFO_Q_c_4), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[36]));
    defparam temp_buffer_i0_i36.REGSET = "SET";
    defparam temp_buffer_i0_i36.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i35 (.D(o_FIFO_Q_c_3), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[35]));
    defparam temp_buffer_i0_i35.REGSET = "SET";
    defparam temp_buffer_i0_i35.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i34 (.D(o_FIFO_Q_c_2), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[34]));
    defparam temp_buffer_i0_i34.REGSET = "SET";
    defparam temp_buffer_i0_i34.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i33 (.D(o_FIFO_Q_c_1), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[33]));
    defparam temp_buffer_i0_i33.REGSET = "SET";
    defparam temp_buffer_i0_i33.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i32 (.D(o_FIFO_Q_c_0), 
            .SP(n31740), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[32]));
    defparam temp_buffer_i0_i32.REGSET = "SET";
    defparam temp_buffer_i0_i32.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i31 (.D(o_FIFO_Q_c_31), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[31]));
    defparam temp_buffer_i0_i31.REGSET = "SET";
    defparam temp_buffer_i0_i31.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i30 (.D(o_FIFO_Q_c_30), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[30]));
    defparam temp_buffer_i0_i30.REGSET = "SET";
    defparam temp_buffer_i0_i30.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i29 (.D(o_FIFO_Q_c_29), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[29]));
    defparam temp_buffer_i0_i29.REGSET = "SET";
    defparam temp_buffer_i0_i29.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i28 (.D(o_FIFO_Q_c_28), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[28]));
    defparam temp_buffer_i0_i28.REGSET = "SET";
    defparam temp_buffer_i0_i28.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i27 (.D(o_FIFO_Q_c_27), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[27]));
    defparam temp_buffer_i0_i27.REGSET = "SET";
    defparam temp_buffer_i0_i27.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i26 (.D(o_FIFO_Q_c_26), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[26]));
    defparam temp_buffer_i0_i26.REGSET = "SET";
    defparam temp_buffer_i0_i26.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i25 (.D(o_FIFO_Q_c_25), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[25]));
    defparam temp_buffer_i0_i25.REGSET = "SET";
    defparam temp_buffer_i0_i25.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i24 (.D(o_FIFO_Q_c_24), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[24]));
    defparam temp_buffer_i0_i24.REGSET = "SET";
    defparam temp_buffer_i0_i24.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i12 (.D(temp_buffer[11]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_11));
    defparam int_STM32_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i13 (.D(temp_buffer[12]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_12));
    defparam int_STM32_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i14 (.D(temp_buffer[13]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_13));
    defparam int_STM32_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i15 (.D(temp_buffer[14]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_14));
    defparam int_STM32_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i16 (.D(temp_buffer[15]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_15));
    defparam int_STM32_TX_Byte_i0_i16.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i17 (.D(temp_buffer[16]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_16));
    defparam int_STM32_TX_Byte_i0_i17.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i23 (.D(o_FIFO_Q_c_23), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[23]));
    defparam temp_buffer_i0_i23.REGSET = "SET";
    defparam temp_buffer_i0_i23.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i22 (.D(o_FIFO_Q_c_22), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[22]));
    defparam temp_buffer_i0_i22.REGSET = "SET";
    defparam temp_buffer_i0_i22.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i21 (.D(o_FIFO_Q_c_21), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[21]));
    defparam temp_buffer_i0_i21.REGSET = "SET";
    defparam temp_buffer_i0_i21.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i20 (.D(o_FIFO_Q_c_20), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[20]));
    defparam temp_buffer_i0_i20.REGSET = "SET";
    defparam temp_buffer_i0_i20.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i19 (.D(o_FIFO_Q_c_19), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[19]));
    defparam temp_buffer_i0_i19.REGSET = "SET";
    defparam temp_buffer_i0_i19.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i18 (.D(o_FIFO_Q_c_18), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[18]));
    defparam temp_buffer_i0_i18.REGSET = "SET";
    defparam temp_buffer_i0_i18.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i17 (.D(o_FIFO_Q_c_17), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[17]));
    defparam temp_buffer_i0_i17.REGSET = "SET";
    defparam temp_buffer_i0_i17.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i16 (.D(o_FIFO_Q_c_16), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[16]));
    defparam temp_buffer_i0_i16.REGSET = "SET";
    defparam temp_buffer_i0_i16.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i18 (.D(temp_buffer[17]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_17));
    defparam int_STM32_TX_Byte_i0_i18.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i19 (.D(temp_buffer[18]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_18));
    defparam int_STM32_TX_Byte_i0_i19.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i20 (.D(temp_buffer[19]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_19));
    defparam int_STM32_TX_Byte_i0_i20.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i21 (.D(temp_buffer[20]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_20));
    defparam int_STM32_TX_Byte_i0_i21.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i22 (.D(temp_buffer[21]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_21));
    defparam int_STM32_TX_Byte_i0_i22.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i23 (.D(temp_buffer[22]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_22));
    defparam int_STM32_TX_Byte_i0_i23.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i15 (.D(o_FIFO_Q_c_15), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[15]));
    defparam temp_buffer_i0_i15.REGSET = "SET";
    defparam temp_buffer_i0_i15.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i14 (.D(o_FIFO_Q_c_14), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[14]));
    defparam temp_buffer_i0_i14.REGSET = "SET";
    defparam temp_buffer_i0_i14.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i13 (.D(o_FIFO_Q_c_13), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[13]));
    defparam temp_buffer_i0_i13.REGSET = "SET";
    defparam temp_buffer_i0_i13.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i12 (.D(o_FIFO_Q_c_12), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[12]));
    defparam temp_buffer_i0_i12.REGSET = "SET";
    defparam temp_buffer_i0_i12.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i11 (.D(o_FIFO_Q_c_11), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[11]));
    defparam temp_buffer_i0_i11.REGSET = "SET";
    defparam temp_buffer_i0_i11.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i10 (.D(o_FIFO_Q_c_10), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[10]));
    defparam temp_buffer_i0_i10.REGSET = "SET";
    defparam temp_buffer_i0_i10.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i9 (.D(o_FIFO_Q_c_9), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[9]));
    defparam temp_buffer_i0_i9.REGSET = "SET";
    defparam temp_buffer_i0_i9.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i8 (.D(o_FIFO_Q_c_8), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[8]));
    defparam temp_buffer_i0_i8.REGSET = "SET";
    defparam temp_buffer_i0_i8.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i24 (.D(temp_buffer[23]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_23));
    defparam int_STM32_TX_Byte_i0_i24.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i25 (.D(temp_buffer[24]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_24));
    defparam int_STM32_TX_Byte_i0_i25.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i26 (.D(temp_buffer[25]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_25));
    defparam int_STM32_TX_Byte_i0_i26.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i27 (.D(temp_buffer[26]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_26));
    defparam int_STM32_TX_Byte_i0_i27.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i28 (.D(temp_buffer[27]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_27));
    defparam int_STM32_TX_Byte_i0_i28.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i29 (.D(temp_buffer[28]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_28));
    defparam int_STM32_TX_Byte_i0_i29.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i7 (.D(o_FIFO_Q_c_7), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[7]));
    defparam temp_buffer_i0_i7.REGSET = "SET";
    defparam temp_buffer_i0_i7.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i6 (.D(o_FIFO_Q_c_6), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[6]));
    defparam temp_buffer_i0_i6.REGSET = "SET";
    defparam temp_buffer_i0_i6.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i5 (.D(o_FIFO_Q_c_5), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[5]));
    defparam temp_buffer_i0_i5.REGSET = "SET";
    defparam temp_buffer_i0_i5.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i4 (.D(o_FIFO_Q_c_4), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[4]));
    defparam temp_buffer_i0_i4.REGSET = "SET";
    defparam temp_buffer_i0_i4.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i3 (.D(o_FIFO_Q_c_3), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[3]));
    defparam temp_buffer_i0_i3.REGSET = "SET";
    defparam temp_buffer_i0_i3.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i2 (.D(o_FIFO_Q_c_2), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[2]));
    defparam temp_buffer_i0_i2.REGSET = "SET";
    defparam temp_buffer_i0_i2.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i1 (.D(o_FIFO_Q_c_1), 
            .SP(n31802), .CK(i_Clk_c), .SR(n51850), .Q(temp_buffer[1]));
    defparam temp_buffer_i0_i1.REGSET = "SET";
    defparam temp_buffer_i0_i1.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1024 (.D(temp_buffer[1023]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1023));
    defparam int_STM32_TX_Byte_i0_i1024.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1024.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i30 (.D(temp_buffer[29]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_29));
    defparam int_STM32_TX_Byte_i0_i30.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i31 (.D(temp_buffer[30]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_30));
    defparam int_STM32_TX_Byte_i0_i31.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i32 (.D(temp_buffer[31]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_31));
    defparam int_STM32_TX_Byte_i0_i32.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i33 (.D(temp_buffer[32]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_32));
    defparam int_STM32_TX_Byte_i0_i33.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i34 (.D(temp_buffer[33]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_33));
    defparam int_STM32_TX_Byte_i0_i34.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i35 (.D(temp_buffer[34]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_34));
    defparam int_STM32_TX_Byte_i0_i35.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1023 (.D(temp_buffer[1022]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_1022));
    defparam int_STM32_TX_Byte_i0_i1023.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1023.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1022 (.D(temp_buffer[1021]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_1021));
    defparam int_STM32_TX_Byte_i0_i1022.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1022.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1021 (.D(temp_buffer[1020]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1020));
    defparam int_STM32_TX_Byte_i0_i1021.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1021.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1020 (.D(temp_buffer[1019]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1019));
    defparam int_STM32_TX_Byte_i0_i1020.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1020.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1019 (.D(temp_buffer[1018]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1018));
    defparam int_STM32_TX_Byte_i0_i1019.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1019.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1018 (.D(temp_buffer[1017]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1017));
    defparam int_STM32_TX_Byte_i0_i1018.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1018.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1017 (.D(temp_buffer[1016]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1016));
    defparam int_STM32_TX_Byte_i0_i1017.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1017.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1016 (.D(temp_buffer[1015]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1015));
    defparam int_STM32_TX_Byte_i0_i1016.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1016.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i36 (.D(temp_buffer[35]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_35));
    defparam int_STM32_TX_Byte_i0_i36.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i37 (.D(temp_buffer[36]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_36));
    defparam int_STM32_TX_Byte_i0_i37.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i38 (.D(temp_buffer[37]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_37));
    defparam int_STM32_TX_Byte_i0_i38.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i39 (.D(temp_buffer[38]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_38));
    defparam int_STM32_TX_Byte_i0_i39.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i40 (.D(temp_buffer[39]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_39));
    defparam int_STM32_TX_Byte_i0_i40.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i41 (.D(temp_buffer[40]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_40));
    defparam int_STM32_TX_Byte_i0_i41.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1015 (.D(temp_buffer[1014]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_1014));
    defparam int_STM32_TX_Byte_i0_i1015.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1015.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1014 (.D(temp_buffer[1013]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_1013));
    defparam int_STM32_TX_Byte_i0_i1014.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1014.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1013 (.D(temp_buffer[1012]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1012));
    defparam int_STM32_TX_Byte_i0_i1013.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1013.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1012 (.D(temp_buffer[1011]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1011));
    defparam int_STM32_TX_Byte_i0_i1012.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1012.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1011 (.D(temp_buffer[1010]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1010));
    defparam int_STM32_TX_Byte_i0_i1011.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1011.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1010 (.D(temp_buffer[1009]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1009));
    defparam int_STM32_TX_Byte_i0_i1010.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1010.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1009 (.D(temp_buffer[1008]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1008));
    defparam int_STM32_TX_Byte_i0_i1009.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1009.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1008 (.D(temp_buffer[1007]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1007));
    defparam int_STM32_TX_Byte_i0_i1008.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1008.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i42 (.D(temp_buffer[41]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_41));
    defparam int_STM32_TX_Byte_i0_i42.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i43 (.D(temp_buffer[42]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_42));
    defparam int_STM32_TX_Byte_i0_i43.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i44 (.D(temp_buffer[43]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_43));
    defparam int_STM32_TX_Byte_i0_i44.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i45 (.D(temp_buffer[44]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_44));
    defparam int_STM32_TX_Byte_i0_i45.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i46 (.D(temp_buffer[45]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_45));
    defparam int_STM32_TX_Byte_i0_i46.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i47 (.D(temp_buffer[46]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_46));
    defparam int_STM32_TX_Byte_i0_i47.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1007 (.D(temp_buffer[1006]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_1006));
    defparam int_STM32_TX_Byte_i0_i1007.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1007.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1006 (.D(temp_buffer[1005]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_1005));
    defparam int_STM32_TX_Byte_i0_i1006.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1006.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1005 (.D(temp_buffer[1004]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1004));
    defparam int_STM32_TX_Byte_i0_i1005.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1005.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1004 (.D(temp_buffer[1003]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1003));
    defparam int_STM32_TX_Byte_i0_i1004.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1004.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1003 (.D(temp_buffer[1002]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1002));
    defparam int_STM32_TX_Byte_i0_i1003.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1003.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1002 (.D(temp_buffer[1001]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1001));
    defparam int_STM32_TX_Byte_i0_i1002.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1002.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1001 (.D(temp_buffer[1000]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_1000));
    defparam int_STM32_TX_Byte_i0_i1001.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1001.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1000 (.D(temp_buffer[999]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_999));
    defparam int_STM32_TX_Byte_i0_i1000.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1000.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i48 (.D(temp_buffer[47]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_47));
    defparam int_STM32_TX_Byte_i0_i48.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i49 (.D(temp_buffer[48]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_48));
    defparam int_STM32_TX_Byte_i0_i49.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i50 (.D(temp_buffer[49]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_49));
    defparam int_STM32_TX_Byte_i0_i50.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i51 (.D(temp_buffer[50]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_50));
    defparam int_STM32_TX_Byte_i0_i51.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i52 (.D(temp_buffer[51]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_51));
    defparam int_STM32_TX_Byte_i0_i52.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i53 (.D(temp_buffer[52]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_52));
    defparam int_STM32_TX_Byte_i0_i53.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i999 (.D(temp_buffer[998]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_998));
    defparam int_STM32_TX_Byte_i0_i999.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i999.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i998 (.D(temp_buffer[997]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_997));
    defparam int_STM32_TX_Byte_i0_i998.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i998.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i997 (.D(temp_buffer[996]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_996));
    defparam int_STM32_TX_Byte_i0_i997.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i997.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i996 (.D(temp_buffer[995]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_995));
    defparam int_STM32_TX_Byte_i0_i996.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i996.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i995 (.D(temp_buffer[994]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_994));
    defparam int_STM32_TX_Byte_i0_i995.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i995.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i994 (.D(temp_buffer[993]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_993));
    defparam int_STM32_TX_Byte_i0_i994.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i994.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i993 (.D(temp_buffer[992]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_992));
    defparam int_STM32_TX_Byte_i0_i993.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i993.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i992 (.D(temp_buffer[991]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_991));
    defparam int_STM32_TX_Byte_i0_i992.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i992.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i54 (.D(temp_buffer[53]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_53));
    defparam int_STM32_TX_Byte_i0_i54.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i55 (.D(temp_buffer[54]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_54));
    defparam int_STM32_TX_Byte_i0_i55.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i56 (.D(temp_buffer[55]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_55));
    defparam int_STM32_TX_Byte_i0_i56.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i57 (.D(temp_buffer[56]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_56));
    defparam int_STM32_TX_Byte_i0_i57.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i58 (.D(temp_buffer[57]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_57));
    defparam int_STM32_TX_Byte_i0_i58.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i59 (.D(temp_buffer[58]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_58));
    defparam int_STM32_TX_Byte_i0_i59.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i991 (.D(temp_buffer[990]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_990));
    defparam int_STM32_TX_Byte_i0_i991.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i991.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i990 (.D(temp_buffer[989]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_989));
    defparam int_STM32_TX_Byte_i0_i990.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i990.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i989 (.D(temp_buffer[988]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_988));
    defparam int_STM32_TX_Byte_i0_i989.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i989.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i988 (.D(temp_buffer[987]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_987));
    defparam int_STM32_TX_Byte_i0_i988.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i988.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i987 (.D(temp_buffer[986]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_986));
    defparam int_STM32_TX_Byte_i0_i987.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i987.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i986 (.D(temp_buffer[985]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_985));
    defparam int_STM32_TX_Byte_i0_i986.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i986.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i985 (.D(temp_buffer[984]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_984));
    defparam int_STM32_TX_Byte_i0_i985.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i985.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i984 (.D(temp_buffer[983]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_983));
    defparam int_STM32_TX_Byte_i0_i984.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i984.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i60 (.D(temp_buffer[59]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_59));
    defparam int_STM32_TX_Byte_i0_i60.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i61 (.D(temp_buffer[60]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_60));
    defparam int_STM32_TX_Byte_i0_i61.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i62 (.D(temp_buffer[61]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_61));
    defparam int_STM32_TX_Byte_i0_i62.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i63 (.D(temp_buffer[62]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_62));
    defparam int_STM32_TX_Byte_i0_i63.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i64 (.D(temp_buffer[63]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_63));
    defparam int_STM32_TX_Byte_i0_i64.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i65 (.D(temp_buffer[64]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_64));
    defparam int_STM32_TX_Byte_i0_i65.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i983 (.D(temp_buffer[982]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_982));
    defparam int_STM32_TX_Byte_i0_i983.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i983.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i982 (.D(temp_buffer[981]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_981));
    defparam int_STM32_TX_Byte_i0_i982.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i982.SRMODE = "ASYNC";
    (* lineinfo="@6(328[17],328[24])" *) FA2 counter_3862_3914_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n42862), .CI0(n42862), 
            .A1(GND_net), .B1(GND_net), .C1(counter[4]), .D1(n51709), 
            .CI1(n51709), .CO0(n51709), .CO1(n42864), .S0(counter_15__N_1[3]), 
            .S1(counter_15__N_1[4]));
    defparam counter_3862_3914_add_4_5.INIT0 = "0xc33c";
    defparam counter_3862_3914_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i981 (.D(temp_buffer[980]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_980));
    defparam int_STM32_TX_Byte_i0_i981.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i981.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i980 (.D(temp_buffer[979]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_979));
    defparam int_STM32_TX_Byte_i0_i980.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i980.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i979 (.D(temp_buffer[978]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_978));
    defparam int_STM32_TX_Byte_i0_i979.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i979.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i978 (.D(temp_buffer[977]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_977));
    defparam int_STM32_TX_Byte_i0_i978.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i978.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i977 (.D(temp_buffer[976]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_976));
    defparam int_STM32_TX_Byte_i0_i977.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i977.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i976 (.D(temp_buffer[975]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_975));
    defparam int_STM32_TX_Byte_i0_i976.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i976.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i66 (.D(temp_buffer[65]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_65));
    defparam int_STM32_TX_Byte_i0_i66.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i67 (.D(temp_buffer[66]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_66));
    defparam int_STM32_TX_Byte_i0_i67.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i68 (.D(temp_buffer[67]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_67));
    defparam int_STM32_TX_Byte_i0_i68.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i69 (.D(temp_buffer[68]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_68));
    defparam int_STM32_TX_Byte_i0_i69.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i70 (.D(temp_buffer[69]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_69));
    defparam int_STM32_TX_Byte_i0_i70.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i71 (.D(temp_buffer[70]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_70));
    defparam int_STM32_TX_Byte_i0_i71.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i975 (.D(temp_buffer[974]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_974));
    defparam int_STM32_TX_Byte_i0_i975.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i975.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i974 (.D(temp_buffer[973]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_973));
    defparam int_STM32_TX_Byte_i0_i974.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i974.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i973 (.D(temp_buffer[972]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_972));
    defparam int_STM32_TX_Byte_i0_i973.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i973.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i972 (.D(temp_buffer[971]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_971));
    defparam int_STM32_TX_Byte_i0_i972.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i972.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i971 (.D(temp_buffer[970]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_970));
    defparam int_STM32_TX_Byte_i0_i971.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i971.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i970 (.D(temp_buffer[969]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_969));
    defparam int_STM32_TX_Byte_i0_i970.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i970.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i969 (.D(temp_buffer[968]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_968));
    defparam int_STM32_TX_Byte_i0_i969.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i969.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i968 (.D(temp_buffer[967]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_967));
    defparam int_STM32_TX_Byte_i0_i968.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i968.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i72 (.D(temp_buffer[71]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_71));
    defparam int_STM32_TX_Byte_i0_i72.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i73 (.D(temp_buffer[72]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_72));
    defparam int_STM32_TX_Byte_i0_i73.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i74 (.D(temp_buffer[73]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_73));
    defparam int_STM32_TX_Byte_i0_i74.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i75 (.D(temp_buffer[74]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_74));
    defparam int_STM32_TX_Byte_i0_i75.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i76 (.D(temp_buffer[75]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_75));
    defparam int_STM32_TX_Byte_i0_i76.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i77 (.D(temp_buffer[76]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_76));
    defparam int_STM32_TX_Byte_i0_i77.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i967 (.D(temp_buffer[966]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_966));
    defparam int_STM32_TX_Byte_i0_i967.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i967.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i966 (.D(temp_buffer[965]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_965));
    defparam int_STM32_TX_Byte_i0_i966.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i966.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i965 (.D(temp_buffer[964]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_964));
    defparam int_STM32_TX_Byte_i0_i965.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i965.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i964 (.D(temp_buffer[963]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_963));
    defparam int_STM32_TX_Byte_i0_i964.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i964.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i963 (.D(temp_buffer[962]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_962));
    defparam int_STM32_TX_Byte_i0_i963.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i963.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i962 (.D(temp_buffer[961]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_961));
    defparam int_STM32_TX_Byte_i0_i962.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i962.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i961 (.D(temp_buffer[960]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_960));
    defparam int_STM32_TX_Byte_i0_i961.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i961.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i960 (.D(temp_buffer[959]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_959));
    defparam int_STM32_TX_Byte_i0_i960.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i960.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i78 (.D(temp_buffer[77]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_77));
    defparam int_STM32_TX_Byte_i0_i78.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i79 (.D(temp_buffer[78]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_78));
    defparam int_STM32_TX_Byte_i0_i79.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i80 (.D(temp_buffer[79]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_79));
    defparam int_STM32_TX_Byte_i0_i80.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i81 (.D(temp_buffer[80]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_80));
    defparam int_STM32_TX_Byte_i0_i81.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i82 (.D(temp_buffer[81]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_81));
    defparam int_STM32_TX_Byte_i0_i82.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i83 (.D(temp_buffer[82]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_82));
    defparam int_STM32_TX_Byte_i0_i83.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i959 (.D(temp_buffer[958]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_958));
    defparam int_STM32_TX_Byte_i0_i959.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i959.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i958 (.D(temp_buffer[957]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_957));
    defparam int_STM32_TX_Byte_i0_i958.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i958.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i957 (.D(temp_buffer[956]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_956));
    defparam int_STM32_TX_Byte_i0_i957.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i957.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i956 (.D(temp_buffer[955]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_955));
    defparam int_STM32_TX_Byte_i0_i956.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i956.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i955 (.D(temp_buffer[954]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_954));
    defparam int_STM32_TX_Byte_i0_i955.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i955.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i954 (.D(temp_buffer[953]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_953));
    defparam int_STM32_TX_Byte_i0_i954.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i954.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i953 (.D(temp_buffer[952]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_952));
    defparam int_STM32_TX_Byte_i0_i953.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i953.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i952 (.D(temp_buffer[951]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_951));
    defparam int_STM32_TX_Byte_i0_i952.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i952.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i84 (.D(temp_buffer[83]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_83));
    defparam int_STM32_TX_Byte_i0_i84.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i85 (.D(temp_buffer[84]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_84));
    defparam int_STM32_TX_Byte_i0_i85.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i86 (.D(temp_buffer[85]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_85));
    defparam int_STM32_TX_Byte_i0_i86.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* lineinfo="@6(328[17],328[24])" *) FA2 counter_3862_3914_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n42860), .CI0(n42860), 
            .A1(GND_net), .B1(GND_net), .C1(counter[2]), .D1(n51706), 
            .CI1(n51706), .CO0(n51706), .CO1(n42862), .S0(counter_15__N_1[1]), 
            .S1(counter_15__N_1[2]));
    defparam counter_3862_3914_add_4_3.INIT0 = "0xc33c";
    defparam counter_3862_3914_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i87 (.D(temp_buffer[86]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_86));
    defparam int_STM32_TX_Byte_i0_i87.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i88 (.D(temp_buffer[87]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_87));
    defparam int_STM32_TX_Byte_i0_i88.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i89 (.D(temp_buffer[88]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_88));
    defparam int_STM32_TX_Byte_i0_i89.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i951 (.D(temp_buffer[950]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_950));
    defparam int_STM32_TX_Byte_i0_i951.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i951.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i950 (.D(temp_buffer[949]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_949));
    defparam int_STM32_TX_Byte_i0_i950.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i950.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i949 (.D(temp_buffer[948]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_948));
    defparam int_STM32_TX_Byte_i0_i949.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i949.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i948 (.D(temp_buffer[947]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_947));
    defparam int_STM32_TX_Byte_i0_i948.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i948.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i947 (.D(temp_buffer[946]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_946));
    defparam int_STM32_TX_Byte_i0_i947.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i947.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i946 (.D(temp_buffer[945]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_945));
    defparam int_STM32_TX_Byte_i0_i946.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i946.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i945 (.D(temp_buffer[944]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_944));
    defparam int_STM32_TX_Byte_i0_i945.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i945.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i944 (.D(temp_buffer[943]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_943));
    defparam int_STM32_TX_Byte_i0_i944.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i944.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i90 (.D(temp_buffer[89]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_89));
    defparam int_STM32_TX_Byte_i0_i90.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i91 (.D(temp_buffer[90]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_90));
    defparam int_STM32_TX_Byte_i0_i91.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i92 (.D(temp_buffer[91]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_91));
    defparam int_STM32_TX_Byte_i0_i92.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_25), .D0(n42851), .CI0(n42851), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_26), .D1(n51766), 
            .CI1(n51766), .CO0(n51766), .CO1(n42853), .S0(n140), .S1(n139));
    defparam stm32_counter_3861_add_4_27.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i93 (.D(temp_buffer[92]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_92));
    defparam int_STM32_TX_Byte_i0_i93.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* lineinfo="@6(280[23],280[36])" *) FA2 stm32_counter_3861_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(o_stm32_counter_c_9), .D0(n42835), .CI0(n42835), 
            .A1(GND_net), .B1(GND_net), .C1(o_stm32_counter_c_10), .D1(n51742), 
            .CI1(n51742), .CO0(n51742), .CO1(n42837), .S0(n156), .S1(n155));
    defparam stm32_counter_3861_add_4_11.INIT0 = "0xc33c";
    defparam stm32_counter_3861_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i94 (.D(temp_buffer[93]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_93));
    defparam int_STM32_TX_Byte_i0_i94.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i95 (.D(temp_buffer[94]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_94));
    defparam int_STM32_TX_Byte_i0_i95.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i943 (.D(temp_buffer[942]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_942));
    defparam int_STM32_TX_Byte_i0_i943.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i943.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i942 (.D(temp_buffer[941]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_941));
    defparam int_STM32_TX_Byte_i0_i942.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i942.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i941 (.D(temp_buffer[940]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_940));
    defparam int_STM32_TX_Byte_i0_i941.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i941.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i940 (.D(temp_buffer[939]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_TX_Byte_c_939));
    defparam int_STM32_TX_Byte_i0_i940.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i940.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i939 (.D(temp_buffer[938]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_938));
    defparam int_STM32_TX_Byte_i0_i939.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i939.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i938 (.D(temp_buffer[937]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_937));
    defparam int_STM32_TX_Byte_i0_i938.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i938.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i937 (.D(temp_buffer[936]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_936));
    defparam int_STM32_TX_Byte_i0_i937.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i937.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i936 (.D(temp_buffer[935]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_935));
    defparam int_STM32_TX_Byte_i0_i936.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i936.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i96 (.D(temp_buffer[95]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_95));
    defparam int_STM32_TX_Byte_i0_i96.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i97 (.D(temp_buffer[96]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_96));
    defparam int_STM32_TX_Byte_i0_i97.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i98 (.D(temp_buffer[97]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_97));
    defparam int_STM32_TX_Byte_i0_i98.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i99 (.D(temp_buffer[98]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_98));
    defparam int_STM32_TX_Byte_i0_i99.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i100 (.D(temp_buffer[99]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_99));
    defparam int_STM32_TX_Byte_i0_i100.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i101 (.D(temp_buffer[100]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_100));
    defparam int_STM32_TX_Byte_i0_i101.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i935 (.D(temp_buffer[934]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_934));
    defparam int_STM32_TX_Byte_i0_i935.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i935.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i934 (.D(temp_buffer[933]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_933));
    defparam int_STM32_TX_Byte_i0_i934.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i934.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i933 (.D(temp_buffer[932]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_932));
    defparam int_STM32_TX_Byte_i0_i933.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i933.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i932 (.D(temp_buffer[931]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_931));
    defparam int_STM32_TX_Byte_i0_i932.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i932.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i931 (.D(temp_buffer[930]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_930));
    defparam int_STM32_TX_Byte_i0_i931.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i931.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i930 (.D(temp_buffer[929]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_929));
    defparam int_STM32_TX_Byte_i0_i930.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i930.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i929 (.D(temp_buffer[928]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_928));
    defparam int_STM32_TX_Byte_i0_i929.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i929.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i928 (.D(temp_buffer[927]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_927));
    defparam int_STM32_TX_Byte_i0_i928.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i928.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i102 (.D(temp_buffer[101]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_101));
    defparam int_STM32_TX_Byte_i0_i102.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i103 (.D(temp_buffer[102]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_102));
    defparam int_STM32_TX_Byte_i0_i103.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i104 (.D(temp_buffer[103]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_103));
    defparam int_STM32_TX_Byte_i0_i104.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i105 (.D(temp_buffer[104]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_104));
    defparam int_STM32_TX_Byte_i0_i105.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i106 (.D(temp_buffer[105]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_105));
    defparam int_STM32_TX_Byte_i0_i106.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i107 (.D(temp_buffer[106]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_106));
    defparam int_STM32_TX_Byte_i0_i107.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i927 (.D(temp_buffer[926]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_926));
    defparam int_STM32_TX_Byte_i0_i927.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i927.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i926 (.D(temp_buffer[925]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_925));
    defparam int_STM32_TX_Byte_i0_i926.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i926.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i925 (.D(temp_buffer[924]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_924));
    defparam int_STM32_TX_Byte_i0_i925.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i925.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i924 (.D(temp_buffer[923]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_923));
    defparam int_STM32_TX_Byte_i0_i924.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i924.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i923 (.D(temp_buffer[922]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_922));
    defparam int_STM32_TX_Byte_i0_i923.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i923.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i922 (.D(temp_buffer[921]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_921));
    defparam int_STM32_TX_Byte_i0_i922.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i922.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i921 (.D(temp_buffer[920]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_920));
    defparam int_STM32_TX_Byte_i0_i921.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i921.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i920 (.D(temp_buffer[919]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_919));
    defparam int_STM32_TX_Byte_i0_i920.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i920.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i108 (.D(temp_buffer[107]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_107));
    defparam int_STM32_TX_Byte_i0_i108.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i109 (.D(temp_buffer[108]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_108));
    defparam int_STM32_TX_Byte_i0_i109.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i110 (.D(temp_buffer[109]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_109));
    defparam int_STM32_TX_Byte_i0_i110.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i111 (.D(temp_buffer[110]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_110));
    defparam int_STM32_TX_Byte_i0_i111.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i112 (.D(temp_buffer[111]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_111));
    defparam int_STM32_TX_Byte_i0_i112.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i113 (.D(temp_buffer[112]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_112));
    defparam int_STM32_TX_Byte_i0_i113.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i919 (.D(temp_buffer[918]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_918));
    defparam int_STM32_TX_Byte_i0_i919.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i919.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i918 (.D(temp_buffer[917]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_917));
    defparam int_STM32_TX_Byte_i0_i918.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i918.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i917 (.D(temp_buffer[916]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_916));
    defparam int_STM32_TX_Byte_i0_i917.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i917.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i916 (.D(temp_buffer[915]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_915));
    defparam int_STM32_TX_Byte_i0_i916.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i916.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i915 (.D(temp_buffer[914]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_914));
    defparam int_STM32_TX_Byte_i0_i915.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i915.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i914 (.D(temp_buffer[913]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_913));
    defparam int_STM32_TX_Byte_i0_i914.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i914.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i913 (.D(temp_buffer[912]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_912));
    defparam int_STM32_TX_Byte_i0_i913.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i913.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i912 (.D(temp_buffer[911]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_911));
    defparam int_STM32_TX_Byte_i0_i912.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i912.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i114 (.D(temp_buffer[113]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_113));
    defparam int_STM32_TX_Byte_i0_i114.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i115 (.D(temp_buffer[114]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_114));
    defparam int_STM32_TX_Byte_i0_i115.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i116 (.D(temp_buffer[115]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_115));
    defparam int_STM32_TX_Byte_i0_i116.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i117 (.D(temp_buffer[116]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_116));
    defparam int_STM32_TX_Byte_i0_i117.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i118 (.D(temp_buffer[117]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_117));
    defparam int_STM32_TX_Byte_i0_i118.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i119 (.D(temp_buffer[118]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_118));
    defparam int_STM32_TX_Byte_i0_i119.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i911 (.D(temp_buffer[910]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_910));
    defparam int_STM32_TX_Byte_i0_i911.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i911.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i910 (.D(temp_buffer[909]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_909));
    defparam int_STM32_TX_Byte_i0_i910.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i910.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i909 (.D(temp_buffer[908]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_908));
    defparam int_STM32_TX_Byte_i0_i909.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i909.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i908 (.D(temp_buffer[907]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_907));
    defparam int_STM32_TX_Byte_i0_i908.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i908.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i907 (.D(temp_buffer[906]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_906));
    defparam int_STM32_TX_Byte_i0_i907.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i907.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i906 (.D(temp_buffer[905]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_905));
    defparam int_STM32_TX_Byte_i0_i906.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i906.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i905 (.D(temp_buffer[904]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_904));
    defparam int_STM32_TX_Byte_i0_i905.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i905.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i904 (.D(temp_buffer[903]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_903));
    defparam int_STM32_TX_Byte_i0_i904.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i904.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i120 (.D(temp_buffer[119]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_119));
    defparam int_STM32_TX_Byte_i0_i120.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i121 (.D(temp_buffer[120]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_120));
    defparam int_STM32_TX_Byte_i0_i121.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i122 (.D(temp_buffer[121]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_121));
    defparam int_STM32_TX_Byte_i0_i122.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i123 (.D(temp_buffer[122]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_122));
    defparam int_STM32_TX_Byte_i0_i123.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i124 (.D(temp_buffer[123]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_123));
    defparam int_STM32_TX_Byte_i0_i124.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i125 (.D(temp_buffer[124]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_124));
    defparam int_STM32_TX_Byte_i0_i125.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i903 (.D(temp_buffer[902]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_902));
    defparam int_STM32_TX_Byte_i0_i903.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i903.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i902 (.D(temp_buffer[901]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_901));
    defparam int_STM32_TX_Byte_i0_i902.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i902.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i901 (.D(temp_buffer[900]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_900));
    defparam int_STM32_TX_Byte_i0_i901.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i901.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i900 (.D(temp_buffer[899]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_899));
    defparam int_STM32_TX_Byte_i0_i900.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i900.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i899 (.D(temp_buffer[898]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_898));
    defparam int_STM32_TX_Byte_i0_i899.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i899.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i898 (.D(temp_buffer[897]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_897));
    defparam int_STM32_TX_Byte_i0_i898.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i898.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i897 (.D(temp_buffer[896]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_896));
    defparam int_STM32_TX_Byte_i0_i897.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i897.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i896 (.D(temp_buffer[895]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_895));
    defparam int_STM32_TX_Byte_i0_i896.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i896.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i126 (.D(temp_buffer[125]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_125));
    defparam int_STM32_TX_Byte_i0_i126.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i127 (.D(temp_buffer[126]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_126));
    defparam int_STM32_TX_Byte_i0_i127.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i128 (.D(temp_buffer[127]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_127));
    defparam int_STM32_TX_Byte_i0_i128.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i129 (.D(temp_buffer[128]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_128));
    defparam int_STM32_TX_Byte_i0_i129.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i130 (.D(temp_buffer[129]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_129));
    defparam int_STM32_TX_Byte_i0_i130.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i131 (.D(temp_buffer[130]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_130));
    defparam int_STM32_TX_Byte_i0_i131.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i895 (.D(temp_buffer[894]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_894));
    defparam int_STM32_TX_Byte_i0_i895.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i895.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i894 (.D(temp_buffer[893]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_893));
    defparam int_STM32_TX_Byte_i0_i894.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i894.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i893 (.D(temp_buffer[892]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_892));
    defparam int_STM32_TX_Byte_i0_i893.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i893.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i892 (.D(temp_buffer[891]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_891));
    defparam int_STM32_TX_Byte_i0_i892.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i892.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i891 (.D(temp_buffer[890]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_890));
    defparam int_STM32_TX_Byte_i0_i891.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i891.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i890 (.D(temp_buffer[889]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_889));
    defparam int_STM32_TX_Byte_i0_i890.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i890.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i889 (.D(temp_buffer[888]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_888));
    defparam int_STM32_TX_Byte_i0_i889.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i889.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i888 (.D(temp_buffer[887]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_887));
    defparam int_STM32_TX_Byte_i0_i888.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i888.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i132 (.D(temp_buffer[131]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_131));
    defparam int_STM32_TX_Byte_i0_i132.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i133 (.D(temp_buffer[132]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_132));
    defparam int_STM32_TX_Byte_i0_i133.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i134 (.D(temp_buffer[133]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_133));
    defparam int_STM32_TX_Byte_i0_i134.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i135 (.D(temp_buffer[134]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_134));
    defparam int_STM32_TX_Byte_i0_i135.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i136 (.D(temp_buffer[135]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_135));
    defparam int_STM32_TX_Byte_i0_i136.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i137 (.D(temp_buffer[136]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_136));
    defparam int_STM32_TX_Byte_i0_i137.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i887 (.D(temp_buffer[886]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_886));
    defparam int_STM32_TX_Byte_i0_i887.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i887.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i886 (.D(temp_buffer[885]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_885));
    defparam int_STM32_TX_Byte_i0_i886.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i886.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i885 (.D(temp_buffer[884]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_884));
    defparam int_STM32_TX_Byte_i0_i885.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i885.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i884 (.D(temp_buffer[883]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_883));
    defparam int_STM32_TX_Byte_i0_i884.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i884.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i883 (.D(temp_buffer[882]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_882));
    defparam int_STM32_TX_Byte_i0_i883.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i883.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i882 (.D(temp_buffer[881]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_881));
    defparam int_STM32_TX_Byte_i0_i882.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i882.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i881 (.D(temp_buffer[880]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_880));
    defparam int_STM32_TX_Byte_i0_i881.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i881.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i880 (.D(temp_buffer[879]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_879));
    defparam int_STM32_TX_Byte_i0_i880.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i880.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i138 (.D(temp_buffer[137]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_137));
    defparam int_STM32_TX_Byte_i0_i138.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i139 (.D(temp_buffer[138]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_138));
    defparam int_STM32_TX_Byte_i0_i139.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i140 (.D(temp_buffer[139]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_139));
    defparam int_STM32_TX_Byte_i0_i140.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i141 (.D(temp_buffer[140]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_140));
    defparam int_STM32_TX_Byte_i0_i141.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i142 (.D(temp_buffer[141]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_141));
    defparam int_STM32_TX_Byte_i0_i142.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i143 (.D(temp_buffer[142]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_142));
    defparam int_STM32_TX_Byte_i0_i143.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i879 (.D(temp_buffer[878]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_878));
    defparam int_STM32_TX_Byte_i0_i879.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i879.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i878 (.D(temp_buffer[877]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_877));
    defparam int_STM32_TX_Byte_i0_i878.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i878.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i877 (.D(temp_buffer[876]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_876));
    defparam int_STM32_TX_Byte_i0_i877.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i877.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i876 (.D(temp_buffer[875]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_875));
    defparam int_STM32_TX_Byte_i0_i876.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i876.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i875 (.D(temp_buffer[874]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_874));
    defparam int_STM32_TX_Byte_i0_i875.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i875.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i874 (.D(temp_buffer[873]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_873));
    defparam int_STM32_TX_Byte_i0_i874.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i874.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i873 (.D(temp_buffer[872]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_872));
    defparam int_STM32_TX_Byte_i0_i873.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i873.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i872 (.D(temp_buffer[871]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_871));
    defparam int_STM32_TX_Byte_i0_i872.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i872.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i144 (.D(temp_buffer[143]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_143));
    defparam int_STM32_TX_Byte_i0_i144.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i145 (.D(temp_buffer[144]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_144));
    defparam int_STM32_TX_Byte_i0_i145.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i146 (.D(temp_buffer[145]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_145));
    defparam int_STM32_TX_Byte_i0_i146.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i147 (.D(temp_buffer[146]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_146));
    defparam int_STM32_TX_Byte_i0_i147.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i148 (.D(temp_buffer[147]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_147));
    defparam int_STM32_TX_Byte_i0_i148.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i149 (.D(temp_buffer[148]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_148));
    defparam int_STM32_TX_Byte_i0_i149.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i871 (.D(temp_buffer[870]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_870));
    defparam int_STM32_TX_Byte_i0_i871.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i871.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i870 (.D(temp_buffer[869]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_869));
    defparam int_STM32_TX_Byte_i0_i870.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i870.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i869 (.D(temp_buffer[868]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_868));
    defparam int_STM32_TX_Byte_i0_i869.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i869.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i868 (.D(temp_buffer[867]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_867));
    defparam int_STM32_TX_Byte_i0_i868.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i868.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i867 (.D(temp_buffer[866]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_866));
    defparam int_STM32_TX_Byte_i0_i867.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i867.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i866 (.D(temp_buffer[865]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_865));
    defparam int_STM32_TX_Byte_i0_i866.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i866.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i865 (.D(temp_buffer[864]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_864));
    defparam int_STM32_TX_Byte_i0_i865.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i865.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i864 (.D(temp_buffer[863]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_863));
    defparam int_STM32_TX_Byte_i0_i864.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i864.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i150 (.D(temp_buffer[149]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_149));
    defparam int_STM32_TX_Byte_i0_i150.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i151 (.D(temp_buffer[150]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_150));
    defparam int_STM32_TX_Byte_i0_i151.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i152 (.D(temp_buffer[151]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_151));
    defparam int_STM32_TX_Byte_i0_i152.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i153 (.D(temp_buffer[152]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_152));
    defparam int_STM32_TX_Byte_i0_i153.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i154 (.D(temp_buffer[153]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_153));
    defparam int_STM32_TX_Byte_i0_i154.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i155 (.D(temp_buffer[154]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_154));
    defparam int_STM32_TX_Byte_i0_i155.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i863 (.D(temp_buffer[862]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_862));
    defparam int_STM32_TX_Byte_i0_i863.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i863.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i862 (.D(temp_buffer[861]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_861));
    defparam int_STM32_TX_Byte_i0_i862.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i862.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i861 (.D(temp_buffer[860]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_860));
    defparam int_STM32_TX_Byte_i0_i861.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i861.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i860 (.D(temp_buffer[859]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_859));
    defparam int_STM32_TX_Byte_i0_i860.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i860.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i859 (.D(temp_buffer[858]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_858));
    defparam int_STM32_TX_Byte_i0_i859.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i859.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i858 (.D(temp_buffer[857]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_857));
    defparam int_STM32_TX_Byte_i0_i858.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i858.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i857 (.D(temp_buffer[856]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_856));
    defparam int_STM32_TX_Byte_i0_i857.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i857.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i856 (.D(temp_buffer[855]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_855));
    defparam int_STM32_TX_Byte_i0_i856.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i856.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i156 (.D(temp_buffer[155]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_155));
    defparam int_STM32_TX_Byte_i0_i156.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i157 (.D(temp_buffer[156]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_156));
    defparam int_STM32_TX_Byte_i0_i157.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i158 (.D(temp_buffer[157]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_157));
    defparam int_STM32_TX_Byte_i0_i158.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i159 (.D(temp_buffer[158]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_158));
    defparam int_STM32_TX_Byte_i0_i159.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i160 (.D(temp_buffer[159]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_159));
    defparam int_STM32_TX_Byte_i0_i160.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i161 (.D(temp_buffer[160]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_160));
    defparam int_STM32_TX_Byte_i0_i161.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i855 (.D(temp_buffer[854]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_854));
    defparam int_STM32_TX_Byte_i0_i855.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i855.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i854 (.D(temp_buffer[853]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_853));
    defparam int_STM32_TX_Byte_i0_i854.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i854.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i853 (.D(temp_buffer[852]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_852));
    defparam int_STM32_TX_Byte_i0_i853.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i853.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i852 (.D(temp_buffer[851]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_851));
    defparam int_STM32_TX_Byte_i0_i852.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i852.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i851 (.D(temp_buffer[850]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_850));
    defparam int_STM32_TX_Byte_i0_i851.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i851.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i850 (.D(temp_buffer[849]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_849));
    defparam int_STM32_TX_Byte_i0_i850.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i850.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i849 (.D(temp_buffer[848]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_848));
    defparam int_STM32_TX_Byte_i0_i849.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i849.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i848 (.D(temp_buffer[847]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_847));
    defparam int_STM32_TX_Byte_i0_i848.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i848.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i162 (.D(temp_buffer[161]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_161));
    defparam int_STM32_TX_Byte_i0_i162.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i163 (.D(temp_buffer[162]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_162));
    defparam int_STM32_TX_Byte_i0_i163.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i164 (.D(temp_buffer[163]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_163));
    defparam int_STM32_TX_Byte_i0_i164.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i165 (.D(temp_buffer[164]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_164));
    defparam int_STM32_TX_Byte_i0_i165.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i166 (.D(temp_buffer[165]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_165));
    defparam int_STM32_TX_Byte_i0_i166.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i167 (.D(temp_buffer[166]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_166));
    defparam int_STM32_TX_Byte_i0_i167.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i847 (.D(temp_buffer[846]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_846));
    defparam int_STM32_TX_Byte_i0_i847.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i847.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i846 (.D(temp_buffer[845]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_845));
    defparam int_STM32_TX_Byte_i0_i846.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i846.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i845 (.D(temp_buffer[844]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_844));
    defparam int_STM32_TX_Byte_i0_i845.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i845.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i844 (.D(temp_buffer[843]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_843));
    defparam int_STM32_TX_Byte_i0_i844.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i844.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i843 (.D(temp_buffer[842]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_842));
    defparam int_STM32_TX_Byte_i0_i843.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i843.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i842 (.D(temp_buffer[841]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_841));
    defparam int_STM32_TX_Byte_i0_i842.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i842.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i841 (.D(temp_buffer[840]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_840));
    defparam int_STM32_TX_Byte_i0_i841.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i841.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i840 (.D(temp_buffer[839]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_839));
    defparam int_STM32_TX_Byte_i0_i840.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i840.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i168 (.D(temp_buffer[167]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_167));
    defparam int_STM32_TX_Byte_i0_i168.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i169 (.D(temp_buffer[168]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_168));
    defparam int_STM32_TX_Byte_i0_i169.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i170 (.D(temp_buffer[169]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_169));
    defparam int_STM32_TX_Byte_i0_i170.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i171 (.D(temp_buffer[170]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_170));
    defparam int_STM32_TX_Byte_i0_i171.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i172 (.D(temp_buffer[171]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_171));
    defparam int_STM32_TX_Byte_i0_i172.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i173 (.D(temp_buffer[172]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_172));
    defparam int_STM32_TX_Byte_i0_i173.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i839 (.D(temp_buffer[838]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_838));
    defparam int_STM32_TX_Byte_i0_i839.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i839.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i838 (.D(temp_buffer[837]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_837));
    defparam int_STM32_TX_Byte_i0_i838.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i838.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i837 (.D(temp_buffer[836]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_836));
    defparam int_STM32_TX_Byte_i0_i837.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i837.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i836 (.D(temp_buffer[835]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_835));
    defparam int_STM32_TX_Byte_i0_i836.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i836.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i835 (.D(temp_buffer[834]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_834));
    defparam int_STM32_TX_Byte_i0_i835.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i835.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i834 (.D(temp_buffer[833]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_833));
    defparam int_STM32_TX_Byte_i0_i834.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i834.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i833 (.D(temp_buffer[832]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_832));
    defparam int_STM32_TX_Byte_i0_i833.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i833.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i832 (.D(temp_buffer[831]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_831));
    defparam int_STM32_TX_Byte_i0_i832.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i832.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i174 (.D(temp_buffer[173]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_173));
    defparam int_STM32_TX_Byte_i0_i174.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i175 (.D(temp_buffer[174]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_174));
    defparam int_STM32_TX_Byte_i0_i175.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i831 (.D(temp_buffer[830]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_830));
    defparam int_STM32_TX_Byte_i0_i831.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i831.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i830 (.D(temp_buffer[829]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_829));
    defparam int_STM32_TX_Byte_i0_i830.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i830.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i829 (.D(temp_buffer[828]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_828));
    defparam int_STM32_TX_Byte_i0_i829.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i829.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i828 (.D(temp_buffer[827]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_827));
    defparam int_STM32_TX_Byte_i0_i828.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i828.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i827 (.D(temp_buffer[826]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_826));
    defparam int_STM32_TX_Byte_i0_i827.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i827.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i176 (.D(temp_buffer[175]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_175));
    defparam int_STM32_TX_Byte_i0_i176.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i177 (.D(temp_buffer[176]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_176));
    defparam int_STM32_TX_Byte_i0_i177.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i178 (.D(temp_buffer[177]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_177));
    defparam int_STM32_TX_Byte_i0_i178.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i826 (.D(temp_buffer[825]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_825));
    defparam int_STM32_TX_Byte_i0_i826.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i826.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i825 (.D(temp_buffer[824]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_824));
    defparam int_STM32_TX_Byte_i0_i825.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i825.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i824 (.D(temp_buffer[823]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_823));
    defparam int_STM32_TX_Byte_i0_i824.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i824.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i823 (.D(temp_buffer[822]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_822));
    defparam int_STM32_TX_Byte_i0_i823.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i823.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i822 (.D(temp_buffer[821]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_821));
    defparam int_STM32_TX_Byte_i0_i822.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i822.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i179 (.D(temp_buffer[178]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_178));
    defparam int_STM32_TX_Byte_i0_i179.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i180 (.D(temp_buffer[179]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_179));
    defparam int_STM32_TX_Byte_i0_i180.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i181 (.D(temp_buffer[180]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_180));
    defparam int_STM32_TX_Byte_i0_i181.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i821 (.D(temp_buffer[820]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_820));
    defparam int_STM32_TX_Byte_i0_i821.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i821.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i820 (.D(temp_buffer[819]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_819));
    defparam int_STM32_TX_Byte_i0_i820.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i820.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i819 (.D(temp_buffer[818]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_818));
    defparam int_STM32_TX_Byte_i0_i819.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i819.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i818 (.D(temp_buffer[817]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_817));
    defparam int_STM32_TX_Byte_i0_i818.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i818.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i817 (.D(temp_buffer[816]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_816));
    defparam int_STM32_TX_Byte_i0_i817.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i817.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i182 (.D(temp_buffer[181]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_181));
    defparam int_STM32_TX_Byte_i0_i182.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i183 (.D(temp_buffer[182]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_182));
    defparam int_STM32_TX_Byte_i0_i183.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i184 (.D(temp_buffer[183]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_183));
    defparam int_STM32_TX_Byte_i0_i184.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i816 (.D(temp_buffer[815]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_815));
    defparam int_STM32_TX_Byte_i0_i816.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i816.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i815 (.D(temp_buffer[814]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_814));
    defparam int_STM32_TX_Byte_i0_i815.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i815.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i814 (.D(temp_buffer[813]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_813));
    defparam int_STM32_TX_Byte_i0_i814.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i814.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i813 (.D(temp_buffer[812]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_812));
    defparam int_STM32_TX_Byte_i0_i813.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i813.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i812 (.D(temp_buffer[811]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_811));
    defparam int_STM32_TX_Byte_i0_i812.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i812.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i185 (.D(temp_buffer[184]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_184));
    defparam int_STM32_TX_Byte_i0_i185.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i186 (.D(temp_buffer[185]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_185));
    defparam int_STM32_TX_Byte_i0_i186.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i187 (.D(temp_buffer[186]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_186));
    defparam int_STM32_TX_Byte_i0_i187.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i811 (.D(temp_buffer[810]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_810));
    defparam int_STM32_TX_Byte_i0_i811.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i811.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i810 (.D(temp_buffer[809]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_809));
    defparam int_STM32_TX_Byte_i0_i810.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i810.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i809 (.D(temp_buffer[808]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_808));
    defparam int_STM32_TX_Byte_i0_i809.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i809.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i808 (.D(temp_buffer[807]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_807));
    defparam int_STM32_TX_Byte_i0_i808.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i808.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i807 (.D(temp_buffer[806]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_806));
    defparam int_STM32_TX_Byte_i0_i807.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i807.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i188 (.D(temp_buffer[187]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_187));
    defparam int_STM32_TX_Byte_i0_i188.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i189 (.D(temp_buffer[188]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_188));
    defparam int_STM32_TX_Byte_i0_i189.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i190 (.D(temp_buffer[189]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_189));
    defparam int_STM32_TX_Byte_i0_i190.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i806 (.D(temp_buffer[805]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_805));
    defparam int_STM32_TX_Byte_i0_i806.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i806.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i805 (.D(temp_buffer[804]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_804));
    defparam int_STM32_TX_Byte_i0_i805.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i805.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i804 (.D(temp_buffer[803]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_803));
    defparam int_STM32_TX_Byte_i0_i804.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i804.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i803 (.D(temp_buffer[802]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_802));
    defparam int_STM32_TX_Byte_i0_i803.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i803.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i802 (.D(temp_buffer[801]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_801));
    defparam int_STM32_TX_Byte_i0_i802.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i802.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i191 (.D(temp_buffer[190]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_190));
    defparam int_STM32_TX_Byte_i0_i191.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i192 (.D(temp_buffer[191]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_191));
    defparam int_STM32_TX_Byte_i0_i192.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i193 (.D(temp_buffer[192]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_192));
    defparam int_STM32_TX_Byte_i0_i193.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i801 (.D(temp_buffer[800]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_800));
    defparam int_STM32_TX_Byte_i0_i801.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i801.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i800 (.D(temp_buffer[799]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_799));
    defparam int_STM32_TX_Byte_i0_i800.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i800.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i799 (.D(temp_buffer[798]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_798));
    defparam int_STM32_TX_Byte_i0_i799.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i799.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i798 (.D(temp_buffer[797]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_797));
    defparam int_STM32_TX_Byte_i0_i798.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i798.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i797 (.D(temp_buffer[796]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_796));
    defparam int_STM32_TX_Byte_i0_i797.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i797.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i194 (.D(temp_buffer[193]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_193));
    defparam int_STM32_TX_Byte_i0_i194.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i195 (.D(temp_buffer[194]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_194));
    defparam int_STM32_TX_Byte_i0_i195.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i196 (.D(temp_buffer[195]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_195));
    defparam int_STM32_TX_Byte_i0_i196.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i796 (.D(temp_buffer[795]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_795));
    defparam int_STM32_TX_Byte_i0_i796.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i796.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i795 (.D(temp_buffer[794]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_794));
    defparam int_STM32_TX_Byte_i0_i795.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i795.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i794 (.D(temp_buffer[793]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_793));
    defparam int_STM32_TX_Byte_i0_i794.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i794.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i793 (.D(temp_buffer[792]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_792));
    defparam int_STM32_TX_Byte_i0_i793.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i793.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i792 (.D(temp_buffer[791]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_791));
    defparam int_STM32_TX_Byte_i0_i792.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i792.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i197 (.D(temp_buffer[196]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_196));
    defparam int_STM32_TX_Byte_i0_i197.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i198 (.D(temp_buffer[197]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_197));
    defparam int_STM32_TX_Byte_i0_i198.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i199 (.D(temp_buffer[198]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_198));
    defparam int_STM32_TX_Byte_i0_i199.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i791 (.D(temp_buffer[790]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_790));
    defparam int_STM32_TX_Byte_i0_i791.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i791.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i790 (.D(temp_buffer[789]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_789));
    defparam int_STM32_TX_Byte_i0_i790.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i790.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i789 (.D(temp_buffer[788]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_788));
    defparam int_STM32_TX_Byte_i0_i789.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i789.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i788 (.D(temp_buffer[787]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_787));
    defparam int_STM32_TX_Byte_i0_i788.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i788.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i787 (.D(temp_buffer[786]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_786));
    defparam int_STM32_TX_Byte_i0_i787.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i787.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i200 (.D(temp_buffer[199]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_199));
    defparam int_STM32_TX_Byte_i0_i200.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i201 (.D(temp_buffer[200]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_200));
    defparam int_STM32_TX_Byte_i0_i201.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i202 (.D(temp_buffer[201]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_201));
    defparam int_STM32_TX_Byte_i0_i202.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i786 (.D(temp_buffer[785]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_785));
    defparam int_STM32_TX_Byte_i0_i786.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i786.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i785 (.D(temp_buffer[784]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_784));
    defparam int_STM32_TX_Byte_i0_i785.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i785.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i784 (.D(temp_buffer[783]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_783));
    defparam int_STM32_TX_Byte_i0_i784.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i784.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i783 (.D(temp_buffer[782]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_782));
    defparam int_STM32_TX_Byte_i0_i783.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i783.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i782 (.D(temp_buffer[781]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_781));
    defparam int_STM32_TX_Byte_i0_i782.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i782.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i203 (.D(temp_buffer[202]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_202));
    defparam int_STM32_TX_Byte_i0_i203.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i204 (.D(temp_buffer[203]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_203));
    defparam int_STM32_TX_Byte_i0_i204.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i205 (.D(temp_buffer[204]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_204));
    defparam int_STM32_TX_Byte_i0_i205.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i781 (.D(temp_buffer[780]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_780));
    defparam int_STM32_TX_Byte_i0_i781.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i781.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i780 (.D(temp_buffer[779]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_779));
    defparam int_STM32_TX_Byte_i0_i780.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i780.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i779 (.D(temp_buffer[778]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_778));
    defparam int_STM32_TX_Byte_i0_i779.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i779.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i778 (.D(temp_buffer[777]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_777));
    defparam int_STM32_TX_Byte_i0_i778.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i778.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i777 (.D(temp_buffer[776]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_776));
    defparam int_STM32_TX_Byte_i0_i777.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i777.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i206 (.D(temp_buffer[205]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_205));
    defparam int_STM32_TX_Byte_i0_i206.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i207 (.D(temp_buffer[206]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_206));
    defparam int_STM32_TX_Byte_i0_i207.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i208 (.D(temp_buffer[207]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_207));
    defparam int_STM32_TX_Byte_i0_i208.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i776 (.D(temp_buffer[775]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_775));
    defparam int_STM32_TX_Byte_i0_i776.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i776.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i775 (.D(temp_buffer[774]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_774));
    defparam int_STM32_TX_Byte_i0_i775.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i775.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i774 (.D(temp_buffer[773]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_773));
    defparam int_STM32_TX_Byte_i0_i774.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i774.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i773 (.D(temp_buffer[772]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_772));
    defparam int_STM32_TX_Byte_i0_i773.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i773.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i772 (.D(temp_buffer[771]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_771));
    defparam int_STM32_TX_Byte_i0_i772.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i772.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i209 (.D(temp_buffer[208]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_208));
    defparam int_STM32_TX_Byte_i0_i209.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i210 (.D(temp_buffer[209]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_209));
    defparam int_STM32_TX_Byte_i0_i210.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i211 (.D(temp_buffer[210]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_210));
    defparam int_STM32_TX_Byte_i0_i211.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i771 (.D(temp_buffer[770]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_770));
    defparam int_STM32_TX_Byte_i0_i771.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i771.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i770 (.D(temp_buffer[769]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_769));
    defparam int_STM32_TX_Byte_i0_i770.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i770.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i769 (.D(temp_buffer[768]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_768));
    defparam int_STM32_TX_Byte_i0_i769.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i769.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i768 (.D(temp_buffer[767]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_767));
    defparam int_STM32_TX_Byte_i0_i768.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i768.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i767 (.D(temp_buffer[766]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_766));
    defparam int_STM32_TX_Byte_i0_i767.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i767.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i212 (.D(temp_buffer[211]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_211));
    defparam int_STM32_TX_Byte_i0_i212.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i213 (.D(temp_buffer[212]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_212));
    defparam int_STM32_TX_Byte_i0_i213.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i214 (.D(temp_buffer[213]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_213));
    defparam int_STM32_TX_Byte_i0_i214.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i766 (.D(temp_buffer[765]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_765));
    defparam int_STM32_TX_Byte_i0_i766.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i766.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i765 (.D(temp_buffer[764]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_764));
    defparam int_STM32_TX_Byte_i0_i765.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i765.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i764 (.D(temp_buffer[763]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_763));
    defparam int_STM32_TX_Byte_i0_i764.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i764.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i763 (.D(temp_buffer[762]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_762));
    defparam int_STM32_TX_Byte_i0_i763.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i763.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i762 (.D(temp_buffer[761]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_761));
    defparam int_STM32_TX_Byte_i0_i762.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i762.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i215 (.D(temp_buffer[214]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_214));
    defparam int_STM32_TX_Byte_i0_i215.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i216 (.D(temp_buffer[215]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_215));
    defparam int_STM32_TX_Byte_i0_i216.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i217 (.D(temp_buffer[216]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_216));
    defparam int_STM32_TX_Byte_i0_i217.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i761 (.D(temp_buffer[760]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_760));
    defparam int_STM32_TX_Byte_i0_i761.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i761.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i760 (.D(temp_buffer[759]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_759));
    defparam int_STM32_TX_Byte_i0_i760.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i760.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i759 (.D(temp_buffer[758]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_758));
    defparam int_STM32_TX_Byte_i0_i759.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i759.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i758 (.D(temp_buffer[757]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_757));
    defparam int_STM32_TX_Byte_i0_i758.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i758.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i757 (.D(temp_buffer[756]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_756));
    defparam int_STM32_TX_Byte_i0_i757.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i757.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i218 (.D(temp_buffer[217]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_217));
    defparam int_STM32_TX_Byte_i0_i218.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i219 (.D(temp_buffer[218]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_218));
    defparam int_STM32_TX_Byte_i0_i219.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i220 (.D(temp_buffer[219]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_219));
    defparam int_STM32_TX_Byte_i0_i220.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i756 (.D(temp_buffer[755]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_755));
    defparam int_STM32_TX_Byte_i0_i756.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i756.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i755 (.D(temp_buffer[754]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_754));
    defparam int_STM32_TX_Byte_i0_i755.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i755.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i754 (.D(temp_buffer[753]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_753));
    defparam int_STM32_TX_Byte_i0_i754.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i754.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i753 (.D(temp_buffer[752]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_752));
    defparam int_STM32_TX_Byte_i0_i753.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i753.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i752 (.D(temp_buffer[751]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_751));
    defparam int_STM32_TX_Byte_i0_i752.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i752.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i221 (.D(temp_buffer[220]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_220));
    defparam int_STM32_TX_Byte_i0_i221.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i222 (.D(temp_buffer[221]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_221));
    defparam int_STM32_TX_Byte_i0_i222.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i223 (.D(temp_buffer[222]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_222));
    defparam int_STM32_TX_Byte_i0_i223.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i751 (.D(temp_buffer[750]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_750));
    defparam int_STM32_TX_Byte_i0_i751.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i751.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i750 (.D(temp_buffer[749]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_749));
    defparam int_STM32_TX_Byte_i0_i750.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i750.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i749 (.D(temp_buffer[748]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_748));
    defparam int_STM32_TX_Byte_i0_i749.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i749.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i748 (.D(temp_buffer[747]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_747));
    defparam int_STM32_TX_Byte_i0_i748.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i748.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i747 (.D(temp_buffer[746]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_746));
    defparam int_STM32_TX_Byte_i0_i747.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i747.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i224 (.D(temp_buffer[223]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_223));
    defparam int_STM32_TX_Byte_i0_i224.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i225 (.D(temp_buffer[224]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_224));
    defparam int_STM32_TX_Byte_i0_i225.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i226 (.D(temp_buffer[225]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_225));
    defparam int_STM32_TX_Byte_i0_i226.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i746 (.D(temp_buffer[745]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_745));
    defparam int_STM32_TX_Byte_i0_i746.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i746.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i745 (.D(temp_buffer[744]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_744));
    defparam int_STM32_TX_Byte_i0_i745.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i745.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i744 (.D(temp_buffer[743]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_743));
    defparam int_STM32_TX_Byte_i0_i744.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i744.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i743 (.D(temp_buffer[742]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_742));
    defparam int_STM32_TX_Byte_i0_i743.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i743.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i742 (.D(temp_buffer[741]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_741));
    defparam int_STM32_TX_Byte_i0_i742.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i742.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i227 (.D(temp_buffer[226]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_226));
    defparam int_STM32_TX_Byte_i0_i227.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i228 (.D(temp_buffer[227]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_227));
    defparam int_STM32_TX_Byte_i0_i228.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i229 (.D(temp_buffer[228]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_228));
    defparam int_STM32_TX_Byte_i0_i229.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i741 (.D(temp_buffer[740]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_740));
    defparam int_STM32_TX_Byte_i0_i741.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i741.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i740 (.D(temp_buffer[739]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_739));
    defparam int_STM32_TX_Byte_i0_i740.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i740.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i739 (.D(temp_buffer[738]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_738));
    defparam int_STM32_TX_Byte_i0_i739.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i739.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i738 (.D(temp_buffer[737]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_737));
    defparam int_STM32_TX_Byte_i0_i738.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i738.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i737 (.D(temp_buffer[736]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_736));
    defparam int_STM32_TX_Byte_i0_i737.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i737.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i230 (.D(temp_buffer[229]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_229));
    defparam int_STM32_TX_Byte_i0_i230.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i231 (.D(temp_buffer[230]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_230));
    defparam int_STM32_TX_Byte_i0_i231.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i232 (.D(temp_buffer[231]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_231));
    defparam int_STM32_TX_Byte_i0_i232.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i736 (.D(temp_buffer[735]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_735));
    defparam int_STM32_TX_Byte_i0_i736.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i736.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i735 (.D(temp_buffer[734]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_734));
    defparam int_STM32_TX_Byte_i0_i735.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i735.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i734 (.D(temp_buffer[733]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_733));
    defparam int_STM32_TX_Byte_i0_i734.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i734.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i733 (.D(temp_buffer[732]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_732));
    defparam int_STM32_TX_Byte_i0_i733.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i733.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i732 (.D(temp_buffer[731]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_731));
    defparam int_STM32_TX_Byte_i0_i732.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i732.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i233 (.D(temp_buffer[232]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_232));
    defparam int_STM32_TX_Byte_i0_i233.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i234 (.D(temp_buffer[233]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_233));
    defparam int_STM32_TX_Byte_i0_i234.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i235 (.D(temp_buffer[234]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_234));
    defparam int_STM32_TX_Byte_i0_i235.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i731 (.D(temp_buffer[730]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_730));
    defparam int_STM32_TX_Byte_i0_i731.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i731.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i730 (.D(temp_buffer[729]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_729));
    defparam int_STM32_TX_Byte_i0_i730.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i730.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i729 (.D(temp_buffer[728]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_728));
    defparam int_STM32_TX_Byte_i0_i729.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i729.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i728 (.D(temp_buffer[727]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_727));
    defparam int_STM32_TX_Byte_i0_i728.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i728.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i727 (.D(temp_buffer[726]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_726));
    defparam int_STM32_TX_Byte_i0_i727.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i727.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i236 (.D(temp_buffer[235]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_235));
    defparam int_STM32_TX_Byte_i0_i236.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i237 (.D(temp_buffer[236]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_236));
    defparam int_STM32_TX_Byte_i0_i237.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i238 (.D(temp_buffer[237]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_237));
    defparam int_STM32_TX_Byte_i0_i238.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i726 (.D(temp_buffer[725]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_725));
    defparam int_STM32_TX_Byte_i0_i726.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i726.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i725 (.D(temp_buffer[724]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_724));
    defparam int_STM32_TX_Byte_i0_i725.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i725.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i724 (.D(temp_buffer[723]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_723));
    defparam int_STM32_TX_Byte_i0_i724.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i724.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i723 (.D(temp_buffer[722]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_722));
    defparam int_STM32_TX_Byte_i0_i723.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i723.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i722 (.D(temp_buffer[721]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_721));
    defparam int_STM32_TX_Byte_i0_i722.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i722.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i239 (.D(temp_buffer[238]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_238));
    defparam int_STM32_TX_Byte_i0_i239.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i240 (.D(temp_buffer[239]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_239));
    defparam int_STM32_TX_Byte_i0_i240.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i241 (.D(temp_buffer[240]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_240));
    defparam int_STM32_TX_Byte_i0_i241.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i721 (.D(temp_buffer[720]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_720));
    defparam int_STM32_TX_Byte_i0_i721.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i721.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i720 (.D(temp_buffer[719]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_719));
    defparam int_STM32_TX_Byte_i0_i720.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i720.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i719 (.D(temp_buffer[718]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_718));
    defparam int_STM32_TX_Byte_i0_i719.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i719.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i718 (.D(temp_buffer[717]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_717));
    defparam int_STM32_TX_Byte_i0_i718.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i718.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i717 (.D(temp_buffer[716]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_716));
    defparam int_STM32_TX_Byte_i0_i717.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i717.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i242 (.D(temp_buffer[241]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_241));
    defparam int_STM32_TX_Byte_i0_i242.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i243 (.D(temp_buffer[242]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_242));
    defparam int_STM32_TX_Byte_i0_i243.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i244 (.D(temp_buffer[243]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_243));
    defparam int_STM32_TX_Byte_i0_i244.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i716 (.D(temp_buffer[715]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_715));
    defparam int_STM32_TX_Byte_i0_i716.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i716.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i715 (.D(temp_buffer[714]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_714));
    defparam int_STM32_TX_Byte_i0_i715.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i715.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i714 (.D(temp_buffer[713]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_713));
    defparam int_STM32_TX_Byte_i0_i714.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i714.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i713 (.D(temp_buffer[712]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_712));
    defparam int_STM32_TX_Byte_i0_i713.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i713.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i712 (.D(temp_buffer[711]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_711));
    defparam int_STM32_TX_Byte_i0_i712.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i712.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i245 (.D(temp_buffer[244]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_244));
    defparam int_STM32_TX_Byte_i0_i245.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i246 (.D(temp_buffer[245]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_245));
    defparam int_STM32_TX_Byte_i0_i246.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i247 (.D(temp_buffer[246]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_246));
    defparam int_STM32_TX_Byte_i0_i247.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i711 (.D(temp_buffer[710]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_710));
    defparam int_STM32_TX_Byte_i0_i711.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i711.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i710 (.D(temp_buffer[709]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_709));
    defparam int_STM32_TX_Byte_i0_i710.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i710.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i709 (.D(temp_buffer[708]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_708));
    defparam int_STM32_TX_Byte_i0_i709.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i709.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i708 (.D(temp_buffer[707]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_707));
    defparam int_STM32_TX_Byte_i0_i708.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i708.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i707 (.D(temp_buffer[706]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_706));
    defparam int_STM32_TX_Byte_i0_i707.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i707.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i248 (.D(temp_buffer[247]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_247));
    defparam int_STM32_TX_Byte_i0_i248.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i249 (.D(temp_buffer[248]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_248));
    defparam int_STM32_TX_Byte_i0_i249.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i250 (.D(temp_buffer[249]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_249));
    defparam int_STM32_TX_Byte_i0_i250.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i706 (.D(temp_buffer[705]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_705));
    defparam int_STM32_TX_Byte_i0_i706.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i706.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i705 (.D(temp_buffer[704]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_704));
    defparam int_STM32_TX_Byte_i0_i705.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i705.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i704 (.D(temp_buffer[703]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_703));
    defparam int_STM32_TX_Byte_i0_i704.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i704.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i703 (.D(temp_buffer[702]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_702));
    defparam int_STM32_TX_Byte_i0_i703.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i703.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i702 (.D(temp_buffer[701]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_701));
    defparam int_STM32_TX_Byte_i0_i702.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i702.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i251 (.D(temp_buffer[250]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_250));
    defparam int_STM32_TX_Byte_i0_i251.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i252 (.D(temp_buffer[251]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_251));
    defparam int_STM32_TX_Byte_i0_i252.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i253 (.D(temp_buffer[252]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_252));
    defparam int_STM32_TX_Byte_i0_i253.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i701 (.D(temp_buffer[700]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_700));
    defparam int_STM32_TX_Byte_i0_i701.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i701.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i700 (.D(temp_buffer[699]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_699));
    defparam int_STM32_TX_Byte_i0_i700.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i700.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i699 (.D(temp_buffer[698]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_698));
    defparam int_STM32_TX_Byte_i0_i699.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i699.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i698 (.D(temp_buffer[697]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_697));
    defparam int_STM32_TX_Byte_i0_i698.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i698.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i697 (.D(temp_buffer[696]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_696));
    defparam int_STM32_TX_Byte_i0_i697.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i697.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i254 (.D(temp_buffer[253]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_253));
    defparam int_STM32_TX_Byte_i0_i254.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i255 (.D(temp_buffer[254]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_254));
    defparam int_STM32_TX_Byte_i0_i255.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i256 (.D(temp_buffer[255]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_255));
    defparam int_STM32_TX_Byte_i0_i256.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i696 (.D(temp_buffer[695]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_695));
    defparam int_STM32_TX_Byte_i0_i696.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i696.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i695 (.D(temp_buffer[694]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_694));
    defparam int_STM32_TX_Byte_i0_i695.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i695.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i694 (.D(temp_buffer[693]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_693));
    defparam int_STM32_TX_Byte_i0_i694.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i694.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i693 (.D(temp_buffer[692]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_692));
    defparam int_STM32_TX_Byte_i0_i693.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i693.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i692 (.D(temp_buffer[691]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_691));
    defparam int_STM32_TX_Byte_i0_i692.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i692.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i257 (.D(temp_buffer[256]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_256));
    defparam int_STM32_TX_Byte_i0_i257.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i258 (.D(temp_buffer[257]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_257));
    defparam int_STM32_TX_Byte_i0_i258.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i259 (.D(temp_buffer[258]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_258));
    defparam int_STM32_TX_Byte_i0_i259.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i691 (.D(temp_buffer[690]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_690));
    defparam int_STM32_TX_Byte_i0_i691.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i691.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i690 (.D(temp_buffer[689]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_689));
    defparam int_STM32_TX_Byte_i0_i690.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i690.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i689 (.D(temp_buffer[688]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_688));
    defparam int_STM32_TX_Byte_i0_i689.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i689.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i688 (.D(temp_buffer[687]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_687));
    defparam int_STM32_TX_Byte_i0_i688.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i688.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i687 (.D(temp_buffer[686]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_686));
    defparam int_STM32_TX_Byte_i0_i687.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i687.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i260 (.D(temp_buffer[259]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_259));
    defparam int_STM32_TX_Byte_i0_i260.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i261 (.D(temp_buffer[260]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_260));
    defparam int_STM32_TX_Byte_i0_i261.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i262 (.D(temp_buffer[261]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_261));
    defparam int_STM32_TX_Byte_i0_i262.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i686 (.D(temp_buffer[685]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_685));
    defparam int_STM32_TX_Byte_i0_i686.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i686.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i685 (.D(temp_buffer[684]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_684));
    defparam int_STM32_TX_Byte_i0_i685.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i685.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i684 (.D(temp_buffer[683]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_683));
    defparam int_STM32_TX_Byte_i0_i684.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i684.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i683 (.D(temp_buffer[682]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_682));
    defparam int_STM32_TX_Byte_i0_i683.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i683.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i682 (.D(temp_buffer[681]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_681));
    defparam int_STM32_TX_Byte_i0_i682.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i682.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i263 (.D(temp_buffer[262]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_262));
    defparam int_STM32_TX_Byte_i0_i263.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i264 (.D(temp_buffer[263]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_263));
    defparam int_STM32_TX_Byte_i0_i264.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i265 (.D(temp_buffer[264]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_264));
    defparam int_STM32_TX_Byte_i0_i265.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i681 (.D(temp_buffer[680]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_680));
    defparam int_STM32_TX_Byte_i0_i681.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i681.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i680 (.D(temp_buffer[679]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_679));
    defparam int_STM32_TX_Byte_i0_i680.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i680.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i679 (.D(temp_buffer[678]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_678));
    defparam int_STM32_TX_Byte_i0_i679.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i679.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i678 (.D(temp_buffer[677]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_677));
    defparam int_STM32_TX_Byte_i0_i678.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i678.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i677 (.D(temp_buffer[676]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_676));
    defparam int_STM32_TX_Byte_i0_i677.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i677.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i266 (.D(temp_buffer[265]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_265));
    defparam int_STM32_TX_Byte_i0_i266.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i267 (.D(temp_buffer[266]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_266));
    defparam int_STM32_TX_Byte_i0_i267.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i268 (.D(temp_buffer[267]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_267));
    defparam int_STM32_TX_Byte_i0_i268.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i269 (.D(temp_buffer[268]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_268));
    defparam int_STM32_TX_Byte_i0_i269.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i676 (.D(temp_buffer[675]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_675));
    defparam int_STM32_TX_Byte_i0_i676.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i676.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i675 (.D(temp_buffer[674]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_674));
    defparam int_STM32_TX_Byte_i0_i675.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i675.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i674 (.D(temp_buffer[673]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_673));
    defparam int_STM32_TX_Byte_i0_i674.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i674.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i673 (.D(temp_buffer[672]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_672));
    defparam int_STM32_TX_Byte_i0_i673.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i673.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i672 (.D(temp_buffer[671]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_671));
    defparam int_STM32_TX_Byte_i0_i672.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i672.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i671 (.D(temp_buffer[670]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_670));
    defparam int_STM32_TX_Byte_i0_i671.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i671.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i670 (.D(temp_buffer[669]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_669));
    defparam int_STM32_TX_Byte_i0_i670.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i670.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@6(328[17],328[24])" *) FD1P3XZ counter_3862_3914__i1 (.D(counter_15__N_1[0]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51853), .Q(counter[0]));
    defparam counter_3862_3914__i1.REGSET = "RESET";
    defparam counter_3862_3914__i1.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i669 (.D(temp_buffer[668]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_668));
    defparam int_STM32_TX_Byte_i0_i669.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i669.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i4 (.D(temp_buffer[3]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_3));
    defparam int_STM32_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i668 (.D(temp_buffer[667]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_667));
    defparam int_STM32_TX_Byte_i0_i668.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i668.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i667 (.D(temp_buffer[666]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_666));
    defparam int_STM32_TX_Byte_i0_i667.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i667.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i666 (.D(temp_buffer[665]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_665));
    defparam int_STM32_TX_Byte_i0_i666.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i666.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i665 (.D(temp_buffer[664]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_664));
    defparam int_STM32_TX_Byte_i0_i665.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i665.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i664 (.D(temp_buffer[663]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_663));
    defparam int_STM32_TX_Byte_i0_i664.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i664.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i3 (.D(temp_buffer[2]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_2));
    defparam int_STM32_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i663 (.D(temp_buffer[662]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_662));
    defparam int_STM32_TX_Byte_i0_i663.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i663.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i662 (.D(temp_buffer[661]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_661));
    defparam int_STM32_TX_Byte_i0_i662.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i662.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i270 (.D(temp_buffer[269]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_269));
    defparam int_STM32_TX_Byte_i0_i270.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i271 (.D(temp_buffer[270]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_270));
    defparam int_STM32_TX_Byte_i0_i271.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i272 (.D(temp_buffer[271]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_271));
    defparam int_STM32_TX_Byte_i0_i272.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i661 (.D(temp_buffer[660]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_660));
    defparam int_STM32_TX_Byte_i0_i661.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i661.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i660 (.D(temp_buffer[659]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_659));
    defparam int_STM32_TX_Byte_i0_i660.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i660.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i659 (.D(temp_buffer[658]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_658));
    defparam int_STM32_TX_Byte_i0_i659.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i659.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i658 (.D(temp_buffer[657]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_657));
    defparam int_STM32_TX_Byte_i0_i658.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i658.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i657 (.D(temp_buffer[656]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_656));
    defparam int_STM32_TX_Byte_i0_i657.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i657.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i656 (.D(temp_buffer[655]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_655));
    defparam int_STM32_TX_Byte_i0_i656.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i656.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i655 (.D(temp_buffer[654]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_TX_Byte_c_654));
    defparam int_STM32_TX_Byte_i0_i655.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i655.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i654 (.D(temp_buffer[653]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_653));
    defparam int_STM32_TX_Byte_i0_i654.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i654.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i273 (.D(temp_buffer[272]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_272));
    defparam int_STM32_TX_Byte_i0_i273.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i274 (.D(temp_buffer[273]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_273));
    defparam int_STM32_TX_Byte_i0_i274.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i653 (.D(temp_buffer[652]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_652));
    defparam int_STM32_TX_Byte_i0_i653.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i653.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i652 (.D(temp_buffer[651]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_651));
    defparam int_STM32_TX_Byte_i0_i652.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i652.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_106 (.A(o_stm32_counter_c_0), 
            .B(o_stm32_counter_c_1), .C(o_stm32_counter_c_2), .D(n43732), 
            .Z(n30332));
    defparam i1_2_lut_3_lut_4_lut_adj_106.INIT = "0x8000";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i651 (.D(temp_buffer[650]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_650));
    defparam int_STM32_TX_Byte_i0_i651.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i651.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@6(324[9],324[10])" *) LUT4 i24873_2_lut_3_lut_4_lut (.A(state[0]), 
            .B(state[1]), .C(n51851), .D(n7_adj_4718), .Z(n40876));
    defparam i24873_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i650 (.D(temp_buffer[649]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_649));
    defparam int_STM32_TX_Byte_i0_i650.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i650.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i649 (.D(temp_buffer[648]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_648));
    defparam int_STM32_TX_Byte_i0_i649.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i649.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i648 (.D(temp_buffer[647]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_647));
    defparam int_STM32_TX_Byte_i0_i648.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i648.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i647 (.D(temp_buffer[646]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_646));
    defparam int_STM32_TX_Byte_i0_i647.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i647.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i646 (.D(temp_buffer[645]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_645));
    defparam int_STM32_TX_Byte_i0_i646.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i646.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i645 (.D(temp_buffer[644]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_TX_Byte_c_644));
    defparam int_STM32_TX_Byte_i0_i645.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i645.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i644 (.D(temp_buffer[643]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_643));
    defparam int_STM32_TX_Byte_i0_i644.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i644.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i643 (.D(temp_buffer[642]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_642));
    defparam int_STM32_TX_Byte_i0_i643.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i643.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i642 (.D(temp_buffer[641]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51854), .Q(o_STM32_TX_Byte_c_641));
    defparam int_STM32_TX_Byte_i0_i642.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i642.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i641 (.D(temp_buffer[640]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_640));
    defparam int_STM32_TX_Byte_i0_i641.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i641.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i2 (.D(temp_buffer[1]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_1));
    defparam int_STM32_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i640 (.D(temp_buffer[639]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_639));
    defparam int_STM32_TX_Byte_i0_i640.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i640.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i639 (.D(temp_buffer[638]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_638));
    defparam int_STM32_TX_Byte_i0_i639.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i639.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i638 (.D(temp_buffer[637]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_637));
    defparam int_STM32_TX_Byte_i0_i638.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i638.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i637 (.D(temp_buffer[636]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_636));
    defparam int_STM32_TX_Byte_i0_i637.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i637.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i636 (.D(temp_buffer[635]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_635));
    defparam int_STM32_TX_Byte_i0_i636.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i636.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1 (.D(temp_buffer[0]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_0));
    defparam int_STM32_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i635 (.D(temp_buffer[634]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_634));
    defparam int_STM32_TX_Byte_i0_i635.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i635.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i275 (.D(temp_buffer[274]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_274));
    defparam int_STM32_TX_Byte_i0_i275.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i276 (.D(temp_buffer[275]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_275));
    defparam int_STM32_TX_Byte_i0_i276.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* lineinfo="@6(15[2],15[12])" *) OB \o_NUM_DATA_pad[25]  (.I(GND_net), 
            .O(o_NUM_DATA[25]));
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i277 (.D(temp_buffer[276]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_276));
    defparam int_STM32_TX_Byte_i0_i277.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i278 (.D(temp_buffer[277]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_277));
    defparam int_STM32_TX_Byte_i0_i278.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i279 (.D(temp_buffer[278]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_278));
    defparam int_STM32_TX_Byte_i0_i279.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i280 (.D(temp_buffer[279]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_279));
    defparam int_STM32_TX_Byte_i0_i280.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i634 (.D(temp_buffer[633]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_633));
    defparam int_STM32_TX_Byte_i0_i634.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i634.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i633 (.D(temp_buffer[632]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_632));
    defparam int_STM32_TX_Byte_i0_i633.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i633.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i632 (.D(temp_buffer[631]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_631));
    defparam int_STM32_TX_Byte_i0_i632.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i632.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i631 (.D(temp_buffer[630]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_630));
    defparam int_STM32_TX_Byte_i0_i631.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i631.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i630 (.D(temp_buffer[629]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_629));
    defparam int_STM32_TX_Byte_i0_i630.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i630.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i629 (.D(temp_buffer[628]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_628));
    defparam int_STM32_TX_Byte_i0_i629.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i629.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i628 (.D(temp_buffer[627]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_627));
    defparam int_STM32_TX_Byte_i0_i628.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i628.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i627 (.D(temp_buffer[626]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_626));
    defparam int_STM32_TX_Byte_i0_i627.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i627.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i281 (.D(temp_buffer[280]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_280));
    defparam int_STM32_TX_Byte_i0_i281.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i282 (.D(temp_buffer[281]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_281));
    defparam int_STM32_TX_Byte_i0_i282.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i283 (.D(temp_buffer[282]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_282));
    defparam int_STM32_TX_Byte_i0_i283.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i284 (.D(temp_buffer[283]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_283));
    defparam int_STM32_TX_Byte_i0_i284.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i285 (.D(temp_buffer[284]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_284));
    defparam int_STM32_TX_Byte_i0_i285.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i286 (.D(temp_buffer[285]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_285));
    defparam int_STM32_TX_Byte_i0_i286.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i626 (.D(temp_buffer[625]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_625));
    defparam int_STM32_TX_Byte_i0_i626.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i626.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i625 (.D(temp_buffer[624]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_624));
    defparam int_STM32_TX_Byte_i0_i625.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i625.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i624 (.D(temp_buffer[623]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_623));
    defparam int_STM32_TX_Byte_i0_i624.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i624.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i623 (.D(temp_buffer[622]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_622));
    defparam int_STM32_TX_Byte_i0_i623.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i623.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i622 (.D(temp_buffer[621]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_621));
    defparam int_STM32_TX_Byte_i0_i622.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i622.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i621 (.D(temp_buffer[620]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_620));
    defparam int_STM32_TX_Byte_i0_i621.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i621.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i620 (.D(temp_buffer[619]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_619));
    defparam int_STM32_TX_Byte_i0_i620.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i620.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i619 (.D(temp_buffer[618]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_618));
    defparam int_STM32_TX_Byte_i0_i619.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i619.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i287 (.D(temp_buffer[286]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_286));
    defparam int_STM32_TX_Byte_i0_i287.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i288 (.D(temp_buffer[287]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_287));
    defparam int_STM32_TX_Byte_i0_i288.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i618 (.D(temp_buffer[617]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_617));
    defparam int_STM32_TX_Byte_i0_i618.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i618.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i617 (.D(temp_buffer[616]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_616));
    defparam int_STM32_TX_Byte_i0_i617.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i617.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i616 (.D(temp_buffer[615]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_615));
    defparam int_STM32_TX_Byte_i0_i616.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i616.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i615 (.D(temp_buffer[614]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_614));
    defparam int_STM32_TX_Byte_i0_i615.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i615.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i614 (.D(temp_buffer[613]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_613));
    defparam int_STM32_TX_Byte_i0_i614.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i614.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i613 (.D(temp_buffer[612]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_612));
    defparam int_STM32_TX_Byte_i0_i613.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i613.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i612 (.D(temp_buffer[611]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_611));
    defparam int_STM32_TX_Byte_i0_i612.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i612.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i611 (.D(temp_buffer[610]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_610));
    defparam int_STM32_TX_Byte_i0_i611.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i611.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i610 (.D(temp_buffer[609]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_609));
    defparam int_STM32_TX_Byte_i0_i610.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i610.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i609 (.D(temp_buffer[608]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_608));
    defparam int_STM32_TX_Byte_i0_i609.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i609.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i608 (.D(temp_buffer[607]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_607));
    defparam int_STM32_TX_Byte_i0_i608.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i608.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i607 (.D(temp_buffer[606]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_606));
    defparam int_STM32_TX_Byte_i0_i607.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i607.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i606 (.D(temp_buffer[605]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_605));
    defparam int_STM32_TX_Byte_i0_i606.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i606.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i605 (.D(temp_buffer[604]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_604));
    defparam int_STM32_TX_Byte_i0_i605.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i605.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i604 (.D(temp_buffer[603]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_603));
    defparam int_STM32_TX_Byte_i0_i604.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i604.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i603 (.D(temp_buffer[602]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_602));
    defparam int_STM32_TX_Byte_i0_i603.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i603.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i602 (.D(temp_buffer[601]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_601));
    defparam int_STM32_TX_Byte_i0_i602.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i602.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i601 (.D(temp_buffer[600]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_600));
    defparam int_STM32_TX_Byte_i0_i601.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i601.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i600 (.D(temp_buffer[599]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_599));
    defparam int_STM32_TX_Byte_i0_i600.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i600.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i599 (.D(temp_buffer[598]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_598));
    defparam int_STM32_TX_Byte_i0_i599.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i599.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i598 (.D(temp_buffer[597]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_597));
    defparam int_STM32_TX_Byte_i0_i598.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i598.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i597 (.D(temp_buffer[596]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_596));
    defparam int_STM32_TX_Byte_i0_i597.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i597.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i596 (.D(temp_buffer[595]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_595));
    defparam int_STM32_TX_Byte_i0_i596.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i596.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i595 (.D(temp_buffer[594]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_594));
    defparam int_STM32_TX_Byte_i0_i595.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i595.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i594 (.D(temp_buffer[593]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_593));
    defparam int_STM32_TX_Byte_i0_i594.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i594.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i593 (.D(temp_buffer[592]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_592));
    defparam int_STM32_TX_Byte_i0_i593.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i593.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i592 (.D(temp_buffer[591]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_591));
    defparam int_STM32_TX_Byte_i0_i592.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i592.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i591 (.D(temp_buffer[590]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_590));
    defparam int_STM32_TX_Byte_i0_i591.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i591.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i590 (.D(temp_buffer[589]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_589));
    defparam int_STM32_TX_Byte_i0_i590.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i590.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i589 (.D(temp_buffer[588]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_588));
    defparam int_STM32_TX_Byte_i0_i589.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i589.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i588 (.D(temp_buffer[587]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_587));
    defparam int_STM32_TX_Byte_i0_i588.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i588.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i587 (.D(temp_buffer[586]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_586));
    defparam int_STM32_TX_Byte_i0_i587.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i587.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i586 (.D(temp_buffer[585]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_585));
    defparam int_STM32_TX_Byte_i0_i586.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i586.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i585 (.D(temp_buffer[584]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_584));
    defparam int_STM32_TX_Byte_i0_i585.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i585.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i584 (.D(temp_buffer[583]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_583));
    defparam int_STM32_TX_Byte_i0_i584.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i584.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i583 (.D(temp_buffer[582]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_582));
    defparam int_STM32_TX_Byte_i0_i583.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i583.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i582 (.D(temp_buffer[581]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_581));
    defparam int_STM32_TX_Byte_i0_i582.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i582.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i581 (.D(temp_buffer[580]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_580));
    defparam int_STM32_TX_Byte_i0_i581.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i581.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i580 (.D(temp_buffer[579]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_579));
    defparam int_STM32_TX_Byte_i0_i580.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i580.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i579 (.D(temp_buffer[578]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_578));
    defparam int_STM32_TX_Byte_i0_i579.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i579.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i578 (.D(temp_buffer[577]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_577));
    defparam int_STM32_TX_Byte_i0_i578.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i578.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i577 (.D(temp_buffer[576]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_576));
    defparam int_STM32_TX_Byte_i0_i577.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i577.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i576 (.D(temp_buffer[575]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_575));
    defparam int_STM32_TX_Byte_i0_i576.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i576.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i575 (.D(temp_buffer[574]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_574));
    defparam int_STM32_TX_Byte_i0_i575.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i575.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i574 (.D(temp_buffer[573]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_573));
    defparam int_STM32_TX_Byte_i0_i574.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i574.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i573 (.D(temp_buffer[572]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_572));
    defparam int_STM32_TX_Byte_i0_i573.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i573.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i572 (.D(temp_buffer[571]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_571));
    defparam int_STM32_TX_Byte_i0_i572.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i572.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i571 (.D(temp_buffer[570]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_570));
    defparam int_STM32_TX_Byte_i0_i571.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i571.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i570 (.D(temp_buffer[569]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_569));
    defparam int_STM32_TX_Byte_i0_i570.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i570.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i569 (.D(temp_buffer[568]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_568));
    defparam int_STM32_TX_Byte_i0_i569.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i569.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i568 (.D(temp_buffer[567]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_567));
    defparam int_STM32_TX_Byte_i0_i568.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i568.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i567 (.D(temp_buffer[566]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_566));
    defparam int_STM32_TX_Byte_i0_i567.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i567.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i566 (.D(temp_buffer[565]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_565));
    defparam int_STM32_TX_Byte_i0_i566.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i566.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i565 (.D(temp_buffer[564]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_564));
    defparam int_STM32_TX_Byte_i0_i565.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i565.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i564 (.D(temp_buffer[563]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_563));
    defparam int_STM32_TX_Byte_i0_i564.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i564.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i563 (.D(temp_buffer[562]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_562));
    defparam int_STM32_TX_Byte_i0_i563.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i563.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i562 (.D(temp_buffer[561]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_561));
    defparam int_STM32_TX_Byte_i0_i562.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i562.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i561 (.D(temp_buffer[560]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_560));
    defparam int_STM32_TX_Byte_i0_i561.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i561.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i560 (.D(temp_buffer[559]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_559));
    defparam int_STM32_TX_Byte_i0_i560.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i560.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i559 (.D(temp_buffer[558]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_558));
    defparam int_STM32_TX_Byte_i0_i559.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i559.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i558 (.D(temp_buffer[557]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_557));
    defparam int_STM32_TX_Byte_i0_i558.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i558.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i557 (.D(temp_buffer[556]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_556));
    defparam int_STM32_TX_Byte_i0_i557.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i557.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i556 (.D(temp_buffer[555]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_555));
    defparam int_STM32_TX_Byte_i0_i556.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i556.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i555 (.D(temp_buffer[554]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_554));
    defparam int_STM32_TX_Byte_i0_i555.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i555.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i554 (.D(temp_buffer[553]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_553));
    defparam int_STM32_TX_Byte_i0_i554.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i554.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i553 (.D(temp_buffer[552]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_552));
    defparam int_STM32_TX_Byte_i0_i553.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i553.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i552 (.D(temp_buffer[551]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_551));
    defparam int_STM32_TX_Byte_i0_i552.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i552.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i551 (.D(temp_buffer[550]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_550));
    defparam int_STM32_TX_Byte_i0_i551.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i551.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i550 (.D(temp_buffer[549]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_549));
    defparam int_STM32_TX_Byte_i0_i550.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i550.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i549 (.D(temp_buffer[548]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_548));
    defparam int_STM32_TX_Byte_i0_i549.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i549.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i548 (.D(temp_buffer[547]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_547));
    defparam int_STM32_TX_Byte_i0_i548.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i548.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i547 (.D(temp_buffer[546]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_546));
    defparam int_STM32_TX_Byte_i0_i547.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i547.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i546 (.D(temp_buffer[545]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_545));
    defparam int_STM32_TX_Byte_i0_i546.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i546.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i545 (.D(temp_buffer[544]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_544));
    defparam int_STM32_TX_Byte_i0_i545.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i545.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i544 (.D(temp_buffer[543]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_543));
    defparam int_STM32_TX_Byte_i0_i544.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i544.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i543 (.D(temp_buffer[542]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_542));
    defparam int_STM32_TX_Byte_i0_i543.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i543.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i542 (.D(temp_buffer[541]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_541));
    defparam int_STM32_TX_Byte_i0_i542.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i542.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i541 (.D(temp_buffer[540]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_540));
    defparam int_STM32_TX_Byte_i0_i541.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i541.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i540 (.D(temp_buffer[539]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_539));
    defparam int_STM32_TX_Byte_i0_i540.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i540.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i539 (.D(temp_buffer[538]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_538));
    defparam int_STM32_TX_Byte_i0_i539.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i539.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i538 (.D(temp_buffer[537]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_537));
    defparam int_STM32_TX_Byte_i0_i538.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i538.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i537 (.D(temp_buffer[536]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_536));
    defparam int_STM32_TX_Byte_i0_i537.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i537.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i536 (.D(temp_buffer[535]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_535));
    defparam int_STM32_TX_Byte_i0_i536.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i536.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i535 (.D(temp_buffer[534]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_534));
    defparam int_STM32_TX_Byte_i0_i535.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i535.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i534 (.D(temp_buffer[533]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_533));
    defparam int_STM32_TX_Byte_i0_i534.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i534.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i533 (.D(temp_buffer[532]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_532));
    defparam int_STM32_TX_Byte_i0_i533.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i533.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i532 (.D(temp_buffer[531]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_531));
    defparam int_STM32_TX_Byte_i0_i532.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i532.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i531 (.D(temp_buffer[530]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_530));
    defparam int_STM32_TX_Byte_i0_i531.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i531.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i530 (.D(temp_buffer[529]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_529));
    defparam int_STM32_TX_Byte_i0_i530.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i530.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i529 (.D(temp_buffer[528]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_528));
    defparam int_STM32_TX_Byte_i0_i529.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i529.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i528 (.D(temp_buffer[527]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_527));
    defparam int_STM32_TX_Byte_i0_i528.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i528.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i527 (.D(temp_buffer[526]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_526));
    defparam int_STM32_TX_Byte_i0_i527.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i527.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i526 (.D(temp_buffer[525]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_525));
    defparam int_STM32_TX_Byte_i0_i526.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i526.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i525 (.D(temp_buffer[524]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_524));
    defparam int_STM32_TX_Byte_i0_i525.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i525.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i524 (.D(temp_buffer[523]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_523));
    defparam int_STM32_TX_Byte_i0_i524.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i524.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i523 (.D(temp_buffer[522]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_522));
    defparam int_STM32_TX_Byte_i0_i523.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i523.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i522 (.D(temp_buffer[521]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_521));
    defparam int_STM32_TX_Byte_i0_i522.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i522.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i521 (.D(temp_buffer[520]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_520));
    defparam int_STM32_TX_Byte_i0_i521.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i521.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i520 (.D(temp_buffer[519]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_519));
    defparam int_STM32_TX_Byte_i0_i520.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i520.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i519 (.D(temp_buffer[518]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_518));
    defparam int_STM32_TX_Byte_i0_i519.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i519.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i518 (.D(temp_buffer[517]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_517));
    defparam int_STM32_TX_Byte_i0_i518.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i518.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i517 (.D(temp_buffer[516]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_516));
    defparam int_STM32_TX_Byte_i0_i517.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i517.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i516 (.D(temp_buffer[515]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_515));
    defparam int_STM32_TX_Byte_i0_i516.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i516.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i515 (.D(temp_buffer[514]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_514));
    defparam int_STM32_TX_Byte_i0_i515.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i515.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i514 (.D(temp_buffer[513]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_513));
    defparam int_STM32_TX_Byte_i0_i514.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i514.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i513 (.D(temp_buffer[512]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_512));
    defparam int_STM32_TX_Byte_i0_i513.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i513.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i512 (.D(temp_buffer[511]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_511));
    defparam int_STM32_TX_Byte_i0_i512.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i512.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i511 (.D(temp_buffer[510]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_510));
    defparam int_STM32_TX_Byte_i0_i511.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i510 (.D(temp_buffer[509]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_509));
    defparam int_STM32_TX_Byte_i0_i510.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i509 (.D(temp_buffer[508]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_508));
    defparam int_STM32_TX_Byte_i0_i509.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i508 (.D(temp_buffer[507]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_507));
    defparam int_STM32_TX_Byte_i0_i508.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i507 (.D(temp_buffer[506]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_506));
    defparam int_STM32_TX_Byte_i0_i507.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i506 (.D(temp_buffer[505]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_505));
    defparam int_STM32_TX_Byte_i0_i506.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i505 (.D(temp_buffer[504]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_504));
    defparam int_STM32_TX_Byte_i0_i505.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i504 (.D(temp_buffer[503]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_503));
    defparam int_STM32_TX_Byte_i0_i504.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i503 (.D(temp_buffer[502]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_502));
    defparam int_STM32_TX_Byte_i0_i503.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i502 (.D(temp_buffer[501]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_501));
    defparam int_STM32_TX_Byte_i0_i502.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i501 (.D(temp_buffer[500]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_500));
    defparam int_STM32_TX_Byte_i0_i501.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i500 (.D(temp_buffer[499]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_499));
    defparam int_STM32_TX_Byte_i0_i500.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i499 (.D(temp_buffer[498]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_498));
    defparam int_STM32_TX_Byte_i0_i499.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i498 (.D(temp_buffer[497]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_497));
    defparam int_STM32_TX_Byte_i0_i498.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i497 (.D(temp_buffer[496]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_496));
    defparam int_STM32_TX_Byte_i0_i497.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i496 (.D(temp_buffer[495]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_495));
    defparam int_STM32_TX_Byte_i0_i496.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i495 (.D(temp_buffer[494]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_494));
    defparam int_STM32_TX_Byte_i0_i495.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i494 (.D(temp_buffer[493]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_493));
    defparam int_STM32_TX_Byte_i0_i494.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i493 (.D(temp_buffer[492]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_492));
    defparam int_STM32_TX_Byte_i0_i493.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i492 (.D(temp_buffer[491]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_491));
    defparam int_STM32_TX_Byte_i0_i492.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i491 (.D(temp_buffer[490]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_490));
    defparam int_STM32_TX_Byte_i0_i491.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i490 (.D(temp_buffer[489]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_489));
    defparam int_STM32_TX_Byte_i0_i490.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i489 (.D(temp_buffer[488]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_488));
    defparam int_STM32_TX_Byte_i0_i489.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i488 (.D(temp_buffer[487]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_487));
    defparam int_STM32_TX_Byte_i0_i488.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i487 (.D(temp_buffer[486]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_486));
    defparam int_STM32_TX_Byte_i0_i487.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i486 (.D(temp_buffer[485]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_485));
    defparam int_STM32_TX_Byte_i0_i486.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i485 (.D(temp_buffer[484]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_484));
    defparam int_STM32_TX_Byte_i0_i485.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i484 (.D(temp_buffer[483]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_483));
    defparam int_STM32_TX_Byte_i0_i484.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i483 (.D(temp_buffer[482]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_482));
    defparam int_STM32_TX_Byte_i0_i483.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i482 (.D(temp_buffer[481]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_481));
    defparam int_STM32_TX_Byte_i0_i482.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i481 (.D(temp_buffer[480]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_480));
    defparam int_STM32_TX_Byte_i0_i481.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i480 (.D(temp_buffer[479]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_479));
    defparam int_STM32_TX_Byte_i0_i480.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i479 (.D(temp_buffer[478]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_478));
    defparam int_STM32_TX_Byte_i0_i479.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i478 (.D(temp_buffer[477]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_477));
    defparam int_STM32_TX_Byte_i0_i478.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i477 (.D(temp_buffer[476]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_476));
    defparam int_STM32_TX_Byte_i0_i477.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i476 (.D(temp_buffer[475]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_475));
    defparam int_STM32_TX_Byte_i0_i476.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i475 (.D(temp_buffer[474]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_474));
    defparam int_STM32_TX_Byte_i0_i475.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i474 (.D(temp_buffer[473]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_473));
    defparam int_STM32_TX_Byte_i0_i474.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i473 (.D(temp_buffer[472]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_472));
    defparam int_STM32_TX_Byte_i0_i473.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i472 (.D(temp_buffer[471]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_471));
    defparam int_STM32_TX_Byte_i0_i472.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i471 (.D(temp_buffer[470]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_470));
    defparam int_STM32_TX_Byte_i0_i471.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i470 (.D(temp_buffer[469]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_469));
    defparam int_STM32_TX_Byte_i0_i470.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i469 (.D(temp_buffer[468]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_468));
    defparam int_STM32_TX_Byte_i0_i469.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i468 (.D(temp_buffer[467]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_467));
    defparam int_STM32_TX_Byte_i0_i468.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i467 (.D(temp_buffer[466]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_466));
    defparam int_STM32_TX_Byte_i0_i467.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i466 (.D(temp_buffer[465]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_465));
    defparam int_STM32_TX_Byte_i0_i466.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i465 (.D(temp_buffer[464]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_464));
    defparam int_STM32_TX_Byte_i0_i465.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i464 (.D(temp_buffer[463]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_463));
    defparam int_STM32_TX_Byte_i0_i464.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i2_2_lut_3_lut (.A(n7_adj_4718), 
            .B(n35046), .C(n2205), .Z(n23838));
    defparam i2_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@6(264[8],264[32])" *) LUT4 i2_3_lut_4_lut (.A(i_Controller_Mode_c_2), 
            .B(i_Controller_Mode_c_1), .C(i_Controller_Mode_c_0), .D(i_Controller_Mode_c_3), 
            .Z(n7_adj_4718));
    defparam i2_3_lut_4_lut.INIT = "0xfffb";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i463 (.D(temp_buffer[462]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_462));
    defparam int_STM32_TX_Byte_i0_i463.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i462 (.D(temp_buffer[461]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_461));
    defparam int_STM32_TX_Byte_i0_i462.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i461 (.D(temp_buffer[460]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_460));
    defparam int_STM32_TX_Byte_i0_i461.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i460 (.D(temp_buffer[459]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_459));
    defparam int_STM32_TX_Byte_i0_i460.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i459 (.D(temp_buffer[458]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_458));
    defparam int_STM32_TX_Byte_i0_i459.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i458 (.D(temp_buffer[457]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_457));
    defparam int_STM32_TX_Byte_i0_i458.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i457 (.D(temp_buffer[456]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_456));
    defparam int_STM32_TX_Byte_i0_i457.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i456 (.D(temp_buffer[455]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_455));
    defparam int_STM32_TX_Byte_i0_i456.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i455 (.D(temp_buffer[454]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_454));
    defparam int_STM32_TX_Byte_i0_i455.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i454 (.D(temp_buffer[453]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_453));
    defparam int_STM32_TX_Byte_i0_i454.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i453 (.D(temp_buffer[452]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_452));
    defparam int_STM32_TX_Byte_i0_i453.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i452 (.D(temp_buffer[451]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_451));
    defparam int_STM32_TX_Byte_i0_i452.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i451 (.D(temp_buffer[450]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_450));
    defparam int_STM32_TX_Byte_i0_i451.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i450 (.D(temp_buffer[449]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_449));
    defparam int_STM32_TX_Byte_i0_i450.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i449 (.D(temp_buffer[448]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_448));
    defparam int_STM32_TX_Byte_i0_i449.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i448 (.D(temp_buffer[447]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_447));
    defparam int_STM32_TX_Byte_i0_i448.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i447 (.D(temp_buffer[446]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_446));
    defparam int_STM32_TX_Byte_i0_i447.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i446 (.D(temp_buffer[445]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_445));
    defparam int_STM32_TX_Byte_i0_i446.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i445 (.D(temp_buffer[444]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_444));
    defparam int_STM32_TX_Byte_i0_i445.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i444 (.D(temp_buffer[443]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_443));
    defparam int_STM32_TX_Byte_i0_i444.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i443 (.D(temp_buffer[442]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_442));
    defparam int_STM32_TX_Byte_i0_i443.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i442 (.D(temp_buffer[441]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_441));
    defparam int_STM32_TX_Byte_i0_i442.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i441 (.D(temp_buffer[440]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_440));
    defparam int_STM32_TX_Byte_i0_i441.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i440 (.D(temp_buffer[439]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_439));
    defparam int_STM32_TX_Byte_i0_i440.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i439 (.D(temp_buffer[438]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_438));
    defparam int_STM32_TX_Byte_i0_i439.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i438 (.D(temp_buffer[437]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_437));
    defparam int_STM32_TX_Byte_i0_i438.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i437 (.D(temp_buffer[436]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_436));
    defparam int_STM32_TX_Byte_i0_i437.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i436 (.D(temp_buffer[435]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_435));
    defparam int_STM32_TX_Byte_i0_i436.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i435 (.D(temp_buffer[434]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_434));
    defparam int_STM32_TX_Byte_i0_i435.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i434 (.D(temp_buffer[433]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_433));
    defparam int_STM32_TX_Byte_i0_i434.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i433 (.D(temp_buffer[432]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_432));
    defparam int_STM32_TX_Byte_i0_i433.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_107 (.A(n23838), 
            .B(n10), .C(n8), .Z(n30076));
    defparam i1_2_lut_3_lut_adj_107.INIT = "0x0202";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_108 (.A(n23838), 
            .B(n10), .C(n7), .D(o_stm32_counter_c_0), .Z(n29886));
    defparam i1_2_lut_3_lut_4_lut_adj_108.INIT = "0x0200";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_109 (.A(n23838), 
            .B(n10), .C(n40933), .D(o_stm32_counter_c_0), .Z(n29822));
    defparam i1_2_lut_3_lut_4_lut_adj_109.INIT = "0x0020";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i2_3_lut_4_lut_adj_110 (.A(i_Controller_Mode_c_2), 
            .B(i_Controller_Mode_c_0), .C(i_Controller_Mode_c_3), .D(i_Controller_Mode_c_1), 
            .Z(n36323));
    defparam i2_3_lut_4_lut_adj_110.INIT = "0x0100";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_111 (.A(n23838), 
            .B(n10), .C(n7), .D(o_stm32_counter_c_0), .Z(n29950));
    defparam i1_2_lut_3_lut_4_lut_adj_111.INIT = "0x0002";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B+!(C (D)))))", lineinfo="@6(255[3],306[10])" *) LUT4 i1_4_lut_4_lut (.A(o_STM32_State_c_1), 
            .B(o_STM32_State_c_0), .C(o_STM32_State_c_2), .D(n36323), 
            .Z(n4));
    defparam i1_4_lut_4_lut.INIT = "0x1800";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_112 (.A(o_stm32_counter_c_4), 
            .B(o_stm32_counter_c_5), .C(n23838), .D(o_stm32_counter_c_3), 
            .Z(n43732));
    defparam i1_2_lut_3_lut_4_lut_adj_112.INIT = "0x0020";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i432 (.D(temp_buffer[431]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_431));
    defparam int_STM32_TX_Byte_i0_i432.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i431 (.D(temp_buffer[430]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_430));
    defparam int_STM32_TX_Byte_i0_i431.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i430 (.D(temp_buffer[429]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_429));
    defparam int_STM32_TX_Byte_i0_i430.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i429 (.D(temp_buffer[428]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_428));
    defparam int_STM32_TX_Byte_i0_i429.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i428 (.D(temp_buffer[427]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_427));
    defparam int_STM32_TX_Byte_i0_i428.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i427 (.D(temp_buffer[426]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_426));
    defparam int_STM32_TX_Byte_i0_i427.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i426 (.D(temp_buffer[425]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_425));
    defparam int_STM32_TX_Byte_i0_i426.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i425 (.D(temp_buffer[424]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_424));
    defparam int_STM32_TX_Byte_i0_i425.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i424 (.D(temp_buffer[423]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_423));
    defparam int_STM32_TX_Byte_i0_i424.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i423 (.D(temp_buffer[422]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_422));
    defparam int_STM32_TX_Byte_i0_i423.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i422 (.D(temp_buffer[421]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_421));
    defparam int_STM32_TX_Byte_i0_i422.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i421 (.D(temp_buffer[420]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_420));
    defparam int_STM32_TX_Byte_i0_i421.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i420 (.D(temp_buffer[419]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_419));
    defparam int_STM32_TX_Byte_i0_i420.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i419 (.D(temp_buffer[418]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_418));
    defparam int_STM32_TX_Byte_i0_i419.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i418 (.D(temp_buffer[417]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_417));
    defparam int_STM32_TX_Byte_i0_i418.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i417 (.D(temp_buffer[416]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_416));
    defparam int_STM32_TX_Byte_i0_i417.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i416 (.D(temp_buffer[415]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_415));
    defparam int_STM32_TX_Byte_i0_i416.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i415 (.D(temp_buffer[414]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_414));
    defparam int_STM32_TX_Byte_i0_i415.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i414 (.D(temp_buffer[413]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_413));
    defparam int_STM32_TX_Byte_i0_i414.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i413 (.D(temp_buffer[412]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_412));
    defparam int_STM32_TX_Byte_i0_i413.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i412 (.D(temp_buffer[411]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_411));
    defparam int_STM32_TX_Byte_i0_i412.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i411 (.D(temp_buffer[410]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_410));
    defparam int_STM32_TX_Byte_i0_i411.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i410 (.D(temp_buffer[409]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_409));
    defparam int_STM32_TX_Byte_i0_i410.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i409 (.D(temp_buffer[408]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_408));
    defparam int_STM32_TX_Byte_i0_i409.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i408 (.D(temp_buffer[407]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_407));
    defparam int_STM32_TX_Byte_i0_i408.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i407 (.D(temp_buffer[406]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_406));
    defparam int_STM32_TX_Byte_i0_i407.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i406 (.D(temp_buffer[405]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_405));
    defparam int_STM32_TX_Byte_i0_i406.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i405 (.D(temp_buffer[404]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_404));
    defparam int_STM32_TX_Byte_i0_i405.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i404 (.D(temp_buffer[403]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_403));
    defparam int_STM32_TX_Byte_i0_i404.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i403 (.D(temp_buffer[402]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_402));
    defparam int_STM32_TX_Byte_i0_i403.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i402 (.D(temp_buffer[401]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_401));
    defparam int_STM32_TX_Byte_i0_i402.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_113 (.A(o_stm32_counter_c_4), 
            .B(o_stm32_counter_c_5), .C(n43714), .D(o_stm32_counter_c_3), 
            .Z(n30716));
    defparam i1_2_lut_3_lut_4_lut_adj_113.INIT = "0x0020";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_114 (.A(o_stm32_counter_c_4), 
            .B(o_stm32_counter_c_5), .C(n43706), .D(o_stm32_counter_c_3), 
            .Z(n30652));
    defparam i1_2_lut_3_lut_4_lut_adj_114.INIT = "0x0020";
    (* lut_function="((B+!(C))+!A)" *) LUT4 equal_2191_i10_2_lut_3_lut (.A(o_stm32_counter_c_4), 
            .B(o_stm32_counter_c_5), .C(o_stm32_counter_c_3), .Z(n10));
    defparam equal_2191_i10_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_115 (.A(o_stm32_counter_c_4), 
            .B(o_stm32_counter_c_5), .C(n43721), .D(o_stm32_counter_c_3), 
            .Z(n30780));
    defparam i1_2_lut_3_lut_4_lut_adj_115.INIT = "0x0020";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i401 (.D(temp_buffer[400]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_400));
    defparam int_STM32_TX_Byte_i0_i401.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i400 (.D(temp_buffer[399]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_399));
    defparam int_STM32_TX_Byte_i0_i400.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i399 (.D(temp_buffer[398]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_398));
    defparam int_STM32_TX_Byte_i0_i399.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i398 (.D(temp_buffer[397]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_397));
    defparam int_STM32_TX_Byte_i0_i398.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i397 (.D(temp_buffer[396]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_396));
    defparam int_STM32_TX_Byte_i0_i397.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i396 (.D(temp_buffer[395]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_395));
    defparam int_STM32_TX_Byte_i0_i396.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i395 (.D(temp_buffer[394]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_394));
    defparam int_STM32_TX_Byte_i0_i395.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i394 (.D(temp_buffer[393]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_393));
    defparam int_STM32_TX_Byte_i0_i394.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i393 (.D(temp_buffer[392]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_392));
    defparam int_STM32_TX_Byte_i0_i393.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i392 (.D(temp_buffer[391]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_391));
    defparam int_STM32_TX_Byte_i0_i392.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i391 (.D(temp_buffer[390]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_390));
    defparam int_STM32_TX_Byte_i0_i391.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i390 (.D(temp_buffer[389]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_389));
    defparam int_STM32_TX_Byte_i0_i390.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i389 (.D(temp_buffer[388]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_388));
    defparam int_STM32_TX_Byte_i0_i389.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i388 (.D(temp_buffer[387]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_387));
    defparam int_STM32_TX_Byte_i0_i388.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i387 (.D(temp_buffer[386]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_386));
    defparam int_STM32_TX_Byte_i0_i387.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i386 (.D(temp_buffer[385]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_385));
    defparam int_STM32_TX_Byte_i0_i386.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i385 (.D(temp_buffer[384]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_384));
    defparam int_STM32_TX_Byte_i0_i385.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i384 (.D(temp_buffer[383]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_383));
    defparam int_STM32_TX_Byte_i0_i384.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i383 (.D(temp_buffer[382]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_382));
    defparam int_STM32_TX_Byte_i0_i383.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i382 (.D(temp_buffer[381]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_381));
    defparam int_STM32_TX_Byte_i0_i382.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i381 (.D(temp_buffer[380]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_380));
    defparam int_STM32_TX_Byte_i0_i381.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i380 (.D(temp_buffer[379]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_379));
    defparam int_STM32_TX_Byte_i0_i380.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i379 (.D(temp_buffer[378]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_378));
    defparam int_STM32_TX_Byte_i0_i379.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i378 (.D(temp_buffer[377]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_377));
    defparam int_STM32_TX_Byte_i0_i378.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i377 (.D(temp_buffer[376]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_376));
    defparam int_STM32_TX_Byte_i0_i377.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i376 (.D(temp_buffer[375]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_375));
    defparam int_STM32_TX_Byte_i0_i376.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i375 (.D(temp_buffer[374]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_374));
    defparam int_STM32_TX_Byte_i0_i375.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i374 (.D(temp_buffer[373]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_373));
    defparam int_STM32_TX_Byte_i0_i374.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i373 (.D(temp_buffer[372]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_372));
    defparam int_STM32_TX_Byte_i0_i373.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_116 (.A(o_stm32_counter_c_0), 
            .B(n40933), .C(n10_adj_4715), .D(n23838), .Z(n30908));
    defparam i1_2_lut_3_lut_4_lut_adj_116.INIT = "0x0400";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i372 (.D(temp_buffer[371]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_371));
    defparam int_STM32_TX_Byte_i0_i372.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* lut_function="(!(A (C)+!A !(B+!(C))))", lineinfo="@6(265[3],304[12])" *) LUT4 i1_2_lut_3_lut_adj_117 (.A(n35046), 
            .B(n2205), .C(n41110), .Z(n36289));
    defparam i1_2_lut_3_lut_adj_117.INIT = "0x4f4f";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_118 (.A(o_stm32_counter_c_0), 
            .B(n7), .C(n10_adj_4715), .D(n23838), .Z(n30968));
    defparam i1_2_lut_3_lut_4_lut_adj_118.INIT = "0x0200";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i371 (.D(temp_buffer[370]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_370));
    defparam int_STM32_TX_Byte_i0_i371.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i370 (.D(temp_buffer[369]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_369));
    defparam int_STM32_TX_Byte_i0_i370.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i369 (.D(temp_buffer[368]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_368));
    defparam int_STM32_TX_Byte_i0_i369.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i368 (.D(temp_buffer[367]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_367));
    defparam int_STM32_TX_Byte_i0_i368.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i367 (.D(temp_buffer[366]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_366));
    defparam int_STM32_TX_Byte_i0_i367.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i366 (.D(temp_buffer[365]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_365));
    defparam int_STM32_TX_Byte_i0_i366.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i365 (.D(temp_buffer[364]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_364));
    defparam int_STM32_TX_Byte_i0_i365.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i364 (.D(temp_buffer[363]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_363));
    defparam int_STM32_TX_Byte_i0_i364.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i363 (.D(temp_buffer[362]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_362));
    defparam int_STM32_TX_Byte_i0_i363.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i362 (.D(temp_buffer[361]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_361));
    defparam int_STM32_TX_Byte_i0_i362.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i361 (.D(temp_buffer[360]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_360));
    defparam int_STM32_TX_Byte_i0_i361.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i360 (.D(temp_buffer[359]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_359));
    defparam int_STM32_TX_Byte_i0_i360.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i359 (.D(temp_buffer[358]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_358));
    defparam int_STM32_TX_Byte_i0_i359.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i358 (.D(temp_buffer[357]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_357));
    defparam int_STM32_TX_Byte_i0_i358.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i357 (.D(temp_buffer[356]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_356));
    defparam int_STM32_TX_Byte_i0_i357.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i356 (.D(temp_buffer[355]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_355));
    defparam int_STM32_TX_Byte_i0_i356.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i355 (.D(temp_buffer[354]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_354));
    defparam int_STM32_TX_Byte_i0_i355.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i354 (.D(temp_buffer[353]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_353));
    defparam int_STM32_TX_Byte_i0_i354.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i353 (.D(temp_buffer[352]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_352));
    defparam int_STM32_TX_Byte_i0_i353.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i352 (.D(temp_buffer[351]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_351));
    defparam int_STM32_TX_Byte_i0_i352.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i351 (.D(temp_buffer[350]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_350));
    defparam int_STM32_TX_Byte_i0_i351.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i350 (.D(temp_buffer[349]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_349));
    defparam int_STM32_TX_Byte_i0_i350.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i349 (.D(temp_buffer[348]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_348));
    defparam int_STM32_TX_Byte_i0_i349.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i348 (.D(temp_buffer[347]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_347));
    defparam int_STM32_TX_Byte_i0_i348.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i347 (.D(temp_buffer[346]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_346));
    defparam int_STM32_TX_Byte_i0_i347.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i346 (.D(temp_buffer[345]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_345));
    defparam int_STM32_TX_Byte_i0_i346.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i345 (.D(temp_buffer[344]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_344));
    defparam int_STM32_TX_Byte_i0_i345.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i344 (.D(temp_buffer[343]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_343));
    defparam int_STM32_TX_Byte_i0_i344.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i343 (.D(temp_buffer[342]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_342));
    defparam int_STM32_TX_Byte_i0_i343.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i342 (.D(temp_buffer[341]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_341));
    defparam int_STM32_TX_Byte_i0_i342.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+(D))+!A ((C+!(D))+!B)))" *) LUT4 i19_4_lut_4_lut (.A(o_STM32_State_c_2), 
            .B(o_STM32_State_c_0), .C(n2205), .D(o_STM32_State_c_1), .Z(n8_adj_4719));
    defparam i19_4_lut_4_lut.INIT = "0x0422";
    (* lut_function="(A (B (D)+!B (C (D)+!C !(D)))+!A (D))", lineinfo="@6(319[4],351[11])" *) LUT4 i14_3_lut_4_lut (.A(state[0]), 
            .B(n51851), .C(n7_adj_4718), .D(state[1]), .Z(n43781));
    defparam i14_3_lut_4_lut.INIT = "0xfd02";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_119 (.A(o_stm32_counter_c_0), 
            .B(n7), .C(n10_adj_4715), .D(n23838), .Z(n31036));
    defparam i1_2_lut_3_lut_4_lut_adj_119.INIT = "0x0100";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_3_lut_4_lut_adj_120 (.A(o_stm32_counter_c_1), 
            .B(o_stm32_counter_c_2), .C(o_stm32_counter_c_0), .D(n23838), 
            .Z(n43706));
    defparam i1_3_lut_4_lut_adj_120.INIT = "0x0200";
    (* lut_function="((B+!(C))+!A)" *) LUT4 equal_2163_i8_2_lut_3_lut (.A(o_stm32_counter_c_1), 
            .B(o_stm32_counter_c_2), .C(o_stm32_counter_c_0), .Z(n8));
    defparam equal_2163_i8_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_121 (.A(n23838), 
            .B(n10_adj_4715), .C(n8), .Z(n31100));
    defparam i1_2_lut_3_lut_adj_121.INIT = "0x0202";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i341 (.D(temp_buffer[340]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_340));
    defparam int_STM32_TX_Byte_i0_i341.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i340 (.D(temp_buffer[339]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_339));
    defparam int_STM32_TX_Byte_i0_i340.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i339 (.D(temp_buffer[338]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_338));
    defparam int_STM32_TX_Byte_i0_i339.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i338 (.D(temp_buffer[337]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_337));
    defparam int_STM32_TX_Byte_i0_i338.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i337 (.D(temp_buffer[336]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_336));
    defparam int_STM32_TX_Byte_i0_i337.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i336 (.D(temp_buffer[335]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_335));
    defparam int_STM32_TX_Byte_i0_i336.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i335 (.D(temp_buffer[334]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_334));
    defparam int_STM32_TX_Byte_i0_i335.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i334 (.D(temp_buffer[333]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_333));
    defparam int_STM32_TX_Byte_i0_i334.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i333 (.D(temp_buffer[332]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_332));
    defparam int_STM32_TX_Byte_i0_i333.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i332 (.D(temp_buffer[331]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_331));
    defparam int_STM32_TX_Byte_i0_i332.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i331 (.D(temp_buffer[330]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_330));
    defparam int_STM32_TX_Byte_i0_i331.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i330 (.D(temp_buffer[329]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_329));
    defparam int_STM32_TX_Byte_i0_i330.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i329 (.D(temp_buffer[328]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_328));
    defparam int_STM32_TX_Byte_i0_i329.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i328 (.D(temp_buffer[327]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_327));
    defparam int_STM32_TX_Byte_i0_i328.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i327 (.D(temp_buffer[326]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_326));
    defparam int_STM32_TX_Byte_i0_i327.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i326 (.D(temp_buffer[325]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_325));
    defparam int_STM32_TX_Byte_i0_i326.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i325 (.D(temp_buffer[324]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_324));
    defparam int_STM32_TX_Byte_i0_i325.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i324 (.D(temp_buffer[323]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_323));
    defparam int_STM32_TX_Byte_i0_i324.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i323 (.D(temp_buffer[322]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_322));
    defparam int_STM32_TX_Byte_i0_i323.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i322 (.D(temp_buffer[321]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_321));
    defparam int_STM32_TX_Byte_i0_i322.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i321 (.D(temp_buffer[320]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_320));
    defparam int_STM32_TX_Byte_i0_i321.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i320 (.D(temp_buffer[319]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_319));
    defparam int_STM32_TX_Byte_i0_i320.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i319 (.D(temp_buffer[318]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_318));
    defparam int_STM32_TX_Byte_i0_i319.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i318 (.D(temp_buffer[317]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_317));
    defparam int_STM32_TX_Byte_i0_i318.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i317 (.D(temp_buffer[316]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_316));
    defparam int_STM32_TX_Byte_i0_i317.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i316 (.D(temp_buffer[315]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_315));
    defparam int_STM32_TX_Byte_i0_i316.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i315 (.D(temp_buffer[314]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_314));
    defparam int_STM32_TX_Byte_i0_i315.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i314 (.D(temp_buffer[313]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_313));
    defparam int_STM32_TX_Byte_i0_i314.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i313 (.D(temp_buffer[312]), 
            .SP(n37412), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_TX_Byte_c_312));
    defparam int_STM32_TX_Byte_i0_i313.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i312 (.D(temp_buffer[311]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_311));
    defparam int_STM32_TX_Byte_i0_i312.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i311 (.D(temp_buffer[310]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_310));
    defparam int_STM32_TX_Byte_i0_i311.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i310 (.D(temp_buffer[309]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_309));
    defparam int_STM32_TX_Byte_i0_i310.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i309 (.D(temp_buffer[308]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_308));
    defparam int_STM32_TX_Byte_i0_i309.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ temp_buffer_i0_i326 (.D(o_FIFO_Q_c_6), 
            .SP(n31164), .CK(i_Clk_c), .SR(n51853), .Q(temp_buffer[326]));
    defparam temp_buffer_i0_i326.REGSET = "SET";
    defparam temp_buffer_i0_i326.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i308 (.D(temp_buffer[307]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51854), 
            .Q(o_STM32_TX_Byte_c_307));
    defparam int_STM32_TX_Byte_i0_i308.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i307 (.D(temp_buffer[306]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_306));
    defparam int_STM32_TX_Byte_i0_i307.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i306 (.D(temp_buffer[305]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_305));
    defparam int_STM32_TX_Byte_i0_i306.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i305 (.D(temp_buffer[304]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_304));
    defparam int_STM32_TX_Byte_i0_i305.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i304 (.D(temp_buffer[303]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51852), 
            .Q(o_STM32_TX_Byte_c_303));
    defparam int_STM32_TX_Byte_i0_i304.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* lineinfo="@6(192[24],192[57])" *) \Controller_RHD64_FIFO(clks_per_half_bit=4) Controller_RHD64_1 (o_RHD64_RX_Byte_Falling_c_0, 
            o_RHD64_RX_DV_c, o_FIFO_Data_c_0, i_Clk_c, n51850, o_FIFO_WE_c, 
            n51853, o_RHD64_RX_Byte_Rising_c_15, o_FIFO_Data_c_31, o_RHD64_RX_Byte_Rising_c_14, 
            o_FIFO_Data_c_30, o_RHD64_RX_Byte_Rising_c_13, o_FIFO_Data_c_29, 
            n51852, o_RHD64_RX_Byte_Rising_c_12, o_FIFO_Data_c_28, o_RHD64_RX_Byte_Rising_c_11, 
            o_FIFO_Data_c_27, o_RHD64_RX_Byte_Rising_c_10, o_FIFO_Data_c_26, 
            o_RHD64_RX_Byte_Rising_c_9, o_FIFO_Data_c_25, o_RHD64_RX_Byte_Rising_c_8, 
            o_FIFO_Data_c_24, o_RHD64_RX_Byte_Rising_c_7, o_FIFO_Data_c_23, 
            o_RHD64_RX_Byte_Rising_c_6, o_FIFO_Data_c_22, o_RHD64_RX_Byte_Rising_c_5, 
            o_FIFO_Data_c_21, o_RHD64_RX_Byte_Rising_c_4, o_FIFO_Data_c_20, 
            o_RHD64_RX_Byte_Rising_c_3, o_FIFO_Data_c_19, o_RHD64_RX_Byte_Rising_c_2, 
            o_FIFO_Data_c_18, o_RHD64_RX_Byte_Rising_c_1, o_FIFO_Data_c_17, 
            o_RHD64_RX_Byte_Rising_c_0, o_FIFO_Data_c_16, o_RHD64_RX_Byte_Falling_c_15, 
            o_FIFO_Data_c_15, o_RHD64_RX_Byte_Falling_c_14, o_FIFO_Data_c_14, 
            o_RHD64_RX_Byte_Falling_c_13, o_FIFO_Data_c_13, o_RHD64_RX_Byte_Falling_c_12, 
            o_FIFO_Data_c_12, o_RHD64_RX_Byte_Falling_c_11, o_FIFO_Data_c_11, 
            o_RHD64_RX_Byte_Falling_c_10, o_FIFO_Data_c_10, o_RHD64_RX_Byte_Falling_c_9, 
            o_FIFO_Data_c_9, o_RHD64_RX_Byte_Falling_c_8, o_FIFO_Data_c_8, 
            o_RHD64_RX_Byte_Falling_c_7, o_FIFO_Data_c_7, o_RHD64_RX_Byte_Falling_c_6, 
            o_FIFO_Data_c_6, o_RHD64_RX_Byte_Falling_c_5, o_FIFO_Data_c_5, 
            o_RHD64_RX_Byte_Falling_c_4, o_FIFO_Data_c_4, o_RHD64_RX_Byte_Falling_c_3, 
            o_FIFO_Data_c_3, o_RHD64_RX_Byte_Falling_c_2, o_FIFO_Data_c_2, 
            o_RHD64_RX_Byte_Falling_c_1, o_FIFO_Data_c_1, o_FIFO_RE_c, 
            n51854, o_RHD64_TX_DV_c, o_RHD64_SPI_CS_n_c, o_RHD64_TX_Ready_c, 
            o_RHD64_TX_Byte_c_0, o_RHD64_SPI_MOSI_c, VCC_net, o_RHD64_SPI_Clk_c, 
            n51851, o_RHD64_TX_Byte_c_15, o_RHD64_TX_Byte_c_14, o_RHD64_TX_Byte_c_13, 
            o_RHD64_TX_Byte_c_12, o_RHD64_TX_Byte_c_11, o_RHD64_TX_Byte_c_10, 
            o_RHD64_TX_Byte_c_9, o_RHD64_TX_Byte_c_8, o_RHD64_TX_Byte_c_7, 
            o_RHD64_TX_Byte_c_6, o_RHD64_TX_Byte_c_5, o_RHD64_TX_Byte_c_4, 
            o_RHD64_TX_Byte_c_3, o_RHD64_TX_Byte_c_2, o_RHD64_TX_Byte_c_1, 
            i_RHD64_SPI_MISO_c, GND_net, o_FIFO_EMPTY_c, o_FIFO_AFULL_c, 
            o_FIFO_Q_c_0, o_FIFO_FULL_c, o_FIFO_AEMPTY_c, o_FIFO_Q_c_31, 
            o_FIFO_Q_c_30, o_FIFO_Q_c_29, o_FIFO_Q_c_28, o_FIFO_Q_c_27, 
            o_FIFO_Q_c_26, o_FIFO_Q_c_25, o_FIFO_Q_c_24, o_FIFO_Q_c_23, 
            o_FIFO_Q_c_22, o_FIFO_Q_c_21, o_FIFO_Q_c_20, o_FIFO_Q_c_19, 
            o_FIFO_Q_c_18, o_FIFO_Q_c_17, o_FIFO_Q_c_16, o_FIFO_Q_c_15, 
            o_FIFO_Q_c_14, o_FIFO_Q_c_13, o_FIFO_Q_c_12, o_FIFO_Q_c_11, 
            o_FIFO_Q_c_10, o_FIFO_Q_c_9, o_FIFO_Q_c_8, o_FIFO_Q_c_7, 
            o_FIFO_Q_c_6, o_FIFO_Q_c_5, o_FIFO_Q_c_4, o_FIFO_Q_c_3, 
            o_FIFO_Q_c_2, o_FIFO_Q_c_1, o_FIFO_COUNT_c_10, o_FIFO_COUNT_c_9, 
            o_FIFO_COUNT_c_8, o_FIFO_COUNT_c_7, o_FIFO_COUNT_c_6, o_FIFO_COUNT_c_5, 
            o_FIFO_COUNT_c_3, o_FIFO_COUNT_c_2, o_FIFO_COUNT_c_1, o_FIFO_COUNT_c_0, 
            o_FIFO_COUNT_c_4);
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i303 (.D(temp_buffer[302]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51852), 
            .Q(o_STM32_TX_Byte_c_302));
    defparam int_STM32_TX_Byte_i0_i303.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i302 (.D(temp_buffer[301]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_301));
    defparam int_STM32_TX_Byte_i0_i302.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i301 (.D(temp_buffer[300]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_300));
    defparam int_STM32_TX_Byte_i0_i301.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i300 (.D(temp_buffer[299]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51851), 
            .Q(o_STM32_TX_Byte_c_299));
    defparam int_STM32_TX_Byte_i0_i300.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i299 (.D(temp_buffer[298]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_298));
    defparam int_STM32_TX_Byte_i0_i299.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i298 (.D(temp_buffer[297]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_297));
    defparam int_STM32_TX_Byte_i0_i298.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i297 (.D(temp_buffer[296]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_296));
    defparam int_STM32_TX_Byte_i0_i297.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i296 (.D(temp_buffer[295]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_295));
    defparam int_STM32_TX_Byte_i0_i296.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i295 (.D(temp_buffer[294]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_294));
    defparam int_STM32_TX_Byte_i0_i295.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i294 (.D(temp_buffer[293]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_293));
    defparam int_STM32_TX_Byte_i0_i294.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i293 (.D(temp_buffer[292]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_292));
    defparam int_STM32_TX_Byte_i0_i293.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i292 (.D(temp_buffer[291]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51854), 
            .Q(o_STM32_TX_Byte_c_291));
    defparam int_STM32_TX_Byte_i0_i292.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i291 (.D(temp_buffer[290]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_290));
    defparam int_STM32_TX_Byte_i0_i291.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i290 (.D(temp_buffer[289]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_289));
    defparam int_STM32_TX_Byte_i0_i290.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_FIFO_RE (.D(n44105), .SP(n44170), 
            .CK(i_Clk_c), .SR(n51853), .Q(o_FIFO_RE_c));
    defparam int_FIFO_RE.REGSET = "RESET";
    defparam int_FIFO_RE.SRMODE = "ASYNC";
    (* lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_Byte_i0_i289 (.D(temp_buffer[288]), 
            .SP(maxfan_replicated_net_23), .CK(i_Clk_c), .SR(n51853), 
            .Q(o_STM32_TX_Byte_c_288));
    defparam int_STM32_TX_Byte_i0_i289.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* maxfan_replicated_inst=1, lineinfo="@6(255[3],306[10])" *) FD1P3XZ int_STM32_TX_DV_rep_194 (.D(n39651), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51851), .Q(maxfan_replicated_net_49));
    defparam int_STM32_TX_DV_rep_194.REGSET = "RESET";
    defparam int_STM32_TX_DV_rep_194.SRMODE = "ASYNC";
    (* lut_function="(A)", lineinfo="@6(20[5],20[12])" *) LUT4 i_Rst_L_pad_lut_buf_7 (.A(i_Rst_L_c), 
            .Z(n51854));
    defparam i_Rst_L_pad_lut_buf_7.INIT = "0xaaaa";
    (* lut_function="(A)", lineinfo="@6(20[5],20[12])" *) LUT4 i_Rst_L_pad_lut_buf_6 (.A(i_Rst_L_c), 
            .Z(n51853));
    defparam i_Rst_L_pad_lut_buf_6.INIT = "0xaaaa";
    (* lut_function="(A)", lineinfo="@6(20[5],20[12])" *) LUT4 i_Rst_L_pad_lut_buf_5 (.A(i_Rst_L_c), 
            .Z(n51852));
    defparam i_Rst_L_pad_lut_buf_5.INIT = "0xaaaa";
    (* lut_function="(A)", lineinfo="@6(20[5],20[12])" *) LUT4 i_Rst_L_pad_lut_buf_4 (.A(i_Rst_L_c), 
            .Z(n51851));
    defparam i_Rst_L_pad_lut_buf_4.INIT = "0xaaaa";
    (* lut_function="(A)", lineinfo="@6(20[5],20[12])" *) LUT4 i_Rst_L_pad_lut_buf_3 (.A(i_Rst_L_c), 
            .Z(n51850));
    defparam i_Rst_L_pad_lut_buf_3.INIT = "0xaaaa";
    (* lut_function="(A)", lineinfo="@6(28[5],28[21])" *) LUT4 i_STM32_SPI_MISO_pad_lut_buf_2 (.A(i_STM32_SPI_MISO_c), 
            .Z(n51849));
    defparam i_STM32_SPI_MISO_pad_lut_buf_2.INIT = "0xaaaa";
    (* lut_function="(A)", lineinfo="@6(28[5],28[21])" *) LUT4 i_STM32_SPI_MISO_pad_lut_buf_1 (.A(i_STM32_SPI_MISO_c), 
            .Z(n51848));
    defparam i_STM32_SPI_MISO_pad_lut_buf_1.INIT = "0xaaaa";
    (* lineinfo="@6(225[25],225[50])" *) \SPI_Master_CS(clks_per_half_bit=2) SPI_Master_CS_STM32 (i_Clk_c, 
            n51852, n51854, o_STM32_TX_DV_c, o_STM32_SPI_CS_n_c, o_STM32_TX_Ready_c, 
            GND_net, VCC_net, n51853, o_STM32_TX_Byte_c_0, n51849, 
            o_STM32_RX_Byte_Rising_c_0, n51850, o_STM32_SPI_MOSI_c, o_STM32_RX_DV_c, 
            o_STM32_RX_Byte_Rising_c_1023, o_STM32_RX_Byte_Rising_c_1022, 
            o_STM32_RX_Byte_Rising_c_1021, o_STM32_RX_Byte_Rising_c_1020, 
            o_STM32_RX_Byte_Rising_c_1019, o_STM32_RX_Byte_Rising_c_1018, 
            o_STM32_RX_Byte_Rising_c_1017, o_STM32_RX_Byte_Rising_c_1016, 
            o_STM32_RX_Byte_Rising_c_1015, o_STM32_RX_Byte_Rising_c_1014, 
            o_STM32_RX_Byte_Rising_c_1013, o_STM32_RX_Byte_Rising_c_1012, 
            o_STM32_RX_Byte_Rising_c_1011, o_STM32_RX_Byte_Rising_c_1010, 
            o_STM32_RX_Byte_Rising_c_1009, o_STM32_RX_Byte_Rising_c_1008, 
            o_STM32_RX_Byte_Rising_c_1007, o_STM32_RX_Byte_Rising_c_1006, 
            o_STM32_RX_Byte_Rising_c_1005, o_STM32_RX_Byte_Rising_c_1004, 
            o_STM32_RX_Byte_Rising_c_1003, o_STM32_RX_Byte_Rising_c_1002, 
            o_STM32_RX_Byte_Rising_c_1001, n51848, o_STM32_RX_Byte_Rising_c_1000, 
            o_STM32_RX_Byte_Rising_c_999, o_STM32_RX_Byte_Rising_c_998, 
            o_STM32_RX_Byte_Rising_c_997, o_STM32_RX_Byte_Rising_c_996, 
            o_STM32_RX_Byte_Rising_c_995, o_STM32_RX_Byte_Rising_c_994, 
            o_STM32_RX_Byte_Rising_c_993, o_STM32_RX_Byte_Rising_c_992, 
            o_STM32_RX_Byte_Rising_c_991, o_STM32_RX_Byte_Rising_c_990, 
            o_STM32_RX_Byte_Rising_c_989, o_STM32_RX_Byte_Rising_c_988, 
            o_STM32_RX_Byte_Rising_c_987, o_STM32_RX_Byte_Rising_c_986, 
            o_STM32_RX_Byte_Rising_c_985, o_STM32_RX_Byte_Rising_c_984, 
            o_STM32_RX_Byte_Rising_c_983, o_STM32_RX_Byte_Rising_c_982, 
            o_STM32_RX_Byte_Rising_c_981, o_STM32_RX_Byte_Rising_c_980, 
            o_STM32_RX_Byte_Rising_c_979, o_STM32_RX_Byte_Rising_c_978, 
            o_STM32_RX_Byte_Rising_c_977, o_STM32_RX_Byte_Rising_c_976, 
            o_STM32_RX_Byte_Rising_c_975, o_STM32_RX_Byte_Rising_c_974, 
            o_STM32_RX_Byte_Rising_c_973, o_STM32_RX_Byte_Rising_c_972, 
            o_STM32_RX_Byte_Rising_c_971, o_STM32_RX_Byte_Rising_c_970, 
            o_STM32_RX_Byte_Rising_c_969, o_STM32_RX_Byte_Rising_c_968, 
            o_STM32_RX_Byte_Rising_c_967, o_STM32_RX_Byte_Rising_c_966, 
            o_STM32_RX_Byte_Rising_c_965, o_STM32_RX_Byte_Rising_c_964, 
            o_STM32_RX_Byte_Rising_c_963, o_STM32_RX_Byte_Rising_c_962, 
            o_STM32_RX_Byte_Rising_c_961, o_STM32_RX_Byte_Rising_c_960, 
            o_STM32_RX_Byte_Rising_c_959, o_STM32_RX_Byte_Rising_c_958, 
            o_STM32_RX_Byte_Rising_c_957, o_STM32_RX_Byte_Rising_c_956, 
            o_STM32_RX_Byte_Rising_c_955, o_STM32_RX_Byte_Rising_c_954, 
            o_STM32_RX_Byte_Rising_c_953, o_STM32_RX_Byte_Rising_c_952, 
            o_STM32_RX_Byte_Rising_c_951, o_STM32_RX_Byte_Rising_c_950, 
            o_STM32_RX_Byte_Rising_c_949, o_STM32_RX_Byte_Rising_c_948, 
            o_STM32_RX_Byte_Rising_c_947, o_STM32_RX_Byte_Rising_c_946, 
            o_STM32_RX_Byte_Rising_c_945, o_STM32_RX_Byte_Rising_c_944, 
            o_STM32_RX_Byte_Rising_c_943, o_STM32_RX_Byte_Rising_c_942, 
            o_STM32_RX_Byte_Rising_c_941, o_STM32_RX_Byte_Rising_c_940, 
            o_STM32_RX_Byte_Rising_c_939, o_STM32_RX_Byte_Rising_c_938, 
            o_STM32_RX_Byte_Rising_c_937, o_STM32_RX_Byte_Rising_c_936, 
            o_STM32_RX_Byte_Rising_c_935, o_STM32_RX_Byte_Rising_c_934, 
            o_STM32_RX_Byte_Rising_c_933, o_STM32_RX_Byte_Rising_c_932, 
            o_STM32_RX_Byte_Rising_c_931, o_STM32_RX_Byte_Rising_c_930, 
            o_STM32_RX_Byte_Rising_c_929, o_STM32_RX_Byte_Rising_c_928, 
            o_STM32_RX_Byte_Rising_c_927, o_STM32_RX_Byte_Rising_c_926, 
            o_STM32_RX_Byte_Rising_c_925, o_STM32_RX_Byte_Rising_c_924, 
            o_STM32_RX_Byte_Rising_c_923, o_STM32_RX_Byte_Rising_c_922, 
            o_STM32_RX_Byte_Rising_c_921, o_STM32_RX_Byte_Rising_c_920, 
            o_STM32_RX_Byte_Rising_c_919, o_STM32_RX_Byte_Rising_c_918, 
            o_STM32_RX_Byte_Rising_c_917, o_STM32_RX_Byte_Rising_c_916, 
            o_STM32_RX_Byte_Rising_c_915, o_STM32_RX_Byte_Rising_c_914, 
            o_STM32_RX_Byte_Rising_c_913, o_STM32_RX_Byte_Rising_c_912, 
            o_STM32_RX_Byte_Rising_c_911, o_STM32_RX_Byte_Rising_c_910, 
            o_STM32_RX_Byte_Rising_c_909, o_STM32_RX_Byte_Rising_c_908, 
            o_STM32_RX_Byte_Rising_c_907, o_STM32_RX_Byte_Rising_c_906, 
            o_STM32_RX_Byte_Rising_c_905, o_STM32_RX_Byte_Rising_c_904, 
            o_STM32_RX_Byte_Rising_c_903, o_STM32_RX_Byte_Rising_c_902, 
            o_STM32_RX_Byte_Rising_c_901, o_STM32_RX_Byte_Rising_c_900, 
            o_STM32_RX_Byte_Rising_c_899, o_STM32_RX_Byte_Rising_c_898, 
            o_STM32_RX_Byte_Rising_c_897, o_STM32_RX_Byte_Rising_c_896, 
            o_STM32_RX_Byte_Rising_c_895, o_STM32_RX_Byte_Rising_c_894, 
            o_STM32_RX_Byte_Rising_c_893, o_STM32_RX_Byte_Rising_c_892, 
            o_STM32_RX_Byte_Rising_c_891, o_STM32_RX_Byte_Rising_c_890, 
            o_STM32_RX_Byte_Rising_c_889, o_STM32_RX_Byte_Rising_c_888, 
            o_STM32_RX_Byte_Rising_c_887, o_STM32_RX_Byte_Rising_c_886, 
            o_STM32_RX_Byte_Rising_c_885, o_STM32_RX_Byte_Rising_c_884, 
            o_STM32_RX_Byte_Rising_c_883, o_STM32_RX_Byte_Rising_c_882, 
            o_STM32_RX_Byte_Rising_c_881, o_STM32_RX_Byte_Rising_c_880, 
            o_STM32_RX_Byte_Rising_c_879, o_STM32_RX_Byte_Rising_c_878, 
            o_STM32_RX_Byte_Rising_c_877, o_STM32_RX_Byte_Rising_c_876, 
            o_STM32_RX_Byte_Rising_c_875, o_STM32_RX_Byte_Rising_c_874, 
            o_STM32_RX_Byte_Rising_c_873, o_STM32_RX_Byte_Rising_c_872, 
            o_STM32_RX_Byte_Rising_c_871, o_STM32_RX_Byte_Rising_c_870, 
            o_STM32_RX_Byte_Rising_c_869, o_STM32_RX_Byte_Rising_c_868, 
            o_STM32_RX_Byte_Rising_c_867, o_STM32_RX_Byte_Rising_c_866, 
            o_STM32_RX_Byte_Rising_c_865, o_STM32_RX_Byte_Rising_c_864, 
            o_STM32_RX_Byte_Rising_c_863, o_STM32_RX_Byte_Rising_c_862, 
            o_STM32_RX_Byte_Rising_c_861, o_STM32_RX_Byte_Rising_c_860, 
            o_STM32_RX_Byte_Rising_c_859, o_STM32_RX_Byte_Rising_c_858, 
            o_STM32_RX_Byte_Rising_c_857, o_STM32_RX_Byte_Rising_c_856, 
            o_STM32_RX_Byte_Rising_c_855, o_STM32_RX_Byte_Rising_c_854, 
            o_STM32_RX_Byte_Rising_c_853, o_STM32_RX_Byte_Rising_c_852, 
            o_STM32_RX_Byte_Rising_c_851, o_STM32_RX_Byte_Rising_c_850, 
            o_STM32_RX_Byte_Rising_c_849, o_STM32_RX_Byte_Rising_c_848, 
            o_STM32_RX_Byte_Rising_c_847, o_STM32_RX_Byte_Rising_c_846, 
            o_STM32_RX_Byte_Rising_c_845, o_STM32_RX_Byte_Rising_c_844, 
            o_STM32_RX_Byte_Rising_c_843, o_STM32_RX_Byte_Rising_c_842, 
            o_STM32_RX_Byte_Rising_c_841, o_STM32_RX_Byte_Rising_c_840, 
            o_STM32_RX_Byte_Rising_c_839, o_STM32_RX_Byte_Rising_c_838, 
            o_STM32_RX_Byte_Rising_c_837, o_STM32_RX_Byte_Rising_c_836, 
            o_STM32_RX_Byte_Rising_c_835, o_STM32_RX_Byte_Rising_c_834, 
            o_STM32_RX_Byte_Rising_c_833, o_STM32_RX_Byte_Rising_c_832, 
            o_STM32_RX_Byte_Rising_c_831, o_STM32_RX_Byte_Rising_c_830, 
            o_STM32_RX_Byte_Rising_c_829, o_STM32_RX_Byte_Rising_c_828, 
            o_STM32_RX_Byte_Rising_c_827, o_STM32_RX_Byte_Rising_c_826, 
            o_STM32_RX_Byte_Rising_c_825, o_STM32_RX_Byte_Rising_c_824, 
            o_STM32_RX_Byte_Rising_c_823, o_STM32_RX_Byte_Rising_c_822, 
            o_STM32_RX_Byte_Rising_c_821, o_STM32_RX_Byte_Rising_c_820, 
            o_STM32_RX_Byte_Rising_c_819, o_STM32_RX_Byte_Rising_c_818, 
            o_STM32_RX_Byte_Rising_c_817, o_STM32_RX_Byte_Rising_c_816, 
            o_STM32_RX_Byte_Rising_c_815, o_STM32_RX_Byte_Rising_c_814, 
            o_STM32_RX_Byte_Rising_c_813, o_STM32_RX_Byte_Rising_c_812, 
            o_STM32_RX_Byte_Rising_c_811, o_STM32_RX_Byte_Rising_c_810, 
            o_STM32_RX_Byte_Rising_c_809, o_STM32_RX_Byte_Rising_c_808, 
            o_STM32_RX_Byte_Rising_c_807, o_STM32_RX_Byte_Rising_c_806, 
            o_STM32_RX_Byte_Rising_c_805, o_STM32_RX_Byte_Rising_c_804, 
            o_STM32_RX_Byte_Rising_c_803, o_STM32_RX_Byte_Rising_c_802, 
            o_STM32_RX_Byte_Rising_c_801, o_STM32_RX_Byte_Rising_c_800, 
            o_STM32_RX_Byte_Rising_c_799, o_STM32_RX_Byte_Rising_c_798, 
            o_STM32_RX_Byte_Rising_c_797, o_STM32_RX_Byte_Rising_c_796, 
            o_STM32_RX_Byte_Rising_c_795, o_STM32_RX_Byte_Rising_c_794, 
            o_STM32_RX_Byte_Rising_c_793, o_STM32_RX_Byte_Rising_c_792, 
            o_STM32_RX_Byte_Rising_c_791, o_STM32_RX_Byte_Rising_c_790, 
            o_STM32_RX_Byte_Rising_c_789, o_STM32_RX_Byte_Rising_c_788, 
            o_STM32_RX_Byte_Rising_c_787, o_STM32_RX_Byte_Rising_c_786, 
            o_STM32_RX_Byte_Rising_c_785, o_STM32_RX_Byte_Rising_c_784, 
            o_STM32_RX_Byte_Rising_c_783, o_STM32_RX_Byte_Rising_c_782, 
            o_STM32_RX_Byte_Rising_c_781, o_STM32_RX_Byte_Rising_c_780, 
            o_STM32_RX_Byte_Rising_c_779, o_STM32_RX_Byte_Rising_c_778, 
            o_STM32_RX_Byte_Rising_c_777, o_STM32_RX_Byte_Rising_c_776, 
            o_STM32_RX_Byte_Rising_c_775, o_STM32_RX_Byte_Rising_c_774, 
            o_STM32_RX_Byte_Rising_c_773, o_STM32_RX_Byte_Rising_c_772, 
            o_STM32_RX_Byte_Rising_c_771, o_STM32_RX_Byte_Rising_c_770, 
            o_STM32_RX_Byte_Rising_c_769, o_STM32_RX_Byte_Rising_c_768, 
            o_STM32_RX_Byte_Rising_c_767, o_STM32_RX_Byte_Rising_c_766, 
            o_STM32_RX_Byte_Rising_c_765, o_STM32_RX_Byte_Rising_c_764, 
            o_STM32_RX_Byte_Rising_c_763, o_STM32_RX_Byte_Rising_c_762, 
            o_STM32_RX_Byte_Rising_c_761, o_STM32_RX_Byte_Rising_c_760, 
            o_STM32_RX_Byte_Rising_c_759, o_STM32_RX_Byte_Rising_c_758, 
            o_STM32_RX_Byte_Rising_c_757, o_STM32_RX_Byte_Rising_c_756, 
            o_STM32_RX_Byte_Rising_c_755, o_STM32_RX_Byte_Rising_c_754, 
            o_STM32_RX_Byte_Rising_c_753, o_STM32_RX_Byte_Rising_c_752, 
            o_STM32_RX_Byte_Rising_c_751, o_STM32_RX_Byte_Rising_c_750, 
            o_STM32_RX_Byte_Rising_c_749, o_STM32_RX_Byte_Rising_c_748, 
            o_STM32_RX_Byte_Rising_c_747, o_STM32_RX_Byte_Rising_c_746, 
            o_STM32_RX_Byte_Rising_c_745, o_STM32_RX_Byte_Rising_c_744, 
            o_STM32_RX_Byte_Rising_c_743, o_STM32_RX_Byte_Rising_c_742, 
            o_STM32_RX_Byte_Rising_c_741, o_STM32_RX_Byte_Rising_c_740, 
            o_STM32_RX_Byte_Rising_c_739, o_STM32_RX_Byte_Rising_c_738, 
            o_STM32_RX_Byte_Rising_c_737, o_STM32_RX_Byte_Rising_c_736, 
            o_STM32_RX_Byte_Rising_c_735, o_STM32_RX_Byte_Rising_c_734, 
            o_STM32_RX_Byte_Rising_c_733, o_STM32_RX_Byte_Rising_c_732, 
            o_STM32_RX_Byte_Rising_c_731, o_STM32_RX_Byte_Rising_c_730, 
            o_STM32_RX_Byte_Rising_c_729, o_STM32_RX_Byte_Rising_c_728, 
            o_STM32_RX_Byte_Rising_c_727, o_STM32_RX_Byte_Rising_c_726, 
            o_STM32_RX_Byte_Rising_c_725, o_STM32_RX_Byte_Rising_c_724, 
            o_STM32_RX_Byte_Rising_c_723, o_STM32_RX_Byte_Rising_c_722, 
            o_STM32_RX_Byte_Rising_c_721, o_STM32_RX_Byte_Rising_c_720, 
            o_STM32_RX_Byte_Rising_c_719, o_STM32_RX_Byte_Rising_c_718, 
            o_STM32_RX_Byte_Rising_c_717, o_STM32_RX_Byte_Rising_c_716, 
            o_STM32_RX_Byte_Rising_c_715, o_STM32_RX_Byte_Rising_c_714, 
            o_STM32_RX_Byte_Rising_c_713, o_STM32_RX_Byte_Rising_c_712, 
            o_STM32_RX_Byte_Rising_c_711, o_STM32_RX_Byte_Rising_c_710, 
            o_STM32_RX_Byte_Rising_c_709, o_STM32_RX_Byte_Rising_c_708, 
            o_STM32_RX_Byte_Rising_c_707, o_STM32_RX_Byte_Rising_c_706, 
            o_STM32_RX_Byte_Rising_c_705, o_STM32_RX_Byte_Rising_c_704, 
            o_STM32_RX_Byte_Rising_c_703, o_STM32_RX_Byte_Rising_c_702, 
            o_STM32_RX_Byte_Rising_c_701, o_STM32_RX_Byte_Rising_c_700, 
            o_STM32_RX_Byte_Rising_c_699, o_STM32_RX_Byte_Rising_c_698, 
            o_STM32_RX_Byte_Rising_c_697, o_STM32_RX_Byte_Rising_c_696, 
            o_STM32_RX_Byte_Rising_c_695, o_STM32_RX_Byte_Rising_c_694, 
            o_STM32_RX_Byte_Rising_c_693, o_STM32_RX_Byte_Rising_c_692, 
            o_STM32_RX_Byte_Rising_c_691, o_STM32_RX_Byte_Rising_c_690, 
            o_STM32_RX_Byte_Rising_c_689, o_STM32_RX_Byte_Rising_c_688, 
            o_STM32_RX_Byte_Rising_c_687, o_STM32_RX_Byte_Rising_c_686, 
            o_STM32_RX_Byte_Rising_c_685, o_STM32_RX_Byte_Rising_c_684, 
            o_STM32_RX_Byte_Rising_c_683, o_STM32_RX_Byte_Rising_c_682, 
            o_STM32_RX_Byte_Rising_c_681, o_STM32_RX_Byte_Rising_c_680, 
            o_STM32_RX_Byte_Rising_c_679, o_STM32_RX_Byte_Rising_c_678, 
            o_STM32_RX_Byte_Rising_c_677, o_STM32_RX_Byte_Rising_c_676, 
            o_STM32_RX_Byte_Rising_c_675, o_STM32_RX_Byte_Rising_c_674, 
            o_STM32_RX_Byte_Rising_c_673, o_STM32_RX_Byte_Rising_c_672, 
            o_STM32_RX_Byte_Rising_c_671, o_STM32_RX_Byte_Rising_c_670, 
            o_STM32_RX_Byte_Rising_c_669, o_STM32_RX_Byte_Rising_c_668, 
            o_STM32_RX_Byte_Rising_c_667, o_STM32_RX_Byte_Rising_c_666, 
            o_STM32_RX_Byte_Rising_c_665, o_STM32_RX_Byte_Rising_c_664, 
            o_STM32_RX_Byte_Rising_c_663, o_STM32_RX_Byte_Rising_c_662, 
            o_STM32_RX_Byte_Rising_c_661, o_STM32_RX_Byte_Rising_c_660, 
            o_STM32_RX_Byte_Rising_c_659, o_STM32_RX_Byte_Rising_c_658, 
            o_STM32_RX_Byte_Rising_c_657, o_STM32_RX_Byte_Rising_c_656, 
            o_STM32_RX_Byte_Rising_c_655, o_STM32_RX_Byte_Rising_c_654, 
            o_STM32_RX_Byte_Rising_c_653, o_STM32_RX_Byte_Rising_c_652, 
            o_STM32_RX_Byte_Rising_c_651, o_STM32_RX_Byte_Rising_c_650, 
            o_STM32_RX_Byte_Rising_c_649, o_STM32_RX_Byte_Rising_c_648, 
            o_STM32_RX_Byte_Rising_c_647, o_STM32_RX_Byte_Rising_c_646, 
            o_STM32_RX_Byte_Rising_c_645, o_STM32_RX_Byte_Rising_c_644, 
            o_STM32_RX_Byte_Rising_c_643, o_STM32_RX_Byte_Rising_c_642, 
            o_STM32_RX_Byte_Rising_c_641, o_STM32_RX_Byte_Rising_c_640, 
            o_STM32_RX_Byte_Rising_c_639, o_STM32_RX_Byte_Rising_c_638, 
            o_STM32_RX_Byte_Rising_c_637, o_STM32_RX_Byte_Rising_c_636, 
            o_STM32_RX_Byte_Rising_c_635, o_STM32_RX_Byte_Rising_c_634, 
            o_STM32_RX_Byte_Rising_c_633, o_STM32_RX_Byte_Rising_c_632, 
            o_STM32_RX_Byte_Rising_c_631, o_STM32_RX_Byte_Rising_c_630, 
            o_STM32_RX_Byte_Rising_c_629, o_STM32_RX_Byte_Rising_c_628, 
            o_STM32_RX_Byte_Rising_c_627, o_STM32_RX_Byte_Rising_c_626, 
            o_STM32_RX_Byte_Rising_c_625, o_STM32_RX_Byte_Rising_c_624, 
            o_STM32_RX_Byte_Rising_c_623, o_STM32_RX_Byte_Rising_c_622, 
            o_STM32_RX_Byte_Rising_c_621, o_STM32_RX_Byte_Rising_c_620, 
            o_STM32_RX_Byte_Rising_c_619, o_STM32_RX_Byte_Rising_c_618, 
            o_STM32_RX_Byte_Rising_c_617, o_STM32_RX_Byte_Rising_c_616, 
            o_STM32_RX_Byte_Rising_c_615, o_STM32_RX_Byte_Rising_c_614, 
            o_STM32_RX_Byte_Rising_c_613, o_STM32_RX_Byte_Rising_c_612, 
            o_STM32_RX_Byte_Rising_c_611, o_STM32_RX_Byte_Rising_c_610, 
            o_STM32_RX_Byte_Rising_c_609, o_STM32_RX_Byte_Rising_c_608, 
            o_STM32_RX_Byte_Rising_c_607, o_STM32_RX_Byte_Rising_c_606, 
            o_STM32_RX_Byte_Rising_c_605, o_STM32_RX_Byte_Rising_c_604, 
            o_STM32_RX_Byte_Rising_c_603, o_STM32_RX_Byte_Rising_c_602, 
            o_STM32_RX_Byte_Rising_c_601, o_STM32_RX_Byte_Rising_c_600, 
            o_STM32_RX_Byte_Rising_c_599, o_STM32_RX_Byte_Rising_c_598, 
            o_STM32_RX_Byte_Rising_c_597, o_STM32_RX_Byte_Rising_c_596, 
            o_STM32_RX_Byte_Rising_c_595, o_STM32_RX_Byte_Rising_c_594, 
            o_STM32_RX_Byte_Rising_c_593, o_STM32_RX_Byte_Rising_c_592, 
            o_STM32_RX_Byte_Rising_c_591, o_STM32_RX_Byte_Rising_c_590, 
            o_STM32_RX_Byte_Rising_c_589, o_STM32_RX_Byte_Rising_c_588, 
            o_STM32_RX_Byte_Rising_c_587, o_STM32_RX_Byte_Rising_c_586, 
            o_STM32_RX_Byte_Rising_c_585, o_STM32_RX_Byte_Rising_c_584, 
            o_STM32_RX_Byte_Rising_c_583, o_STM32_RX_Byte_Rising_c_582, 
            o_STM32_RX_Byte_Rising_c_581, o_STM32_RX_Byte_Rising_c_580, 
            o_STM32_RX_Byte_Rising_c_579, o_STM32_RX_Byte_Rising_c_578, 
            o_STM32_RX_Byte_Rising_c_577, o_STM32_RX_Byte_Rising_c_576, 
            o_STM32_RX_Byte_Rising_c_575, o_STM32_RX_Byte_Rising_c_574, 
            o_STM32_RX_Byte_Rising_c_573, o_STM32_RX_Byte_Rising_c_572, 
            o_STM32_RX_Byte_Rising_c_571, o_STM32_RX_Byte_Rising_c_570, 
            o_STM32_RX_Byte_Rising_c_569, o_STM32_RX_Byte_Rising_c_568, 
            o_STM32_RX_Byte_Rising_c_567, o_STM32_RX_Byte_Rising_c_566, 
            o_STM32_RX_Byte_Rising_c_565, o_STM32_RX_Byte_Rising_c_564, 
            o_STM32_RX_Byte_Rising_c_563, o_STM32_RX_Byte_Rising_c_562, 
            o_STM32_RX_Byte_Rising_c_561, o_STM32_RX_Byte_Rising_c_560, 
            o_STM32_RX_Byte_Rising_c_559, o_STM32_RX_Byte_Rising_c_558, 
            o_STM32_RX_Byte_Rising_c_557, o_STM32_RX_Byte_Rising_c_556, 
            o_STM32_RX_Byte_Rising_c_555, o_STM32_RX_Byte_Rising_c_554, 
            o_STM32_RX_Byte_Rising_c_553, o_STM32_RX_Byte_Rising_c_552, 
            o_STM32_RX_Byte_Rising_c_551, o_STM32_RX_Byte_Rising_c_550, 
            o_STM32_RX_Byte_Rising_c_549, o_STM32_RX_Byte_Rising_c_548, 
            o_STM32_RX_Byte_Rising_c_547, o_STM32_RX_Byte_Rising_c_546, 
            o_STM32_RX_Byte_Rising_c_545, o_STM32_RX_Byte_Rising_c_544, 
            o_STM32_RX_Byte_Rising_c_543, o_STM32_RX_Byte_Rising_c_542, 
            o_STM32_RX_Byte_Rising_c_541, o_STM32_RX_Byte_Rising_c_540, 
            o_STM32_RX_Byte_Rising_c_539, o_STM32_RX_Byte_Rising_c_538, 
            o_STM32_RX_Byte_Rising_c_537, o_STM32_RX_Byte_Rising_c_536, 
            o_STM32_RX_Byte_Rising_c_535, o_STM32_RX_Byte_Rising_c_534, 
            o_STM32_RX_Byte_Rising_c_533, o_STM32_RX_Byte_Rising_c_532, 
            o_STM32_RX_Byte_Rising_c_531, o_STM32_RX_Byte_Rising_c_530, 
            o_STM32_RX_Byte_Rising_c_529, o_STM32_RX_Byte_Rising_c_528, 
            o_STM32_RX_Byte_Rising_c_527, o_STM32_RX_Byte_Rising_c_526, 
            o_STM32_RX_Byte_Rising_c_525, o_STM32_RX_Byte_Rising_c_524, 
            o_STM32_RX_Byte_Rising_c_523, o_STM32_RX_Byte_Rising_c_522, 
            o_STM32_RX_Byte_Rising_c_521, o_STM32_RX_Byte_Rising_c_520, 
            o_STM32_RX_Byte_Rising_c_519, o_STM32_RX_Byte_Rising_c_518, 
            o_STM32_RX_Byte_Rising_c_517, o_STM32_RX_Byte_Rising_c_516, 
            o_STM32_RX_Byte_Rising_c_515, o_STM32_RX_Byte_Rising_c_514, 
            o_STM32_RX_Byte_Rising_c_513, o_STM32_RX_Byte_Rising_c_512, 
            o_STM32_RX_Byte_Rising_c_511, o_STM32_RX_Byte_Rising_c_510, 
            o_STM32_RX_Byte_Rising_c_509, o_STM32_RX_Byte_Rising_c_508, 
            o_STM32_RX_Byte_Rising_c_507, o_STM32_RX_Byte_Rising_c_506, 
            o_STM32_RX_Byte_Rising_c_505, o_STM32_RX_Byte_Rising_c_504, 
            o_STM32_RX_Byte_Rising_c_503, o_STM32_RX_Byte_Rising_c_502, 
            o_STM32_RX_Byte_Rising_c_501, o_STM32_RX_Byte_Rising_c_500, 
            o_STM32_RX_Byte_Rising_c_499, o_STM32_RX_Byte_Rising_c_498, 
            o_STM32_RX_Byte_Rising_c_497, o_STM32_RX_Byte_Rising_c_496, 
            o_STM32_RX_Byte_Rising_c_495, o_STM32_RX_Byte_Rising_c_494, 
            o_STM32_RX_Byte_Rising_c_493, o_STM32_RX_Byte_Rising_c_492, 
            o_STM32_RX_Byte_Rising_c_491, o_STM32_RX_Byte_Rising_c_490, 
            o_STM32_RX_Byte_Rising_c_489, o_STM32_RX_Byte_Rising_c_488, 
            o_STM32_RX_Byte_Rising_c_487, o_STM32_RX_Byte_Rising_c_486, 
            o_STM32_RX_Byte_Rising_c_485, o_STM32_RX_Byte_Rising_c_484, 
            o_STM32_RX_Byte_Rising_c_483, o_STM32_RX_Byte_Rising_c_482, 
            o_STM32_RX_Byte_Rising_c_481, o_STM32_RX_Byte_Rising_c_480, 
            o_STM32_RX_Byte_Rising_c_479, o_STM32_RX_Byte_Rising_c_478, 
            o_STM32_RX_Byte_Rising_c_477, o_STM32_RX_Byte_Rising_c_476, 
            o_STM32_RX_Byte_Rising_c_475, o_STM32_RX_Byte_Rising_c_474, 
            o_STM32_RX_Byte_Rising_c_473, o_STM32_RX_Byte_Rising_c_472, 
            o_STM32_RX_Byte_Rising_c_471, o_STM32_RX_Byte_Rising_c_470, 
            o_STM32_RX_Byte_Rising_c_469, o_STM32_RX_Byte_Rising_c_468, 
            o_STM32_RX_Byte_Rising_c_467, o_STM32_RX_Byte_Rising_c_466, 
            o_STM32_RX_Byte_Rising_c_465, o_STM32_RX_Byte_Rising_c_464, 
            o_STM32_RX_Byte_Rising_c_463, o_STM32_RX_Byte_Rising_c_462, 
            o_STM32_RX_Byte_Rising_c_461, o_STM32_RX_Byte_Rising_c_460, 
            o_STM32_RX_Byte_Rising_c_459, o_STM32_RX_Byte_Rising_c_458, 
            o_STM32_RX_Byte_Rising_c_457, o_STM32_RX_Byte_Rising_c_456, 
            o_STM32_RX_Byte_Rising_c_455, o_STM32_RX_Byte_Rising_c_454, 
            o_STM32_RX_Byte_Rising_c_453, o_STM32_RX_Byte_Rising_c_452, 
            o_STM32_RX_Byte_Rising_c_451, o_STM32_RX_Byte_Rising_c_450, 
            o_STM32_RX_Byte_Rising_c_449, o_STM32_RX_Byte_Rising_c_448, 
            o_STM32_RX_Byte_Rising_c_447, o_STM32_RX_Byte_Rising_c_446, 
            o_STM32_RX_Byte_Rising_c_445, o_STM32_RX_Byte_Rising_c_444, 
            o_STM32_RX_Byte_Rising_c_443, o_STM32_RX_Byte_Rising_c_442, 
            o_STM32_RX_Byte_Rising_c_441, o_STM32_RX_Byte_Rising_c_440, 
            o_STM32_RX_Byte_Rising_c_439, o_STM32_RX_Byte_Rising_c_438, 
            o_STM32_RX_Byte_Rising_c_437, o_STM32_RX_Byte_Rising_c_436, 
            o_STM32_RX_Byte_Rising_c_435, o_STM32_RX_Byte_Rising_c_434, 
            o_STM32_RX_Byte_Rising_c_433, o_STM32_RX_Byte_Rising_c_432, 
            o_STM32_RX_Byte_Rising_c_431, o_STM32_RX_Byte_Rising_c_430, 
            o_STM32_RX_Byte_Rising_c_429, o_STM32_RX_Byte_Rising_c_428, 
            o_STM32_RX_Byte_Rising_c_427, o_STM32_RX_Byte_Rising_c_426, 
            o_STM32_RX_Byte_Rising_c_425, o_STM32_RX_Byte_Rising_c_424, 
            o_STM32_RX_Byte_Rising_c_423, o_STM32_RX_Byte_Rising_c_422, 
            o_STM32_RX_Byte_Rising_c_421, o_STM32_RX_Byte_Rising_c_420, 
            o_STM32_RX_Byte_Rising_c_419, o_STM32_RX_Byte_Rising_c_418, 
            o_STM32_RX_Byte_Rising_c_417, o_STM32_RX_Byte_Rising_c_416, 
            o_STM32_RX_Byte_Rising_c_415, o_STM32_RX_Byte_Rising_c_414, 
            o_STM32_RX_Byte_Rising_c_413, o_STM32_RX_Byte_Rising_c_412, 
            o_STM32_RX_Byte_Rising_c_411, o_STM32_RX_Byte_Rising_c_410, 
            o_STM32_RX_Byte_Rising_c_409, o_STM32_RX_Byte_Rising_c_408, 
            o_STM32_RX_Byte_Rising_c_407, o_STM32_RX_Byte_Rising_c_406, 
            o_STM32_RX_Byte_Rising_c_405, o_STM32_RX_Byte_Rising_c_404, 
            o_STM32_RX_Byte_Rising_c_403, o_STM32_RX_Byte_Rising_c_402, 
            o_STM32_RX_Byte_Rising_c_401, o_STM32_RX_Byte_Rising_c_400, 
            o_STM32_RX_Byte_Rising_c_399, o_STM32_RX_Byte_Rising_c_398, 
            o_STM32_RX_Byte_Rising_c_397, o_STM32_RX_Byte_Rising_c_396, 
            o_STM32_RX_Byte_Rising_c_395, o_STM32_RX_Byte_Rising_c_394, 
            o_STM32_RX_Byte_Rising_c_393, o_STM32_RX_Byte_Rising_c_392, 
            o_STM32_RX_Byte_Rising_c_391, o_STM32_RX_Byte_Rising_c_390, 
            o_STM32_RX_Byte_Rising_c_389, o_STM32_RX_Byte_Rising_c_388, 
            o_STM32_RX_Byte_Rising_c_387, o_STM32_RX_Byte_Rising_c_386, 
            o_STM32_RX_Byte_Rising_c_385, o_STM32_RX_Byte_Rising_c_384, 
            o_STM32_RX_Byte_Rising_c_383, o_STM32_RX_Byte_Rising_c_382, 
            o_STM32_RX_Byte_Rising_c_381, o_STM32_RX_Byte_Rising_c_380, 
            o_STM32_RX_Byte_Rising_c_379, o_STM32_RX_Byte_Rising_c_378, 
            o_STM32_RX_Byte_Rising_c_377, o_STM32_RX_Byte_Rising_c_376, 
            o_STM32_RX_Byte_Rising_c_375, o_STM32_RX_Byte_Rising_c_374, 
            o_STM32_RX_Byte_Rising_c_373, o_STM32_RX_Byte_Rising_c_372, 
            o_STM32_RX_Byte_Rising_c_371, o_STM32_RX_Byte_Rising_c_370, 
            o_STM32_RX_Byte_Rising_c_369, o_STM32_RX_Byte_Rising_c_368, 
            o_STM32_RX_Byte_Rising_c_367, o_STM32_RX_Byte_Rising_c_366, 
            o_STM32_RX_Byte_Rising_c_365, o_STM32_RX_Byte_Rising_c_364, 
            o_STM32_RX_Byte_Rising_c_363, o_STM32_RX_Byte_Rising_c_362, 
            o_STM32_RX_Byte_Rising_c_361, o_STM32_RX_Byte_Rising_c_360, 
            o_STM32_RX_Byte_Rising_c_359, o_STM32_RX_Byte_Rising_c_358, 
            o_STM32_RX_Byte_Rising_c_357, o_STM32_RX_Byte_Rising_c_356, 
            o_STM32_RX_Byte_Rising_c_355, o_STM32_RX_Byte_Rising_c_354, 
            o_STM32_RX_Byte_Rising_c_353, o_STM32_RX_Byte_Rising_c_352, 
            o_STM32_RX_Byte_Rising_c_351, o_STM32_RX_Byte_Rising_c_350, 
            o_STM32_RX_Byte_Rising_c_349, o_STM32_RX_Byte_Rising_c_348, 
            o_STM32_RX_Byte_Rising_c_347, o_STM32_RX_Byte_Rising_c_346, 
            o_STM32_RX_Byte_Rising_c_345, o_STM32_RX_Byte_Rising_c_344, 
            o_STM32_RX_Byte_Rising_c_343, o_STM32_RX_Byte_Rising_c_342, 
            o_STM32_RX_Byte_Rising_c_341, o_STM32_RX_Byte_Rising_c_340, 
            o_STM32_RX_Byte_Rising_c_339, o_STM32_RX_Byte_Rising_c_338, 
            o_STM32_RX_Byte_Rising_c_337, o_STM32_RX_Byte_Rising_c_336, 
            o_STM32_RX_Byte_Rising_c_335, o_STM32_RX_Byte_Rising_c_334, 
            o_STM32_RX_Byte_Rising_c_333, o_STM32_RX_Byte_Rising_c_332, 
            o_STM32_RX_Byte_Rising_c_331, o_STM32_RX_Byte_Rising_c_330, 
            o_STM32_RX_Byte_Rising_c_329, o_STM32_RX_Byte_Rising_c_328, 
            o_STM32_RX_Byte_Rising_c_327, o_STM32_RX_Byte_Rising_c_326, 
            o_STM32_RX_Byte_Rising_c_325, o_STM32_RX_Byte_Rising_c_324, 
            o_STM32_RX_Byte_Rising_c_323, o_STM32_RX_Byte_Rising_c_322, 
            o_STM32_RX_Byte_Rising_c_321, o_STM32_RX_Byte_Rising_c_320, 
            o_STM32_RX_Byte_Rising_c_319, o_STM32_RX_Byte_Rising_c_318, 
            o_STM32_RX_Byte_Rising_c_317, o_STM32_RX_Byte_Rising_c_316, 
            o_STM32_RX_Byte_Rising_c_315, o_STM32_RX_Byte_Rising_c_314, 
            o_STM32_RX_Byte_Rising_c_313, o_STM32_RX_Byte_Rising_c_312, 
            o_STM32_RX_Byte_Rising_c_311, o_STM32_RX_Byte_Rising_c_310, 
            o_STM32_RX_Byte_Rising_c_309, o_STM32_RX_Byte_Rising_c_308, 
            o_STM32_RX_Byte_Rising_c_307, o_STM32_RX_Byte_Rising_c_306, 
            o_STM32_RX_Byte_Rising_c_305, o_STM32_RX_Byte_Rising_c_304, 
            o_STM32_RX_Byte_Rising_c_303, o_STM32_RX_Byte_Rising_c_302, 
            o_STM32_RX_Byte_Rising_c_301, o_STM32_RX_Byte_Rising_c_300, 
            o_STM32_RX_Byte_Rising_c_299, o_STM32_RX_Byte_Rising_c_298, 
            o_STM32_RX_Byte_Rising_c_297, o_STM32_RX_Byte_Rising_c_296, 
            o_STM32_RX_Byte_Rising_c_295, o_STM32_RX_Byte_Rising_c_294, 
            o_STM32_RX_Byte_Rising_c_293, o_STM32_RX_Byte_Rising_c_292, 
            o_STM32_RX_Byte_Rising_c_291, o_STM32_RX_Byte_Rising_c_290, 
            o_STM32_RX_Byte_Rising_c_289, o_STM32_RX_Byte_Rising_c_288, 
            o_STM32_RX_Byte_Rising_c_287, o_STM32_RX_Byte_Rising_c_286, 
            o_STM32_RX_Byte_Rising_c_285, o_STM32_RX_Byte_Rising_c_284, 
            o_STM32_RX_Byte_Rising_c_283, o_STM32_RX_Byte_Rising_c_282, 
            o_STM32_RX_Byte_Rising_c_281, o_STM32_RX_Byte_Rising_c_280, 
            o_STM32_RX_Byte_Rising_c_279, o_STM32_RX_Byte_Rising_c_278, 
            o_STM32_RX_Byte_Rising_c_277, o_STM32_RX_Byte_Rising_c_276, 
            o_STM32_RX_Byte_Rising_c_275, o_STM32_RX_Byte_Rising_c_274, 
            o_STM32_RX_Byte_Rising_c_273, o_STM32_RX_Byte_Rising_c_272, 
            o_STM32_RX_Byte_Rising_c_271, o_STM32_RX_Byte_Rising_c_270, 
            o_STM32_RX_Byte_Rising_c_269, o_STM32_RX_Byte_Rising_c_268, 
            o_STM32_RX_Byte_Rising_c_267, o_STM32_RX_Byte_Rising_c_266, 
            o_STM32_RX_Byte_Rising_c_265, o_STM32_RX_Byte_Rising_c_264, 
            o_STM32_RX_Byte_Rising_c_263, o_STM32_RX_Byte_Rising_c_262, 
            o_STM32_RX_Byte_Rising_c_261, o_STM32_RX_Byte_Rising_c_260, 
            o_STM32_RX_Byte_Rising_c_259, o_STM32_RX_Byte_Rising_c_258, 
            o_STM32_RX_Byte_Rising_c_257, o_STM32_RX_Byte_Rising_c_256, 
            o_STM32_RX_Byte_Rising_c_255, o_STM32_RX_Byte_Rising_c_254, 
            o_STM32_RX_Byte_Rising_c_253, o_STM32_RX_Byte_Rising_c_252, 
            o_STM32_RX_Byte_Rising_c_251, o_STM32_RX_Byte_Rising_c_250, 
            o_STM32_RX_Byte_Rising_c_249, o_STM32_RX_Byte_Rising_c_248, 
            o_STM32_RX_Byte_Rising_c_247, o_STM32_RX_Byte_Rising_c_246, 
            o_STM32_RX_Byte_Rising_c_245, o_STM32_RX_Byte_Rising_c_244, 
            o_STM32_RX_Byte_Rising_c_243, o_STM32_RX_Byte_Rising_c_242, 
            o_STM32_RX_Byte_Rising_c_241, o_STM32_RX_Byte_Rising_c_240, 
            o_STM32_RX_Byte_Rising_c_239, o_STM32_RX_Byte_Rising_c_238, 
            o_STM32_RX_Byte_Rising_c_237, o_STM32_RX_Byte_Rising_c_236, 
            o_STM32_RX_Byte_Rising_c_235, o_STM32_RX_Byte_Rising_c_234, 
            o_STM32_RX_Byte_Rising_c_233, o_STM32_RX_Byte_Rising_c_232, 
            o_STM32_RX_Byte_Rising_c_231, o_STM32_RX_Byte_Rising_c_230, 
            o_STM32_RX_Byte_Rising_c_229, o_STM32_RX_Byte_Rising_c_228, 
            o_STM32_RX_Byte_Rising_c_227, o_STM32_RX_Byte_Rising_c_226, 
            o_STM32_RX_Byte_Rising_c_225, o_STM32_RX_Byte_Rising_c_224, 
            o_STM32_RX_Byte_Rising_c_223, o_STM32_RX_Byte_Rising_c_222, 
            o_STM32_RX_Byte_Rising_c_221, o_STM32_RX_Byte_Rising_c_220, 
            o_STM32_RX_Byte_Rising_c_219, o_STM32_RX_Byte_Rising_c_218, 
            o_STM32_RX_Byte_Rising_c_217, o_STM32_RX_Byte_Rising_c_216, 
            o_STM32_RX_Byte_Rising_c_215, o_STM32_RX_Byte_Rising_c_214, 
            o_STM32_RX_Byte_Rising_c_213, o_STM32_RX_Byte_Rising_c_212, 
            o_STM32_RX_Byte_Rising_c_211, o_STM32_RX_Byte_Rising_c_210, 
            o_STM32_RX_Byte_Rising_c_209, o_STM32_RX_Byte_Rising_c_208, 
            o_STM32_RX_Byte_Rising_c_207, o_STM32_RX_Byte_Rising_c_206, 
            o_STM32_RX_Byte_Rising_c_205, o_STM32_RX_Byte_Rising_c_204, 
            o_STM32_RX_Byte_Rising_c_203, o_STM32_RX_Byte_Rising_c_202, 
            o_STM32_RX_Byte_Rising_c_201, o_STM32_RX_Byte_Rising_c_200, 
            o_STM32_RX_Byte_Rising_c_199, o_STM32_RX_Byte_Rising_c_198, 
            o_STM32_RX_Byte_Rising_c_197, o_STM32_RX_Byte_Rising_c_196, 
            o_STM32_RX_Byte_Rising_c_195, o_STM32_RX_Byte_Rising_c_194, 
            o_STM32_RX_Byte_Rising_c_193, o_STM32_RX_Byte_Rising_c_192, 
            o_STM32_RX_Byte_Rising_c_191, o_STM32_RX_Byte_Rising_c_190, 
            o_STM32_RX_Byte_Rising_c_189, o_STM32_RX_Byte_Rising_c_188, 
            o_STM32_RX_Byte_Rising_c_187, o_STM32_RX_Byte_Rising_c_186, 
            o_STM32_RX_Byte_Rising_c_185, o_STM32_RX_Byte_Rising_c_184, 
            o_STM32_RX_Byte_Rising_c_183, o_STM32_RX_Byte_Rising_c_182, 
            o_STM32_RX_Byte_Rising_c_181, o_STM32_RX_Byte_Rising_c_180, 
            o_STM32_RX_Byte_Rising_c_179, o_STM32_RX_Byte_Rising_c_178, 
            o_STM32_RX_Byte_Rising_c_177, o_STM32_RX_Byte_Rising_c_176, 
            o_STM32_RX_Byte_Rising_c_175, o_STM32_RX_Byte_Rising_c_174, 
            o_STM32_RX_Byte_Rising_c_173, o_STM32_RX_Byte_Rising_c_172, 
            o_STM32_RX_Byte_Rising_c_171, o_STM32_RX_Byte_Rising_c_170, 
            o_STM32_RX_Byte_Rising_c_169, o_STM32_RX_Byte_Rising_c_168, 
            o_STM32_RX_Byte_Rising_c_167, o_STM32_RX_Byte_Rising_c_166, 
            o_STM32_RX_Byte_Rising_c_165, o_STM32_RX_Byte_Rising_c_164, 
            o_STM32_RX_Byte_Rising_c_163, o_STM32_RX_Byte_Rising_c_162, 
            o_STM32_RX_Byte_Rising_c_161, o_STM32_RX_Byte_Rising_c_160, 
            o_STM32_RX_Byte_Rising_c_159, o_STM32_RX_Byte_Rising_c_158, 
            o_STM32_RX_Byte_Rising_c_157, o_STM32_RX_Byte_Rising_c_156, 
            o_STM32_RX_Byte_Rising_c_155, o_STM32_RX_Byte_Rising_c_154, 
            o_STM32_RX_Byte_Rising_c_153, o_STM32_RX_Byte_Rising_c_152, 
            o_STM32_RX_Byte_Rising_c_151, o_STM32_RX_Byte_Rising_c_150, 
            o_STM32_RX_Byte_Rising_c_149, o_STM32_RX_Byte_Rising_c_148, 
            o_STM32_RX_Byte_Rising_c_147, o_STM32_RX_Byte_Rising_c_146, 
            o_STM32_RX_Byte_Rising_c_145, o_STM32_RX_Byte_Rising_c_144, 
            o_STM32_RX_Byte_Rising_c_143, o_STM32_RX_Byte_Rising_c_142, 
            o_STM32_RX_Byte_Rising_c_141, o_STM32_RX_Byte_Rising_c_140, 
            o_STM32_RX_Byte_Rising_c_139, o_STM32_RX_Byte_Rising_c_138, 
            o_STM32_RX_Byte_Rising_c_137, o_STM32_RX_Byte_Rising_c_136, 
            o_STM32_RX_Byte_Rising_c_135, o_STM32_RX_Byte_Rising_c_134, 
            o_STM32_RX_Byte_Rising_c_133, o_STM32_RX_Byte_Rising_c_132, 
            o_STM32_RX_Byte_Rising_c_131, o_STM32_RX_Byte_Rising_c_130, 
            o_STM32_RX_Byte_Rising_c_129, o_STM32_RX_Byte_Rising_c_128, 
            o_STM32_RX_Byte_Rising_c_127, o_STM32_RX_Byte_Rising_c_126, 
            o_STM32_RX_Byte_Rising_c_125, o_STM32_RX_Byte_Rising_c_124, 
            o_STM32_RX_Byte_Rising_c_123, o_STM32_RX_Byte_Rising_c_122, 
            o_STM32_RX_Byte_Rising_c_121, o_STM32_RX_Byte_Rising_c_120, 
            o_STM32_RX_Byte_Rising_c_119, o_STM32_RX_Byte_Rising_c_118, 
            o_STM32_RX_Byte_Rising_c_117, o_STM32_RX_Byte_Rising_c_116, 
            o_STM32_RX_Byte_Rising_c_115, o_STM32_RX_Byte_Rising_c_114, 
            o_STM32_RX_Byte_Rising_c_113, o_STM32_RX_Byte_Rising_c_112, 
            o_STM32_RX_Byte_Rising_c_111, o_STM32_RX_Byte_Rising_c_110, 
            o_STM32_RX_Byte_Rising_c_109, o_STM32_RX_Byte_Rising_c_108, 
            o_STM32_RX_Byte_Rising_c_107, o_STM32_RX_Byte_Rising_c_106, 
            o_STM32_RX_Byte_Rising_c_105, o_STM32_RX_Byte_Rising_c_104, 
            o_STM32_RX_Byte_Rising_c_103, o_STM32_RX_Byte_Rising_c_102, 
            o_STM32_RX_Byte_Rising_c_101, o_STM32_RX_Byte_Rising_c_100, 
            o_STM32_RX_Byte_Rising_c_99, o_STM32_RX_Byte_Rising_c_98, o_STM32_RX_Byte_Rising_c_97, 
            o_STM32_RX_Byte_Rising_c_96, o_STM32_RX_Byte_Rising_c_95, o_STM32_RX_Byte_Rising_c_94, 
            o_STM32_RX_Byte_Rising_c_93, o_STM32_RX_Byte_Rising_c_92, o_STM32_RX_Byte_Rising_c_91, 
            o_STM32_RX_Byte_Rising_c_90, o_STM32_RX_Byte_Rising_c_89, o_STM32_RX_Byte_Rising_c_88, 
            o_STM32_RX_Byte_Rising_c_87, o_STM32_RX_Byte_Rising_c_86, o_STM32_RX_Byte_Rising_c_85, 
            o_STM32_RX_Byte_Rising_c_84, o_STM32_RX_Byte_Rising_c_83, o_STM32_RX_Byte_Rising_c_82, 
            o_STM32_RX_Byte_Rising_c_81, o_STM32_RX_Byte_Rising_c_80, o_STM32_RX_Byte_Rising_c_79, 
            o_STM32_RX_Byte_Rising_c_78, o_STM32_RX_Byte_Rising_c_77, o_STM32_RX_Byte_Rising_c_76, 
            o_STM32_RX_Byte_Rising_c_75, o_STM32_RX_Byte_Rising_c_74, o_STM32_RX_Byte_Rising_c_73, 
            o_STM32_RX_Byte_Rising_c_72, o_STM32_RX_Byte_Rising_c_71, o_STM32_RX_Byte_Rising_c_70, 
            o_STM32_RX_Byte_Rising_c_69, o_STM32_RX_Byte_Rising_c_68, o_STM32_RX_Byte_Rising_c_67, 
            o_STM32_RX_Byte_Rising_c_66, o_STM32_RX_Byte_Rising_c_65, o_STM32_RX_Byte_Rising_c_64, 
            o_STM32_RX_Byte_Rising_c_63, o_STM32_RX_Byte_Rising_c_62, o_STM32_RX_Byte_Rising_c_61, 
            o_STM32_RX_Byte_Rising_c_60, o_STM32_RX_Byte_Rising_c_59, o_STM32_RX_Byte_Rising_c_58, 
            o_STM32_RX_Byte_Rising_c_57, o_STM32_RX_Byte_Rising_c_56, o_STM32_RX_Byte_Rising_c_55, 
            o_STM32_RX_Byte_Rising_c_54, o_STM32_RX_Byte_Rising_c_53, o_STM32_RX_Byte_Rising_c_52, 
            o_STM32_RX_Byte_Rising_c_51, o_STM32_RX_Byte_Rising_c_50, o_STM32_RX_Byte_Rising_c_49, 
            o_STM32_RX_Byte_Rising_c_48, o_STM32_RX_Byte_Rising_c_47, o_STM32_RX_Byte_Rising_c_46, 
            o_STM32_RX_Byte_Rising_c_45, o_STM32_RX_Byte_Rising_c_44, o_STM32_RX_Byte_Rising_c_43, 
            o_STM32_RX_Byte_Rising_c_42, o_STM32_RX_Byte_Rising_c_41, o_STM32_RX_Byte_Rising_c_40, 
            o_STM32_RX_Byte_Rising_c_39, o_STM32_RX_Byte_Rising_c_38, o_STM32_RX_Byte_Rising_c_37, 
            o_STM32_RX_Byte_Rising_c_36, o_STM32_RX_Byte_Rising_c_35, o_STM32_RX_Byte_Rising_c_34, 
            o_STM32_RX_Byte_Rising_c_33, o_STM32_RX_Byte_Rising_c_32, o_STM32_RX_Byte_Rising_c_31, 
            o_STM32_RX_Byte_Rising_c_30, o_STM32_RX_Byte_Rising_c_29, o_STM32_RX_Byte_Rising_c_28, 
            o_STM32_RX_Byte_Rising_c_27, o_STM32_RX_Byte_Rising_c_26, o_STM32_RX_Byte_Rising_c_25, 
            o_STM32_RX_Byte_Rising_c_24, o_STM32_RX_Byte_Rising_c_23, o_STM32_RX_Byte_Rising_c_22, 
            o_STM32_RX_Byte_Rising_c_21, o_STM32_RX_Byte_Rising_c_20, o_STM32_RX_Byte_Rising_c_19, 
            o_STM32_RX_Byte_Rising_c_18, o_STM32_RX_Byte_Rising_c_17, o_STM32_RX_Byte_Rising_c_16, 
            o_STM32_RX_Byte_Rising_c_15, o_STM32_RX_Byte_Rising_c_14, o_STM32_RX_Byte_Rising_c_13, 
            o_STM32_RX_Byte_Rising_c_12, o_STM32_RX_Byte_Rising_c_11, o_STM32_RX_Byte_Rising_c_10, 
            o_STM32_RX_Byte_Rising_c_9, o_STM32_RX_Byte_Rising_c_8, o_STM32_RX_Byte_Rising_c_7, 
            o_STM32_RX_Byte_Rising_c_6, o_STM32_RX_Byte_Rising_c_5, o_STM32_RX_Byte_Rising_c_4, 
            o_STM32_RX_Byte_Rising_c_3, o_STM32_RX_Byte_Rising_c_2, o_STM32_RX_Byte_Rising_c_1, 
            o_STM32_TX_Byte_c_1023, o_STM32_TX_Byte_c_1022, o_STM32_TX_Byte_c_1021, 
            o_STM32_TX_Byte_c_1020, o_STM32_TX_Byte_c_1019, o_STM32_TX_Byte_c_1018, 
            o_STM32_TX_Byte_c_1017, o_STM32_TX_Byte_c_1016, o_STM32_TX_Byte_c_1015, 
            o_STM32_TX_Byte_c_1014, o_STM32_TX_Byte_c_1013, o_STM32_TX_Byte_c_1012, 
            o_STM32_TX_Byte_c_1011, o_STM32_TX_Byte_c_1010, o_STM32_TX_Byte_c_1009, 
            o_STM32_TX_Byte_c_1008, o_STM32_TX_Byte_c_1007, o_STM32_TX_Byte_c_1006, 
            o_STM32_TX_Byte_c_1005, o_STM32_TX_Byte_c_1004, o_STM32_TX_Byte_c_1003, 
            o_STM32_TX_Byte_c_1002, o_STM32_TX_Byte_c_1001, o_STM32_TX_Byte_c_1000, 
            o_STM32_TX_Byte_c_999, o_STM32_TX_Byte_c_998, o_STM32_TX_Byte_c_997, 
            o_STM32_TX_Byte_c_996, o_STM32_TX_Byte_c_995, o_STM32_TX_Byte_c_994, 
            o_STM32_TX_Byte_c_993, o_STM32_TX_Byte_c_992, o_STM32_TX_Byte_c_991, 
            o_STM32_TX_Byte_c_990, o_STM32_TX_Byte_c_989, o_STM32_TX_Byte_c_988, 
            o_STM32_TX_Byte_c_987, o_STM32_TX_Byte_c_986, o_STM32_TX_Byte_c_985, 
            o_STM32_TX_Byte_c_984, o_STM32_TX_Byte_c_983, o_STM32_TX_Byte_c_982, 
            o_STM32_TX_Byte_c_981, o_STM32_TX_Byte_c_980, o_STM32_TX_Byte_c_979, 
            o_STM32_TX_Byte_c_978, o_STM32_TX_Byte_c_977, o_STM32_TX_Byte_c_976, 
            o_STM32_TX_Byte_c_975, o_STM32_TX_Byte_c_974, o_STM32_TX_Byte_c_973, 
            o_STM32_TX_Byte_c_972, o_STM32_TX_Byte_c_971, o_STM32_TX_Byte_c_970, 
            o_STM32_TX_Byte_c_969, o_STM32_TX_Byte_c_968, o_STM32_TX_Byte_c_967, 
            o_STM32_TX_Byte_c_966, o_STM32_TX_Byte_c_965, o_STM32_TX_Byte_c_964, 
            o_STM32_TX_Byte_c_963, o_STM32_TX_Byte_c_962, o_STM32_TX_Byte_c_961, 
            o_STM32_TX_Byte_c_960, o_STM32_TX_Byte_c_959, o_STM32_TX_Byte_c_958, 
            o_STM32_TX_Byte_c_957, o_STM32_TX_Byte_c_956, o_STM32_TX_Byte_c_955, 
            o_STM32_TX_Byte_c_954, o_STM32_TX_Byte_c_953, o_STM32_TX_Byte_c_952, 
            o_STM32_TX_Byte_c_951, o_STM32_TX_Byte_c_950, o_STM32_TX_Byte_c_949, 
            o_STM32_TX_Byte_c_948, o_STM32_TX_Byte_c_947, o_STM32_TX_Byte_c_946, 
            o_STM32_TX_Byte_c_945, o_STM32_TX_Byte_c_944, o_STM32_TX_Byte_c_943, 
            o_STM32_TX_Byte_c_942, o_STM32_TX_Byte_c_941, o_STM32_TX_Byte_c_940, 
            o_STM32_TX_Byte_c_939, o_STM32_TX_Byte_c_938, o_STM32_TX_Byte_c_937, 
            o_STM32_TX_Byte_c_936, o_STM32_TX_Byte_c_935, o_STM32_TX_Byte_c_934, 
            o_STM32_TX_Byte_c_933, o_STM32_TX_Byte_c_932, o_STM32_TX_Byte_c_931, 
            o_STM32_TX_Byte_c_930, o_STM32_TX_Byte_c_929, o_STM32_TX_Byte_c_928, 
            o_STM32_TX_Byte_c_927, o_STM32_TX_Byte_c_926, o_STM32_TX_Byte_c_925, 
            o_STM32_TX_Byte_c_924, o_STM32_TX_Byte_c_923, o_STM32_TX_Byte_c_922, 
            o_STM32_TX_Byte_c_921, o_STM32_TX_Byte_c_920, o_STM32_TX_Byte_c_919, 
            o_STM32_TX_Byte_c_918, o_STM32_TX_Byte_c_917, o_STM32_TX_Byte_c_916, 
            o_STM32_TX_Byte_c_915, o_STM32_TX_Byte_c_914, o_STM32_TX_Byte_c_913, 
            o_STM32_TX_Byte_c_912, o_STM32_TX_Byte_c_911, o_STM32_TX_Byte_c_910, 
            o_STM32_TX_Byte_c_909, o_STM32_TX_Byte_c_908, o_STM32_TX_Byte_c_907, 
            o_STM32_TX_Byte_c_906, o_STM32_TX_Byte_c_905, o_STM32_TX_Byte_c_904, 
            o_STM32_TX_Byte_c_903, o_STM32_TX_Byte_c_902, o_STM32_TX_Byte_c_901, 
            o_STM32_TX_Byte_c_900, o_STM32_TX_Byte_c_899, o_STM32_TX_Byte_c_898, 
            o_STM32_TX_Byte_c_897, o_STM32_TX_Byte_c_896, o_STM32_TX_Byte_c_895, 
            o_STM32_TX_Byte_c_894, o_STM32_TX_Byte_c_893, o_STM32_TX_Byte_c_892, 
            o_STM32_TX_Byte_c_891, o_STM32_TX_Byte_c_890, o_STM32_TX_Byte_c_889, 
            o_STM32_TX_Byte_c_888, o_STM32_TX_Byte_c_887, o_STM32_TX_Byte_c_886, 
            o_STM32_TX_Byte_c_885, o_STM32_TX_Byte_c_884, o_STM32_TX_Byte_c_883, 
            o_STM32_TX_Byte_c_882, o_STM32_TX_Byte_c_881, o_STM32_TX_Byte_c_880, 
            n51851, o_STM32_TX_Byte_c_879, o_STM32_TX_Byte_c_878, o_STM32_TX_Byte_c_877, 
            o_STM32_TX_Byte_c_876, o_STM32_TX_Byte_c_875, o_STM32_TX_Byte_c_874, 
            o_STM32_TX_Byte_c_873, o_STM32_TX_Byte_c_872, o_STM32_TX_Byte_c_871, 
            o_STM32_TX_Byte_c_870, o_STM32_TX_Byte_c_869, o_STM32_TX_Byte_c_868, 
            o_STM32_TX_Byte_c_867, o_STM32_TX_Byte_c_866, o_STM32_TX_Byte_c_865, 
            o_STM32_TX_Byte_c_864, o_STM32_TX_Byte_c_863, o_STM32_TX_Byte_c_862, 
            o_STM32_TX_Byte_c_861, o_STM32_TX_Byte_c_860, o_STM32_TX_Byte_c_859, 
            o_STM32_TX_Byte_c_858, o_STM32_TX_Byte_c_857, o_STM32_TX_Byte_c_856, 
            o_STM32_TX_Byte_c_855, o_STM32_TX_Byte_c_854, o_STM32_TX_Byte_c_853, 
            o_STM32_TX_Byte_c_852, o_STM32_TX_Byte_c_851, o_STM32_TX_Byte_c_850, 
            o_STM32_TX_Byte_c_849, o_STM32_TX_Byte_c_848, o_STM32_TX_Byte_c_847, 
            o_STM32_TX_Byte_c_846, o_STM32_TX_Byte_c_845, o_STM32_TX_Byte_c_844, 
            o_STM32_TX_Byte_c_843, o_STM32_TX_Byte_c_842, o_STM32_TX_Byte_c_841, 
            o_STM32_TX_Byte_c_840, o_STM32_TX_Byte_c_839, o_STM32_TX_Byte_c_838, 
            o_STM32_TX_Byte_c_837, o_STM32_TX_Byte_c_836, o_STM32_TX_Byte_c_835, 
            o_STM32_TX_Byte_c_834, o_STM32_TX_Byte_c_833, o_STM32_TX_Byte_c_832, 
            o_STM32_TX_Byte_c_831, o_STM32_TX_Byte_c_830, o_STM32_TX_Byte_c_829, 
            o_STM32_TX_Byte_c_828, o_STM32_TX_Byte_c_827, o_STM32_TX_Byte_c_826, 
            o_STM32_TX_Byte_c_825, o_STM32_TX_Byte_c_824, o_STM32_TX_Byte_c_823, 
            o_STM32_TX_Byte_c_822, o_STM32_TX_Byte_c_821, o_STM32_TX_Byte_c_820, 
            o_STM32_TX_Byte_c_819, o_STM32_TX_Byte_c_818, o_STM32_TX_Byte_c_817, 
            o_STM32_TX_Byte_c_816, o_STM32_TX_Byte_c_815, o_STM32_TX_Byte_c_814, 
            o_STM32_TX_Byte_c_813, o_STM32_TX_Byte_c_812, o_STM32_TX_Byte_c_811, 
            o_STM32_TX_Byte_c_810, o_STM32_TX_Byte_c_809, o_STM32_TX_Byte_c_808, 
            o_STM32_TX_Byte_c_807, o_STM32_TX_Byte_c_806, o_STM32_TX_Byte_c_805, 
            o_STM32_TX_Byte_c_804, o_STM32_TX_Byte_c_803, o_STM32_TX_Byte_c_802, 
            o_STM32_TX_Byte_c_801, o_STM32_TX_Byte_c_800, o_STM32_TX_Byte_c_799, 
            o_STM32_TX_Byte_c_798, o_STM32_TX_Byte_c_797, o_STM32_TX_Byte_c_796, 
            o_STM32_TX_Byte_c_795, o_STM32_TX_Byte_c_794, o_STM32_TX_Byte_c_793, 
            o_STM32_TX_Byte_c_792, o_STM32_TX_Byte_c_791, o_STM32_TX_Byte_c_790, 
            o_STM32_TX_Byte_c_789, o_STM32_TX_Byte_c_788, o_STM32_TX_Byte_c_787, 
            o_STM32_TX_Byte_c_786, o_STM32_TX_Byte_c_785, o_STM32_TX_Byte_c_784, 
            o_STM32_TX_Byte_c_783, o_STM32_TX_Byte_c_782, o_STM32_TX_Byte_c_781, 
            o_STM32_TX_Byte_c_780, o_STM32_TX_Byte_c_779, o_STM32_TX_Byte_c_778, 
            o_STM32_TX_Byte_c_777, o_STM32_TX_Byte_c_776, o_STM32_TX_Byte_c_775, 
            o_STM32_TX_Byte_c_774, o_STM32_TX_Byte_c_773, o_STM32_TX_Byte_c_772, 
            o_STM32_TX_Byte_c_771, o_STM32_TX_Byte_c_770, o_STM32_TX_Byte_c_769, 
            o_STM32_TX_Byte_c_768, o_STM32_TX_Byte_c_767, o_STM32_TX_Byte_c_766, 
            o_STM32_TX_Byte_c_765, o_STM32_TX_Byte_c_764, o_STM32_TX_Byte_c_763, 
            o_STM32_TX_Byte_c_762, o_STM32_TX_Byte_c_761, o_STM32_TX_Byte_c_760, 
            o_STM32_TX_Byte_c_759, o_STM32_TX_Byte_c_758, o_STM32_TX_Byte_c_757, 
            o_STM32_TX_Byte_c_756, o_STM32_TX_Byte_c_755, o_STM32_TX_Byte_c_754, 
            o_STM32_TX_Byte_c_753, o_STM32_TX_Byte_c_752, o_STM32_TX_Byte_c_751, 
            o_STM32_TX_Byte_c_750, o_STM32_TX_Byte_c_749, o_STM32_TX_Byte_c_748, 
            o_STM32_TX_Byte_c_747, o_STM32_TX_Byte_c_746, o_STM32_TX_Byte_c_745, 
            o_STM32_TX_Byte_c_744, o_STM32_TX_Byte_c_743, o_STM32_TX_Byte_c_742, 
            o_STM32_TX_Byte_c_741, o_STM32_TX_Byte_c_740, o_STM32_TX_Byte_c_739, 
            o_STM32_TX_Byte_c_738, o_STM32_TX_Byte_c_737, o_STM32_TX_Byte_c_736, 
            o_STM32_TX_Byte_c_735, o_STM32_TX_Byte_c_734, o_STM32_TX_Byte_c_733, 
            o_STM32_TX_Byte_c_732, o_STM32_TX_Byte_c_731, o_STM32_TX_Byte_c_730, 
            o_STM32_TX_Byte_c_729, o_STM32_TX_Byte_c_728, o_STM32_TX_Byte_c_727, 
            o_STM32_TX_Byte_c_726, o_STM32_TX_Byte_c_725, o_STM32_TX_Byte_c_724, 
            o_STM32_TX_Byte_c_723, o_STM32_TX_Byte_c_722, o_STM32_TX_Byte_c_721, 
            o_STM32_TX_Byte_c_720, o_STM32_TX_Byte_c_719, o_STM32_TX_Byte_c_718, 
            o_STM32_TX_Byte_c_717, o_STM32_TX_Byte_c_716, o_STM32_TX_Byte_c_715, 
            o_STM32_TX_Byte_c_714, o_STM32_TX_Byte_c_713, o_STM32_TX_Byte_c_712, 
            o_STM32_TX_Byte_c_711, o_STM32_TX_Byte_c_710, o_STM32_TX_Byte_c_709, 
            o_STM32_TX_Byte_c_708, o_STM32_TX_Byte_c_707, o_STM32_TX_Byte_c_706, 
            o_STM32_TX_Byte_c_705, o_STM32_TX_Byte_c_704, o_STM32_TX_Byte_c_703, 
            o_STM32_TX_Byte_c_702, o_STM32_TX_Byte_c_701, o_STM32_TX_Byte_c_700, 
            o_STM32_TX_Byte_c_699, o_STM32_TX_Byte_c_698, o_STM32_TX_Byte_c_697, 
            o_STM32_TX_Byte_c_696, o_STM32_TX_Byte_c_695, o_STM32_TX_Byte_c_694, 
            o_STM32_TX_Byte_c_693, o_STM32_TX_Byte_c_692, o_STM32_TX_Byte_c_691, 
            o_STM32_TX_Byte_c_690, o_STM32_TX_Byte_c_689, o_STM32_TX_Byte_c_688, 
            o_STM32_TX_Byte_c_687, o_STM32_TX_Byte_c_686, o_STM32_TX_Byte_c_685, 
            o_STM32_TX_Byte_c_684, o_STM32_TX_Byte_c_683, o_STM32_TX_Byte_c_682, 
            o_STM32_TX_Byte_c_681, o_STM32_TX_Byte_c_680, o_STM32_TX_Byte_c_679, 
            o_STM32_TX_Byte_c_678, o_STM32_TX_Byte_c_677, o_STM32_TX_Byte_c_676, 
            o_STM32_TX_Byte_c_675, o_STM32_TX_Byte_c_674, o_STM32_TX_Byte_c_673, 
            o_STM32_TX_Byte_c_672, o_STM32_TX_Byte_c_671, o_STM32_TX_Byte_c_670, 
            o_STM32_TX_Byte_c_669, o_STM32_TX_Byte_c_668, o_STM32_TX_Byte_c_667, 
            o_STM32_TX_Byte_c_666, o_STM32_TX_Byte_c_665, o_STM32_TX_Byte_c_664, 
            o_STM32_TX_Byte_c_663, o_STM32_TX_Byte_c_662, o_STM32_TX_Byte_c_661, 
            o_STM32_TX_Byte_c_660, o_STM32_TX_Byte_c_659, o_STM32_TX_Byte_c_658, 
            o_STM32_TX_Byte_c_657, o_STM32_TX_Byte_c_656, o_STM32_TX_Byte_c_655, 
            o_STM32_TX_Byte_c_654, o_STM32_TX_Byte_c_653, o_STM32_TX_Byte_c_652, 
            o_STM32_TX_Byte_c_651, o_STM32_TX_Byte_c_650, o_STM32_TX_Byte_c_649, 
            o_STM32_TX_Byte_c_648, o_STM32_TX_Byte_c_647, o_STM32_TX_Byte_c_646, 
            o_STM32_TX_Byte_c_645, o_STM32_TX_Byte_c_644, o_STM32_TX_Byte_c_643, 
            o_STM32_TX_Byte_c_642, o_STM32_TX_Byte_c_641, o_STM32_TX_Byte_c_640, 
            o_STM32_TX_Byte_c_639, o_STM32_TX_Byte_c_638, o_STM32_TX_Byte_c_637, 
            o_STM32_TX_Byte_c_636, o_STM32_TX_Byte_c_635, o_STM32_TX_Byte_c_634, 
            o_STM32_TX_Byte_c_633, o_STM32_TX_Byte_c_632, o_STM32_TX_Byte_c_631, 
            o_STM32_TX_Byte_c_630, o_STM32_TX_Byte_c_629, o_STM32_TX_Byte_c_628, 
            o_STM32_TX_Byte_c_627, o_STM32_TX_Byte_c_626, o_STM32_TX_Byte_c_625, 
            o_STM32_TX_Byte_c_624, o_STM32_TX_Byte_c_623, o_STM32_TX_Byte_c_622, 
            o_STM32_TX_Byte_c_621, o_STM32_TX_Byte_c_620, o_STM32_TX_Byte_c_619, 
            o_STM32_TX_Byte_c_618, o_STM32_TX_Byte_c_617, o_STM32_TX_Byte_c_616, 
            o_STM32_TX_Byte_c_615, o_STM32_TX_Byte_c_614, o_STM32_TX_Byte_c_613, 
            o_STM32_TX_Byte_c_612, o_STM32_TX_Byte_c_611, o_STM32_TX_Byte_c_610, 
            o_STM32_TX_Byte_c_609, o_STM32_TX_Byte_c_608, o_STM32_TX_Byte_c_607, 
            o_STM32_TX_Byte_c_606, o_STM32_TX_Byte_c_605, o_STM32_TX_Byte_c_604, 
            o_STM32_TX_Byte_c_603, o_STM32_TX_Byte_c_602, o_STM32_TX_Byte_c_601, 
            o_STM32_TX_Byte_c_600, o_STM32_TX_Byte_c_599, o_STM32_TX_Byte_c_598, 
            o_STM32_TX_Byte_c_597, o_STM32_TX_Byte_c_596, o_STM32_TX_Byte_c_595, 
            o_STM32_TX_Byte_c_594, o_STM32_TX_Byte_c_593, o_STM32_TX_Byte_c_592, 
            o_STM32_TX_Byte_c_591, o_STM32_TX_Byte_c_590, o_STM32_TX_Byte_c_589, 
            o_STM32_TX_Byte_c_588, o_STM32_TX_Byte_c_587, o_STM32_TX_Byte_c_586, 
            o_STM32_TX_Byte_c_585, o_STM32_TX_Byte_c_584, o_STM32_TX_Byte_c_583, 
            o_STM32_TX_Byte_c_582, o_STM32_TX_Byte_c_581, o_STM32_TX_Byte_c_580, 
            o_STM32_TX_Byte_c_579, o_STM32_TX_Byte_c_578, o_STM32_TX_Byte_c_577, 
            o_STM32_TX_Byte_c_576, o_STM32_TX_Byte_c_575, o_STM32_TX_Byte_c_574, 
            o_STM32_TX_Byte_c_573, o_STM32_TX_Byte_c_572, o_STM32_TX_Byte_c_571, 
            o_STM32_TX_Byte_c_570, o_STM32_TX_Byte_c_569, o_STM32_TX_Byte_c_568, 
            o_STM32_TX_Byte_c_567, o_STM32_TX_Byte_c_566, o_STM32_TX_Byte_c_565, 
            o_STM32_TX_Byte_c_564, o_STM32_TX_Byte_c_563, o_STM32_TX_Byte_c_562, 
            o_STM32_TX_Byte_c_561, o_STM32_TX_Byte_c_560, o_STM32_TX_Byte_c_559, 
            o_STM32_TX_Byte_c_558, o_STM32_TX_Byte_c_557, o_STM32_TX_Byte_c_556, 
            o_STM32_TX_Byte_c_555, o_STM32_TX_Byte_c_554, o_STM32_TX_Byte_c_553, 
            o_STM32_TX_Byte_c_552, o_STM32_TX_Byte_c_551, o_STM32_TX_Byte_c_550, 
            o_STM32_TX_Byte_c_549, o_STM32_TX_Byte_c_548, o_STM32_TX_Byte_c_547, 
            o_STM32_TX_Byte_c_546, o_STM32_TX_Byte_c_545, o_STM32_TX_Byte_c_544, 
            o_STM32_TX_Byte_c_543, o_STM32_TX_Byte_c_542, o_STM32_TX_Byte_c_541, 
            o_STM32_TX_Byte_c_540, o_STM32_TX_Byte_c_539, o_STM32_TX_Byte_c_538, 
            o_STM32_TX_Byte_c_537, o_STM32_TX_Byte_c_536, o_STM32_TX_Byte_c_535, 
            o_STM32_TX_Byte_c_534, o_STM32_TX_Byte_c_533, o_STM32_TX_Byte_c_532, 
            o_STM32_TX_Byte_c_531, o_STM32_TX_Byte_c_530, o_STM32_TX_Byte_c_529, 
            o_STM32_TX_Byte_c_528, o_STM32_TX_Byte_c_527, o_STM32_TX_Byte_c_526, 
            o_STM32_TX_Byte_c_525, o_STM32_TX_Byte_c_524, o_STM32_TX_Byte_c_523, 
            o_STM32_TX_Byte_c_522, o_STM32_TX_Byte_c_521, o_STM32_TX_Byte_c_520, 
            o_STM32_TX_Byte_c_519, o_STM32_TX_Byte_c_518, o_STM32_TX_Byte_c_517, 
            o_STM32_TX_Byte_c_516, o_STM32_TX_Byte_c_515, o_STM32_TX_Byte_c_514, 
            o_STM32_TX_Byte_c_513, o_STM32_TX_Byte_c_512, o_STM32_TX_Byte_c_511, 
            o_STM32_TX_Byte_c_510, o_STM32_TX_Byte_c_509, o_STM32_TX_Byte_c_508, 
            o_STM32_TX_Byte_c_507, o_STM32_TX_Byte_c_506, o_STM32_TX_Byte_c_505, 
            o_STM32_TX_Byte_c_504, o_STM32_TX_Byte_c_503, o_STM32_TX_Byte_c_502, 
            o_STM32_TX_Byte_c_501, o_STM32_TX_Byte_c_500, o_STM32_TX_Byte_c_499, 
            o_STM32_TX_Byte_c_498, o_STM32_TX_Byte_c_497, o_STM32_TX_Byte_c_496, 
            o_STM32_TX_Byte_c_495, o_STM32_TX_Byte_c_494, o_STM32_TX_Byte_c_493, 
            o_STM32_TX_Byte_c_492, o_STM32_TX_Byte_c_491, o_STM32_TX_Byte_c_490, 
            o_STM32_TX_Byte_c_489, o_STM32_TX_Byte_c_488, o_STM32_TX_Byte_c_487, 
            o_STM32_TX_Byte_c_486, o_STM32_TX_Byte_c_485, o_STM32_TX_Byte_c_484, 
            o_STM32_TX_Byte_c_483, o_STM32_TX_Byte_c_482, o_STM32_TX_Byte_c_481, 
            o_STM32_TX_Byte_c_480, o_STM32_TX_Byte_c_479, o_STM32_TX_Byte_c_478, 
            o_STM32_TX_Byte_c_477, o_STM32_TX_Byte_c_476, o_STM32_TX_Byte_c_475, 
            o_STM32_TX_Byte_c_474, o_STM32_TX_Byte_c_473, o_STM32_TX_Byte_c_472, 
            o_STM32_TX_Byte_c_471, o_STM32_TX_Byte_c_470, o_STM32_TX_Byte_c_469, 
            o_STM32_TX_Byte_c_468, o_STM32_TX_Byte_c_467, o_STM32_TX_Byte_c_466, 
            o_STM32_TX_Byte_c_465, o_STM32_TX_Byte_c_464, o_STM32_TX_Byte_c_463, 
            o_STM32_TX_Byte_c_462, o_STM32_TX_Byte_c_461, o_STM32_TX_Byte_c_460, 
            o_STM32_TX_Byte_c_459, o_STM32_TX_Byte_c_458, o_STM32_TX_Byte_c_457, 
            o_STM32_TX_Byte_c_456, o_STM32_TX_Byte_c_455, o_STM32_TX_Byte_c_454, 
            o_STM32_TX_Byte_c_453, o_STM32_TX_Byte_c_452, o_STM32_TX_Byte_c_451, 
            o_STM32_TX_Byte_c_450, o_STM32_TX_Byte_c_449, o_STM32_TX_Byte_c_448, 
            o_STM32_TX_Byte_c_447, o_STM32_TX_Byte_c_446, o_STM32_TX_Byte_c_445, 
            o_STM32_TX_Byte_c_444, o_STM32_TX_Byte_c_443, o_STM32_TX_Byte_c_442, 
            o_STM32_TX_Byte_c_441, o_STM32_TX_Byte_c_440, o_STM32_TX_Byte_c_439, 
            o_STM32_TX_Byte_c_438, o_STM32_TX_Byte_c_437, o_STM32_TX_Byte_c_436, 
            o_STM32_TX_Byte_c_435, o_STM32_TX_Byte_c_434, o_STM32_TX_Byte_c_433, 
            o_STM32_TX_Byte_c_432, o_STM32_TX_Byte_c_431, o_STM32_TX_Byte_c_430, 
            o_STM32_TX_Byte_c_429, o_STM32_TX_Byte_c_428, o_STM32_TX_Byte_c_427, 
            o_STM32_TX_Byte_c_426, o_STM32_TX_Byte_c_425, o_STM32_TX_Byte_c_424, 
            o_STM32_TX_Byte_c_423, o_STM32_TX_Byte_c_422, o_STM32_TX_Byte_c_421, 
            o_STM32_TX_Byte_c_420, o_STM32_TX_Byte_c_419, o_STM32_TX_Byte_c_418, 
            o_STM32_TX_Byte_c_417, o_STM32_TX_Byte_c_416, o_STM32_TX_Byte_c_415, 
            o_STM32_TX_Byte_c_414, o_STM32_TX_Byte_c_413, o_STM32_TX_Byte_c_412, 
            o_STM32_TX_Byte_c_411, o_STM32_TX_Byte_c_410, o_STM32_TX_Byte_c_409, 
            o_STM32_TX_Byte_c_408, o_STM32_TX_Byte_c_407, o_STM32_TX_Byte_c_406, 
            o_STM32_TX_Byte_c_405, o_STM32_TX_Byte_c_404, o_STM32_TX_Byte_c_403, 
            o_STM32_TX_Byte_c_402, o_STM32_TX_Byte_c_401, o_STM32_TX_Byte_c_400, 
            o_STM32_TX_Byte_c_399, o_STM32_TX_Byte_c_398, o_STM32_TX_Byte_c_397, 
            o_STM32_TX_Byte_c_396, o_STM32_TX_Byte_c_395, o_STM32_TX_Byte_c_394, 
            o_STM32_TX_Byte_c_393, o_STM32_TX_Byte_c_392, o_STM32_TX_Byte_c_391, 
            o_STM32_TX_Byte_c_390, o_STM32_TX_Byte_c_389, o_STM32_TX_Byte_c_388, 
            o_STM32_TX_Byte_c_387, o_STM32_TX_Byte_c_386, o_STM32_TX_Byte_c_385, 
            o_STM32_TX_Byte_c_384, o_STM32_TX_Byte_c_383, o_STM32_TX_Byte_c_382, 
            o_STM32_TX_Byte_c_381, o_STM32_TX_Byte_c_380, o_STM32_TX_Byte_c_379, 
            o_STM32_TX_Byte_c_378, o_STM32_TX_Byte_c_377, o_STM32_TX_Byte_c_376, 
            o_STM32_TX_Byte_c_375, o_STM32_TX_Byte_c_374, o_STM32_TX_Byte_c_373, 
            o_STM32_TX_Byte_c_372, o_STM32_TX_Byte_c_371, o_STM32_TX_Byte_c_370, 
            o_STM32_TX_Byte_c_369, o_STM32_TX_Byte_c_368, o_STM32_TX_Byte_c_367, 
            o_STM32_TX_Byte_c_366, o_STM32_TX_Byte_c_365, o_STM32_TX_Byte_c_364, 
            o_STM32_TX_Byte_c_363, o_STM32_TX_Byte_c_362, o_STM32_TX_Byte_c_361, 
            o_STM32_TX_Byte_c_360, o_STM32_TX_Byte_c_359, o_STM32_TX_Byte_c_358, 
            o_STM32_TX_Byte_c_357, o_STM32_TX_Byte_c_356, o_STM32_TX_Byte_c_355, 
            o_STM32_TX_Byte_c_354, o_STM32_TX_Byte_c_353, o_STM32_TX_Byte_c_352, 
            o_STM32_TX_Byte_c_351, o_STM32_TX_Byte_c_350, o_STM32_TX_Byte_c_349, 
            o_STM32_TX_Byte_c_348, o_STM32_TX_Byte_c_347, o_STM32_TX_Byte_c_346, 
            o_STM32_TX_Byte_c_345, o_STM32_TX_Byte_c_344, o_STM32_TX_Byte_c_343, 
            o_STM32_TX_Byte_c_342, o_STM32_TX_Byte_c_341, o_STM32_TX_Byte_c_340, 
            o_STM32_TX_Byte_c_339, o_STM32_TX_Byte_c_338, o_STM32_TX_Byte_c_337, 
            o_STM32_TX_Byte_c_336, o_STM32_TX_Byte_c_335, o_STM32_TX_Byte_c_334, 
            o_STM32_TX_Byte_c_333, o_STM32_TX_Byte_c_332, o_STM32_TX_Byte_c_331, 
            o_STM32_TX_Byte_c_330, o_STM32_TX_Byte_c_329, o_STM32_TX_Byte_c_328, 
            o_STM32_TX_Byte_c_327, o_STM32_TX_Byte_c_326, o_STM32_TX_Byte_c_325, 
            o_STM32_TX_Byte_c_324, o_STM32_TX_Byte_c_323, o_STM32_TX_Byte_c_322, 
            o_STM32_TX_Byte_c_321, o_STM32_TX_Byte_c_320, o_STM32_TX_Byte_c_319, 
            o_STM32_TX_Byte_c_318, o_STM32_TX_Byte_c_317, o_STM32_TX_Byte_c_316, 
            o_STM32_TX_Byte_c_315, o_STM32_TX_Byte_c_314, o_STM32_TX_Byte_c_313, 
            o_STM32_TX_Byte_c_312, o_STM32_TX_Byte_c_311, o_STM32_TX_Byte_c_310, 
            o_STM32_TX_Byte_c_309, o_STM32_TX_Byte_c_308, o_STM32_TX_Byte_c_307, 
            o_STM32_TX_Byte_c_306, o_STM32_TX_Byte_c_305, o_STM32_TX_Byte_c_304, 
            o_STM32_TX_Byte_c_303, o_STM32_TX_Byte_c_302, o_STM32_TX_Byte_c_301, 
            o_STM32_TX_Byte_c_300, o_STM32_TX_Byte_c_299, o_STM32_TX_Byte_c_298, 
            o_STM32_TX_Byte_c_297, o_STM32_TX_Byte_c_296, o_STM32_TX_Byte_c_295, 
            o_STM32_TX_Byte_c_294, o_STM32_TX_Byte_c_293, o_STM32_TX_Byte_c_292, 
            o_STM32_TX_Byte_c_291, o_STM32_TX_Byte_c_290, o_STM32_TX_Byte_c_289, 
            o_STM32_TX_Byte_c_288, o_STM32_TX_Byte_c_287, o_STM32_TX_Byte_c_286, 
            o_STM32_TX_Byte_c_285, o_STM32_TX_Byte_c_284, o_STM32_TX_Byte_c_283, 
            o_STM32_TX_Byte_c_282, o_STM32_TX_Byte_c_281, o_STM32_TX_Byte_c_280, 
            o_STM32_TX_Byte_c_279, o_STM32_TX_Byte_c_278, o_STM32_TX_Byte_c_277, 
            o_STM32_TX_Byte_c_276, o_STM32_TX_Byte_c_275, o_STM32_TX_Byte_c_274, 
            o_STM32_TX_Byte_c_273, o_STM32_TX_Byte_c_272, o_STM32_TX_Byte_c_271, 
            o_STM32_TX_Byte_c_270, o_STM32_TX_Byte_c_269, o_STM32_TX_Byte_c_268, 
            o_STM32_TX_Byte_c_267, o_STM32_TX_Byte_c_266, o_STM32_TX_Byte_c_265, 
            o_STM32_TX_Byte_c_264, o_STM32_TX_Byte_c_263, o_STM32_TX_Byte_c_262, 
            o_STM32_TX_Byte_c_261, o_STM32_TX_Byte_c_260, o_STM32_TX_Byte_c_259, 
            o_STM32_TX_Byte_c_258, o_STM32_TX_Byte_c_257, o_STM32_TX_Byte_c_256, 
            o_STM32_TX_Byte_c_255, o_STM32_TX_Byte_c_254, o_STM32_TX_Byte_c_253, 
            o_STM32_TX_Byte_c_252, o_STM32_TX_Byte_c_251, o_STM32_TX_Byte_c_250, 
            o_STM32_TX_Byte_c_249, o_STM32_TX_Byte_c_248, o_STM32_TX_Byte_c_247, 
            o_STM32_TX_Byte_c_246, o_STM32_TX_Byte_c_245, o_STM32_TX_Byte_c_244, 
            o_STM32_TX_Byte_c_243, o_STM32_TX_Byte_c_242, o_STM32_TX_Byte_c_241, 
            o_STM32_TX_Byte_c_240, o_STM32_TX_Byte_c_239, o_STM32_TX_Byte_c_238, 
            o_STM32_TX_Byte_c_237, o_STM32_TX_Byte_c_236, o_STM32_TX_Byte_c_235, 
            o_STM32_TX_Byte_c_234, o_STM32_TX_Byte_c_233, o_STM32_TX_Byte_c_232, 
            o_STM32_TX_Byte_c_231, o_STM32_TX_Byte_c_230, o_STM32_TX_Byte_c_229, 
            o_STM32_TX_Byte_c_228, o_STM32_TX_Byte_c_227, o_STM32_TX_Byte_c_226, 
            o_STM32_TX_Byte_c_225, o_STM32_TX_Byte_c_224, o_STM32_TX_Byte_c_223, 
            o_STM32_TX_Byte_c_222, o_STM32_TX_Byte_c_221, o_STM32_TX_Byte_c_220, 
            o_STM32_TX_Byte_c_219, o_STM32_TX_Byte_c_218, o_STM32_TX_Byte_c_217, 
            o_STM32_TX_Byte_c_216, o_STM32_TX_Byte_c_215, o_STM32_TX_Byte_c_214, 
            o_STM32_TX_Byte_c_213, o_STM32_TX_Byte_c_212, o_STM32_TX_Byte_c_211, 
            o_STM32_TX_Byte_c_210, o_STM32_TX_Byte_c_209, o_STM32_TX_Byte_c_208, 
            o_STM32_TX_Byte_c_207, o_STM32_TX_Byte_c_206, o_STM32_TX_Byte_c_205, 
            o_STM32_TX_Byte_c_204, o_STM32_TX_Byte_c_203, o_STM32_TX_Byte_c_202, 
            o_STM32_TX_Byte_c_201, o_STM32_TX_Byte_c_200, o_STM32_TX_Byte_c_199, 
            o_STM32_TX_Byte_c_198, o_STM32_TX_Byte_c_197, o_STM32_TX_Byte_c_196, 
            o_STM32_TX_Byte_c_195, o_STM32_TX_Byte_c_194, o_STM32_TX_Byte_c_193, 
            o_STM32_TX_Byte_c_192, o_STM32_TX_Byte_c_191, o_STM32_TX_Byte_c_190, 
            o_STM32_TX_Byte_c_189, o_STM32_TX_Byte_c_188, o_STM32_TX_Byte_c_187, 
            o_STM32_TX_Byte_c_186, o_STM32_TX_Byte_c_185, o_STM32_TX_Byte_c_184, 
            o_STM32_TX_Byte_c_183, o_STM32_TX_Byte_c_182, o_STM32_TX_Byte_c_181, 
            o_STM32_TX_Byte_c_180, o_STM32_TX_Byte_c_179, o_STM32_TX_Byte_c_178, 
            o_STM32_TX_Byte_c_177, o_STM32_TX_Byte_c_176, o_STM32_TX_Byte_c_175, 
            o_STM32_TX_Byte_c_174, o_STM32_TX_Byte_c_173, o_STM32_TX_Byte_c_172, 
            o_STM32_TX_Byte_c_171, o_STM32_TX_Byte_c_170, o_STM32_TX_Byte_c_169, 
            o_STM32_TX_Byte_c_168, o_STM32_TX_Byte_c_167, o_STM32_TX_Byte_c_166, 
            o_STM32_TX_Byte_c_165, o_STM32_TX_Byte_c_164, o_STM32_TX_Byte_c_163, 
            o_STM32_TX_Byte_c_162, o_STM32_TX_Byte_c_161, o_STM32_TX_Byte_c_160, 
            o_STM32_TX_Byte_c_159, o_STM32_TX_Byte_c_158, o_STM32_TX_Byte_c_157, 
            o_STM32_TX_Byte_c_156, o_STM32_TX_Byte_c_155, o_STM32_TX_Byte_c_154, 
            o_STM32_TX_Byte_c_153, o_STM32_TX_Byte_c_152, o_STM32_TX_Byte_c_151, 
            o_STM32_TX_Byte_c_150, o_STM32_TX_Byte_c_149, o_STM32_TX_Byte_c_148, 
            o_STM32_TX_Byte_c_147, o_STM32_TX_Byte_c_146, o_STM32_TX_Byte_c_145, 
            o_STM32_TX_Byte_c_144, o_STM32_TX_Byte_c_143, o_STM32_TX_Byte_c_142, 
            o_STM32_SPI_Clk_c, o_STM32_TX_Byte_c_141, o_STM32_TX_Byte_c_140, 
            o_STM32_TX_Byte_c_139, o_STM32_TX_Byte_c_138, o_STM32_TX_Byte_c_137, 
            o_STM32_TX_Byte_c_136, o_STM32_TX_Byte_c_135, o_STM32_TX_Byte_c_134, 
            o_STM32_TX_Byte_c_133, o_STM32_TX_Byte_c_132, o_STM32_TX_Byte_c_131, 
            o_STM32_TX_Byte_c_130, o_STM32_TX_Byte_c_129, o_STM32_TX_Byte_c_128, 
            o_STM32_TX_Byte_c_127, o_STM32_TX_Byte_c_126, o_STM32_TX_Byte_c_125, 
            o_STM32_TX_Byte_c_124, o_STM32_TX_Byte_c_123, o_STM32_TX_Byte_c_122, 
            o_STM32_TX_Byte_c_121, o_STM32_TX_Byte_c_120, o_STM32_TX_Byte_c_119, 
            o_STM32_TX_Byte_c_118, o_STM32_TX_Byte_c_117, o_STM32_TX_Byte_c_116, 
            o_STM32_TX_Byte_c_115, o_STM32_TX_Byte_c_114, o_STM32_TX_Byte_c_113, 
            o_STM32_TX_Byte_c_112, o_STM32_TX_Byte_c_111, o_STM32_TX_Byte_c_110, 
            o_STM32_TX_Byte_c_109, o_STM32_TX_Byte_c_108, o_STM32_TX_Byte_c_107, 
            o_STM32_TX_Byte_c_106, o_STM32_TX_Byte_c_105, o_STM32_TX_Byte_c_104, 
            o_STM32_TX_Byte_c_103, o_STM32_TX_Byte_c_102, o_STM32_TX_Byte_c_101, 
            o_STM32_TX_Byte_c_100, o_STM32_TX_Byte_c_99, o_STM32_TX_Byte_c_98, 
            o_STM32_TX_Byte_c_97, o_STM32_TX_Byte_c_96, o_STM32_TX_Byte_c_95, 
            o_STM32_TX_Byte_c_94, o_STM32_TX_Byte_c_93, o_STM32_TX_Byte_c_92, 
            o_STM32_TX_Byte_c_91, o_STM32_TX_Byte_c_90, o_STM32_TX_Byte_c_89, 
            o_STM32_TX_Byte_c_88, o_STM32_TX_Byte_c_87, o_STM32_TX_Byte_c_86, 
            o_STM32_TX_Byte_c_85, o_STM32_TX_Byte_c_84, o_STM32_TX_Byte_c_83, 
            o_STM32_TX_Byte_c_82, o_STM32_TX_Byte_c_81, o_STM32_TX_Byte_c_80, 
            o_STM32_TX_Byte_c_79, o_STM32_TX_Byte_c_78, o_STM32_TX_Byte_c_77, 
            o_STM32_TX_Byte_c_76, o_STM32_TX_Byte_c_75, o_STM32_TX_Byte_c_74, 
            o_STM32_TX_Byte_c_73, o_STM32_TX_Byte_c_72, o_STM32_TX_Byte_c_71, 
            o_STM32_TX_Byte_c_70, o_STM32_TX_Byte_c_69, o_STM32_TX_Byte_c_68, 
            o_STM32_TX_Byte_c_67, o_STM32_TX_Byte_c_66, o_STM32_TX_Byte_c_65, 
            o_STM32_TX_Byte_c_64, o_STM32_TX_Byte_c_63, o_STM32_TX_Byte_c_62, 
            o_STM32_TX_Byte_c_61, o_STM32_TX_Byte_c_60, o_STM32_TX_Byte_c_59, 
            o_STM32_TX_Byte_c_58, o_STM32_TX_Byte_c_57, o_STM32_TX_Byte_c_56, 
            o_STM32_TX_Byte_c_55, o_STM32_TX_Byte_c_54, o_STM32_TX_Byte_c_53, 
            o_STM32_TX_Byte_c_52, o_STM32_TX_Byte_c_51, o_STM32_TX_Byte_c_50, 
            o_STM32_TX_Byte_c_49, maxfan_replicated_net_49, o_STM32_TX_Byte_c_48, 
            o_STM32_TX_Byte_c_47, o_STM32_TX_Byte_c_46, o_STM32_TX_Byte_c_45, 
            o_STM32_TX_Byte_c_44, o_STM32_TX_Byte_c_43, o_STM32_TX_Byte_c_42, 
            o_STM32_TX_Byte_c_41, o_STM32_TX_Byte_c_40, o_STM32_TX_Byte_c_39, 
            o_STM32_TX_Byte_c_38, o_STM32_TX_Byte_c_37, o_STM32_TX_Byte_c_36, 
            o_STM32_TX_Byte_c_35, o_STM32_TX_Byte_c_34, o_STM32_TX_Byte_c_33, 
            o_STM32_TX_Byte_c_32, o_STM32_TX_Byte_c_31, o_STM32_TX_Byte_c_30, 
            o_STM32_TX_Byte_c_29, o_STM32_TX_Byte_c_28, o_STM32_TX_Byte_c_27, 
            o_STM32_TX_Byte_c_26, o_STM32_TX_Byte_c_25, o_STM32_TX_Byte_c_24, 
            o_STM32_TX_Byte_c_23, o_STM32_TX_Byte_c_22, o_STM32_TX_Byte_c_21, 
            o_STM32_TX_Byte_c_20, o_STM32_TX_Byte_c_19, o_STM32_TX_Byte_c_18, 
            o_STM32_TX_Byte_c_17, o_STM32_TX_Byte_c_16, o_STM32_TX_Byte_c_15, 
            o_STM32_TX_Byte_c_14, o_STM32_TX_Byte_c_13, o_STM32_TX_Byte_c_12, 
            o_STM32_TX_Byte_c_11, o_STM32_TX_Byte_c_10, o_STM32_TX_Byte_c_9, 
            o_STM32_TX_Byte_c_8, o_STM32_TX_Byte_c_7, o_STM32_TX_Byte_c_6, 
            o_STM32_TX_Byte_c_5, o_STM32_TX_Byte_c_4, o_STM32_TX_Byte_c_3, 
            o_STM32_TX_Byte_c_2, o_STM32_TX_Byte_c_1);
    (* lut_function="(!(A+(B+((D)+!C))))", maxfan_replicated_inst=1 *) LUT4 i27942_4_lut_rep_193 (.A(n35046), 
            .B(n2205), .C(n7_adj_4717), .D(n43783), .Z(maxfan_replicated_net_23));
    defparam i27942_4_lut_rep_193.INIT = "0x0010";
    
endmodule

//
// Verilog Description of module \Controller_RHD64_FIFO(clks_per_half_bit=4) 
//

module \Controller_RHD64_FIFO(clks_per_half_bit=4) (output o_RHD64_RX_Byte_Falling_c_0, 
            output o_RHD64_RX_DV_c, output o_FIFO_Data_c_0, input i_Clk_c, 
            input n51850, output o_FIFO_WE_c, input n51853, output o_RHD64_RX_Byte_Rising_c_15, 
            output o_FIFO_Data_c_31, output o_RHD64_RX_Byte_Rising_c_14, 
            output o_FIFO_Data_c_30, output o_RHD64_RX_Byte_Rising_c_13, 
            output o_FIFO_Data_c_29, input n51852, output o_RHD64_RX_Byte_Rising_c_12, 
            output o_FIFO_Data_c_28, output o_RHD64_RX_Byte_Rising_c_11, 
            output o_FIFO_Data_c_27, output o_RHD64_RX_Byte_Rising_c_10, 
            output o_FIFO_Data_c_26, output o_RHD64_RX_Byte_Rising_c_9, 
            output o_FIFO_Data_c_25, output o_RHD64_RX_Byte_Rising_c_8, 
            output o_FIFO_Data_c_24, output o_RHD64_RX_Byte_Rising_c_7, 
            output o_FIFO_Data_c_23, output o_RHD64_RX_Byte_Rising_c_6, 
            output o_FIFO_Data_c_22, output o_RHD64_RX_Byte_Rising_c_5, 
            output o_FIFO_Data_c_21, output o_RHD64_RX_Byte_Rising_c_4, 
            output o_FIFO_Data_c_20, output o_RHD64_RX_Byte_Rising_c_3, 
            output o_FIFO_Data_c_19, output o_RHD64_RX_Byte_Rising_c_2, 
            output o_FIFO_Data_c_18, output o_RHD64_RX_Byte_Rising_c_1, 
            output o_FIFO_Data_c_17, output o_RHD64_RX_Byte_Rising_c_0, 
            output o_FIFO_Data_c_16, output o_RHD64_RX_Byte_Falling_c_15, 
            output o_FIFO_Data_c_15, output o_RHD64_RX_Byte_Falling_c_14, 
            output o_FIFO_Data_c_14, output o_RHD64_RX_Byte_Falling_c_13, 
            output o_FIFO_Data_c_13, output o_RHD64_RX_Byte_Falling_c_12, 
            output o_FIFO_Data_c_12, output o_RHD64_RX_Byte_Falling_c_11, 
            output o_FIFO_Data_c_11, output o_RHD64_RX_Byte_Falling_c_10, 
            output o_FIFO_Data_c_10, output o_RHD64_RX_Byte_Falling_c_9, 
            output o_FIFO_Data_c_9, output o_RHD64_RX_Byte_Falling_c_8, 
            output o_FIFO_Data_c_8, output o_RHD64_RX_Byte_Falling_c_7, 
            output o_FIFO_Data_c_7, output o_RHD64_RX_Byte_Falling_c_6, 
            output o_FIFO_Data_c_6, output o_RHD64_RX_Byte_Falling_c_5, 
            output o_FIFO_Data_c_5, output o_RHD64_RX_Byte_Falling_c_4, 
            output o_FIFO_Data_c_4, output o_RHD64_RX_Byte_Falling_c_3, 
            output o_FIFO_Data_c_3, output o_RHD64_RX_Byte_Falling_c_2, 
            output o_FIFO_Data_c_2, output o_RHD64_RX_Byte_Falling_c_1, 
            output o_FIFO_Data_c_1, input o_FIFO_RE_c, input n51854, input o_RHD64_TX_DV_c, 
            output o_RHD64_SPI_CS_n_c, output o_RHD64_TX_Ready_c, input o_RHD64_TX_Byte_c_0, 
            output o_RHD64_SPI_MOSI_c, input VCC_net, output o_RHD64_SPI_Clk_c, 
            input n51851, input o_RHD64_TX_Byte_c_15, input o_RHD64_TX_Byte_c_14, 
            input o_RHD64_TX_Byte_c_13, input o_RHD64_TX_Byte_c_12, input o_RHD64_TX_Byte_c_11, 
            input o_RHD64_TX_Byte_c_10, input o_RHD64_TX_Byte_c_9, input o_RHD64_TX_Byte_c_8, 
            input o_RHD64_TX_Byte_c_7, input o_RHD64_TX_Byte_c_6, input o_RHD64_TX_Byte_c_5, 
            input o_RHD64_TX_Byte_c_4, input o_RHD64_TX_Byte_c_3, input o_RHD64_TX_Byte_c_2, 
            input o_RHD64_TX_Byte_c_1, input i_RHD64_SPI_MISO_c, input GND_net, 
            output o_FIFO_EMPTY_c, output o_FIFO_AFULL_c, output o_FIFO_Q_c_0, 
            output o_FIFO_FULL_c, output o_FIFO_AEMPTY_c, output o_FIFO_Q_c_31, 
            output o_FIFO_Q_c_30, output o_FIFO_Q_c_29, output o_FIFO_Q_c_28, 
            output o_FIFO_Q_c_27, output o_FIFO_Q_c_26, output o_FIFO_Q_c_25, 
            output o_FIFO_Q_c_24, output o_FIFO_Q_c_23, output o_FIFO_Q_c_22, 
            output o_FIFO_Q_c_21, output o_FIFO_Q_c_20, output o_FIFO_Q_c_19, 
            output o_FIFO_Q_c_18, output o_FIFO_Q_c_17, output o_FIFO_Q_c_16, 
            output o_FIFO_Q_c_15, output o_FIFO_Q_c_14, output o_FIFO_Q_c_13, 
            output o_FIFO_Q_c_12, output o_FIFO_Q_c_11, output o_FIFO_Q_c_10, 
            output o_FIFO_Q_c_9, output o_FIFO_Q_c_8, output o_FIFO_Q_c_7, 
            output o_FIFO_Q_c_6, output o_FIFO_Q_c_5, output o_FIFO_Q_c_4, 
            output o_FIFO_Q_c_3, output o_FIFO_Q_c_2, output o_FIFO_Q_c_1, 
            output o_FIFO_COUNT_c_10, output o_FIFO_COUNT_c_9, output o_FIFO_COUNT_c_8, 
            output o_FIFO_COUNT_c_7, output o_FIFO_COUNT_c_6, output o_FIFO_COUNT_c_5, 
            output o_FIFO_COUNT_c_3, output o_FIFO_COUNT_c_2, output o_FIFO_COUNT_c_1, 
            output o_FIFO_COUNT_c_0, output o_FIFO_COUNT_c_4);
    
    (* is_clock=1, lineinfo="@6(21[5],21[10])" *) wire i_Clk_c;
    
    wire \MISC.full_flag_r , \MISC.empty_flag_r , n23210, \MISC.rd_w , 
        n33984, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_WE (.D(o_RHD64_RX_DV_c), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51853), .Q(o_FIFO_WE_c));
    defparam int_FIFO_WE.REGSET = "RESET";
    defparam int_FIFO_WE.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i32 (.D(o_RHD64_RX_Byte_Rising_c_15), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51853), .Q(o_FIFO_Data_c_31));
    defparam int_FIFO_DATA_i0_i32.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i31 (.D(o_RHD64_RX_Byte_Rising_c_14), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51853), .Q(o_FIFO_Data_c_30));
    defparam int_FIFO_DATA_i0_i31.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i30 (.D(o_RHD64_RX_Byte_Rising_c_13), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_29));
    defparam int_FIFO_DATA_i0_i30.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i29 (.D(o_RHD64_RX_Byte_Rising_c_12), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_28));
    defparam int_FIFO_DATA_i0_i29.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i28 (.D(o_RHD64_RX_Byte_Rising_c_11), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_27));
    defparam int_FIFO_DATA_i0_i28.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i27 (.D(o_RHD64_RX_Byte_Rising_c_10), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_26));
    defparam int_FIFO_DATA_i0_i27.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i26 (.D(o_RHD64_RX_Byte_Rising_c_9), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_25));
    defparam int_FIFO_DATA_i0_i26.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i25 (.D(o_RHD64_RX_Byte_Rising_c_8), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_24));
    defparam int_FIFO_DATA_i0_i25.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i24 (.D(o_RHD64_RX_Byte_Rising_c_7), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_23));
    defparam int_FIFO_DATA_i0_i24.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i23 (.D(o_RHD64_RX_Byte_Rising_c_6), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_22));
    defparam int_FIFO_DATA_i0_i23.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i22 (.D(o_RHD64_RX_Byte_Rising_c_5), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_21));
    defparam int_FIFO_DATA_i0_i22.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i21 (.D(o_RHD64_RX_Byte_Rising_c_4), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_20));
    defparam int_FIFO_DATA_i0_i21.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i20 (.D(o_RHD64_RX_Byte_Rising_c_3), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_19));
    defparam int_FIFO_DATA_i0_i20.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i19 (.D(o_RHD64_RX_Byte_Rising_c_2), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_18));
    defparam int_FIFO_DATA_i0_i19.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i18 (.D(o_RHD64_RX_Byte_Rising_c_1), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_17));
    defparam int_FIFO_DATA_i0_i18.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i17 (.D(o_RHD64_RX_Byte_Rising_c_0), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_16));
    defparam int_FIFO_DATA_i0_i17.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i16 (.D(o_RHD64_RX_Byte_Falling_c_15), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_15));
    defparam int_FIFO_DATA_i0_i16.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i15 (.D(o_RHD64_RX_Byte_Falling_c_14), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_14));
    defparam int_FIFO_DATA_i0_i15.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i14 (.D(o_RHD64_RX_Byte_Falling_c_13), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_13));
    defparam int_FIFO_DATA_i0_i14.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i13 (.D(o_RHD64_RX_Byte_Falling_c_12), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_12));
    defparam int_FIFO_DATA_i0_i13.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i12 (.D(o_RHD64_RX_Byte_Falling_c_11), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_11));
    defparam int_FIFO_DATA_i0_i12.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i11 (.D(o_RHD64_RX_Byte_Falling_c_10), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_10));
    defparam int_FIFO_DATA_i0_i11.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i10 (.D(o_RHD64_RX_Byte_Falling_c_9), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_9));
    defparam int_FIFO_DATA_i0_i10.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i9 (.D(o_RHD64_RX_Byte_Falling_c_8), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_8));
    defparam int_FIFO_DATA_i0_i9.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i8 (.D(o_RHD64_RX_Byte_Falling_c_7), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_7));
    defparam int_FIFO_DATA_i0_i8.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i7 (.D(o_RHD64_RX_Byte_Falling_c_6), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_6));
    defparam int_FIFO_DATA_i0_i7.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i6 (.D(o_RHD64_RX_Byte_Falling_c_5), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_5));
    defparam int_FIFO_DATA_i0_i6.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i5 (.D(o_RHD64_RX_Byte_Falling_c_4), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_4));
    defparam int_FIFO_DATA_i0_i5.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i4 (.D(o_RHD64_RX_Byte_Falling_c_3), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_3));
    defparam int_FIFO_DATA_i0_i4.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i3 (.D(o_RHD64_RX_Byte_Falling_c_2), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_2));
    defparam int_FIFO_DATA_i0_i3.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i2 (.D(o_RHD64_RX_Byte_Falling_c_1), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(o_FIFO_Data_c_1));
    defparam int_FIFO_DATA_i0_i2.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i2.SRMODE = "ASYNC";
    (* lut_function="(!((B+!((D)+!C))+!A))", lineinfo="@2(164[5],176[9])" *) LUT4 i3568_2_lut_3_lut_4_lut (.A(o_FIFO_WE_c), 
            .B(\MISC.full_flag_r ), .C(o_FIFO_RE_c), .D(\MISC.empty_flag_r ), 
            .Z(n23210));
    defparam i3568_2_lut_3_lut_4_lut.INIT = "0x2202";
    (* lut_function="(!(A (B ((D)+!C)+!B (C+(D)))+!A ((D)+!C)))", lineinfo="@2(164[5],176[9])" *) LUT4 i13800_3_lut_4_lut (.A(o_FIFO_WE_c), 
            .B(\MISC.full_flag_r ), .C(\MISC.rd_w ), .D(n23210), .Z(n33984));
    defparam i13800_3_lut_4_lut.INIT = "0x00d2";
    (* lineinfo="@2(123[21],123[34])" *) \SPI_Master_CS(clks_per_half_bit=4,num_of_bits_per_packet=16) SPI_Master_CS_1 (i_Clk_c, 
            n51852, n51854, o_RHD64_TX_DV_c, o_RHD64_SPI_CS_n_c, o_RHD64_TX_Ready_c, 
            n51853, o_RHD64_TX_Byte_c_0, n51850, o_RHD64_RX_Byte_Rising_c_0, 
            o_RHD64_RX_Byte_Falling_c_0, o_RHD64_SPI_MOSI_c, VCC_net, 
            o_RHD64_SPI_Clk_c, o_RHD64_RX_DV_c, n51851, o_RHD64_RX_Byte_Falling_c_15, 
            o_RHD64_RX_Byte_Falling_c_14, o_RHD64_RX_Byte_Falling_c_13, 
            o_RHD64_RX_Byte_Falling_c_12, o_RHD64_RX_Byte_Falling_c_11, 
            o_RHD64_RX_Byte_Falling_c_10, o_RHD64_RX_Byte_Falling_c_9, o_RHD64_RX_Byte_Falling_c_8, 
            o_RHD64_RX_Byte_Falling_c_7, o_RHD64_RX_Byte_Falling_c_6, o_RHD64_RX_Byte_Falling_c_5, 
            o_RHD64_RX_Byte_Falling_c_4, o_RHD64_RX_Byte_Falling_c_3, o_RHD64_RX_Byte_Falling_c_2, 
            o_RHD64_RX_Byte_Falling_c_1, o_RHD64_RX_Byte_Rising_c_15, o_RHD64_RX_Byte_Rising_c_14, 
            o_RHD64_RX_Byte_Rising_c_13, o_RHD64_RX_Byte_Rising_c_12, o_RHD64_RX_Byte_Rising_c_11, 
            o_RHD64_RX_Byte_Rising_c_10, o_RHD64_RX_Byte_Rising_c_9, o_RHD64_RX_Byte_Rising_c_8, 
            o_RHD64_RX_Byte_Rising_c_7, o_RHD64_RX_Byte_Rising_c_6, o_RHD64_RX_Byte_Rising_c_5, 
            o_RHD64_RX_Byte_Rising_c_4, o_RHD64_RX_Byte_Rising_c_3, o_RHD64_RX_Byte_Rising_c_2, 
            o_RHD64_RX_Byte_Rising_c_1, o_RHD64_TX_Byte_c_15, o_RHD64_TX_Byte_c_14, 
            o_RHD64_TX_Byte_c_13, o_RHD64_TX_Byte_c_12, o_RHD64_TX_Byte_c_11, 
            o_RHD64_TX_Byte_c_10, o_RHD64_TX_Byte_c_9, o_RHD64_TX_Byte_c_8, 
            o_RHD64_TX_Byte_c_7, o_RHD64_TX_Byte_c_6, o_RHD64_TX_Byte_c_5, 
            o_RHD64_TX_Byte_c_4, o_RHD64_TX_Byte_c_3, o_RHD64_TX_Byte_c_2, 
            o_RHD64_TX_Byte_c_1, i_RHD64_SPI_MISO_c, GND_net);
    (* lineinfo="@2(146[12],146[32])" *) FIFO_MEM FIFO_1 (o_FIFO_Data_c_16, 
            o_FIFO_Data_c_17, o_FIFO_Data_c_18, o_FIFO_Data_c_19, i_Clk_c, 
            VCC_net, o_FIFO_Data_c_28, o_FIFO_Data_c_29, o_FIFO_Data_c_30, 
            o_FIFO_Data_c_31, o_FIFO_Data_c_12, o_FIFO_Data_c_13, o_FIFO_Data_c_14, 
            o_FIFO_Data_c_15, n51854, n51850, n51852, \MISC.full_flag_r , 
            o_FIFO_EMPTY_c, \MISC.empty_flag_r , o_FIFO_AFULL_c, o_FIFO_Q_c_0, 
            o_FIFO_FULL_c, o_FIFO_Data_c_8, o_FIFO_Data_c_9, o_FIFO_Data_c_10, 
            o_FIFO_Data_c_11, o_FIFO_AEMPTY_c, o_FIFO_Data_c_4, o_FIFO_Data_c_5, 
            o_FIFO_Data_c_6, o_FIFO_Data_c_7, o_FIFO_Data_c_24, o_FIFO_Data_c_25, 
            o_FIFO_Data_c_26, o_FIFO_Data_c_27, o_FIFO_Data_c_20, o_FIFO_Data_c_21, 
            o_FIFO_Data_c_22, o_FIFO_Data_c_23, o_FIFO_Data_c_0, o_FIFO_Data_c_1, 
            o_FIFO_Data_c_2, o_FIFO_Data_c_3, n33984, n23210, o_FIFO_RE_c, 
            \MISC.rd_w , o_FIFO_Q_c_31, o_FIFO_Q_c_30, o_FIFO_Q_c_29, 
            o_FIFO_Q_c_28, o_FIFO_Q_c_27, o_FIFO_Q_c_26, o_FIFO_Q_c_25, 
            o_FIFO_Q_c_24, o_FIFO_Q_c_23, o_FIFO_Q_c_22, o_FIFO_Q_c_21, 
            o_FIFO_Q_c_20, o_FIFO_Q_c_19, o_FIFO_Q_c_18, o_FIFO_Q_c_17, 
            o_FIFO_Q_c_16, o_FIFO_Q_c_15, o_FIFO_Q_c_14, o_FIFO_Q_c_13, 
            o_FIFO_Q_c_12, o_FIFO_Q_c_11, o_FIFO_Q_c_10, o_FIFO_Q_c_9, 
            o_FIFO_Q_c_8, o_FIFO_Q_c_7, o_FIFO_Q_c_6, o_FIFO_Q_c_5, 
            o_FIFO_Q_c_4, o_FIFO_Q_c_3, o_FIFO_Q_c_2, o_FIFO_Q_c_1, 
            o_FIFO_COUNT_c_10, o_FIFO_COUNT_c_9, o_FIFO_COUNT_c_8, o_FIFO_COUNT_c_7, 
            o_FIFO_COUNT_c_6, o_FIFO_COUNT_c_5, o_FIFO_COUNT_c_3, o_FIFO_COUNT_c_2, 
            o_FIFO_COUNT_c_1, o_FIFO_COUNT_c_0, o_FIFO_WE_c, GND_net, 
            o_FIFO_COUNT_c_4, n51853);
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=57, LSE_LLINE=192, LSE_RLINE=192, lineinfo="@2(164[5],176[9])" *) FD1P3XZ int_FIFO_DATA_i0_i1 (.D(o_RHD64_RX_Byte_Falling_c_0), 
            .SP(o_RHD64_RX_DV_c), .CK(i_Clk_c), .SR(n51850), .Q(o_FIFO_Data_c_0));
    defparam int_FIFO_DATA_i0_i1.REGSET = "RESET";
    defparam int_FIFO_DATA_i0_i1.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=4,num_of_bits_per_packet=16) 
//

module \SPI_Master_CS(clks_per_half_bit=4,num_of_bits_per_packet=16) (input i_Clk_c, 
            input n51852, input n51854, input o_RHD64_TX_DV_c, output o_RHD64_SPI_CS_n_c, 
            output o_RHD64_TX_Ready_c, input n51853, input o_RHD64_TX_Byte_c_0, 
            input n51850, output o_RHD64_RX_Byte_Rising_c_0, output o_RHD64_RX_Byte_Falling_c_0, 
            output o_RHD64_SPI_MOSI_c, input VCC_net, output o_RHD64_SPI_Clk_c, 
            output o_RHD64_RX_DV_c, input n51851, output o_RHD64_RX_Byte_Falling_c_15, 
            output o_RHD64_RX_Byte_Falling_c_14, output o_RHD64_RX_Byte_Falling_c_13, 
            output o_RHD64_RX_Byte_Falling_c_12, output o_RHD64_RX_Byte_Falling_c_11, 
            output o_RHD64_RX_Byte_Falling_c_10, output o_RHD64_RX_Byte_Falling_c_9, 
            output o_RHD64_RX_Byte_Falling_c_8, output o_RHD64_RX_Byte_Falling_c_7, 
            output o_RHD64_RX_Byte_Falling_c_6, output o_RHD64_RX_Byte_Falling_c_5, 
            output o_RHD64_RX_Byte_Falling_c_4, output o_RHD64_RX_Byte_Falling_c_3, 
            output o_RHD64_RX_Byte_Falling_c_2, output o_RHD64_RX_Byte_Falling_c_1, 
            output o_RHD64_RX_Byte_Rising_c_15, output o_RHD64_RX_Byte_Rising_c_14, 
            output o_RHD64_RX_Byte_Rising_c_13, output o_RHD64_RX_Byte_Rising_c_12, 
            output o_RHD64_RX_Byte_Rising_c_11, output o_RHD64_RX_Byte_Rising_c_10, 
            output o_RHD64_RX_Byte_Rising_c_9, output o_RHD64_RX_Byte_Rising_c_8, 
            output o_RHD64_RX_Byte_Rising_c_7, output o_RHD64_RX_Byte_Rising_c_6, 
            output o_RHD64_RX_Byte_Rising_c_5, output o_RHD64_RX_Byte_Rising_c_4, 
            output o_RHD64_RX_Byte_Rising_c_3, output o_RHD64_RX_Byte_Rising_c_2, 
            output o_RHD64_RX_Byte_Rising_c_1, input o_RHD64_TX_Byte_c_15, 
            input o_RHD64_TX_Byte_c_14, input o_RHD64_TX_Byte_c_13, input o_RHD64_TX_Byte_c_12, 
            input o_RHD64_TX_Byte_c_11, input o_RHD64_TX_Byte_c_10, input o_RHD64_TX_Byte_c_9, 
            input o_RHD64_TX_Byte_c_8, input o_RHD64_TX_Byte_c_7, input o_RHD64_TX_Byte_c_6, 
            input o_RHD64_TX_Byte_c_5, input o_RHD64_TX_Byte_c_4, input o_RHD64_TX_Byte_c_3, 
            input o_RHD64_TX_Byte_c_2, input o_RHD64_TX_Byte_c_1, input i_RHD64_SPI_MISO_c, 
            input GND_net);
    
    (* is_clock=1, lineinfo="@6(21[5],21[10])" *) wire i_Clk_c;
    wire [2:0]r_CS_Inactive_Count_2__N_1081;
    
    wire n38509;
    (* lineinfo="@9(80[10],80[29])" *) wire [2:0]r_CS_Inactive_Count;
    
    wire n29655;
    wire [3:0]n16531;
    
    wire n16575, n70, n36314, n112;
    (* lineinfo="@9(81[10],81[20])" *) wire [4:0]r_TX_Count;
    
    wire n42772;
    wire [4:0]n32;
    
    wire n37428, n29659, n29657, w_Master_Ready, n29656, n59, n16524, 
        n16767, n43805, n44533, n44427, n41154, n42764, n43833, 
        VCC_net_2;
    
    (* lineinfo="@9(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n29655), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(n16531[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3866__i4 (.D(n32[4]), 
            .SP(n37428), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[4]));
    defparam r_TX_Count_3866__i4.REGSET = "RESET";
    defparam r_TX_Count_3866__i4.SRMODE = "ASYNC";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@9(153[7],184[16])" *) LUT4 i20725_3_lut (.A(o_RHD64_TX_DV_c), 
            .B(n16531[1]), .C(o_RHD64_SPI_CS_n_c), .Z(n16575));
    defparam i20725_3_lut.INIT = "0xdcdc";
    (* lut_function="(!(A+!(B+(C (D)))))", lineinfo="@9(207[5],207[112])" *) LUT4 o_RHD64_TX_Ready_c_I_0_4_lut (.A(o_RHD64_TX_DV_c), 
            .B(n16531[0]), .C(n70), .D(n36314), .Z(o_RHD64_TX_Ready_c));
    defparam o_RHD64_TX_Ready_c_I_0_4_lut.INIT = "0x5444";
    (* lut_function="(A (B (C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@9(153[7],184[16])" *) LUT4 i20806_4_lut (.A(r_CS_Inactive_Count[1]), 
            .B(n16531[2]), .C(r_CS_Inactive_Count[0]), .D(n112), .Z(r_CS_Inactive_Count_2__N_1081[1]));
    defparam i20806_4_lut.INIT = "0x8488";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@9(166[31],166[41])" *) LUT4 i22239_2_lut_4_lut (.A(r_TX_Count[2]), 
            .B(o_RHD64_TX_DV_c), .C(r_TX_Count[0]), .D(r_TX_Count[1]), 
            .Z(n42772));
    defparam i22239_2_lut_4_lut.INIT = "0xfffb";
    (* lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3866__i3 (.D(n32[3]), 
            .SP(n37428), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[3]));
    defparam r_TX_Count_3866__i3.REGSET = "RESET";
    defparam r_TX_Count_3866__i3.SRMODE = "ASYNC";
    (* lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3866__i2 (.D(n32[2]), 
            .SP(n37428), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[2]));
    defparam r_TX_Count_3866__i2.REGSET = "RESET";
    defparam r_TX_Count_3866__i2.SRMODE = "ASYNC";
    (* lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3866__i1 (.D(n32[1]), 
            .SP(n37428), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[1]));
    defparam r_TX_Count_3866__i1.REGSET = "RESET";
    defparam r_TX_Count_3866__i1.SRMODE = "ASYNC";
    (* lineinfo="@9(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n29659), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51853), .Q(n16531[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lineinfo="@9(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n29657), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51853), .Q(n16531[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@9(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(n41154), 
            .SP(n38509), .CK(i_Clk_c), .SR(n51852), .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "SET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* lut_function="(A ((C)+!B))", lineinfo="@9(153[7],184[16])" *) LUT4 i9473_3_lut (.A(n16531[1]), 
            .B(w_Master_Ready), .C(n70), .Z(n29656));
    defparam i9473_3_lut.INIT = "0xa2a2";
    (* lut_function="(A+(B (C)))", lineinfo="@9(153[7],184[16])" *) LUT4 i9474_3_lut (.A(n29656), 
            .B(n59), .C(n16531[0]), .Z(n29657));
    defparam i9474_3_lut.INIT = "0xeaea";
    (* lut_function="(A (B))", lineinfo="@9(164[13],172[20])" *) LUT4 i3289_2_lut (.A(n70), 
            .B(w_Master_Ready), .Z(n16524));
    defparam i3289_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))", lineinfo="@9(153[7],184[16])" *) LUT4 i27510_4_lut (.A(n16531[2]), 
            .B(n59), .C(n16524), .D(n16531[1]), .Z(n37428));
    defparam i27510_4_lut.INIT = "0x5044";
    (* lut_function="(A (B (C+(D)))+!A !((C+(D))+!B))", lineinfo="@9(166[31],166[41])" *) LUT4 i20760_4_lut (.A(r_TX_Count[4]), 
            .B(n16767), .C(r_TX_Count[3]), .D(n42772), .Z(n32[4]));
    defparam i20760_4_lut.INIT = "0x8884";
    (* lut_function="(A+(B))" *) LUT4 i22986_2_lut (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[0]), .Z(n43805));
    defparam i22986_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))", lineinfo="@9(155[14],155[44])" *) LUT4 i5_2_lut (.A(o_RHD64_SPI_CS_n_c), 
            .B(o_RHD64_TX_DV_c), .Z(n59));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n16531[2]), .Z(n44533));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@9(153[7],184[16])" *) LUT4 i9472_4_lut (.A(n16531[0]), 
            .B(n44533), .C(n59), .D(n43805), .Z(n29655));
    defparam i9472_4_lut.INIT = "0x0ace";
    (* lut_function="(A (B))", lineinfo="@9(207[48],207[110])" *) LUT4 i1_2_lut_adj_66 (.A(w_Master_Ready), 
            .B(n16531[1]), .Z(n36314));
    defparam i1_2_lut_adj_66.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_67 (.A(r_TX_Count[3]), 
            .B(r_TX_Count[4]), .Z(n44427));
    defparam i1_2_lut_adj_67.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut (.A(r_TX_Count[2]), 
            .B(n44427), .C(r_TX_Count[1]), .D(r_TX_Count[0]), .Z(n70));
    defparam i1_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(r_CS_Inactive_Count[1]), .C(r_CS_Inactive_Count[2]), .Z(n112));
    defparam i1_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20724_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n16531[2]), .C(n112), .Z(r_CS_Inactive_Count_2__N_1081[0]));
    defparam i20724_3_lut.INIT = "0x4848";
    (* lut_function="(A (C (D))+!A (B+(C (D))))", lineinfo="@9(153[7],184[16])" *) LUT4 i9476_3_lut_4_lut (.A(n70), 
            .B(n36314), .C(n112), .D(n16531[2]), .Z(n29659));
    defparam i9476_3_lut_4_lut.INIT = "0xf444";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@9(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_2__N_1081[1]), 
            .SP(n38509), .CK(i_Clk_c), .SR(n51853), .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3866__i0 (.D(n32[0]), 
            .SP(n37428), .CK(i_Clk_c), .SR(n51853), .Q(r_TX_Count[0]));
    defparam r_TX_Count_3866__i0.REGSET = "RESET";
    defparam r_TX_Count_3866__i0.SRMODE = "ASYNC";
    (* lut_function="((B+(C))+!A)", lineinfo="@9(166[31],166[41])" *) LUT4 i22231_2_lut_3_lut (.A(o_RHD64_TX_DV_c), 
            .B(r_TX_Count[0]), .C(r_TX_Count[1]), .Z(n42764));
    defparam i22231_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A (C (D)))", lineinfo="@9(166[31],166[41])" *) LUT4 i20763_3_lut_4_lut (.A(o_RHD64_TX_DV_c), 
            .B(r_TX_Count[0]), .C(n16767), .D(r_TX_Count[1]), .Z(n32[1]));
    defparam i20763_3_lut_4_lut.INIT = "0xd020";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@9(146[5],185[12])" *) FD1P3XZ r_CS_n (.D(n16575), 
            .SP(n43833), .CK(i_Clk_c), .SR(n51853), .Q(o_RHD64_SPI_CS_n_c));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(A (D)+!A (B (C+(D))+!B (D)))", lineinfo="@9(153[7],184[16])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n70), 
            .B(w_Master_Ready), .C(n16531[1]), .D(n16531[2]), .Z(n38509));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xff40";
    (* lut_function="(A (B (C)))", lineinfo="@9(153[7],184[16])" *) LUT4 i3473_2_lut_3_lut (.A(n16531[1]), 
            .B(n70), .C(w_Master_Ready), .Z(n16767));
    defparam i3473_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D)))+!A !(((D)+!C)+!B))", lineinfo="@9(166[31],166[41])" *) LUT4 i20761_3_lut_4_lut (.A(r_TX_Count[3]), 
            .B(n16531[1]), .C(n16524), .D(n42772), .Z(n32[3]));
    defparam i20761_3_lut_4_lut.INIT = "0x8040";
    (* lut_function="(A (B (C (D)))+!A !(((D)+!C)+!B))", lineinfo="@9(166[31],166[41])" *) LUT4 i20762_3_lut_4_lut (.A(r_TX_Count[2]), 
            .B(n16531[1]), .C(n16524), .D(n42764), .Z(n32[2]));
    defparam i20762_3_lut_4_lut.INIT = "0x8040";
    (* lut_function="(A ((C+(D))+!B)+!A !(B))" *) LUT4 i26050_3_lut_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n16531[2]), .C(r_CS_Inactive_Count[1]), .D(r_CS_Inactive_Count[0]), 
            .Z(n41154));
    defparam i26050_3_lut_4_lut.INIT = "0xbbb3";
    (* lut_function="(!(A (((D)+!C)+!B)+!A !(B (C (D)))))", lineinfo="@9(166[31],166[41])" *) LUT4 i20913_3_lut_4_lut (.A(o_RHD64_TX_DV_c), 
            .B(n16531[1]), .C(n16524), .D(r_TX_Count[0]), .Z(n32[0]));
    defparam i20913_3_lut_4_lut.INIT = "0x4080";
    (* lut_function="(!(A ((C+(D))+!B)+!A (D)))" *) LUT4 i27451_2_lut_4_lut (.A(n16531[1]), 
            .B(w_Master_Ready), .C(n70), .D(n16531[2]), .Z(n43833));
    defparam i27451_2_lut_4_lut.INIT = "0x005d";
    (* lineinfo="@9(119[18],119[40])" *) \SPI_Master(clks_per_half_bit=4) SPI_Master_1 (o_RHD64_TX_Byte_c_0, 
            o_RHD64_TX_DV_c, i_Clk_c, n51850, o_RHD64_RX_Byte_Rising_c_0, 
            n51854, o_RHD64_RX_Byte_Falling_c_0, n51853, o_RHD64_SPI_MOSI_c, 
            VCC_net, o_RHD64_SPI_Clk_c, o_RHD64_RX_DV_c, w_Master_Ready, 
            n51852, n51851, o_RHD64_RX_Byte_Falling_c_15, o_RHD64_RX_Byte_Falling_c_14, 
            o_RHD64_RX_Byte_Falling_c_13, o_RHD64_RX_Byte_Falling_c_12, 
            o_RHD64_RX_Byte_Falling_c_11, o_RHD64_RX_Byte_Falling_c_10, 
            o_RHD64_RX_Byte_Falling_c_9, o_RHD64_RX_Byte_Falling_c_8, o_RHD64_RX_Byte_Falling_c_7, 
            o_RHD64_RX_Byte_Falling_c_6, o_RHD64_RX_Byte_Falling_c_5, o_RHD64_RX_Byte_Falling_c_4, 
            o_RHD64_RX_Byte_Falling_c_3, o_RHD64_RX_Byte_Falling_c_2, o_RHD64_RX_Byte_Falling_c_1, 
            o_RHD64_RX_Byte_Rising_c_15, o_RHD64_RX_Byte_Rising_c_14, o_RHD64_RX_Byte_Rising_c_13, 
            o_RHD64_RX_Byte_Rising_c_12, o_RHD64_RX_Byte_Rising_c_11, o_RHD64_RX_Byte_Rising_c_10, 
            o_RHD64_RX_Byte_Rising_c_9, o_RHD64_RX_Byte_Rising_c_8, o_RHD64_RX_Byte_Rising_c_7, 
            o_RHD64_RX_Byte_Rising_c_6, o_RHD64_RX_Byte_Rising_c_5, o_RHD64_RX_Byte_Rising_c_4, 
            o_RHD64_RX_Byte_Rising_c_3, o_RHD64_RX_Byte_Rising_c_2, o_RHD64_RX_Byte_Rising_c_1, 
            o_RHD64_TX_Byte_c_15, o_RHD64_TX_Byte_c_14, o_RHD64_TX_Byte_c_13, 
            o_RHD64_TX_Byte_c_12, o_RHD64_TX_Byte_c_11, o_RHD64_TX_Byte_c_10, 
            o_RHD64_TX_Byte_c_9, o_RHD64_TX_Byte_c_8, o_RHD64_TX_Byte_c_7, 
            o_RHD64_TX_Byte_c_6, o_RHD64_TX_Byte_c_5, o_RHD64_TX_Byte_c_4, 
            o_RHD64_TX_Byte_c_3, o_RHD64_TX_Byte_c_2, o_RHD64_TX_Byte_c_1, 
            i_RHD64_SPI_MISO_c, GND_net);
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=123, LSE_RLINE=123, lineinfo="@9(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_2__N_1081[0]), 
            .SP(n38509), .CK(i_Clk_c), .SR(n51852), .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=4) 
//

module \SPI_Master(clks_per_half_bit=4) (input o_RHD64_TX_Byte_c_0, input o_RHD64_TX_DV_c, 
            input i_Clk_c, input n51850, output o_RHD64_RX_Byte_Rising_c_0, 
            input n51854, output o_RHD64_RX_Byte_Falling_c_0, input n51853, 
            output o_RHD64_SPI_MOSI_c, input VCC_net, output o_RHD64_SPI_Clk_c, 
            output o_RHD64_RX_DV_c, output w_Master_Ready, input n51852, 
            input n51851, output o_RHD64_RX_Byte_Falling_c_15, output o_RHD64_RX_Byte_Falling_c_14, 
            output o_RHD64_RX_Byte_Falling_c_13, output o_RHD64_RX_Byte_Falling_c_12, 
            output o_RHD64_RX_Byte_Falling_c_11, output o_RHD64_RX_Byte_Falling_c_10, 
            output o_RHD64_RX_Byte_Falling_c_9, output o_RHD64_RX_Byte_Falling_c_8, 
            output o_RHD64_RX_Byte_Falling_c_7, output o_RHD64_RX_Byte_Falling_c_6, 
            output o_RHD64_RX_Byte_Falling_c_5, output o_RHD64_RX_Byte_Falling_c_4, 
            output o_RHD64_RX_Byte_Falling_c_3, output o_RHD64_RX_Byte_Falling_c_2, 
            output o_RHD64_RX_Byte_Falling_c_1, output o_RHD64_RX_Byte_Rising_c_15, 
            output o_RHD64_RX_Byte_Rising_c_14, output o_RHD64_RX_Byte_Rising_c_13, 
            output o_RHD64_RX_Byte_Rising_c_12, output o_RHD64_RX_Byte_Rising_c_11, 
            output o_RHD64_RX_Byte_Rising_c_10, output o_RHD64_RX_Byte_Rising_c_9, 
            output o_RHD64_RX_Byte_Rising_c_8, output o_RHD64_RX_Byte_Rising_c_7, 
            output o_RHD64_RX_Byte_Rising_c_6, output o_RHD64_RX_Byte_Rising_c_5, 
            output o_RHD64_RX_Byte_Rising_c_4, output o_RHD64_RX_Byte_Rising_c_3, 
            output o_RHD64_RX_Byte_Rising_c_2, output o_RHD64_RX_Byte_Rising_c_1, 
            input o_RHD64_TX_Byte_c_15, input o_RHD64_TX_Byte_c_14, input o_RHD64_TX_Byte_c_13, 
            input o_RHD64_TX_Byte_c_12, input o_RHD64_TX_Byte_c_11, input o_RHD64_TX_Byte_c_10, 
            input o_RHD64_TX_Byte_c_9, input o_RHD64_TX_Byte_c_8, input o_RHD64_TX_Byte_c_7, 
            input o_RHD64_TX_Byte_c_6, input o_RHD64_TX_Byte_c_5, input o_RHD64_TX_Byte_c_4, 
            input o_RHD64_TX_Byte_c_3, input o_RHD64_TX_Byte_c_2, input o_RHD64_TX_Byte_c_1, 
            input i_RHD64_SPI_MISO_c, input GND_net);
    
    (* is_clock=1, lineinfo="@6(21[5],21[10])" *) wire i_Clk_c;
    (* lineinfo="@8(49[10],49[19])" *) wire [15:0]r_TX_Byte;
    
    wire n39582, n16712, n39598, n16716, r_TX_DV, n33990;
    (* lineinfo="@8(51[10],51[24])" *) wire [4:0]r_RX_Bit_Count;
    wire [3:0]r_TX_Bit_Count_3__N_2184;
    (* lineinfo="@8(52[10],52[24])" *) wire [3:0]r_TX_Bit_Count;
    
    wire n170, n38518, r_SPI_Clk;
    wire [5:0]n37;
    wire [5:0]r_SPI_Clk_Edges_5__N_2157;
    
    wire n51263, r_Leading_Edge, n44141, r_Trailing_Edge, o_RHD64_RX_DV_c_N_3514, 
        n41071;
    wire [2:0]r_SPI_Clk_Count_2__N_2154;
    (* lineinfo="@8(43[10],43[25])" *) wire [2:0]r_SPI_Clk_Count;
    
    wire n39617, n39619, n39621, n39623, n37432, n33932, n37442, 
        n33934, n33936, n33938, n39613, n39612, n39611, n39610, 
        n39609, n39608, n39607, n39606, n39605, n39604, n39603, 
        n39602, n39601, n39600, n39599, n39597, n39596, n39595, 
        n39594, n39593, n39592, n39591, n39590, n39589, n39588, 
        n39587, n39586, n39585, n39584, n39583, n39626;
    (* lineinfo="@8(45[10],45[25])" *) wire [5:0]r_SPI_Clk_Edges;
    
    wire n39625, n6, n6_adj_4710, n5, n5_adj_4711, n40922, n40928, 
        n6_adj_4712, n4, n33944, n3, n6_adj_4713, n5_adj_4714, n44489, 
        n40905, n16705, n40883, n44457, n44537, n38546, n11, n45830, 
        n45831, n50968, n153, n50356, n50776, n45301, n50965, 
        n42963, n51805, n42961, n51802, n42959, n51799, n51796, 
        n50773, n50353, n45836, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1 (.D(n39582), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_0));
    defparam o_RX_Byte_Rising_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i1 (.D(n39598), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51853), .Q(o_RHD64_RX_Byte_Falling_c_0));
    defparam o_RX_Byte_Falling_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(o_RHD64_TX_DV_c), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51853), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n33990), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_3__N_2184[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n170), 
            .SP(n38518), .CK(i_Clk_c), .SR(n51850), .Q(o_RHD64_SPI_MOSI_c));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_SPI_Clk_c));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(n51263), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51850), .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@8(84[7],105[14])" *) LUT4 i20815_2_lut (.A(n37[5]), 
            .B(o_RHD64_TX_DV_c), .Z(r_SPI_Clk_Edges_5__N_2157[5]));
    defparam i20815_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(n44141), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_RHD64_RX_DV_c_N_3514), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51853), .Q(o_RHD64_RX_DV_c));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n41071), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51852), .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* lineinfo="@8(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_3868__i2 (.D(r_SPI_Clk_Count_2__N_2154[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51852), .Q(r_SPI_Clk_Count[2]));
    defparam r_SPI_Clk_Count_3868__i2.REGSET = "RESET";
    defparam r_SPI_Clk_Count_3868__i2.SRMODE = "ASYNC";
    (* lineinfo="@8(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_3868__i1 (.D(r_SPI_Clk_Count_2__N_2154[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51852), .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_3868__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_3868__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_3__N_2184[3]), 
            .SP(n37432), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20709_2_lut (.A(n37[0]), 
            .B(o_RHD64_TX_DV_c), .Z(n39617));
    defparam i20709_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20811_2_lut (.A(n37[4]), 
            .B(o_RHD64_TX_DV_c), .Z(n39619));
    defparam i20811_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20812_2_lut (.A(n37[3]), 
            .B(o_RHD64_TX_DV_c), .Z(n39621));
    defparam i20812_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20813_2_lut (.A(n37[2]), 
            .B(o_RHD64_TX_DV_c), .Z(n39623));
    defparam i20813_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_3__N_2184[2]), 
            .SP(n37432), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_3__N_2184[1]), 
            .SP(n37432), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n33932), 
            .SP(n37442), .CK(i_Clk_c), .SR(n51851), .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n33934), 
            .SP(n37442), .CK(i_Clk_c), .SR(n51851), .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n33936), 
            .SP(n37442), .CK(i_Clk_c), .SR(n51854), .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n33938), 
            .SP(n37442), .CK(i_Clk_c), .SR(n51854), .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i16 (.D(n39613), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_15));
    defparam o_RX_Byte_Falling_i0_i16.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i15 (.D(n39612), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51852), .Q(o_RHD64_RX_Byte_Falling_c_14));
    defparam o_RX_Byte_Falling_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i14 (.D(n39611), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_13));
    defparam o_RX_Byte_Falling_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i13 (.D(n39610), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_12));
    defparam o_RX_Byte_Falling_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i12 (.D(n39609), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_11));
    defparam o_RX_Byte_Falling_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i11 (.D(n39608), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_10));
    defparam o_RX_Byte_Falling_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i10 (.D(n39607), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_9));
    defparam o_RX_Byte_Falling_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i9 (.D(n39606), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_8));
    defparam o_RX_Byte_Falling_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i8 (.D(n39605), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_7));
    defparam o_RX_Byte_Falling_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i7 (.D(n39604), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_6));
    defparam o_RX_Byte_Falling_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i6 (.D(n39603), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_5));
    defparam o_RX_Byte_Falling_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i5 (.D(n39602), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_4));
    defparam o_RX_Byte_Falling_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i4 (.D(n39601), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_3));
    defparam o_RX_Byte_Falling_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i3 (.D(n39600), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_2));
    defparam o_RX_Byte_Falling_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i2 (.D(n39599), 
            .SP(n16716), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Falling_c_1));
    defparam o_RX_Byte_Falling_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i16 (.D(n39597), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_15));
    defparam o_RX_Byte_Rising_i0_i16.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i15 (.D(n39596), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_14));
    defparam o_RX_Byte_Rising_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i14 (.D(n39595), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_13));
    defparam o_RX_Byte_Rising_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i13 (.D(n39594), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_12));
    defparam o_RX_Byte_Rising_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i12 (.D(n39593), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_11));
    defparam o_RX_Byte_Rising_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i11 (.D(n39592), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_10));
    defparam o_RX_Byte_Rising_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i10 (.D(n39591), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_9));
    defparam o_RX_Byte_Rising_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i9 (.D(n39590), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_8));
    defparam o_RX_Byte_Rising_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i8 (.D(n39589), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_7));
    defparam o_RX_Byte_Rising_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i7 (.D(n39588), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_6));
    defparam o_RX_Byte_Rising_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i6 (.D(n39587), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_5));
    defparam o_RX_Byte_Rising_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i5 (.D(n39586), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_4));
    defparam o_RX_Byte_Rising_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i4 (.D(n39585), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_3));
    defparam o_RX_Byte_Rising_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i3 (.D(n39584), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_2));
    defparam o_RX_Byte_Rising_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i2 (.D(n39583), 
            .SP(n16712), .CK(i_Clk_c), .SR(n51854), .Q(o_RHD64_RX_Byte_Rising_c_1));
    defparam o_RX_Byte_Rising_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(r_SPI_Clk_Edges_5__N_2157[5]), 
            .SP(n39626), .CK(i_Clk_c), .SR(n51854), .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(o_RHD64_TX_Byte_c_15), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51853), .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n39625), 
            .SP(n39626), .CK(i_Clk_c), .SR(n51852), .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(o_RHD64_TX_Byte_c_14), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(o_RHD64_TX_Byte_c_13), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* lut_function="((B)+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3227_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6));
    defparam equal_3227_i6_2_lut.INIT = "0xdddd";
    (* lut_function="(A+!(B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3221_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_4710));
    defparam equal_3221_i6_2_lut.INIT = "0xbbbb";
    (* lut_function="((B)+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3219_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5));
    defparam equal_3219_i5_2_lut.INIT = "0xdddd";
    (* lut_function="(A+!(B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3218_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_4711));
    defparam equal_3218_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))" *) LUT4 i20738_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n40922));
    defparam i20738_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i20744_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n40928));
    defparam i20744_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@8(153[3],176[10])" *) LUT4 i20851_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[0]), .Z(n33938));
    defparam i20851_3_lut.INIT = "0xeded";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@8(153[3],176[10])" *) LUT4 i20853_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(w_Master_Ready), .C(n6_adj_4712), .Z(n33934));
    defparam i20853_3_lut.INIT = "0xeded";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@8(153[3],176[10])" *) LUT4 i20854_4_lut (.A(r_RX_Bit_Count[4]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[3]), .D(n6_adj_4712), 
            .Z(n33932));
    defparam i20854_4_lut.INIT = "0xeeed";
    (* lut_function="(A+(B))" *) LUT4 i4074_2_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .Z(n4));
    defparam i4074_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@8(135[7],145[14])" *) LUT4 i13760_2_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .Z(n33944));
    defparam i13760_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@8(135[7],145[14])" *) LUT4 i20846_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(n33944), .C(r_TX_Bit_Count[2]), .D(n4), .Z(r_TX_Bit_Count_3__N_2184[3]));
    defparam i20846_4_lut.INIT = "0xeeed";
    (* lut_function="(!(A+(B)))" *) LUT4 i27771_2_lut (.A(n3), .B(o_RHD64_TX_DV_c), 
            .Z(n41071));
    defparam i27771_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(159[5],175[12])" *) LUT4 i1_3_lut (.A(n6_adj_4713), 
            .B(n5_adj_4714), .C(r_RX_Bit_Count[0]), .Z(n44489));
    defparam i1_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A (B)+!A (B+(C+!(D)))))", lineinfo="@8(153[3],176[10])" *) LUT4 i20691_4_lut (.A(o_RHD64_RX_DV_c), 
            .B(w_Master_Ready), .C(n44489), .D(n40905), .Z(o_RHD64_RX_DV_c_N_3514));
    defparam i20691_4_lut.INIT = "0x2322";
    (* lut_function="(!((B)+!A))", lineinfo="@8(84[7],105[14])" *) LUT4 i3431_2_lut (.A(n3), 
            .B(o_RHD64_TX_DV_c), .Z(n16705));
    defparam i3431_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_61 (.A(n40883), .B(n16705), 
            .C(r_SPI_Clk_Count[2]), .Z(n44141));
    defparam i1_3_lut_adj_61.INIT = "0x8080";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(r_SPI_Clk_Edges[1]), .C(r_SPI_Clk_Edges[5]), .D(r_SPI_Clk_Edges[2]), 
            .Z(n44457));
    defparam i1_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_62 (.A(n44457), .B(r_SPI_Clk_Edges[0]), 
            .C(r_SPI_Clk_Edges[4]), .Z(n3));
    defparam i1_3_lut_adj_62.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i20699_2_lut (.A(r_SPI_Clk_Count[1]), 
            .B(r_SPI_Clk_Count[0]), .Z(n40883));
    defparam i20699_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i3_4_lut (.A(n40883), .B(r_SPI_Clk_Count[2]), 
            .C(n3), .D(o_RHD64_TX_DV_c), .Z(n51263));
    defparam i3_4_lut.INIT = "0x0020";
    (* lut_function="(A (B))", lineinfo="@8(135[7],145[14])" *) LUT4 i1_2_lut (.A(r_TX_Bit_Count[3]), 
            .B(r_TX_Bit_Count[1]), .Z(n44537));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i18357_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_DV), .C(n44537), .D(r_TX_Bit_Count[2]), .Z(n38546));
    defparam i18357_4_lut.INIT = "0xeccc";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut_adj_63 (.A(r_Trailing_Edge), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(n38518));
    defparam i1_3_lut_adj_63.INIT = "0x3232";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i11_3_lut (.A(r_TX_Byte[12]), 
            .B(r_TX_Byte[13]), .C(r_TX_Bit_Count[0]), .Z(n11));
    defparam Mux_50_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24717_3_lut (.A(n11), 
            .B(r_TX_Byte[14]), .C(r_TX_Bit_Count[1]), .Z(n45830));
    defparam i24717_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24718_3_lut (.A(n45830), 
            .B(r_TX_Byte[15]), .C(n38546), .Z(n45831));
    defparam i24718_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i209895_i1_4_lut (.A(n50968), 
            .B(n45831), .C(n38546), .D(r_TX_Bit_Count[2]), .Z(n153));
    defparam i209895_i1_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24334_3_lut (.A(n50356), 
            .B(n50776), .C(r_TX_Bit_Count[2]), .Z(n45301));
    defparam i24334_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@8(135[7],145[14])" *) LUT4 i56_4_lut (.A(n45301), 
            .B(n153), .C(n38546), .D(r_TX_Bit_Count[3]), .Z(n170));
    defparam i56_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))", lineinfo="@8(135[7],145[14])" *) LUT4 i20713_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .D(r_Trailing_Edge), .Z(r_TX_Bit_Count_3__N_2184[0]));
    defparam i20713_4_lut.INIT = "0xcdce";
    (* lut_function="(A+(B))" *) LUT4 i20721_2_lut (.A(r_Leading_Edge), .B(r_Trailing_Edge), 
            .Z(n40905));
    defparam i20721_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@8(159[5],175[12])" *) LUT4 i1_3_lut_adj_64 (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .Z(n16716));
    defparam i1_3_lut_adj_64.INIT = "0x1010";
    (* lut_function="(A+(B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3230_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_4713));
    defparam equal_3230_i6_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3220_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_4714));
    defparam equal_3220_i5_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@8(159[5],175[12])" *) LUT4 i3438_2_lut (.A(r_Leading_Edge), 
            .B(w_Master_Ready), .Z(n16712));
    defparam i3438_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(o_RHD64_TX_Byte_c_12), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(o_RHD64_TX_Byte_c_11), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(o_RHD64_TX_Byte_c_10), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(o_RHD64_TX_Byte_c_9), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(o_RHD64_TX_Byte_c_8), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(o_RHD64_TX_Byte_c_7), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(o_RHD64_TX_Byte_c_6), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(o_RHD64_TX_Byte_c_5), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(o_RHD64_TX_Byte_c_4), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(o_RHD64_TX_Byte_c_3), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51853), .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(o_RHD64_TX_Byte_c_2), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51853), .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(o_RHD64_TX_Byte_c_1), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51853), .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n39623), 
            .SP(n39626), .CK(i_Clk_c), .SR(n51852), .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n39621), 
            .SP(n39626), .CK(i_Clk_c), .SR(n51852), .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n39619), 
            .SP(n39626), .CK(i_Clk_c), .SR(n51851), .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n39617), 
            .SP(n39626), .CK(i_Clk_c), .SR(n51851), .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lineinfo="@8(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_3868__i0 (.D(r_SPI_Clk_Count_2__N_2154[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51853), .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_3868__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_3868__i0.SRMODE = "ASYNC";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19409_3_lut_4_lut (.A(n5_adj_4714), 
            .B(n6_adj_4713), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_0), 
            .Z(n39598));
    defparam i19409_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19393_3_lut_4_lut (.A(n5_adj_4714), 
            .B(n6_adj_4713), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_0), 
            .Z(n39582));
    defparam i19393_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[10]), .C(r_TX_Byte[11]), .D(r_TX_Bit_Count[1]), 
            .Z(n50965));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50965_bdd_4_lut (.A(n50965), 
            .B(r_TX_Byte[9]), .C(r_TX_Byte[8]), .D(r_TX_Bit_Count[1]), 
            .Z(n50968));
    defparam n50965_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@8(91[30],91[45])" *) FA2 sub_131_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n42963), .CI0(n42963), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n51805), .CI1(n51805), 
            .CO0(n51805), .S0(n37[5]));
    defparam sub_131_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@8(91[30],91[45])" *) FA2 sub_131_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n42961), .CI0(n42961), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n51802), 
            .CI1(n51802), .CO0(n51802), .CO1(n42963), .S0(n37[3]), .S1(n37[4]));
    defparam sub_131_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@8(91[30],91[45])" *) FA2 sub_131_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n42959), .CI0(n42959), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n51799), 
            .CI1(n51799), .CO0(n51799), .CO1(n42961), .S0(n37[1]), .S1(n37[2]));
    defparam sub_131_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@8(91[30],91[45])" *) FA2 sub_131_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n51796), .CI1(n51796), .CO0(n51796), .CO1(n42959), 
            .S1(n37[0]));
    defparam sub_131_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_3  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[6]), .C(r_TX_Byte[7]), .D(r_TX_Bit_Count[1]), 
            .Z(n50773));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50773_bdd_4_lut (.A(n50773), 
            .B(r_TX_Byte[5]), .C(r_TX_Byte[4]), .D(r_TX_Bit_Count[1]), 
            .Z(n50776));
    defparam n50773_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))", lineinfo="@8(98[30],98[45])" *) LUT4 i22287_3_lut_4_lut (.A(n16705), 
            .B(r_SPI_Clk_Count[0]), .C(r_SPI_Clk_Count[1]), .D(r_SPI_Clk_Count[2]), 
            .Z(r_SPI_Clk_Count_2__N_2154[2]));
    defparam i22287_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[2]), .C(r_TX_Byte[3]), .D(r_TX_Bit_Count[1]), 
            .Z(n50353));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50353_bdd_4_lut (.A(n50353), 
            .B(r_TX_Byte[1]), .C(r_TX_Byte[0]), .D(r_TX_Bit_Count[1]), 
            .Z(n50356));
    defparam n50353_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))" *) LUT4 i4042_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(r_RX_Bit_Count[2]), .Z(n6_adj_4712));
    defparam i4042_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C+!(D))))" *) LUT4 i20852_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(w_Master_Ready), .D(r_RX_Bit_Count[2]), 
            .Z(n33936));
    defparam i20852_3_lut_4_lut.INIT = "0xfef1";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i19408_3_lut_4_lut (.A(n40928), 
            .B(n40922), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_15), 
            .Z(n39597));
    defparam i19408_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i19424_3_lut_4_lut (.A(n40928), 
            .B(n40922), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_15), 
            .Z(n39613));
    defparam i19424_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19407_3_lut_4_lut (.A(n5_adj_4711), 
            .B(n40922), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_14), 
            .Z(n39596));
    defparam i19407_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19423_3_lut_4_lut (.A(n5_adj_4711), 
            .B(n40922), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_14), 
            .Z(n39612));
    defparam i19423_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19406_3_lut_4_lut (.A(n5), 
            .B(n40922), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_13), 
            .Z(n39595));
    defparam i19406_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19422_3_lut_4_lut (.A(n5), 
            .B(n40922), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_13), 
            .Z(n39611));
    defparam i19422_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19405_3_lut_4_lut (.A(n5_adj_4714), 
            .B(n40922), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_12), 
            .Z(n39594));
    defparam i19405_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19421_3_lut_4_lut (.A(n5_adj_4714), 
            .B(n40922), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_12), 
            .Z(n39610));
    defparam i19421_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (B (D)+!B (C))+!A (D))", lineinfo="@8(164[24],164[62])" *) LUT4 i19404_3_lut_4_lut (.A(n40928), 
            .B(n6_adj_4710), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_11), 
            .Z(n39593));
    defparam i19404_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))", lineinfo="@8(164[24],164[62])" *) LUT4 i19420_3_lut_4_lut (.A(n40928), 
            .B(n6_adj_4710), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_11), 
            .Z(n39609));
    defparam i19420_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19403_3_lut_4_lut (.A(n5_adj_4711), 
            .B(n6_adj_4710), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_10), 
            .Z(n39592));
    defparam i19403_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19419_3_lut_4_lut (.A(n5_adj_4711), 
            .B(n6_adj_4710), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_10), 
            .Z(n39608));
    defparam i19419_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19402_3_lut_4_lut (.A(n5), 
            .B(n6_adj_4710), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_9), 
            .Z(n39591));
    defparam i19402_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19418_3_lut_4_lut (.A(n5), 
            .B(n6_adj_4710), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_9), 
            .Z(n39607));
    defparam i19418_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19401_3_lut_4_lut (.A(n5_adj_4714), 
            .B(n6_adj_4710), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_8), 
            .Z(n39590));
    defparam i19401_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19417_3_lut_4_lut (.A(n5_adj_4714), 
            .B(n6_adj_4710), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_8), 
            .Z(n39606));
    defparam i19417_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (B (D)+!B (C))+!A (D))", lineinfo="@8(164[24],164[62])" *) LUT4 i19400_3_lut_4_lut (.A(n40928), 
            .B(n6), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_7), 
            .Z(n39589));
    defparam i19400_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))", lineinfo="@8(164[24],164[62])" *) LUT4 i19416_3_lut_4_lut (.A(n40928), 
            .B(n6), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_7), 
            .Z(n39605));
    defparam i19416_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19399_3_lut_4_lut (.A(n5_adj_4711), 
            .B(n6), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_6), 
            .Z(n39588));
    defparam i19399_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19415_3_lut_4_lut (.A(n5_adj_4711), 
            .B(n6), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_6), 
            .Z(n39604));
    defparam i19415_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19398_3_lut_4_lut (.A(n5), 
            .B(n6), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_5), 
            .Z(n39587));
    defparam i19398_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19414_3_lut_4_lut (.A(n5), 
            .B(n6), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_5), 
            .Z(n39603));
    defparam i19414_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19397_3_lut_4_lut (.A(n5_adj_4714), 
            .B(n6), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_4), 
            .Z(n39586));
    defparam i19397_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19413_3_lut_4_lut (.A(n5_adj_4714), 
            .B(n6), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_4), 
            .Z(n39602));
    defparam i19413_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (B (D)+!B (C))+!A (D))", lineinfo="@8(164[24],164[62])" *) LUT4 i19396_3_lut_4_lut (.A(n40928), 
            .B(n6_adj_4713), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_3), 
            .Z(n39585));
    defparam i19396_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))", lineinfo="@8(164[24],164[62])" *) LUT4 i19412_3_lut_4_lut (.A(n40928), 
            .B(n6_adj_4713), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_3), 
            .Z(n39601));
    defparam i19412_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19395_3_lut_4_lut (.A(n5_adj_4711), 
            .B(n6_adj_4713), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_2), 
            .Z(n39584));
    defparam i19395_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19411_3_lut_4_lut (.A(n5_adj_4711), 
            .B(n6_adj_4713), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_2), 
            .Z(n39600));
    defparam i19411_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19394_3_lut_4_lut (.A(n5), 
            .B(n6_adj_4713), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Rising_c_1), 
            .Z(n39583));
    defparam i19394_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (D)+!A (B (D)+!B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 i19410_3_lut_4_lut (.A(n5), 
            .B(n6_adj_4713), .C(i_RHD64_SPI_MISO_c), .D(o_RHD64_RX_Byte_Falling_c_1), 
            .Z(n39599));
    defparam i19410_3_lut_4_lut.INIT = "0xfe10";
    (* lut_function="(A (B (D)+!B !(C (D)+!C !(D)))+!A (D))", lineinfo="@8(98[30],98[45])" *) LUT4 i22280_2_lut_3_lut_4_lut (.A(n3), 
            .B(o_RHD64_TX_DV_c), .C(r_SPI_Clk_Count[0]), .D(r_SPI_Clk_Count[1]), 
            .Z(r_SPI_Clk_Count_2__N_2154[1]));
    defparam i22280_2_lut_3_lut_4_lut.INIT = "0xdf20";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n45836), 
            .SP(n16705), .CK(i_Clk_c), .SR(n51853), .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B+(C+(D))))", lineinfo="@8(153[3],176[10])" *) LUT4 i20834_3_lut_4_lut (.A(r_RX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_Leading_Edge), .D(r_Trailing_Edge), 
            .Z(n33990));
    defparam i20834_3_lut_4_lut.INIT = "0xddde";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n37432));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@8(135[7],145[14])" *) LUT4 i20845_3_lut_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(n4), .Z(r_TX_Bit_Count_3__N_2184[2]));
    defparam i20845_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@8(135[7],145[14])" *) LUT4 i20844_3_lut_4_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(r_TX_Bit_Count[0]), .Z(r_TX_Bit_Count_3__N_2184[1]));
    defparam i20844_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_65 (.A(r_Leading_Edge), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n37442));
    defparam i1_2_lut_3_lut_adj_65.INIT = "0xfefe";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20814_2_lut (.A(n37[1]), 
            .B(o_RHD64_TX_DV_c), .Z(n39625));
    defparam i20814_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B !(C))+!A (C))", lineinfo="@8(98[30],98[45])" *) LUT4 i22272_2_lut_3_lut (.A(n3), 
            .B(o_RHD64_TX_DV_c), .C(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_2__N_2154[0]));
    defparam i22272_2_lut_3_lut.INIT = "0xd2d2";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))", lineinfo="@8(90[9],102[16])" *) LUT4 i24723_2_lut_3_lut (.A(r_SPI_Clk_Count[1]), 
            .B(r_SPI_Clk_Count[0]), .C(r_SPI_Clk), .Z(n45836));
    defparam i24723_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A+(B (C (D))))", lineinfo="@8(71[5],106[12])" *) LUT4 i19437_3_lut_4_lut (.A(o_RHD64_TX_DV_c), 
            .B(r_SPI_Clk_Count[1]), .C(r_SPI_Clk_Count[0]), .D(n3), .Z(n39626));
    defparam i19437_3_lut_4_lut.INIT = "0xeaaa";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(o_RHD64_TX_Byte_c_0), 
            .SP(o_RHD64_TX_DV_c), .CK(i_Clk_c), .SR(n51850), .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module FIFO_MEM
//

module FIFO_MEM (input o_FIFO_Data_c_16, input o_FIFO_Data_c_17, input o_FIFO_Data_c_18, 
            input o_FIFO_Data_c_19, input i_Clk_c, input VCC_net, input o_FIFO_Data_c_28, 
            input o_FIFO_Data_c_29, input o_FIFO_Data_c_30, input o_FIFO_Data_c_31, 
            input o_FIFO_Data_c_12, input o_FIFO_Data_c_13, input o_FIFO_Data_c_14, 
            input o_FIFO_Data_c_15, input n51854, input n51850, input n51852, 
            output \MISC.full_flag_r , output o_FIFO_EMPTY_c, output \MISC.empty_flag_r , 
            output o_FIFO_AFULL_c, output o_FIFO_Q_c_0, output o_FIFO_FULL_c, 
            input o_FIFO_Data_c_8, input o_FIFO_Data_c_9, input o_FIFO_Data_c_10, 
            input o_FIFO_Data_c_11, output o_FIFO_AEMPTY_c, input o_FIFO_Data_c_4, 
            input o_FIFO_Data_c_5, input o_FIFO_Data_c_6, input o_FIFO_Data_c_7, 
            input o_FIFO_Data_c_24, input o_FIFO_Data_c_25, input o_FIFO_Data_c_26, 
            input o_FIFO_Data_c_27, input o_FIFO_Data_c_20, input o_FIFO_Data_c_21, 
            input o_FIFO_Data_c_22, input o_FIFO_Data_c_23, input o_FIFO_Data_c_0, 
            input o_FIFO_Data_c_1, input o_FIFO_Data_c_2, input o_FIFO_Data_c_3, 
            input n33984, input n23210, input o_FIFO_RE_c, output \MISC.rd_w , 
            output o_FIFO_Q_c_31, output o_FIFO_Q_c_30, output o_FIFO_Q_c_29, 
            output o_FIFO_Q_c_28, output o_FIFO_Q_c_27, output o_FIFO_Q_c_26, 
            output o_FIFO_Q_c_25, output o_FIFO_Q_c_24, output o_FIFO_Q_c_23, 
            output o_FIFO_Q_c_22, output o_FIFO_Q_c_21, output o_FIFO_Q_c_20, 
            output o_FIFO_Q_c_19, output o_FIFO_Q_c_18, output o_FIFO_Q_c_17, 
            output o_FIFO_Q_c_16, output o_FIFO_Q_c_15, output o_FIFO_Q_c_14, 
            output o_FIFO_Q_c_13, output o_FIFO_Q_c_12, output o_FIFO_Q_c_11, 
            output o_FIFO_Q_c_10, output o_FIFO_Q_c_9, output o_FIFO_Q_c_8, 
            output o_FIFO_Q_c_7, output o_FIFO_Q_c_6, output o_FIFO_Q_c_5, 
            output o_FIFO_Q_c_4, output o_FIFO_Q_c_3, output o_FIFO_Q_c_2, 
            output o_FIFO_Q_c_1, output o_FIFO_COUNT_c_10, output o_FIFO_COUNT_c_9, 
            output o_FIFO_COUNT_c_8, output o_FIFO_COUNT_c_7, output o_FIFO_COUNT_c_6, 
            output o_FIFO_COUNT_c_5, output o_FIFO_COUNT_c_3, output o_FIFO_COUNT_c_2, 
            output o_FIFO_COUNT_c_1, output o_FIFO_COUNT_c_0, input o_FIFO_WE_c, 
            input GND_net, output o_FIFO_COUNT_c_4, input n51853);
    
    (* is_clock=1, lineinfo="@6(21[5],21[10])" *) wire i_Clk_c;
    
    (* lineinfo="@0(50[41],64[45])" *) \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") lscc_fifo_inst (o_FIFO_Data_c_16, 
            o_FIFO_Data_c_17, o_FIFO_Data_c_18, o_FIFO_Data_c_19, i_Clk_c, 
            VCC_net, o_FIFO_Data_c_28, o_FIFO_Data_c_29, o_FIFO_Data_c_30, 
            o_FIFO_Data_c_31, o_FIFO_Data_c_12, o_FIFO_Data_c_13, o_FIFO_Data_c_14, 
            o_FIFO_Data_c_15, n51854, n51850, n51852, \MISC.full_flag_r , 
            o_FIFO_EMPTY_c, \MISC.empty_flag_r , o_FIFO_AFULL_c, o_FIFO_Q_c_0, 
            o_FIFO_FULL_c, o_FIFO_Data_c_8, o_FIFO_Data_c_9, o_FIFO_Data_c_10, 
            o_FIFO_Data_c_11, o_FIFO_AEMPTY_c, o_FIFO_Data_c_4, o_FIFO_Data_c_5, 
            o_FIFO_Data_c_6, o_FIFO_Data_c_7, o_FIFO_Data_c_24, o_FIFO_Data_c_25, 
            o_FIFO_Data_c_26, o_FIFO_Data_c_27, o_FIFO_Data_c_20, o_FIFO_Data_c_21, 
            o_FIFO_Data_c_22, o_FIFO_Data_c_23, o_FIFO_Data_c_0, o_FIFO_Data_c_1, 
            o_FIFO_Data_c_2, o_FIFO_Data_c_3, n33984, n23210, o_FIFO_RE_c, 
            \MISC.rd_w , o_FIFO_Q_c_31, o_FIFO_Q_c_30, o_FIFO_Q_c_29, 
            o_FIFO_Q_c_28, o_FIFO_Q_c_27, o_FIFO_Q_c_26, o_FIFO_Q_c_25, 
            o_FIFO_Q_c_24, o_FIFO_Q_c_23, o_FIFO_Q_c_22, o_FIFO_Q_c_21, 
            o_FIFO_Q_c_20, o_FIFO_Q_c_19, o_FIFO_Q_c_18, o_FIFO_Q_c_17, 
            o_FIFO_Q_c_16, o_FIFO_Q_c_15, o_FIFO_Q_c_14, o_FIFO_Q_c_13, 
            o_FIFO_Q_c_12, o_FIFO_Q_c_11, o_FIFO_Q_c_10, o_FIFO_Q_c_9, 
            o_FIFO_Q_c_8, o_FIFO_Q_c_7, o_FIFO_Q_c_6, o_FIFO_Q_c_5, 
            o_FIFO_Q_c_4, o_FIFO_Q_c_3, o_FIFO_Q_c_2, o_FIFO_Q_c_1, 
            o_FIFO_COUNT_c_10, o_FIFO_COUNT_c_9, o_FIFO_COUNT_c_8, o_FIFO_COUNT_c_7, 
            o_FIFO_COUNT_c_6, o_FIFO_COUNT_c_5, o_FIFO_COUNT_c_3, o_FIFO_COUNT_c_2, 
            o_FIFO_COUNT_c_1, o_FIFO_COUNT_c_0, o_FIFO_WE_c, GND_net, 
            o_FIFO_COUNT_c_4, n51853);
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_Data_c_16, 
            input o_FIFO_Data_c_17, input o_FIFO_Data_c_18, input o_FIFO_Data_c_19, 
            input i_Clk_c, input VCC_net, input o_FIFO_Data_c_28, input o_FIFO_Data_c_29, 
            input o_FIFO_Data_c_30, input o_FIFO_Data_c_31, input o_FIFO_Data_c_12, 
            input o_FIFO_Data_c_13, input o_FIFO_Data_c_14, input o_FIFO_Data_c_15, 
            input n51854, input n51850, input n51852, output \MISC.full_flag_r , 
            output o_FIFO_EMPTY_c, output \MISC.empty_flag_r , output o_FIFO_AFULL_c, 
            output o_FIFO_Q_c_0, output o_FIFO_FULL_c, input o_FIFO_Data_c_8, 
            input o_FIFO_Data_c_9, input o_FIFO_Data_c_10, input o_FIFO_Data_c_11, 
            output o_FIFO_AEMPTY_c, input o_FIFO_Data_c_4, input o_FIFO_Data_c_5, 
            input o_FIFO_Data_c_6, input o_FIFO_Data_c_7, input o_FIFO_Data_c_24, 
            input o_FIFO_Data_c_25, input o_FIFO_Data_c_26, input o_FIFO_Data_c_27, 
            input o_FIFO_Data_c_20, input o_FIFO_Data_c_21, input o_FIFO_Data_c_22, 
            input o_FIFO_Data_c_23, input o_FIFO_Data_c_0, input o_FIFO_Data_c_1, 
            input o_FIFO_Data_c_2, input o_FIFO_Data_c_3, input n33984, 
            input n23210, input o_FIFO_RE_c, output \MISC.rd_w , output o_FIFO_Q_c_31, 
            output o_FIFO_Q_c_30, output o_FIFO_Q_c_29, output o_FIFO_Q_c_28, 
            output o_FIFO_Q_c_27, output o_FIFO_Q_c_26, output o_FIFO_Q_c_25, 
            output o_FIFO_Q_c_24, output o_FIFO_Q_c_23, output o_FIFO_Q_c_22, 
            output o_FIFO_Q_c_21, output o_FIFO_Q_c_20, output o_FIFO_Q_c_19, 
            output o_FIFO_Q_c_18, output o_FIFO_Q_c_17, output o_FIFO_Q_c_16, 
            output o_FIFO_Q_c_15, output o_FIFO_Q_c_14, output o_FIFO_Q_c_13, 
            output o_FIFO_Q_c_12, output o_FIFO_Q_c_11, output o_FIFO_Q_c_10, 
            output o_FIFO_Q_c_9, output o_FIFO_Q_c_8, output o_FIFO_Q_c_7, 
            output o_FIFO_Q_c_6, output o_FIFO_Q_c_5, output o_FIFO_Q_c_4, 
            output o_FIFO_Q_c_3, output o_FIFO_Q_c_2, output o_FIFO_Q_c_1, 
            output o_FIFO_COUNT_c_10, output o_FIFO_COUNT_c_9, output o_FIFO_COUNT_c_8, 
            output o_FIFO_COUNT_c_7, output o_FIFO_COUNT_c_6, output o_FIFO_COUNT_c_5, 
            output o_FIFO_COUNT_c_3, output o_FIFO_COUNT_c_2, output o_FIFO_COUNT_c_1, 
            output o_FIFO_COUNT_c_0, input o_FIFO_WE_c, input GND_net, 
            output o_FIFO_COUNT_c_4, input n51853);
    
    (* is_clock=1, lineinfo="@6(21[5],21[10])" *) wire i_Clk_c;
    
    (* lineinfo="@0(181[60],204[41])" *) \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") fifo0 (o_FIFO_Data_c_16, 
            o_FIFO_Data_c_17, o_FIFO_Data_c_18, o_FIFO_Data_c_19, i_Clk_c, 
            VCC_net, o_FIFO_Data_c_28, o_FIFO_Data_c_29, o_FIFO_Data_c_30, 
            o_FIFO_Data_c_31, o_FIFO_Data_c_12, o_FIFO_Data_c_13, o_FIFO_Data_c_14, 
            o_FIFO_Data_c_15, n51854, n51850, n51852, \MISC.full_flag_r , 
            o_FIFO_EMPTY_c, \MISC.empty_flag_r , o_FIFO_AFULL_c, o_FIFO_Q_c_0, 
            o_FIFO_FULL_c, o_FIFO_Data_c_8, o_FIFO_Data_c_9, o_FIFO_Data_c_10, 
            o_FIFO_Data_c_11, o_FIFO_AEMPTY_c, o_FIFO_Data_c_4, o_FIFO_Data_c_5, 
            o_FIFO_Data_c_6, o_FIFO_Data_c_7, o_FIFO_Data_c_24, o_FIFO_Data_c_25, 
            o_FIFO_Data_c_26, o_FIFO_Data_c_27, o_FIFO_Data_c_20, o_FIFO_Data_c_21, 
            o_FIFO_Data_c_22, o_FIFO_Data_c_23, o_FIFO_Data_c_0, o_FIFO_Data_c_1, 
            o_FIFO_Data_c_2, o_FIFO_Data_c_3, n33984, n23210, o_FIFO_RE_c, 
            \MISC.rd_w , o_FIFO_Q_c_31, o_FIFO_Q_c_30, o_FIFO_Q_c_29, 
            o_FIFO_Q_c_28, o_FIFO_Q_c_27, o_FIFO_Q_c_26, o_FIFO_Q_c_25, 
            o_FIFO_Q_c_24, o_FIFO_Q_c_23, o_FIFO_Q_c_22, o_FIFO_Q_c_21, 
            o_FIFO_Q_c_20, o_FIFO_Q_c_19, o_FIFO_Q_c_18, o_FIFO_Q_c_17, 
            o_FIFO_Q_c_16, o_FIFO_Q_c_15, o_FIFO_Q_c_14, o_FIFO_Q_c_13, 
            o_FIFO_Q_c_12, o_FIFO_Q_c_11, o_FIFO_Q_c_10, o_FIFO_Q_c_9, 
            o_FIFO_Q_c_8, o_FIFO_Q_c_7, o_FIFO_Q_c_6, o_FIFO_Q_c_5, 
            o_FIFO_Q_c_4, o_FIFO_Q_c_3, o_FIFO_Q_c_2, o_FIFO_Q_c_1, 
            o_FIFO_COUNT_c_10, o_FIFO_COUNT_c_9, o_FIFO_COUNT_c_8, o_FIFO_COUNT_c_7, 
            o_FIFO_COUNT_c_6, o_FIFO_COUNT_c_5, o_FIFO_COUNT_c_3, o_FIFO_COUNT_c_2, 
            o_FIFO_COUNT_c_1, o_FIFO_COUNT_c_0, o_FIFO_WE_c, GND_net, 
            o_FIFO_COUNT_c_4, n51853);
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_Data_c_16, 
            input o_FIFO_Data_c_17, input o_FIFO_Data_c_18, input o_FIFO_Data_c_19, 
            input i_Clk_c, input VCC_net, input o_FIFO_Data_c_28, input o_FIFO_Data_c_29, 
            input o_FIFO_Data_c_30, input o_FIFO_Data_c_31, input o_FIFO_Data_c_12, 
            input o_FIFO_Data_c_13, input o_FIFO_Data_c_14, input o_FIFO_Data_c_15, 
            input n51854, input n51850, input n51852, output \MISC.full_flag_r , 
            output o_FIFO_EMPTY_c, output \MISC.empty_flag_r , output o_FIFO_AFULL_c, 
            output o_FIFO_Q_c_0, output o_FIFO_FULL_c, input o_FIFO_Data_c_8, 
            input o_FIFO_Data_c_9, input o_FIFO_Data_c_10, input o_FIFO_Data_c_11, 
            output o_FIFO_AEMPTY_c, input o_FIFO_Data_c_4, input o_FIFO_Data_c_5, 
            input o_FIFO_Data_c_6, input o_FIFO_Data_c_7, input o_FIFO_Data_c_24, 
            input o_FIFO_Data_c_25, input o_FIFO_Data_c_26, input o_FIFO_Data_c_27, 
            input o_FIFO_Data_c_20, input o_FIFO_Data_c_21, input o_FIFO_Data_c_22, 
            input o_FIFO_Data_c_23, input o_FIFO_Data_c_0, input o_FIFO_Data_c_1, 
            input o_FIFO_Data_c_2, input o_FIFO_Data_c_3, input n33984, 
            input n23210, input o_FIFO_RE_c, output \MISC.rd_w , output o_FIFO_Q_c_31, 
            output o_FIFO_Q_c_30, output o_FIFO_Q_c_29, output o_FIFO_Q_c_28, 
            output o_FIFO_Q_c_27, output o_FIFO_Q_c_26, output o_FIFO_Q_c_25, 
            output o_FIFO_Q_c_24, output o_FIFO_Q_c_23, output o_FIFO_Q_c_22, 
            output o_FIFO_Q_c_21, output o_FIFO_Q_c_20, output o_FIFO_Q_c_19, 
            output o_FIFO_Q_c_18, output o_FIFO_Q_c_17, output o_FIFO_Q_c_16, 
            output o_FIFO_Q_c_15, output o_FIFO_Q_c_14, output o_FIFO_Q_c_13, 
            output o_FIFO_Q_c_12, output o_FIFO_Q_c_11, output o_FIFO_Q_c_10, 
            output o_FIFO_Q_c_9, output o_FIFO_Q_c_8, output o_FIFO_Q_c_7, 
            output o_FIFO_Q_c_6, output o_FIFO_Q_c_5, output o_FIFO_Q_c_4, 
            output o_FIFO_Q_c_3, output o_FIFO_Q_c_2, output o_FIFO_Q_c_1, 
            output o_FIFO_COUNT_c_10, output o_FIFO_COUNT_c_9, output o_FIFO_COUNT_c_8, 
            output o_FIFO_COUNT_c_7, output o_FIFO_COUNT_c_6, output o_FIFO_COUNT_c_5, 
            output o_FIFO_COUNT_c_3, output o_FIFO_COUNT_c_2, output o_FIFO_COUNT_c_1, 
            output o_FIFO_COUNT_c_0, input o_FIFO_WE_c, input GND_net, 
            output o_FIFO_COUNT_c_4, input n51853);
    
    (* is_clock=1, lineinfo="@6(21[5],21[10])" *) wire i_Clk_c;
    
    (* lineinfo="@0(332[38],346[49])" *) \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") \_FABRIC.u_fifo  (o_FIFO_Data_c_16, 
            o_FIFO_Data_c_17, o_FIFO_Data_c_18, o_FIFO_Data_c_19, i_Clk_c, 
            VCC_net, o_FIFO_Data_c_28, o_FIFO_Data_c_29, o_FIFO_Data_c_30, 
            o_FIFO_Data_c_31, o_FIFO_Data_c_12, o_FIFO_Data_c_13, o_FIFO_Data_c_14, 
            o_FIFO_Data_c_15, n51854, n51850, n51852, \MISC.full_flag_r , 
            o_FIFO_EMPTY_c, \MISC.empty_flag_r , o_FIFO_AFULL_c, o_FIFO_Q_c_0, 
            o_FIFO_FULL_c, o_FIFO_Data_c_8, o_FIFO_Data_c_9, o_FIFO_Data_c_10, 
            o_FIFO_Data_c_11, o_FIFO_AEMPTY_c, o_FIFO_Data_c_4, o_FIFO_Data_c_5, 
            o_FIFO_Data_c_6, o_FIFO_Data_c_7, o_FIFO_Data_c_24, o_FIFO_Data_c_25, 
            o_FIFO_Data_c_26, o_FIFO_Data_c_27, o_FIFO_Data_c_20, o_FIFO_Data_c_21, 
            o_FIFO_Data_c_22, o_FIFO_Data_c_23, o_FIFO_Data_c_0, o_FIFO_Data_c_1, 
            o_FIFO_Data_c_2, o_FIFO_Data_c_3, n33984, n23210, o_FIFO_RE_c, 
            \MISC.rd_w , o_FIFO_Q_c_31, o_FIFO_Q_c_30, o_FIFO_Q_c_29, 
            o_FIFO_Q_c_28, o_FIFO_Q_c_27, o_FIFO_Q_c_26, o_FIFO_Q_c_25, 
            o_FIFO_Q_c_24, o_FIFO_Q_c_23, o_FIFO_Q_c_22, o_FIFO_Q_c_21, 
            o_FIFO_Q_c_20, o_FIFO_Q_c_19, o_FIFO_Q_c_18, o_FIFO_Q_c_17, 
            o_FIFO_Q_c_16, o_FIFO_Q_c_15, o_FIFO_Q_c_14, o_FIFO_Q_c_13, 
            o_FIFO_Q_c_12, o_FIFO_Q_c_11, o_FIFO_Q_c_10, o_FIFO_Q_c_9, 
            o_FIFO_Q_c_8, o_FIFO_Q_c_7, o_FIFO_Q_c_6, o_FIFO_Q_c_5, 
            o_FIFO_Q_c_4, o_FIFO_Q_c_3, o_FIFO_Q_c_2, o_FIFO_Q_c_1, 
            o_FIFO_COUNT_c_10, o_FIFO_COUNT_c_9, o_FIFO_COUNT_c_8, o_FIFO_COUNT_c_7, 
            o_FIFO_COUNT_c_6, o_FIFO_COUNT_c_5, o_FIFO_COUNT_c_3, o_FIFO_COUNT_c_2, 
            o_FIFO_COUNT_c_1, o_FIFO_COUNT_c_0, o_FIFO_WE_c, GND_net, 
            o_FIFO_COUNT_c_4, n51853);
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=1024,ADDRESS_WIDTH=10,DATA_WIDTH=32,ALMOST_FULL_DEASSERT_LVL=1022,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_Data_c_16, 
            input o_FIFO_Data_c_17, input o_FIFO_Data_c_18, input o_FIFO_Data_c_19, 
            input i_Clk_c, input VCC_net, input o_FIFO_Data_c_28, input o_FIFO_Data_c_29, 
            input o_FIFO_Data_c_30, input o_FIFO_Data_c_31, input o_FIFO_Data_c_12, 
            input o_FIFO_Data_c_13, input o_FIFO_Data_c_14, input o_FIFO_Data_c_15, 
            input n51854, input n51850, input n51852, output \MISC.full_flag_r , 
            output o_FIFO_EMPTY_c, output \MISC.empty_flag_r , output o_FIFO_AFULL_c, 
            output o_FIFO_Q_c_0, output o_FIFO_FULL_c, input o_FIFO_Data_c_8, 
            input o_FIFO_Data_c_9, input o_FIFO_Data_c_10, input o_FIFO_Data_c_11, 
            output o_FIFO_AEMPTY_c, input o_FIFO_Data_c_4, input o_FIFO_Data_c_5, 
            input o_FIFO_Data_c_6, input o_FIFO_Data_c_7, input o_FIFO_Data_c_24, 
            input o_FIFO_Data_c_25, input o_FIFO_Data_c_26, input o_FIFO_Data_c_27, 
            input o_FIFO_Data_c_20, input o_FIFO_Data_c_21, input o_FIFO_Data_c_22, 
            input o_FIFO_Data_c_23, input o_FIFO_Data_c_0, input o_FIFO_Data_c_1, 
            input o_FIFO_Data_c_2, input o_FIFO_Data_c_3, input n33984, 
            input n23210, input o_FIFO_RE_c, output \MISC.rd_w , output o_FIFO_Q_c_31, 
            output o_FIFO_Q_c_30, output o_FIFO_Q_c_29, output o_FIFO_Q_c_28, 
            output o_FIFO_Q_c_27, output o_FIFO_Q_c_26, output o_FIFO_Q_c_25, 
            output o_FIFO_Q_c_24, output o_FIFO_Q_c_23, output o_FIFO_Q_c_22, 
            output o_FIFO_Q_c_21, output o_FIFO_Q_c_20, output o_FIFO_Q_c_19, 
            output o_FIFO_Q_c_18, output o_FIFO_Q_c_17, output o_FIFO_Q_c_16, 
            output o_FIFO_Q_c_15, output o_FIFO_Q_c_14, output o_FIFO_Q_c_13, 
            output o_FIFO_Q_c_12, output o_FIFO_Q_c_11, output o_FIFO_Q_c_10, 
            output o_FIFO_Q_c_9, output o_FIFO_Q_c_8, output o_FIFO_Q_c_7, 
            output o_FIFO_Q_c_6, output o_FIFO_Q_c_5, output o_FIFO_Q_c_4, 
            output o_FIFO_Q_c_3, output o_FIFO_Q_c_2, output o_FIFO_Q_c_1, 
            output o_FIFO_COUNT_c_10, output o_FIFO_COUNT_c_9, output o_FIFO_COUNT_c_8, 
            output o_FIFO_COUNT_c_7, output o_FIFO_COUNT_c_6, output o_FIFO_COUNT_c_5, 
            output o_FIFO_COUNT_c_3, output o_FIFO_COUNT_c_2, output o_FIFO_COUNT_c_1, 
            output o_FIFO_COUNT_c_0, input o_FIFO_WE_c, input GND_net, 
            output o_FIFO_COUNT_c_4, input n51853);
    
    (* is_clock=1, lineinfo="@6(21[5],21[10])" *) wire i_Clk_c;
    (* lineinfo="@0(2643[54],2643[61])" *) wire [9:0]waddr_r;
    (* lineinfo="@0(2649[54],2649[61])" *) wire [9:0]raddr_r;
    (* lineinfo="@0(3012[38],3012[48])" *) wire [31:0]\mem_EBR.data_raw_r ;
    
    wire wr_fifo_en_w, rd_fifo_en_w;
    (* lineinfo="@0(2640[48],2640[60])" *) wire [10:0]wr_addr_p1_r;
    
    wire wr_addr_nxt_w_0__N_2198;
    (* lineinfo="@0(2639[48],2639[57])" *) wire [10:0]wr_addr_r;
    
    wire full_nxt_w, full_r, full_mem_r, empty_nxt_w, empty_r, empty_mem_r;
    (* lineinfo="@0(2653[28],2653[44])" *) wire [10:0]wr_addr_nxt_p1_w;
    (* lineinfo="@0(2652[28],2652[41])" *) wire [10:0]wr_addr_nxt_w;
    (* lineinfo="@0(2642[54],2642[66])" *) wire [9:0]wr_cmpaddr_r;
    (* lineinfo="@0(2641[48],2641[63])" *) wire [10:0]wr_addr_p1cmp_r;
    (* lineinfo="@0(2644[54],2644[69])" *) wire [9:0]wr_cmpaddr_p1_r;
    (* lineinfo="@0(2646[48],2646[60])" *) wire [10:0]rd_addr_p1_r;
    
    wire rd_addr_nxt_w_0__N_2209;
    (* lineinfo="@0(2645[48],2645[57])" *) wire [10:0]rd_addr_r;
    (* lineinfo="@0(2656[28],2656[44])" *) wire [10:0]rd_addr_nxt_p1_w;
    (* lineinfo="@0(2647[48],2647[63])" *) wire [10:0]rd_addr_p1cmp_r;
    (* lineinfo="@0(2655[28],2655[41])" *) wire [10:0]rd_addr_nxt_w;
    (* lineinfo="@0(2648[54],2648[66])" *) wire [9:0]rd_cmpaddr_r;
    (* lineinfo="@0(2783[56],2783[70])" *) wire [10:0]\MISC.wr_flag_addr_r ;
    (* lineinfo="@0(2784[56],2784[73])" *) wire [10:0]\MISC.wr_flag_addr_p1_r ;
    (* lineinfo="@0(2785[56],2785[70])" *) wire [10:0]\MISC.rd_flag_addr_r ;
    (* lineinfo="@0(2786[56],2786[73])" *) wire [10:0]\MISC.rd_flag_addr_p1_r ;
    
    wire \MISC.AFull.almost_full_nxt_w , n44160, n29591;
    wire [10:0]\MISC.diff_w_10__N_2210 ;
    
    wire n29593, n29587, n29589, n29583, n29585, n29579, n29581, 
        n29575, n29577, n29573;
    (* lineinfo="@0(2792[36],2792[42])" *) wire [10:0]\MISC.diff_w ;
    
    wire n44305, n44159, n44311, n44317, n44323, n44784, n44391, 
        n44221, n44415, n44413, n44417, n44222, n43424, n44212, 
        n44421, n4, n44435, n44441, n44439, n44447, n44443, n44473, 
        n5, n44774, n44776, n44778, n44463, n44479, n44206, n44483, 
        n42956, n51679, n42954, n51676, n42952, n51673, n42950, 
        n51670, n42948, n51667, n51664, n42944, n51790, n42942, 
        n51787, n42940, n51784, n42938, n51781, n42936, n51778, 
        n51661, n42932, n51658, n42930, n51655, n42928, n51652, 
        n42926, n51649, n42924, n51646, n51643, GND_net_2, VCC_net_2;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[28, 0]" *) EBR_B waddr_r_0__I_0_2 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data_c_31), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data_c_30), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data_c_29), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data_c_28), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [31]), .RDATA9(\mem_EBR.data_raw_r [30]), 
            .RDATA5(\mem_EBR.data_raw_r [29]), .RDATA1(\mem_EBR.data_raw_r [28]));
    defparam waddr_r_0__I_0_2.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_2.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_2.DATA_WIDTH_R = "4";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[12, 0]" *) EBR_B waddr_r_0__I_0_6 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data_c_15), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data_c_14), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data_c_13), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data_c_12), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [15]), .RDATA9(\mem_EBR.data_raw_r [14]), 
            .RDATA5(\mem_EBR.data_raw_r [13]), .RDATA1(\mem_EBR.data_raw_r [12]));
    defparam waddr_r_0__I_0_6.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_6.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_6.DATA_WIDTH_R = "4";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(wr_addr_nxt_w_0__N_2198), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_r[0]));
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ full_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(full_r));
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ full_mem_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51850), .Q(full_mem_r));
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ empty_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51852), .Q(empty_r));
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ empty_mem_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(empty_mem_r));
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_p1_r[0]));
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_r[0]));
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(wr_addr_nxt_p1_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_p1cmp_r[10]));
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(waddr_r[0]));
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_p1_r[0]));
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(rd_addr_nxt_w_0__N_2209), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_r[0]));
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1_r[0]));
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1cmp_r[0]));
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_cmpaddr_r[0]));
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(raddr_r[0]));
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_r [0]));
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i0  (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_p1_r [0]));
    defparam \MISC.wr_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.wr_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_r [0]));
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51850), .Q(\MISC.rd_flag_addr_p1_r [0]));
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.full_flag_r_c  (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.full_flag_r ));
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ empty_ext_r (.D(empty_nxt_w), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_EMPTY_c));
    defparam empty_ext_r.REGSET = "SET";
    defparam empty_ext_r.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.empty_flag_r_c  (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.empty_flag_r ));
    defparam \MISC.empty_flag_r_c .REGSET = "SET";
    defparam \MISC.empty_flag_r_c .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2888[37],2897[44])" *) FD1P3XZ \MISC.AFull.almost_full_ext_r  (.D(\MISC.AFull.almost_full_nxt_w ), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_AFULL_c));
    defparam \MISC.AFull.almost_full_ext_r .REGSET = "RESET";
    defparam \MISC.AFull.almost_full_ext_r .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i1  (.D(\mem_EBR.data_raw_r [0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_0));
    defparam \mem_EBR.data_buff_r_i1 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ full_ext_r (.D(full_nxt_w), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_FULL_c));
    defparam full_ext_r.REGSET = "RESET";
    defparam full_ext_r.SRMODE = "ASYNC";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[8, 0]" *) EBR_B waddr_r_0__I_0_7 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data_c_11), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data_c_10), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data_c_9), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data_c_8), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [11]), .RDATA9(\mem_EBR.data_raw_r [10]), 
            .RDATA5(\mem_EBR.data_raw_r [9]), .RDATA1(\mem_EBR.data_raw_r [8]));
    defparam waddr_r_0__I_0_7.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_7.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_7.DATA_WIDTH_R = "4";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2945[37],2954[44])" *) FD1P3XZ \MISC.AEmpty.almost_empty_ext_r  (.D(n44160), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51850), .Q(o_FIFO_AEMPTY_c));
    defparam \MISC.AEmpty.almost_empty_ext_r .REGSET = "SET";
    defparam \MISC.AEmpty.almost_empty_ext_r .SRMODE = "ASYNC";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B waddr_r_0__I_0_8 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data_c_7), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data_c_6), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data_c_5), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data_c_4), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [7]), .RDATA9(\mem_EBR.data_raw_r [6]), 
            .RDATA5(\mem_EBR.data_raw_r [5]), .RDATA1(\mem_EBR.data_raw_r [4]));
    defparam waddr_r_0__I_0_8.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_8.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_8.DATA_WIDTH_R = "4";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[24, 0]" *) EBR_B waddr_r_0__I_0_3 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data_c_27), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data_c_26), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data_c_25), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data_c_24), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [27]), .RDATA9(\mem_EBR.data_raw_r [26]), 
            .RDATA5(\mem_EBR.data_raw_r [25]), .RDATA1(\mem_EBR.data_raw_r [24]));
    defparam waddr_r_0__I_0_3.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_3.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_3.DATA_WIDTH_R = "4";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[20, 0]" *) EBR_B waddr_r_0__I_0_4 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data_c_23), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data_c_22), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data_c_21), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data_c_20), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [23]), .RDATA9(\mem_EBR.data_raw_r [22]), 
            .RDATA5(\mem_EBR.data_raw_r [21]), .RDATA1(\mem_EBR.data_raw_r [20]));
    defparam waddr_r_0__I_0_4.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_4.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_4.DATA_WIDTH_R = "4";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B waddr_r_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data_c_3), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data_c_2), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data_c_1), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data_c_0), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [3]), .RDATA9(\mem_EBR.data_raw_r [2]), 
            .RDATA5(\mem_EBR.data_raw_r [1]), .RDATA1(\mem_EBR.data_raw_r [0]));
    defparam waddr_r_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0.DATA_WIDTH_R = "4";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i32  (.D(\mem_EBR.data_raw_r [31]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_31));
    defparam \mem_EBR.data_buff_r_i32 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i32 .SRMODE = "ASYNC";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i13801_3_lut (.A(\MISC.rd_flag_addr_r [1]), 
            .B(\MISC.rd_flag_addr_p1_r [1]), .C(n33984), .Z(n29591));
    defparam i13801_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_3855_i2_3_lut (.A(\MISC.wr_flag_addr_r [1]), 
            .B(\MISC.wr_flag_addr_p1_r [1]), .C(n23210), .Z(\MISC.diff_w_10__N_2210 [1]));
    defparam mux_3855_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i9429_3_lut (.A(\MISC.rd_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(n33984), .Z(n29593));
    defparam i9429_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_3855_i1_3_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.wr_flag_addr_p1_r [0]), .C(n23210), .Z(\MISC.diff_w_10__N_2210 [0]));
    defparam mux_3855_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i13797_3_lut (.A(\MISC.rd_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n33984), .Z(n29587));
    defparam i13797_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_3855_i4_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.wr_flag_addr_p1_r [3]), .C(n23210), .Z(\MISC.diff_w_10__N_2210 [3]));
    defparam mux_3855_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i13799_3_lut (.A(\MISC.rd_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n33984), .Z(n29589));
    defparam i13799_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_3855_i3_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.wr_flag_addr_p1_r [2]), .C(n23210), .Z(\MISC.diff_w_10__N_2210 [2]));
    defparam mux_3855_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i13793_3_lut (.A(\MISC.rd_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n33984), .Z(n29583));
    defparam i13793_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_3855_i6_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.wr_flag_addr_p1_r [5]), .C(n23210), .Z(\MISC.diff_w_10__N_2210 [5]));
    defparam mux_3855_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i13795_3_lut (.A(\MISC.rd_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n33984), .Z(n29585));
    defparam i13795_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_3855_i5_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.wr_flag_addr_p1_r [4]), .C(n23210), .Z(\MISC.diff_w_10__N_2210 [4]));
    defparam mux_3855_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i13789_3_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(\MISC.rd_flag_addr_p1_r [7]), .C(n33984), .Z(n29579));
    defparam i13789_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_3855_i8_3_lut (.A(\MISC.wr_flag_addr_r [7]), 
            .B(\MISC.wr_flag_addr_p1_r [7]), .C(n23210), .Z(\MISC.diff_w_10__N_2210 [7]));
    defparam mux_3855_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i13791_3_lut (.A(\MISC.rd_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n33984), .Z(n29581));
    defparam i13791_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_3855_i7_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.wr_flag_addr_p1_r [6]), .C(n23210), .Z(\MISC.diff_w_10__N_2210 [6]));
    defparam mux_3855_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i13785_3_lut (.A(\MISC.rd_flag_addr_r [9]), 
            .B(\MISC.rd_flag_addr_p1_r [9]), .C(n33984), .Z(n29575));
    defparam i13785_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_3855_i10_3_lut (.A(\MISC.wr_flag_addr_r [9]), 
            .B(\MISC.wr_flag_addr_p1_r [9]), .C(n23210), .Z(\MISC.diff_w_10__N_2210 [9]));
    defparam mux_3855_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i13787_3_lut (.A(\MISC.rd_flag_addr_r [8]), 
            .B(\MISC.rd_flag_addr_p1_r [8]), .C(n33984), .Z(n29577));
    defparam i13787_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_3855_i9_3_lut (.A(\MISC.wr_flag_addr_r [8]), 
            .B(\MISC.wr_flag_addr_p1_r [8]), .C(n23210), .Z(\MISC.diff_w_10__N_2210 [8]));
    defparam mux_3855_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@0(2791[25],2791[52])" *) LUT4 o_FIFO_RE_c_I_0_2_2_lut (.A(o_FIFO_RE_c), 
            .B(\MISC.empty_flag_r ), .Z(\MISC.rd_w ));
    defparam o_FIFO_RE_c_I_0_2_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@0(2792[45],2792[108])" *) LUT4 i13783_3_lut (.A(\MISC.rd_flag_addr_r [10]), 
            .B(\MISC.rd_flag_addr_p1_r [10]), .C(n33984), .Z(n29573));
    defparam i13783_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(2792[45],2792[108])" *) LUT4 mux_3855_i11_3_lut (.A(\MISC.wr_flag_addr_r [10]), 
            .B(\MISC.wr_flag_addr_p1_r [10]), .C(n23210), .Z(\MISC.diff_w_10__N_2210 [10]));
    defparam mux_3855_i11_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i31  (.D(\mem_EBR.data_raw_r [30]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_30));
    defparam \mem_EBR.data_buff_r_i31 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i31 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i30  (.D(\mem_EBR.data_raw_r [29]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_29));
    defparam \mem_EBR.data_buff_r_i30 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i30 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i29  (.D(\mem_EBR.data_raw_r [28]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_28));
    defparam \mem_EBR.data_buff_r_i29 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i29 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i28  (.D(\mem_EBR.data_raw_r [27]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_27));
    defparam \mem_EBR.data_buff_r_i28 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i28 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i27  (.D(\mem_EBR.data_raw_r [26]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_26));
    defparam \mem_EBR.data_buff_r_i27 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i27 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i26  (.D(\mem_EBR.data_raw_r [25]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_25));
    defparam \mem_EBR.data_buff_r_i26 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i26 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i25  (.D(\mem_EBR.data_raw_r [24]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_24));
    defparam \mem_EBR.data_buff_r_i25 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i25 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i24  (.D(\mem_EBR.data_raw_r [23]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_23));
    defparam \mem_EBR.data_buff_r_i24 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i24 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i23  (.D(\mem_EBR.data_raw_r [22]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_22));
    defparam \mem_EBR.data_buff_r_i23 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i23 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i22  (.D(\mem_EBR.data_raw_r [21]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_21));
    defparam \mem_EBR.data_buff_r_i22 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i22 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i21  (.D(\mem_EBR.data_raw_r [20]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_20));
    defparam \mem_EBR.data_buff_r_i21 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i21 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i20  (.D(\mem_EBR.data_raw_r [19]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_19));
    defparam \mem_EBR.data_buff_r_i20 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i20 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i19  (.D(\mem_EBR.data_raw_r [18]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_18));
    defparam \mem_EBR.data_buff_r_i19 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i19 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i18  (.D(\mem_EBR.data_raw_r [17]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_17));
    defparam \mem_EBR.data_buff_r_i18 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i18 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i17  (.D(\mem_EBR.data_raw_r [16]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_16));
    defparam \mem_EBR.data_buff_r_i17 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i17 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i16  (.D(\mem_EBR.data_raw_r [15]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_15));
    defparam \mem_EBR.data_buff_r_i16 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i16 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i15  (.D(\mem_EBR.data_raw_r [14]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_14));
    defparam \mem_EBR.data_buff_r_i15 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i14  (.D(\mem_EBR.data_raw_r [13]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_13));
    defparam \mem_EBR.data_buff_r_i14 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i13  (.D(\mem_EBR.data_raw_r [12]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_12));
    defparam \mem_EBR.data_buff_r_i13 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i12  (.D(\mem_EBR.data_raw_r [11]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_11));
    defparam \mem_EBR.data_buff_r_i12 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i11  (.D(\mem_EBR.data_raw_r [10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_10));
    defparam \mem_EBR.data_buff_r_i11 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i10  (.D(\mem_EBR.data_raw_r [9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_9));
    defparam \mem_EBR.data_buff_r_i10 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i9  (.D(\mem_EBR.data_raw_r [8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_8));
    defparam \mem_EBR.data_buff_r_i9 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i8  (.D(\mem_EBR.data_raw_r [7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_7));
    defparam \mem_EBR.data_buff_r_i8 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i7  (.D(\mem_EBR.data_raw_r [6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_6));
    defparam \mem_EBR.data_buff_r_i7 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i6  (.D(\mem_EBR.data_raw_r [5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_5));
    defparam \mem_EBR.data_buff_r_i6 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i5  (.D(\mem_EBR.data_raw_r [4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_4));
    defparam \mem_EBR.data_buff_r_i5 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i4  (.D(\mem_EBR.data_raw_r [3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_3));
    defparam \mem_EBR.data_buff_r_i4 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i3  (.D(\mem_EBR.data_raw_r [2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_2));
    defparam \mem_EBR.data_buff_r_i3 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i2  (.D(\mem_EBR.data_raw_r [1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_Q_c_1));
    defparam \mem_EBR.data_buff_r_i2 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_i11  (.D(\MISC.diff_w [10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_COUNT_c_10));
    defparam \MISC.genblk4.data_cnt_r_i11 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_i10  (.D(\MISC.diff_w [9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_COUNT_c_9));
    defparam \MISC.genblk4.data_cnt_r_i10 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_i9  (.D(\MISC.diff_w [8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_COUNT_c_8));
    defparam \MISC.genblk4.data_cnt_r_i9 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_i8  (.D(\MISC.diff_w [7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_COUNT_c_7));
    defparam \MISC.genblk4.data_cnt_r_i8 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_i7  (.D(\MISC.diff_w [6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_COUNT_c_6));
    defparam \MISC.genblk4.data_cnt_r_i7 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_i6  (.D(\MISC.diff_w [5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_COUNT_c_5));
    defparam \MISC.genblk4.data_cnt_r_i6 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i10  (.D(rd_addr_nxt_p1_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_p1_r [10]));
    defparam \MISC.rd_flag_addr_p1_r_i10 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_i4  (.D(\MISC.diff_w [3]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_COUNT_c_3));
    defparam \MISC.genblk4.data_cnt_r_i4 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_i3  (.D(\MISC.diff_w [2]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_COUNT_c_2));
    defparam \MISC.genblk4.data_cnt_r_i3 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_i2  (.D(\MISC.diff_w [1]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_COUNT_c_1));
    defparam \MISC.genblk4.data_cnt_r_i2 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_i1  (.D(\MISC.diff_w [0]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51854), .Q(o_FIFO_COUNT_c_0));
    defparam \MISC.genblk4.data_cnt_r_i1 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i9  (.D(rd_addr_nxt_p1_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_p1_r [9]));
    defparam \MISC.rd_flag_addr_p1_r_i9 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i9 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i8  (.D(rd_addr_nxt_p1_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_p1_r [8]));
    defparam \MISC.rd_flag_addr_p1_r_i8 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i8 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_p1_r [7]));
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_p1_r [6]));
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_p1_r [5]));
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_p1_r [4]));
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_p1_r [3]));
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_p1_r [2]));
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_p1_r [1]));
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i10  (.D(rd_addr_nxt_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_r [10]));
    defparam \MISC.rd_flag_addr_r_i10 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i10 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i9  (.D(rd_addr_nxt_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_r [9]));
    defparam \MISC.rd_flag_addr_r_i9 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i9 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i8  (.D(rd_addr_nxt_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_r [8]));
    defparam \MISC.rd_flag_addr_r_i8 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i8 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_r [7]));
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_r [6]));
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_r [5]));
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_r [4]));
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_r [3]));
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_r [2]));
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.rd_flag_addr_r [1]));
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i10  (.D(wr_addr_nxt_p1_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_p1_r [10]));
    defparam \MISC.wr_flag_addr_p1_r_i10 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i10 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i9  (.D(wr_addr_nxt_p1_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_p1_r [9]));
    defparam \MISC.wr_flag_addr_p1_r_i9 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i9 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i8  (.D(wr_addr_nxt_p1_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_p1_r [8]));
    defparam \MISC.wr_flag_addr_p1_r_i8 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i8 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i7  (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_p1_r [7]));
    defparam \MISC.wr_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i6  (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_p1_r [6]));
    defparam \MISC.wr_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i5  (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_p1_r [5]));
    defparam \MISC.wr_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i4  (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_p1_r [4]));
    defparam \MISC.wr_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i3  (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_p1_r [3]));
    defparam \MISC.wr_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i2  (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_p1_r [2]));
    defparam \MISC.wr_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i1  (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_p1_r [1]));
    defparam \MISC.wr_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i10  (.D(wr_addr_nxt_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_r [10]));
    defparam \MISC.wr_flag_addr_r_i10 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i10 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i9  (.D(wr_addr_nxt_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_r [9]));
    defparam \MISC.wr_flag_addr_r_i9 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i9 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i8  (.D(wr_addr_nxt_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_r [8]));
    defparam \MISC.wr_flag_addr_r_i8 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i8 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_r [7]));
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_r [6]));
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_r [5]));
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_r [4]));
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_r [3]));
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_r [2]));
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(\MISC.wr_flag_addr_r [1]));
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i9 (.D(rd_addr_nxt_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(raddr_r[9]));
    defparam raddr_r_i9.REGSET = "RESET";
    defparam raddr_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i8 (.D(rd_addr_nxt_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(raddr_r[8]));
    defparam raddr_r_i8.REGSET = "RESET";
    defparam raddr_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i7 (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(raddr_r[7]));
    defparam raddr_r_i7.REGSET = "RESET";
    defparam raddr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(raddr_r[6]));
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(raddr_r[5]));
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(raddr_r[4]));
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(raddr_r[3]));
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(raddr_r[2]));
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ raddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(raddr_r[1]));
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i9 (.D(rd_addr_nxt_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_cmpaddr_r[9]));
    defparam rd_cmpaddr_r_i9.REGSET = "RESET";
    defparam rd_cmpaddr_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i8 (.D(rd_addr_nxt_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_cmpaddr_r[8]));
    defparam rd_cmpaddr_r_i8.REGSET = "RESET";
    defparam rd_cmpaddr_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i7 (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_cmpaddr_r[7]));
    defparam rd_cmpaddr_r_i7.REGSET = "RESET";
    defparam rd_cmpaddr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_cmpaddr_r[6]));
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_cmpaddr_r[5]));
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_cmpaddr_r[4]));
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_cmpaddr_r[3]));
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_cmpaddr_r[2]));
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_cmpaddr_r[1]));
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i10 (.D(rd_addr_nxt_p1_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1cmp_r[10]));
    defparam rd_addr_p1cmp_r_i10.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i10.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i9 (.D(rd_addr_nxt_p1_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1cmp_r[9]));
    defparam rd_addr_p1cmp_r_i9.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i8 (.D(rd_addr_nxt_p1_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1cmp_r[8]));
    defparam rd_addr_p1cmp_r_i8.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1cmp_r[7]));
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1cmp_r[6]));
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1cmp_r[5]));
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1cmp_r[4]));
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1cmp_r[3]));
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1cmp_r[2]));
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1cmp_r[1]));
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i10 (.D(rd_addr_nxt_p1_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1_r[10]));
    defparam rd_addr_p1_r_i10.REGSET = "RESET";
    defparam rd_addr_p1_r_i10.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i9 (.D(rd_addr_nxt_p1_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1_r[9]));
    defparam rd_addr_p1_r_i9.REGSET = "RESET";
    defparam rd_addr_p1_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i8 (.D(rd_addr_nxt_p1_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1_r[8]));
    defparam rd_addr_p1_r_i8.REGSET = "RESET";
    defparam rd_addr_p1_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1_r[7]));
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1_r[6]));
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1_r[5]));
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1_r[4]));
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1_r[3]));
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1_r[2]));
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_p1_r[1]));
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i10 (.D(rd_addr_p1_r[10]), 
            .SP(rd_addr_nxt_w_0__N_2209), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_r[10]));
    defparam rd_addr_r_i10.REGSET = "RESET";
    defparam rd_addr_r_i10.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i9 (.D(rd_addr_p1_r[9]), 
            .SP(rd_addr_nxt_w_0__N_2209), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_r[9]));
    defparam rd_addr_r_i9.REGSET = "RESET";
    defparam rd_addr_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i8 (.D(rd_addr_p1_r[8]), 
            .SP(rd_addr_nxt_w_0__N_2209), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_r[8]));
    defparam rd_addr_r_i8.REGSET = "RESET";
    defparam rd_addr_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i7 (.D(rd_addr_p1_r[7]), 
            .SP(rd_addr_nxt_w_0__N_2209), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_r[7]));
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(rd_addr_nxt_w_0__N_2209), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_r[6]));
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i5 (.D(rd_addr_p1_r[5]), 
            .SP(rd_addr_nxt_w_0__N_2209), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_r[5]));
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i4 (.D(rd_addr_p1_r[4]), 
            .SP(rd_addr_nxt_w_0__N_2209), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_r[4]));
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i3 (.D(rd_addr_p1_r[3]), 
            .SP(rd_addr_nxt_w_0__N_2209), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_r[3]));
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(rd_addr_nxt_w_0__N_2209), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_r[2]));
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(rd_addr_nxt_w_0__N_2209), .CK(i_Clk_c), .SR(n51854), .Q(rd_addr_r[1]));
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i9 (.D(wr_addr_nxt_p1_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_p1_r[9]));
    defparam wr_cmpaddr_p1_r_i9.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i8 (.D(wr_addr_nxt_p1_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_p1_r[8]));
    defparam wr_cmpaddr_p1_r_i8.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_p1_r[7]));
    defparam wr_cmpaddr_p1_r_i7.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_p1_r[6]));
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_p1_r[5]));
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_p1_r[4]));
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_p1_r[3]));
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_p1_r[2]));
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_p1_r[1]));
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i9 (.D(wr_addr_nxt_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(waddr_r[9]));
    defparam waddr_r_i9.REGSET = "RESET";
    defparam waddr_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i8 (.D(wr_addr_nxt_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(waddr_r[8]));
    defparam waddr_r_i8.REGSET = "RESET";
    defparam waddr_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i7 (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(waddr_r[7]));
    defparam waddr_r_i7.REGSET = "RESET";
    defparam waddr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(waddr_r[6]));
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(waddr_r[5]));
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(waddr_r[4]));
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(waddr_r[3]));
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(waddr_r[2]));
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ waddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(waddr_r[1]));
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i9 (.D(wr_addr_nxt_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_r[9]));
    defparam wr_cmpaddr_r_i9.REGSET = "RESET";
    defparam wr_cmpaddr_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i8 (.D(wr_addr_nxt_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_r[8]));
    defparam wr_cmpaddr_r_i8.REGSET = "RESET";
    defparam wr_cmpaddr_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i7 (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_r[7]));
    defparam wr_cmpaddr_r_i7.REGSET = "RESET";
    defparam wr_cmpaddr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_r[6]));
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_r[5]));
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_r[4]));
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_r[3]));
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_r[2]));
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_cmpaddr_r[1]));
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i10 (.D(wr_addr_nxt_p1_w[10]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_p1_r[10]));
    defparam wr_addr_p1_r_i10.REGSET = "RESET";
    defparam wr_addr_p1_r_i10.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i9 (.D(wr_addr_nxt_p1_w[9]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_p1_r[9]));
    defparam wr_addr_p1_r_i9.REGSET = "RESET";
    defparam wr_addr_p1_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i8 (.D(wr_addr_nxt_p1_w[8]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_p1_r[8]));
    defparam wr_addr_p1_r_i8.REGSET = "RESET";
    defparam wr_addr_p1_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_p1_r[7]));
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_p1_r[6]));
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_p1_r[5]));
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_p1_r[4]));
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_p1_r[3]));
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_p1_r[2]));
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_p1_r[1]));
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i10 (.D(wr_addr_p1_r[10]), 
            .SP(wr_addr_nxt_w_0__N_2198), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_r[10]));
    defparam wr_addr_r_i10.REGSET = "RESET";
    defparam wr_addr_r_i10.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i9 (.D(wr_addr_p1_r[9]), 
            .SP(wr_addr_nxt_w_0__N_2198), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_r[9]));
    defparam wr_addr_r_i9.REGSET = "RESET";
    defparam wr_addr_r_i9.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i8 (.D(wr_addr_p1_r[8]), 
            .SP(wr_addr_nxt_w_0__N_2198), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_r[8]));
    defparam wr_addr_r_i8.REGSET = "RESET";
    defparam wr_addr_r_i8.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i7 (.D(wr_addr_p1_r[7]), 
            .SP(wr_addr_nxt_w_0__N_2198), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_r[7]));
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(wr_addr_nxt_w_0__N_2198), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_r[6]));
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i5 (.D(wr_addr_p1_r[5]), 
            .SP(wr_addr_nxt_w_0__N_2198), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_r[5]));
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i4 (.D(wr_addr_p1_r[4]), 
            .SP(wr_addr_nxt_w_0__N_2198), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_r[4]));
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i3 (.D(wr_addr_p1_r[3]), 
            .SP(wr_addr_nxt_w_0__N_2198), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_r[3]));
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(wr_addr_nxt_w_0__N_2198), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_r[2]));
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(wr_addr_nxt_w_0__N_2198), .CK(i_Clk_c), .SR(n51854), .Q(wr_addr_r[1]));
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@0(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_i5  (.D(\MISC.diff_w [4]), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51853), .Q(o_FIFO_COUNT_c_4));
    defparam \MISC.genblk4.data_cnt_r_i5 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_i5 .SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut (.A(\MISC.diff_w [8]), 
            .B(\MISC.diff_w [4]), .C(\MISC.diff_w [3]), .D(\MISC.diff_w [2]), 
            .Z(n44305));
    defparam i1_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_47 (.A(\MISC.diff_w [6]), 
            .B(\MISC.diff_w [7]), .C(\MISC.diff_w [5]), .D(\MISC.diff_w [1]), 
            .Z(n44159));
    defparam i1_4_lut_adj_47.INIT = "0xfffe";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i27063_4_lut (.A(\MISC.diff_w [9]), 
            .B(\MISC.diff_w [10]), .C(n44159), .D(n44305), .Z(n44160));
    defparam i27063_4_lut.INIT = "0x0001";
    (* lut_function="(A (B))", lineinfo="@0(2792[36],2792[42])" *) LUT4 i1_2_lut (.A(\MISC.diff_w [1]), 
            .B(\MISC.diff_w [0]), .Z(n44311));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))", lineinfo="@0(2792[36],2792[42])" *) LUT4 i1_4_lut_adj_48 (.A(\MISC.diff_w [4]), 
            .B(\MISC.diff_w [3]), .C(\MISC.diff_w [2]), .D(n44311), .Z(n44317));
    defparam i1_4_lut_adj_48.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@0(2792[36],2792[42])" *) LUT4 i1_4_lut_adj_49 (.A(\MISC.diff_w [7]), 
            .B(\MISC.diff_w [6]), .C(\MISC.diff_w [5]), .D(n44317), .Z(n44323));
    defparam i1_4_lut_adj_49.INIT = "0x8000";
    (* lut_function="(A (B+(C (D)))+!A (B))", lineinfo="@0(2792[36],2792[42])" *) LUT4 i1_4_lut_adj_50 (.A(\MISC.diff_w [8]), 
            .B(\MISC.diff_w [10]), .C(\MISC.diff_w [9]), .D(n44323), .Z(\MISC.AFull.almost_full_nxt_w ));
    defparam i1_4_lut_adj_50.INIT = "0xeccc";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i23817_4_lut (.A(rd_addr_p1cmp_r[1]), 
            .B(rd_addr_p1cmp_r[8]), .C(wr_addr_r[1]), .D(wr_addr_r[8]), 
            .Z(n44784));
    defparam i23817_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_51 (.A(rd_addr_p1cmp_r[0]), 
            .B(rd_addr_p1cmp_r[7]), .C(wr_addr_r[0]), .D(wr_addr_r[7]), 
            .Z(n44391));
    defparam i1_4_lut_adj_51.INIT = "0x7bde";
    (* lut_function="(A (B)+!A !(B))", lineinfo="@0(2659[52],2659[82])" *) LUT4 i23327_2_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(wr_addr_r[6]), .Z(n44221));
    defparam i23327_2_lut.INIT = "0x9999";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i23814_4_lut (.A(rd_addr_p1cmp_r[3]), 
            .B(rd_addr_p1cmp_r[2]), .C(wr_addr_r[3]), .D(wr_addr_r[2]), 
            .Z(n44415));
    defparam i23814_4_lut.INIT = "0x8421";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i23816_4_lut (.A(rd_addr_p1cmp_r[5]), 
            .B(rd_addr_p1cmp_r[4]), .C(wr_addr_r[5]), .D(wr_addr_r[4]), 
            .Z(n44413));
    defparam i23816_4_lut.INIT = "0x8421";
    (* lut_function="(!(A+!(B (C)+!B !(C))))" *) LUT4 i23830_3_lut (.A(n44784), 
            .B(rd_addr_p1cmp_r[9]), .C(wr_addr_r[9]), .Z(n44417));
    defparam i23830_3_lut.INIT = "0x4141";
    (* lut_function="(!(A+(B+!(C (D)+!C !(D)))))" *) LUT4 i23328_4_lut (.A(n44391), 
            .B(wr_addr_nxt_w_0__N_2198), .C(rd_addr_p1cmp_r[10]), .D(wr_addr_r[10]), 
            .Z(n44222));
    defparam i23328_4_lut.INIT = "0x1001";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_3_lut (.A(o_FIFO_WE_c), .B(n43424), 
            .C(empty_r), .Z(n44212));
    defparam i1_3_lut.INIT = "0x1010";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_52 (.A(n44413), 
            .B(n44415), .C(n44221), .D(rd_addr_nxt_w_0__N_2209), .Z(n44421));
    defparam i1_4_lut_adj_52.INIT = "0x8000";
    (* lut_function="(A (B+(C (D)))+!A (B))", lineinfo="@0(2659[24],2659[174])" *) LUT4 empty_nxt_w_I_0_4_lut (.A(n44421), 
            .B(n44212), .C(n44222), .D(n44417), .Z(empty_nxt_w));
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xeccc";
    (* lut_function="(!((B)+!A))", lineinfo="@0(2655[45],2655[67])" *) LUT4 i9_2_lut (.A(o_FIFO_RE_c), 
            .B(empty_r), .Z(rd_addr_nxt_w_0__N_2209));
    defparam i9_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(2658[186],2658[216])" *) LUT4 not_equal_21_i4_2_lut (.A(wr_cmpaddr_r[3]), 
            .B(rd_cmpaddr_r[3]), .Z(n4));
    defparam not_equal_21_i4_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_53 (.A(wr_cmpaddr_r[1]), 
            .B(wr_cmpaddr_r[9]), .C(rd_cmpaddr_r[1]), .D(rd_cmpaddr_r[9]), 
            .Z(n44435));
    defparam i1_4_lut_adj_53.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_54 (.A(wr_cmpaddr_r[6]), 
            .B(wr_cmpaddr_r[0]), .C(rd_cmpaddr_r[6]), .D(rd_cmpaddr_r[0]), 
            .Z(n44441));
    defparam i1_4_lut_adj_54.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_55 (.A(wr_cmpaddr_r[7]), 
            .B(wr_cmpaddr_r[5]), .C(rd_cmpaddr_r[7]), .D(rd_cmpaddr_r[5]), 
            .Z(n44439));
    defparam i1_4_lut_adj_55.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_56 (.A(wr_cmpaddr_r[8]), 
            .B(n44435), .C(n4), .D(rd_cmpaddr_r[8]), .Z(n44447));
    defparam i1_4_lut_adj_56.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_57 (.A(wr_cmpaddr_r[4]), 
            .B(wr_cmpaddr_r[2]), .C(rd_cmpaddr_r[4]), .D(rd_cmpaddr_r[2]), 
            .Z(n44443));
    defparam i1_4_lut_adj_57.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_58 (.A(n44443), 
            .B(n44447), .C(n44439), .D(n44441), .Z(n43424));
    defparam i1_4_lut_adj_58.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i23806_4_lut (.A(wr_cmpaddr_p1_r[5]), 
            .B(wr_cmpaddr_p1_r[7]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[7]), 
            .Z(n44473));
    defparam i23806_4_lut.INIT = "0x8421";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(2658[80],2658[113])" *) LUT4 equal_17_i5_2_lut (.A(wr_cmpaddr_p1_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));
    defparam equal_17_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i23807_4_lut (.A(wr_cmpaddr_p1_r[9]), 
            .B(wr_cmpaddr_p1_r[8]), .C(rd_cmpaddr_r[9]), .D(rd_cmpaddr_r[8]), 
            .Z(n44774));
    defparam i23807_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i23809_4_lut (.A(wr_cmpaddr_p1_r[2]), 
            .B(wr_cmpaddr_p1_r[6]), .C(rd_cmpaddr_r[2]), .D(rd_cmpaddr_r[6]), 
            .Z(n44776));
    defparam i23809_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i23811_4_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(wr_cmpaddr_p1_r[1]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[1]), 
            .Z(n44778));
    defparam i23811_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B (C (D)))+!A !(((D)+!C)+!B))" *) LUT4 i1_4_lut_adj_59 (.A(wr_cmpaddr_p1_r[0]), 
            .B(n44473), .C(n44463), .D(rd_cmpaddr_r[0]), .Z(n44479));
    defparam i1_4_lut_adj_59.INIT = "0x8040";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_3_lut_adj_60 (.A(o_FIFO_RE_c), 
            .B(n43424), .C(full_r), .Z(n44206));
    defparam i1_3_lut_adj_60.INIT = "0x1010";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i23836_4_lut (.A(n44778), 
            .B(n44776), .C(n44774), .D(n5), .Z(n44483));
    defparam i23836_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+!((D)+!C))+!A (B))", lineinfo="@0(2658[23],2658[240])" *) LUT4 full_nxt_w_I_0_4_lut (.A(n44483), 
            .B(n44206), .C(n44479), .D(rd_addr_nxt_w_0__N_2209), .Z(full_nxt_w));
    defparam full_nxt_w_I_0_4_lut.INIT = "0xccec";
    (* lut_function="(!((B)+!A))", lineinfo="@0(2652[45],2652[66])" *) LUT4 i5_2_lut (.A(o_FIFO_WE_c), 
            .B(full_r), .Z(wr_addr_nxt_w_0__N_2198));
    defparam i5_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@0(3008[25],3008[51])" *) LUT4 o_FIFO_RE_c_I_0_2_lut (.A(o_FIFO_RE_c), 
            .B(empty_mem_r), .Z(rd_fifo_en_w));
    defparam o_FIFO_RE_c_I_0_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@0(3007[25],3007[50])" *) LUT4 o_FIFO_WE_c_I_0_2_lut (.A(o_FIFO_WE_c), 
            .B(full_mem_r), .Z(wr_fifo_en_w));
    defparam o_FIFO_WE_c_I_0_2_lut.INIT = "0x2222";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_10__I_0_12  (.A0(GND_net), 
            .B0(\MISC.diff_w_10__N_2210 [10]), .C0(n29573), .D0(n42956), 
            .CI0(n42956), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
            .D1(n51679), .CI1(n51679), .CO0(n51679), .S0(\MISC.diff_w [10]));
    defparam \MISC.diff_w_10__I_0_12 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_10__I_0_12 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_10__I_0_10  (.A0(GND_net), 
            .B0(\MISC.diff_w_10__N_2210 [8]), .C0(n29577), .D0(n42954), 
            .CI0(n42954), .A1(GND_net), .B1(\MISC.diff_w_10__N_2210 [9]), 
            .C1(n29575), .D1(n51676), .CI1(n51676), .CO0(n51676), .CO1(n42956), 
            .S0(\MISC.diff_w [8]), .S1(\MISC.diff_w [9]));
    defparam \MISC.diff_w_10__I_0_10 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_10__I_0_10 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_10__I_0_8  (.A0(GND_net), 
            .B0(\MISC.diff_w_10__N_2210 [6]), .C0(n29581), .D0(n42952), 
            .CI0(n42952), .A1(GND_net), .B1(\MISC.diff_w_10__N_2210 [7]), 
            .C1(n29579), .D1(n51673), .CI1(n51673), .CO0(n51673), .CO1(n42954), 
            .S0(\MISC.diff_w [6]), .S1(\MISC.diff_w [7]));
    defparam \MISC.diff_w_10__I_0_8 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_10__I_0_8 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_10__I_0_6  (.A0(GND_net), 
            .B0(\MISC.diff_w_10__N_2210 [4]), .C0(n29585), .D0(n42950), 
            .CI0(n42950), .A1(GND_net), .B1(\MISC.diff_w_10__N_2210 [5]), 
            .C1(n29583), .D1(n51670), .CI1(n51670), .CO0(n51670), .CO1(n42952), 
            .S0(\MISC.diff_w [4]), .S1(\MISC.diff_w [5]));
    defparam \MISC.diff_w_10__I_0_6 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_10__I_0_6 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_10__I_0_4  (.A0(GND_net), 
            .B0(\MISC.diff_w_10__N_2210 [2]), .C0(n29589), .D0(n42948), 
            .CI0(n42948), .A1(GND_net), .B1(\MISC.diff_w_10__N_2210 [3]), 
            .C1(n29587), .D1(n51667), .CI1(n51667), .CO0(n51667), .CO1(n42950), 
            .S0(\MISC.diff_w [2]), .S1(\MISC.diff_w [3]));
    defparam \MISC.diff_w_10__I_0_4 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_10__I_0_4 .INIT1 = "0xc33c";
    (* lineinfo="@0(2792[45],2792[108])" *) FA2 \MISC.diff_w_10__I_0_2  (.A0(GND_net), 
            .B0(\MISC.diff_w_10__N_2210 [0]), .C0(n29593), .D0(VCC_net), 
            .A1(GND_net), .B1(\MISC.diff_w_10__N_2210 [1]), .C1(n29591), 
            .D1(n51664), .CI1(n51664), .CO0(n51664), .CO1(n42948), .S0(\MISC.diff_w [0]), 
            .S1(\MISC.diff_w [1]));
    defparam \MISC.diff_w_10__I_0_2 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_10__I_0_2 .INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_10__I_0_11 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[9]), .C0(GND_net), .D0(n42944), .CI0(n42944), 
            .A1(GND_net), .B1(rd_addr_nxt_w[10]), .C1(GND_net), .D1(n51790), 
            .CI1(n51790), .CO0(n51790), .S0(rd_addr_nxt_p1_w[9]), .S1(rd_addr_nxt_p1_w[10]));
    defparam rd_addr_nxt_w_10__I_0_11.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_10__I_0_11.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_10__I_0_9 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[7]), .C0(GND_net), .D0(n42942), .CI0(n42942), 
            .A1(GND_net), .B1(rd_addr_nxt_w[8]), .C1(GND_net), .D1(n51787), 
            .CI1(n51787), .CO0(n51787), .CO1(n42944), .S0(rd_addr_nxt_p1_w[7]), 
            .S1(rd_addr_nxt_p1_w[8]));
    defparam rd_addr_nxt_w_10__I_0_9.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_10__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_10__I_0_7 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[5]), .C0(GND_net), .D0(n42940), .CI0(n42940), 
            .A1(GND_net), .B1(rd_addr_nxt_w[6]), .C1(GND_net), .D1(n51784), 
            .CI1(n51784), .CO0(n51784), .CO1(n42942), .S0(rd_addr_nxt_p1_w[5]), 
            .S1(rd_addr_nxt_p1_w[6]));
    defparam rd_addr_nxt_w_10__I_0_7.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_10__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_10__I_0_5 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[3]), .C0(GND_net), .D0(n42938), .CI0(n42938), 
            .A1(GND_net), .B1(rd_addr_nxt_w[4]), .C1(GND_net), .D1(n51781), 
            .CI1(n51781), .CO0(n51781), .CO1(n42940), .S0(rd_addr_nxt_p1_w[3]), 
            .S1(rd_addr_nxt_p1_w[4]));
    defparam rd_addr_nxt_w_10__I_0_5.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_10__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_10__I_0_3 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[1]), .C0(GND_net), .D0(n42936), .CI0(n42936), 
            .A1(GND_net), .B1(rd_addr_nxt_w[2]), .C1(GND_net), .D1(n51778), 
            .CI1(n51778), .CO0(n51778), .CO1(n42938), .S0(rd_addr_nxt_p1_w[1]), 
            .S1(rd_addr_nxt_p1_w[2]));
    defparam rd_addr_nxt_w_10__I_0_3.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_10__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@0(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_10__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rd_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n51661), .CI1(n51661), .CO0(n51661), .CO1(n42936), 
            .S1(rd_addr_nxt_p1_w[0]));
    defparam rd_addr_nxt_w_10__I_0_1.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_10__I_0_1.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_10__I_0_11 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[9]), .C0(GND_net), .D0(n42932), .CI0(n42932), 
            .A1(GND_net), .B1(wr_addr_nxt_w[10]), .C1(GND_net), .D1(n51658), 
            .CI1(n51658), .CO0(n51658), .S0(wr_addr_nxt_p1_w[9]), .S1(wr_addr_nxt_p1_w[10]));
    defparam wr_addr_nxt_w_10__I_0_11.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_10__I_0_11.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_10__I_0_9 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[7]), .C0(GND_net), .D0(n42930), .CI0(n42930), 
            .A1(GND_net), .B1(wr_addr_nxt_w[8]), .C1(GND_net), .D1(n51655), 
            .CI1(n51655), .CO0(n51655), .CO1(n42932), .S0(wr_addr_nxt_p1_w[7]), 
            .S1(wr_addr_nxt_p1_w[8]));
    defparam wr_addr_nxt_w_10__I_0_9.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_10__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_10__I_0_7 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[5]), .C0(GND_net), .D0(n42928), .CI0(n42928), 
            .A1(GND_net), .B1(wr_addr_nxt_w[6]), .C1(GND_net), .D1(n51652), 
            .CI1(n51652), .CO0(n51652), .CO1(n42930), .S0(wr_addr_nxt_p1_w[5]), 
            .S1(wr_addr_nxt_p1_w[6]));
    defparam wr_addr_nxt_w_10__I_0_7.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_10__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_10__I_0_5 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[3]), .C0(GND_net), .D0(n42926), .CI0(n42926), 
            .A1(GND_net), .B1(wr_addr_nxt_w[4]), .C1(GND_net), .D1(n51649), 
            .CI1(n51649), .CO0(n51649), .CO1(n42928), .S0(wr_addr_nxt_p1_w[3]), 
            .S1(wr_addr_nxt_p1_w[4]));
    defparam wr_addr_nxt_w_10__I_0_5.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_10__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_10__I_0_3 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[1]), .C0(GND_net), .D0(n42924), .CI0(n42924), 
            .A1(GND_net), .B1(wr_addr_nxt_w[2]), .C1(GND_net), .D1(n51646), 
            .CI1(n51646), .CO0(n51646), .CO1(n42926), .S0(wr_addr_nxt_p1_w[1]), 
            .S1(wr_addr_nxt_p1_w[2]));
    defparam wr_addr_nxt_w_10__I_0_3.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_10__I_0_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_1__I_0_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(o_FIFO_WE_c), .D(full_r), .Z(wr_addr_nxt_w[1]));
    defparam wr_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_2__I_0_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(o_FIFO_WE_c), .D(full_r), .Z(wr_addr_nxt_w[2]));
    defparam wr_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_3__I_0_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(o_FIFO_WE_c), .D(full_r), .Z(wr_addr_nxt_w[3]));
    defparam wr_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_4__I_0_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(o_FIFO_WE_c), .D(full_r), .Z(wr_addr_nxt_w[4]));
    defparam wr_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_5__I_0_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(o_FIFO_WE_c), .D(full_r), .Z(wr_addr_nxt_w[5]));
    defparam wr_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_6__I_0_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(o_FIFO_WE_c), .D(full_r), .Z(wr_addr_nxt_w[6]));
    defparam wr_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_7__I_0_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(o_FIFO_WE_c), .D(full_r), .Z(wr_addr_nxt_w[7]));
    defparam wr_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_8__I_0_4_lut (.A(wr_addr_r[8]), 
            .B(wr_addr_p1_r[8]), .C(o_FIFO_WE_c), .D(full_r), .Z(wr_addr_nxt_w[8]));
    defparam wr_addr_r_8__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_9__I_0_4_lut (.A(wr_addr_r[9]), 
            .B(wr_addr_p1_r[9]), .C(o_FIFO_WE_c), .D(full_r), .Z(wr_addr_nxt_w[9]));
    defparam wr_addr_r_9__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_10__I_0_4_lut (.A(wr_addr_r[10]), 
            .B(wr_addr_p1_r[10]), .C(o_FIFO_WE_c), .D(full_r), .Z(wr_addr_nxt_w[10]));
    defparam wr_addr_r_10__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_1__I_0_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(o_FIFO_RE_c), .D(empty_r), .Z(rd_addr_nxt_w[1]));
    defparam rd_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_2__I_0_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(o_FIFO_RE_c), .D(empty_r), .Z(rd_addr_nxt_w[2]));
    defparam rd_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_3__I_0_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(o_FIFO_RE_c), .D(empty_r), .Z(rd_addr_nxt_w[3]));
    defparam rd_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_4__I_0_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(o_FIFO_RE_c), .D(empty_r), .Z(rd_addr_nxt_w[4]));
    defparam rd_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_5__I_0_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(o_FIFO_RE_c), .D(empty_r), .Z(rd_addr_nxt_w[5]));
    defparam rd_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_6__I_0_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(o_FIFO_RE_c), .D(empty_r), .Z(rd_addr_nxt_w[6]));
    defparam rd_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_7__I_0_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(o_FIFO_RE_c), .D(empty_r), .Z(rd_addr_nxt_w[7]));
    defparam rd_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_8__I_0_4_lut (.A(rd_addr_r[8]), 
            .B(rd_addr_p1_r[8]), .C(o_FIFO_RE_c), .D(empty_r), .Z(rd_addr_nxt_w[8]));
    defparam rd_addr_r_8__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_9__I_0_4_lut (.A(rd_addr_r[9]), 
            .B(rd_addr_p1_r[9]), .C(o_FIFO_RE_c), .D(empty_r), .Z(rd_addr_nxt_w[9]));
    defparam rd_addr_r_9__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_10__I_0_4_lut (.A(rd_addr_r[10]), 
            .B(rd_addr_p1_r[10]), .C(o_FIFO_RE_c), .D(empty_r), .Z(rd_addr_nxt_w[10]));
    defparam rd_addr_r_10__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2655[44],2655[95])" *) LUT4 rd_addr_r_0__I_0_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(o_FIFO_RE_c), .D(empty_r), .Z(rd_addr_nxt_w[0]));
    defparam rd_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@0(2652[44],2652[94])" *) LUT4 wr_addr_r_0__I_0_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(o_FIFO_WE_c), .D(full_r), .Z(wr_addr_nxt_w[0]));
    defparam wr_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!((B+(C (D)+!C !(D)))+!A))" *) LUT4 i1_3_lut_4_lut (.A(o_FIFO_WE_c), 
            .B(full_r), .C(wr_addr_p1cmp_r[10]), .D(rd_addr_r[10]), .Z(n44463));
    defparam i1_3_lut_4_lut.INIT = "0x0220";
    (* lineinfo="@0(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_10__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(wr_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n51643), .CI1(n51643), .CO0(n51643), .CO1(n42924), 
            .S1(wr_addr_nxt_p1_w[0]));
    defparam wr_addr_nxt_w_10__I_0_1.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_10__I_0_1.INIT1 = "0xc33c";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_RHD64_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 1024]", ECO_MEM_BLOCK_SIZE="[4, 1024]", ECO_MEM_BLOCK_POS="[16, 0]" *) EBR_B waddr_r_0__I_0_5 (.RADDR10(GND_net_2), 
            .RADDR9(raddr_r[9]), .RADDR8(raddr_r[8]), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(waddr_r[9]), 
            .WADDR8(waddr_r[8]), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_2), .MASK_N14(GND_net_2), .MASK_N13(GND_net_2), 
            .MASK_N12(GND_net_2), .MASK_N11(GND_net_2), .MASK_N10(GND_net_2), 
            .MASK_N9(GND_net_2), .MASK_N8(GND_net_2), .MASK_N7(GND_net_2), 
            .MASK_N6(GND_net_2), .MASK_N5(GND_net_2), .MASK_N4(GND_net_2), 
            .MASK_N3(GND_net_2), .MASK_N2(GND_net_2), .MASK_N1(GND_net_2), 
            .MASK_N0(GND_net_2), .WDATA15(GND_net_2), .WDATA14(GND_net_2), 
            .WDATA13(o_FIFO_Data_c_19), .WDATA12(GND_net_2), .WDATA11(GND_net_2), 
            .WDATA10(GND_net_2), .WDATA9(o_FIFO_Data_c_18), .WDATA8(GND_net_2), 
            .WDATA7(GND_net_2), .WDATA6(GND_net_2), .WDATA5(o_FIFO_Data_c_17), 
            .WDATA4(GND_net_2), .WDATA3(GND_net_2), .WDATA2(GND_net_2), 
            .WDATA1(o_FIFO_Data_c_16), .WDATA0(GND_net_2), .RCLKE(VCC_net), 
            .RCLK(i_Clk_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(i_Clk_c), 
            .WE(wr_fifo_en_w), .RDATA13(\mem_EBR.data_raw_r [19]), .RDATA9(\mem_EBR.data_raw_r [18]), 
            .RDATA5(\mem_EBR.data_raw_r [17]), .RDATA1(\mem_EBR.data_raw_r [16]));
    defparam waddr_r_0__I_0_5.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0_5.DATA_WIDTH_W = "4";
    defparam waddr_r_0__I_0_5.DATA_WIDTH_R = "4";
    VHI i2 (.Z(VCC_net_2));
    VLO i1 (.Z(GND_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=2) 
//

module \SPI_Master_CS(clks_per_half_bit=2) (input i_Clk_c, input n51852, 
            input n51854, input o_STM32_TX_DV_c, output o_STM32_SPI_CS_n_c, 
            output o_STM32_TX_Ready_c, input GND_net, input VCC_net, input n51853, 
            input o_STM32_TX_Byte_c_0, input n51849, output o_STM32_RX_Byte_Rising_c_0, 
            input n51850, output o_STM32_SPI_MOSI_c, output o_STM32_RX_DV_c, 
            output o_STM32_RX_Byte_Rising_c_1023, output o_STM32_RX_Byte_Rising_c_1022, 
            output o_STM32_RX_Byte_Rising_c_1021, output o_STM32_RX_Byte_Rising_c_1020, 
            output o_STM32_RX_Byte_Rising_c_1019, output o_STM32_RX_Byte_Rising_c_1018, 
            output o_STM32_RX_Byte_Rising_c_1017, output o_STM32_RX_Byte_Rising_c_1016, 
            output o_STM32_RX_Byte_Rising_c_1015, output o_STM32_RX_Byte_Rising_c_1014, 
            output o_STM32_RX_Byte_Rising_c_1013, output o_STM32_RX_Byte_Rising_c_1012, 
            output o_STM32_RX_Byte_Rising_c_1011, output o_STM32_RX_Byte_Rising_c_1010, 
            output o_STM32_RX_Byte_Rising_c_1009, output o_STM32_RX_Byte_Rising_c_1008, 
            output o_STM32_RX_Byte_Rising_c_1007, output o_STM32_RX_Byte_Rising_c_1006, 
            output o_STM32_RX_Byte_Rising_c_1005, output o_STM32_RX_Byte_Rising_c_1004, 
            output o_STM32_RX_Byte_Rising_c_1003, output o_STM32_RX_Byte_Rising_c_1002, 
            output o_STM32_RX_Byte_Rising_c_1001, input n51848, output o_STM32_RX_Byte_Rising_c_1000, 
            output o_STM32_RX_Byte_Rising_c_999, output o_STM32_RX_Byte_Rising_c_998, 
            output o_STM32_RX_Byte_Rising_c_997, output o_STM32_RX_Byte_Rising_c_996, 
            output o_STM32_RX_Byte_Rising_c_995, output o_STM32_RX_Byte_Rising_c_994, 
            output o_STM32_RX_Byte_Rising_c_993, output o_STM32_RX_Byte_Rising_c_992, 
            output o_STM32_RX_Byte_Rising_c_991, output o_STM32_RX_Byte_Rising_c_990, 
            output o_STM32_RX_Byte_Rising_c_989, output o_STM32_RX_Byte_Rising_c_988, 
            output o_STM32_RX_Byte_Rising_c_987, output o_STM32_RX_Byte_Rising_c_986, 
            output o_STM32_RX_Byte_Rising_c_985, output o_STM32_RX_Byte_Rising_c_984, 
            output o_STM32_RX_Byte_Rising_c_983, output o_STM32_RX_Byte_Rising_c_982, 
            output o_STM32_RX_Byte_Rising_c_981, output o_STM32_RX_Byte_Rising_c_980, 
            output o_STM32_RX_Byte_Rising_c_979, output o_STM32_RX_Byte_Rising_c_978, 
            output o_STM32_RX_Byte_Rising_c_977, output o_STM32_RX_Byte_Rising_c_976, 
            output o_STM32_RX_Byte_Rising_c_975, output o_STM32_RX_Byte_Rising_c_974, 
            output o_STM32_RX_Byte_Rising_c_973, output o_STM32_RX_Byte_Rising_c_972, 
            output o_STM32_RX_Byte_Rising_c_971, output o_STM32_RX_Byte_Rising_c_970, 
            output o_STM32_RX_Byte_Rising_c_969, output o_STM32_RX_Byte_Rising_c_968, 
            output o_STM32_RX_Byte_Rising_c_967, output o_STM32_RX_Byte_Rising_c_966, 
            output o_STM32_RX_Byte_Rising_c_965, output o_STM32_RX_Byte_Rising_c_964, 
            output o_STM32_RX_Byte_Rising_c_963, output o_STM32_RX_Byte_Rising_c_962, 
            output o_STM32_RX_Byte_Rising_c_961, output o_STM32_RX_Byte_Rising_c_960, 
            output o_STM32_RX_Byte_Rising_c_959, output o_STM32_RX_Byte_Rising_c_958, 
            output o_STM32_RX_Byte_Rising_c_957, output o_STM32_RX_Byte_Rising_c_956, 
            output o_STM32_RX_Byte_Rising_c_955, output o_STM32_RX_Byte_Rising_c_954, 
            output o_STM32_RX_Byte_Rising_c_953, output o_STM32_RX_Byte_Rising_c_952, 
            output o_STM32_RX_Byte_Rising_c_951, output o_STM32_RX_Byte_Rising_c_950, 
            output o_STM32_RX_Byte_Rising_c_949, output o_STM32_RX_Byte_Rising_c_948, 
            output o_STM32_RX_Byte_Rising_c_947, output o_STM32_RX_Byte_Rising_c_946, 
            output o_STM32_RX_Byte_Rising_c_945, output o_STM32_RX_Byte_Rising_c_944, 
            output o_STM32_RX_Byte_Rising_c_943, output o_STM32_RX_Byte_Rising_c_942, 
            output o_STM32_RX_Byte_Rising_c_941, output o_STM32_RX_Byte_Rising_c_940, 
            output o_STM32_RX_Byte_Rising_c_939, output o_STM32_RX_Byte_Rising_c_938, 
            output o_STM32_RX_Byte_Rising_c_937, output o_STM32_RX_Byte_Rising_c_936, 
            output o_STM32_RX_Byte_Rising_c_935, output o_STM32_RX_Byte_Rising_c_934, 
            output o_STM32_RX_Byte_Rising_c_933, output o_STM32_RX_Byte_Rising_c_932, 
            output o_STM32_RX_Byte_Rising_c_931, output o_STM32_RX_Byte_Rising_c_930, 
            output o_STM32_RX_Byte_Rising_c_929, output o_STM32_RX_Byte_Rising_c_928, 
            output o_STM32_RX_Byte_Rising_c_927, output o_STM32_RX_Byte_Rising_c_926, 
            output o_STM32_RX_Byte_Rising_c_925, output o_STM32_RX_Byte_Rising_c_924, 
            output o_STM32_RX_Byte_Rising_c_923, output o_STM32_RX_Byte_Rising_c_922, 
            output o_STM32_RX_Byte_Rising_c_921, output o_STM32_RX_Byte_Rising_c_920, 
            output o_STM32_RX_Byte_Rising_c_919, output o_STM32_RX_Byte_Rising_c_918, 
            output o_STM32_RX_Byte_Rising_c_917, output o_STM32_RX_Byte_Rising_c_916, 
            output o_STM32_RX_Byte_Rising_c_915, output o_STM32_RX_Byte_Rising_c_914, 
            output o_STM32_RX_Byte_Rising_c_913, output o_STM32_RX_Byte_Rising_c_912, 
            output o_STM32_RX_Byte_Rising_c_911, output o_STM32_RX_Byte_Rising_c_910, 
            output o_STM32_RX_Byte_Rising_c_909, output o_STM32_RX_Byte_Rising_c_908, 
            output o_STM32_RX_Byte_Rising_c_907, output o_STM32_RX_Byte_Rising_c_906, 
            output o_STM32_RX_Byte_Rising_c_905, output o_STM32_RX_Byte_Rising_c_904, 
            output o_STM32_RX_Byte_Rising_c_903, output o_STM32_RX_Byte_Rising_c_902, 
            output o_STM32_RX_Byte_Rising_c_901, output o_STM32_RX_Byte_Rising_c_900, 
            output o_STM32_RX_Byte_Rising_c_899, output o_STM32_RX_Byte_Rising_c_898, 
            output o_STM32_RX_Byte_Rising_c_897, output o_STM32_RX_Byte_Rising_c_896, 
            output o_STM32_RX_Byte_Rising_c_895, output o_STM32_RX_Byte_Rising_c_894, 
            output o_STM32_RX_Byte_Rising_c_893, output o_STM32_RX_Byte_Rising_c_892, 
            output o_STM32_RX_Byte_Rising_c_891, output o_STM32_RX_Byte_Rising_c_890, 
            output o_STM32_RX_Byte_Rising_c_889, output o_STM32_RX_Byte_Rising_c_888, 
            output o_STM32_RX_Byte_Rising_c_887, output o_STM32_RX_Byte_Rising_c_886, 
            output o_STM32_RX_Byte_Rising_c_885, output o_STM32_RX_Byte_Rising_c_884, 
            output o_STM32_RX_Byte_Rising_c_883, output o_STM32_RX_Byte_Rising_c_882, 
            output o_STM32_RX_Byte_Rising_c_881, output o_STM32_RX_Byte_Rising_c_880, 
            output o_STM32_RX_Byte_Rising_c_879, output o_STM32_RX_Byte_Rising_c_878, 
            output o_STM32_RX_Byte_Rising_c_877, output o_STM32_RX_Byte_Rising_c_876, 
            output o_STM32_RX_Byte_Rising_c_875, output o_STM32_RX_Byte_Rising_c_874, 
            output o_STM32_RX_Byte_Rising_c_873, output o_STM32_RX_Byte_Rising_c_872, 
            output o_STM32_RX_Byte_Rising_c_871, output o_STM32_RX_Byte_Rising_c_870, 
            output o_STM32_RX_Byte_Rising_c_869, output o_STM32_RX_Byte_Rising_c_868, 
            output o_STM32_RX_Byte_Rising_c_867, output o_STM32_RX_Byte_Rising_c_866, 
            output o_STM32_RX_Byte_Rising_c_865, output o_STM32_RX_Byte_Rising_c_864, 
            output o_STM32_RX_Byte_Rising_c_863, output o_STM32_RX_Byte_Rising_c_862, 
            output o_STM32_RX_Byte_Rising_c_861, output o_STM32_RX_Byte_Rising_c_860, 
            output o_STM32_RX_Byte_Rising_c_859, output o_STM32_RX_Byte_Rising_c_858, 
            output o_STM32_RX_Byte_Rising_c_857, output o_STM32_RX_Byte_Rising_c_856, 
            output o_STM32_RX_Byte_Rising_c_855, output o_STM32_RX_Byte_Rising_c_854, 
            output o_STM32_RX_Byte_Rising_c_853, output o_STM32_RX_Byte_Rising_c_852, 
            output o_STM32_RX_Byte_Rising_c_851, output o_STM32_RX_Byte_Rising_c_850, 
            output o_STM32_RX_Byte_Rising_c_849, output o_STM32_RX_Byte_Rising_c_848, 
            output o_STM32_RX_Byte_Rising_c_847, output o_STM32_RX_Byte_Rising_c_846, 
            output o_STM32_RX_Byte_Rising_c_845, output o_STM32_RX_Byte_Rising_c_844, 
            output o_STM32_RX_Byte_Rising_c_843, output o_STM32_RX_Byte_Rising_c_842, 
            output o_STM32_RX_Byte_Rising_c_841, output o_STM32_RX_Byte_Rising_c_840, 
            output o_STM32_RX_Byte_Rising_c_839, output o_STM32_RX_Byte_Rising_c_838, 
            output o_STM32_RX_Byte_Rising_c_837, output o_STM32_RX_Byte_Rising_c_836, 
            output o_STM32_RX_Byte_Rising_c_835, output o_STM32_RX_Byte_Rising_c_834, 
            output o_STM32_RX_Byte_Rising_c_833, output o_STM32_RX_Byte_Rising_c_832, 
            output o_STM32_RX_Byte_Rising_c_831, output o_STM32_RX_Byte_Rising_c_830, 
            output o_STM32_RX_Byte_Rising_c_829, output o_STM32_RX_Byte_Rising_c_828, 
            output o_STM32_RX_Byte_Rising_c_827, output o_STM32_RX_Byte_Rising_c_826, 
            output o_STM32_RX_Byte_Rising_c_825, output o_STM32_RX_Byte_Rising_c_824, 
            output o_STM32_RX_Byte_Rising_c_823, output o_STM32_RX_Byte_Rising_c_822, 
            output o_STM32_RX_Byte_Rising_c_821, output o_STM32_RX_Byte_Rising_c_820, 
            output o_STM32_RX_Byte_Rising_c_819, output o_STM32_RX_Byte_Rising_c_818, 
            output o_STM32_RX_Byte_Rising_c_817, output o_STM32_RX_Byte_Rising_c_816, 
            output o_STM32_RX_Byte_Rising_c_815, output o_STM32_RX_Byte_Rising_c_814, 
            output o_STM32_RX_Byte_Rising_c_813, output o_STM32_RX_Byte_Rising_c_812, 
            output o_STM32_RX_Byte_Rising_c_811, output o_STM32_RX_Byte_Rising_c_810, 
            output o_STM32_RX_Byte_Rising_c_809, output o_STM32_RX_Byte_Rising_c_808, 
            output o_STM32_RX_Byte_Rising_c_807, output o_STM32_RX_Byte_Rising_c_806, 
            output o_STM32_RX_Byte_Rising_c_805, output o_STM32_RX_Byte_Rising_c_804, 
            output o_STM32_RX_Byte_Rising_c_803, output o_STM32_RX_Byte_Rising_c_802, 
            output o_STM32_RX_Byte_Rising_c_801, output o_STM32_RX_Byte_Rising_c_800, 
            output o_STM32_RX_Byte_Rising_c_799, output o_STM32_RX_Byte_Rising_c_798, 
            output o_STM32_RX_Byte_Rising_c_797, output o_STM32_RX_Byte_Rising_c_796, 
            output o_STM32_RX_Byte_Rising_c_795, output o_STM32_RX_Byte_Rising_c_794, 
            output o_STM32_RX_Byte_Rising_c_793, output o_STM32_RX_Byte_Rising_c_792, 
            output o_STM32_RX_Byte_Rising_c_791, output o_STM32_RX_Byte_Rising_c_790, 
            output o_STM32_RX_Byte_Rising_c_789, output o_STM32_RX_Byte_Rising_c_788, 
            output o_STM32_RX_Byte_Rising_c_787, output o_STM32_RX_Byte_Rising_c_786, 
            output o_STM32_RX_Byte_Rising_c_785, output o_STM32_RX_Byte_Rising_c_784, 
            output o_STM32_RX_Byte_Rising_c_783, output o_STM32_RX_Byte_Rising_c_782, 
            output o_STM32_RX_Byte_Rising_c_781, output o_STM32_RX_Byte_Rising_c_780, 
            output o_STM32_RX_Byte_Rising_c_779, output o_STM32_RX_Byte_Rising_c_778, 
            output o_STM32_RX_Byte_Rising_c_777, output o_STM32_RX_Byte_Rising_c_776, 
            output o_STM32_RX_Byte_Rising_c_775, output o_STM32_RX_Byte_Rising_c_774, 
            output o_STM32_RX_Byte_Rising_c_773, output o_STM32_RX_Byte_Rising_c_772, 
            output o_STM32_RX_Byte_Rising_c_771, output o_STM32_RX_Byte_Rising_c_770, 
            output o_STM32_RX_Byte_Rising_c_769, output o_STM32_RX_Byte_Rising_c_768, 
            output o_STM32_RX_Byte_Rising_c_767, output o_STM32_RX_Byte_Rising_c_766, 
            output o_STM32_RX_Byte_Rising_c_765, output o_STM32_RX_Byte_Rising_c_764, 
            output o_STM32_RX_Byte_Rising_c_763, output o_STM32_RX_Byte_Rising_c_762, 
            output o_STM32_RX_Byte_Rising_c_761, output o_STM32_RX_Byte_Rising_c_760, 
            output o_STM32_RX_Byte_Rising_c_759, output o_STM32_RX_Byte_Rising_c_758, 
            output o_STM32_RX_Byte_Rising_c_757, output o_STM32_RX_Byte_Rising_c_756, 
            output o_STM32_RX_Byte_Rising_c_755, output o_STM32_RX_Byte_Rising_c_754, 
            output o_STM32_RX_Byte_Rising_c_753, output o_STM32_RX_Byte_Rising_c_752, 
            output o_STM32_RX_Byte_Rising_c_751, output o_STM32_RX_Byte_Rising_c_750, 
            output o_STM32_RX_Byte_Rising_c_749, output o_STM32_RX_Byte_Rising_c_748, 
            output o_STM32_RX_Byte_Rising_c_747, output o_STM32_RX_Byte_Rising_c_746, 
            output o_STM32_RX_Byte_Rising_c_745, output o_STM32_RX_Byte_Rising_c_744, 
            output o_STM32_RX_Byte_Rising_c_743, output o_STM32_RX_Byte_Rising_c_742, 
            output o_STM32_RX_Byte_Rising_c_741, output o_STM32_RX_Byte_Rising_c_740, 
            output o_STM32_RX_Byte_Rising_c_739, output o_STM32_RX_Byte_Rising_c_738, 
            output o_STM32_RX_Byte_Rising_c_737, output o_STM32_RX_Byte_Rising_c_736, 
            output o_STM32_RX_Byte_Rising_c_735, output o_STM32_RX_Byte_Rising_c_734, 
            output o_STM32_RX_Byte_Rising_c_733, output o_STM32_RX_Byte_Rising_c_732, 
            output o_STM32_RX_Byte_Rising_c_731, output o_STM32_RX_Byte_Rising_c_730, 
            output o_STM32_RX_Byte_Rising_c_729, output o_STM32_RX_Byte_Rising_c_728, 
            output o_STM32_RX_Byte_Rising_c_727, output o_STM32_RX_Byte_Rising_c_726, 
            output o_STM32_RX_Byte_Rising_c_725, output o_STM32_RX_Byte_Rising_c_724, 
            output o_STM32_RX_Byte_Rising_c_723, output o_STM32_RX_Byte_Rising_c_722, 
            output o_STM32_RX_Byte_Rising_c_721, output o_STM32_RX_Byte_Rising_c_720, 
            output o_STM32_RX_Byte_Rising_c_719, output o_STM32_RX_Byte_Rising_c_718, 
            output o_STM32_RX_Byte_Rising_c_717, output o_STM32_RX_Byte_Rising_c_716, 
            output o_STM32_RX_Byte_Rising_c_715, output o_STM32_RX_Byte_Rising_c_714, 
            output o_STM32_RX_Byte_Rising_c_713, output o_STM32_RX_Byte_Rising_c_712, 
            output o_STM32_RX_Byte_Rising_c_711, output o_STM32_RX_Byte_Rising_c_710, 
            output o_STM32_RX_Byte_Rising_c_709, output o_STM32_RX_Byte_Rising_c_708, 
            output o_STM32_RX_Byte_Rising_c_707, output o_STM32_RX_Byte_Rising_c_706, 
            output o_STM32_RX_Byte_Rising_c_705, output o_STM32_RX_Byte_Rising_c_704, 
            output o_STM32_RX_Byte_Rising_c_703, output o_STM32_RX_Byte_Rising_c_702, 
            output o_STM32_RX_Byte_Rising_c_701, output o_STM32_RX_Byte_Rising_c_700, 
            output o_STM32_RX_Byte_Rising_c_699, output o_STM32_RX_Byte_Rising_c_698, 
            output o_STM32_RX_Byte_Rising_c_697, output o_STM32_RX_Byte_Rising_c_696, 
            output o_STM32_RX_Byte_Rising_c_695, output o_STM32_RX_Byte_Rising_c_694, 
            output o_STM32_RX_Byte_Rising_c_693, output o_STM32_RX_Byte_Rising_c_692, 
            output o_STM32_RX_Byte_Rising_c_691, output o_STM32_RX_Byte_Rising_c_690, 
            output o_STM32_RX_Byte_Rising_c_689, output o_STM32_RX_Byte_Rising_c_688, 
            output o_STM32_RX_Byte_Rising_c_687, output o_STM32_RX_Byte_Rising_c_686, 
            output o_STM32_RX_Byte_Rising_c_685, output o_STM32_RX_Byte_Rising_c_684, 
            output o_STM32_RX_Byte_Rising_c_683, output o_STM32_RX_Byte_Rising_c_682, 
            output o_STM32_RX_Byte_Rising_c_681, output o_STM32_RX_Byte_Rising_c_680, 
            output o_STM32_RX_Byte_Rising_c_679, output o_STM32_RX_Byte_Rising_c_678, 
            output o_STM32_RX_Byte_Rising_c_677, output o_STM32_RX_Byte_Rising_c_676, 
            output o_STM32_RX_Byte_Rising_c_675, output o_STM32_RX_Byte_Rising_c_674, 
            output o_STM32_RX_Byte_Rising_c_673, output o_STM32_RX_Byte_Rising_c_672, 
            output o_STM32_RX_Byte_Rising_c_671, output o_STM32_RX_Byte_Rising_c_670, 
            output o_STM32_RX_Byte_Rising_c_669, output o_STM32_RX_Byte_Rising_c_668, 
            output o_STM32_RX_Byte_Rising_c_667, output o_STM32_RX_Byte_Rising_c_666, 
            output o_STM32_RX_Byte_Rising_c_665, output o_STM32_RX_Byte_Rising_c_664, 
            output o_STM32_RX_Byte_Rising_c_663, output o_STM32_RX_Byte_Rising_c_662, 
            output o_STM32_RX_Byte_Rising_c_661, output o_STM32_RX_Byte_Rising_c_660, 
            output o_STM32_RX_Byte_Rising_c_659, output o_STM32_RX_Byte_Rising_c_658, 
            output o_STM32_RX_Byte_Rising_c_657, output o_STM32_RX_Byte_Rising_c_656, 
            output o_STM32_RX_Byte_Rising_c_655, output o_STM32_RX_Byte_Rising_c_654, 
            output o_STM32_RX_Byte_Rising_c_653, output o_STM32_RX_Byte_Rising_c_652, 
            output o_STM32_RX_Byte_Rising_c_651, output o_STM32_RX_Byte_Rising_c_650, 
            output o_STM32_RX_Byte_Rising_c_649, output o_STM32_RX_Byte_Rising_c_648, 
            output o_STM32_RX_Byte_Rising_c_647, output o_STM32_RX_Byte_Rising_c_646, 
            output o_STM32_RX_Byte_Rising_c_645, output o_STM32_RX_Byte_Rising_c_644, 
            output o_STM32_RX_Byte_Rising_c_643, output o_STM32_RX_Byte_Rising_c_642, 
            output o_STM32_RX_Byte_Rising_c_641, output o_STM32_RX_Byte_Rising_c_640, 
            output o_STM32_RX_Byte_Rising_c_639, output o_STM32_RX_Byte_Rising_c_638, 
            output o_STM32_RX_Byte_Rising_c_637, output o_STM32_RX_Byte_Rising_c_636, 
            output o_STM32_RX_Byte_Rising_c_635, output o_STM32_RX_Byte_Rising_c_634, 
            output o_STM32_RX_Byte_Rising_c_633, output o_STM32_RX_Byte_Rising_c_632, 
            output o_STM32_RX_Byte_Rising_c_631, output o_STM32_RX_Byte_Rising_c_630, 
            output o_STM32_RX_Byte_Rising_c_629, output o_STM32_RX_Byte_Rising_c_628, 
            output o_STM32_RX_Byte_Rising_c_627, output o_STM32_RX_Byte_Rising_c_626, 
            output o_STM32_RX_Byte_Rising_c_625, output o_STM32_RX_Byte_Rising_c_624, 
            output o_STM32_RX_Byte_Rising_c_623, output o_STM32_RX_Byte_Rising_c_622, 
            output o_STM32_RX_Byte_Rising_c_621, output o_STM32_RX_Byte_Rising_c_620, 
            output o_STM32_RX_Byte_Rising_c_619, output o_STM32_RX_Byte_Rising_c_618, 
            output o_STM32_RX_Byte_Rising_c_617, output o_STM32_RX_Byte_Rising_c_616, 
            output o_STM32_RX_Byte_Rising_c_615, output o_STM32_RX_Byte_Rising_c_614, 
            output o_STM32_RX_Byte_Rising_c_613, output o_STM32_RX_Byte_Rising_c_612, 
            output o_STM32_RX_Byte_Rising_c_611, output o_STM32_RX_Byte_Rising_c_610, 
            output o_STM32_RX_Byte_Rising_c_609, output o_STM32_RX_Byte_Rising_c_608, 
            output o_STM32_RX_Byte_Rising_c_607, output o_STM32_RX_Byte_Rising_c_606, 
            output o_STM32_RX_Byte_Rising_c_605, output o_STM32_RX_Byte_Rising_c_604, 
            output o_STM32_RX_Byte_Rising_c_603, output o_STM32_RX_Byte_Rising_c_602, 
            output o_STM32_RX_Byte_Rising_c_601, output o_STM32_RX_Byte_Rising_c_600, 
            output o_STM32_RX_Byte_Rising_c_599, output o_STM32_RX_Byte_Rising_c_598, 
            output o_STM32_RX_Byte_Rising_c_597, output o_STM32_RX_Byte_Rising_c_596, 
            output o_STM32_RX_Byte_Rising_c_595, output o_STM32_RX_Byte_Rising_c_594, 
            output o_STM32_RX_Byte_Rising_c_593, output o_STM32_RX_Byte_Rising_c_592, 
            output o_STM32_RX_Byte_Rising_c_591, output o_STM32_RX_Byte_Rising_c_590, 
            output o_STM32_RX_Byte_Rising_c_589, output o_STM32_RX_Byte_Rising_c_588, 
            output o_STM32_RX_Byte_Rising_c_587, output o_STM32_RX_Byte_Rising_c_586, 
            output o_STM32_RX_Byte_Rising_c_585, output o_STM32_RX_Byte_Rising_c_584, 
            output o_STM32_RX_Byte_Rising_c_583, output o_STM32_RX_Byte_Rising_c_582, 
            output o_STM32_RX_Byte_Rising_c_581, output o_STM32_RX_Byte_Rising_c_580, 
            output o_STM32_RX_Byte_Rising_c_579, output o_STM32_RX_Byte_Rising_c_578, 
            output o_STM32_RX_Byte_Rising_c_577, output o_STM32_RX_Byte_Rising_c_576, 
            output o_STM32_RX_Byte_Rising_c_575, output o_STM32_RX_Byte_Rising_c_574, 
            output o_STM32_RX_Byte_Rising_c_573, output o_STM32_RX_Byte_Rising_c_572, 
            output o_STM32_RX_Byte_Rising_c_571, output o_STM32_RX_Byte_Rising_c_570, 
            output o_STM32_RX_Byte_Rising_c_569, output o_STM32_RX_Byte_Rising_c_568, 
            output o_STM32_RX_Byte_Rising_c_567, output o_STM32_RX_Byte_Rising_c_566, 
            output o_STM32_RX_Byte_Rising_c_565, output o_STM32_RX_Byte_Rising_c_564, 
            output o_STM32_RX_Byte_Rising_c_563, output o_STM32_RX_Byte_Rising_c_562, 
            output o_STM32_RX_Byte_Rising_c_561, output o_STM32_RX_Byte_Rising_c_560, 
            output o_STM32_RX_Byte_Rising_c_559, output o_STM32_RX_Byte_Rising_c_558, 
            output o_STM32_RX_Byte_Rising_c_557, output o_STM32_RX_Byte_Rising_c_556, 
            output o_STM32_RX_Byte_Rising_c_555, output o_STM32_RX_Byte_Rising_c_554, 
            output o_STM32_RX_Byte_Rising_c_553, output o_STM32_RX_Byte_Rising_c_552, 
            output o_STM32_RX_Byte_Rising_c_551, output o_STM32_RX_Byte_Rising_c_550, 
            output o_STM32_RX_Byte_Rising_c_549, output o_STM32_RX_Byte_Rising_c_548, 
            output o_STM32_RX_Byte_Rising_c_547, output o_STM32_RX_Byte_Rising_c_546, 
            output o_STM32_RX_Byte_Rising_c_545, output o_STM32_RX_Byte_Rising_c_544, 
            output o_STM32_RX_Byte_Rising_c_543, output o_STM32_RX_Byte_Rising_c_542, 
            output o_STM32_RX_Byte_Rising_c_541, output o_STM32_RX_Byte_Rising_c_540, 
            output o_STM32_RX_Byte_Rising_c_539, output o_STM32_RX_Byte_Rising_c_538, 
            output o_STM32_RX_Byte_Rising_c_537, output o_STM32_RX_Byte_Rising_c_536, 
            output o_STM32_RX_Byte_Rising_c_535, output o_STM32_RX_Byte_Rising_c_534, 
            output o_STM32_RX_Byte_Rising_c_533, output o_STM32_RX_Byte_Rising_c_532, 
            output o_STM32_RX_Byte_Rising_c_531, output o_STM32_RX_Byte_Rising_c_530, 
            output o_STM32_RX_Byte_Rising_c_529, output o_STM32_RX_Byte_Rising_c_528, 
            output o_STM32_RX_Byte_Rising_c_527, output o_STM32_RX_Byte_Rising_c_526, 
            output o_STM32_RX_Byte_Rising_c_525, output o_STM32_RX_Byte_Rising_c_524, 
            output o_STM32_RX_Byte_Rising_c_523, output o_STM32_RX_Byte_Rising_c_522, 
            output o_STM32_RX_Byte_Rising_c_521, output o_STM32_RX_Byte_Rising_c_520, 
            output o_STM32_RX_Byte_Rising_c_519, output o_STM32_RX_Byte_Rising_c_518, 
            output o_STM32_RX_Byte_Rising_c_517, output o_STM32_RX_Byte_Rising_c_516, 
            output o_STM32_RX_Byte_Rising_c_515, output o_STM32_RX_Byte_Rising_c_514, 
            output o_STM32_RX_Byte_Rising_c_513, output o_STM32_RX_Byte_Rising_c_512, 
            output o_STM32_RX_Byte_Rising_c_511, output o_STM32_RX_Byte_Rising_c_510, 
            output o_STM32_RX_Byte_Rising_c_509, output o_STM32_RX_Byte_Rising_c_508, 
            output o_STM32_RX_Byte_Rising_c_507, output o_STM32_RX_Byte_Rising_c_506, 
            output o_STM32_RX_Byte_Rising_c_505, output o_STM32_RX_Byte_Rising_c_504, 
            output o_STM32_RX_Byte_Rising_c_503, output o_STM32_RX_Byte_Rising_c_502, 
            output o_STM32_RX_Byte_Rising_c_501, output o_STM32_RX_Byte_Rising_c_500, 
            output o_STM32_RX_Byte_Rising_c_499, output o_STM32_RX_Byte_Rising_c_498, 
            output o_STM32_RX_Byte_Rising_c_497, output o_STM32_RX_Byte_Rising_c_496, 
            output o_STM32_RX_Byte_Rising_c_495, output o_STM32_RX_Byte_Rising_c_494, 
            output o_STM32_RX_Byte_Rising_c_493, output o_STM32_RX_Byte_Rising_c_492, 
            output o_STM32_RX_Byte_Rising_c_491, output o_STM32_RX_Byte_Rising_c_490, 
            output o_STM32_RX_Byte_Rising_c_489, output o_STM32_RX_Byte_Rising_c_488, 
            output o_STM32_RX_Byte_Rising_c_487, output o_STM32_RX_Byte_Rising_c_486, 
            output o_STM32_RX_Byte_Rising_c_485, output o_STM32_RX_Byte_Rising_c_484, 
            output o_STM32_RX_Byte_Rising_c_483, output o_STM32_RX_Byte_Rising_c_482, 
            output o_STM32_RX_Byte_Rising_c_481, output o_STM32_RX_Byte_Rising_c_480, 
            output o_STM32_RX_Byte_Rising_c_479, output o_STM32_RX_Byte_Rising_c_478, 
            output o_STM32_RX_Byte_Rising_c_477, output o_STM32_RX_Byte_Rising_c_476, 
            output o_STM32_RX_Byte_Rising_c_475, output o_STM32_RX_Byte_Rising_c_474, 
            output o_STM32_RX_Byte_Rising_c_473, output o_STM32_RX_Byte_Rising_c_472, 
            output o_STM32_RX_Byte_Rising_c_471, output o_STM32_RX_Byte_Rising_c_470, 
            output o_STM32_RX_Byte_Rising_c_469, output o_STM32_RX_Byte_Rising_c_468, 
            output o_STM32_RX_Byte_Rising_c_467, output o_STM32_RX_Byte_Rising_c_466, 
            output o_STM32_RX_Byte_Rising_c_465, output o_STM32_RX_Byte_Rising_c_464, 
            output o_STM32_RX_Byte_Rising_c_463, output o_STM32_RX_Byte_Rising_c_462, 
            output o_STM32_RX_Byte_Rising_c_461, output o_STM32_RX_Byte_Rising_c_460, 
            output o_STM32_RX_Byte_Rising_c_459, output o_STM32_RX_Byte_Rising_c_458, 
            output o_STM32_RX_Byte_Rising_c_457, output o_STM32_RX_Byte_Rising_c_456, 
            output o_STM32_RX_Byte_Rising_c_455, output o_STM32_RX_Byte_Rising_c_454, 
            output o_STM32_RX_Byte_Rising_c_453, output o_STM32_RX_Byte_Rising_c_452, 
            output o_STM32_RX_Byte_Rising_c_451, output o_STM32_RX_Byte_Rising_c_450, 
            output o_STM32_RX_Byte_Rising_c_449, output o_STM32_RX_Byte_Rising_c_448, 
            output o_STM32_RX_Byte_Rising_c_447, output o_STM32_RX_Byte_Rising_c_446, 
            output o_STM32_RX_Byte_Rising_c_445, output o_STM32_RX_Byte_Rising_c_444, 
            output o_STM32_RX_Byte_Rising_c_443, output o_STM32_RX_Byte_Rising_c_442, 
            output o_STM32_RX_Byte_Rising_c_441, output o_STM32_RX_Byte_Rising_c_440, 
            output o_STM32_RX_Byte_Rising_c_439, output o_STM32_RX_Byte_Rising_c_438, 
            output o_STM32_RX_Byte_Rising_c_437, output o_STM32_RX_Byte_Rising_c_436, 
            output o_STM32_RX_Byte_Rising_c_435, output o_STM32_RX_Byte_Rising_c_434, 
            output o_STM32_RX_Byte_Rising_c_433, output o_STM32_RX_Byte_Rising_c_432, 
            output o_STM32_RX_Byte_Rising_c_431, output o_STM32_RX_Byte_Rising_c_430, 
            output o_STM32_RX_Byte_Rising_c_429, output o_STM32_RX_Byte_Rising_c_428, 
            output o_STM32_RX_Byte_Rising_c_427, output o_STM32_RX_Byte_Rising_c_426, 
            output o_STM32_RX_Byte_Rising_c_425, output o_STM32_RX_Byte_Rising_c_424, 
            output o_STM32_RX_Byte_Rising_c_423, output o_STM32_RX_Byte_Rising_c_422, 
            output o_STM32_RX_Byte_Rising_c_421, output o_STM32_RX_Byte_Rising_c_420, 
            output o_STM32_RX_Byte_Rising_c_419, output o_STM32_RX_Byte_Rising_c_418, 
            output o_STM32_RX_Byte_Rising_c_417, output o_STM32_RX_Byte_Rising_c_416, 
            output o_STM32_RX_Byte_Rising_c_415, output o_STM32_RX_Byte_Rising_c_414, 
            output o_STM32_RX_Byte_Rising_c_413, output o_STM32_RX_Byte_Rising_c_412, 
            output o_STM32_RX_Byte_Rising_c_411, output o_STM32_RX_Byte_Rising_c_410, 
            output o_STM32_RX_Byte_Rising_c_409, output o_STM32_RX_Byte_Rising_c_408, 
            output o_STM32_RX_Byte_Rising_c_407, output o_STM32_RX_Byte_Rising_c_406, 
            output o_STM32_RX_Byte_Rising_c_405, output o_STM32_RX_Byte_Rising_c_404, 
            output o_STM32_RX_Byte_Rising_c_403, output o_STM32_RX_Byte_Rising_c_402, 
            output o_STM32_RX_Byte_Rising_c_401, output o_STM32_RX_Byte_Rising_c_400, 
            output o_STM32_RX_Byte_Rising_c_399, output o_STM32_RX_Byte_Rising_c_398, 
            output o_STM32_RX_Byte_Rising_c_397, output o_STM32_RX_Byte_Rising_c_396, 
            output o_STM32_RX_Byte_Rising_c_395, output o_STM32_RX_Byte_Rising_c_394, 
            output o_STM32_RX_Byte_Rising_c_393, output o_STM32_RX_Byte_Rising_c_392, 
            output o_STM32_RX_Byte_Rising_c_391, output o_STM32_RX_Byte_Rising_c_390, 
            output o_STM32_RX_Byte_Rising_c_389, output o_STM32_RX_Byte_Rising_c_388, 
            output o_STM32_RX_Byte_Rising_c_387, output o_STM32_RX_Byte_Rising_c_386, 
            output o_STM32_RX_Byte_Rising_c_385, output o_STM32_RX_Byte_Rising_c_384, 
            output o_STM32_RX_Byte_Rising_c_383, output o_STM32_RX_Byte_Rising_c_382, 
            output o_STM32_RX_Byte_Rising_c_381, output o_STM32_RX_Byte_Rising_c_380, 
            output o_STM32_RX_Byte_Rising_c_379, output o_STM32_RX_Byte_Rising_c_378, 
            output o_STM32_RX_Byte_Rising_c_377, output o_STM32_RX_Byte_Rising_c_376, 
            output o_STM32_RX_Byte_Rising_c_375, output o_STM32_RX_Byte_Rising_c_374, 
            output o_STM32_RX_Byte_Rising_c_373, output o_STM32_RX_Byte_Rising_c_372, 
            output o_STM32_RX_Byte_Rising_c_371, output o_STM32_RX_Byte_Rising_c_370, 
            output o_STM32_RX_Byte_Rising_c_369, output o_STM32_RX_Byte_Rising_c_368, 
            output o_STM32_RX_Byte_Rising_c_367, output o_STM32_RX_Byte_Rising_c_366, 
            output o_STM32_RX_Byte_Rising_c_365, output o_STM32_RX_Byte_Rising_c_364, 
            output o_STM32_RX_Byte_Rising_c_363, output o_STM32_RX_Byte_Rising_c_362, 
            output o_STM32_RX_Byte_Rising_c_361, output o_STM32_RX_Byte_Rising_c_360, 
            output o_STM32_RX_Byte_Rising_c_359, output o_STM32_RX_Byte_Rising_c_358, 
            output o_STM32_RX_Byte_Rising_c_357, output o_STM32_RX_Byte_Rising_c_356, 
            output o_STM32_RX_Byte_Rising_c_355, output o_STM32_RX_Byte_Rising_c_354, 
            output o_STM32_RX_Byte_Rising_c_353, output o_STM32_RX_Byte_Rising_c_352, 
            output o_STM32_RX_Byte_Rising_c_351, output o_STM32_RX_Byte_Rising_c_350, 
            output o_STM32_RX_Byte_Rising_c_349, output o_STM32_RX_Byte_Rising_c_348, 
            output o_STM32_RX_Byte_Rising_c_347, output o_STM32_RX_Byte_Rising_c_346, 
            output o_STM32_RX_Byte_Rising_c_345, output o_STM32_RX_Byte_Rising_c_344, 
            output o_STM32_RX_Byte_Rising_c_343, output o_STM32_RX_Byte_Rising_c_342, 
            output o_STM32_RX_Byte_Rising_c_341, output o_STM32_RX_Byte_Rising_c_340, 
            output o_STM32_RX_Byte_Rising_c_339, output o_STM32_RX_Byte_Rising_c_338, 
            output o_STM32_RX_Byte_Rising_c_337, output o_STM32_RX_Byte_Rising_c_336, 
            output o_STM32_RX_Byte_Rising_c_335, output o_STM32_RX_Byte_Rising_c_334, 
            output o_STM32_RX_Byte_Rising_c_333, output o_STM32_RX_Byte_Rising_c_332, 
            output o_STM32_RX_Byte_Rising_c_331, output o_STM32_RX_Byte_Rising_c_330, 
            output o_STM32_RX_Byte_Rising_c_329, output o_STM32_RX_Byte_Rising_c_328, 
            output o_STM32_RX_Byte_Rising_c_327, output o_STM32_RX_Byte_Rising_c_326, 
            output o_STM32_RX_Byte_Rising_c_325, output o_STM32_RX_Byte_Rising_c_324, 
            output o_STM32_RX_Byte_Rising_c_323, output o_STM32_RX_Byte_Rising_c_322, 
            output o_STM32_RX_Byte_Rising_c_321, output o_STM32_RX_Byte_Rising_c_320, 
            output o_STM32_RX_Byte_Rising_c_319, output o_STM32_RX_Byte_Rising_c_318, 
            output o_STM32_RX_Byte_Rising_c_317, output o_STM32_RX_Byte_Rising_c_316, 
            output o_STM32_RX_Byte_Rising_c_315, output o_STM32_RX_Byte_Rising_c_314, 
            output o_STM32_RX_Byte_Rising_c_313, output o_STM32_RX_Byte_Rising_c_312, 
            output o_STM32_RX_Byte_Rising_c_311, output o_STM32_RX_Byte_Rising_c_310, 
            output o_STM32_RX_Byte_Rising_c_309, output o_STM32_RX_Byte_Rising_c_308, 
            output o_STM32_RX_Byte_Rising_c_307, output o_STM32_RX_Byte_Rising_c_306, 
            output o_STM32_RX_Byte_Rising_c_305, output o_STM32_RX_Byte_Rising_c_304, 
            output o_STM32_RX_Byte_Rising_c_303, output o_STM32_RX_Byte_Rising_c_302, 
            output o_STM32_RX_Byte_Rising_c_301, output o_STM32_RX_Byte_Rising_c_300, 
            output o_STM32_RX_Byte_Rising_c_299, output o_STM32_RX_Byte_Rising_c_298, 
            output o_STM32_RX_Byte_Rising_c_297, output o_STM32_RX_Byte_Rising_c_296, 
            output o_STM32_RX_Byte_Rising_c_295, output o_STM32_RX_Byte_Rising_c_294, 
            output o_STM32_RX_Byte_Rising_c_293, output o_STM32_RX_Byte_Rising_c_292, 
            output o_STM32_RX_Byte_Rising_c_291, output o_STM32_RX_Byte_Rising_c_290, 
            output o_STM32_RX_Byte_Rising_c_289, output o_STM32_RX_Byte_Rising_c_288, 
            output o_STM32_RX_Byte_Rising_c_287, output o_STM32_RX_Byte_Rising_c_286, 
            output o_STM32_RX_Byte_Rising_c_285, output o_STM32_RX_Byte_Rising_c_284, 
            output o_STM32_RX_Byte_Rising_c_283, output o_STM32_RX_Byte_Rising_c_282, 
            output o_STM32_RX_Byte_Rising_c_281, output o_STM32_RX_Byte_Rising_c_280, 
            output o_STM32_RX_Byte_Rising_c_279, output o_STM32_RX_Byte_Rising_c_278, 
            output o_STM32_RX_Byte_Rising_c_277, output o_STM32_RX_Byte_Rising_c_276, 
            output o_STM32_RX_Byte_Rising_c_275, output o_STM32_RX_Byte_Rising_c_274, 
            output o_STM32_RX_Byte_Rising_c_273, output o_STM32_RX_Byte_Rising_c_272, 
            output o_STM32_RX_Byte_Rising_c_271, output o_STM32_RX_Byte_Rising_c_270, 
            output o_STM32_RX_Byte_Rising_c_269, output o_STM32_RX_Byte_Rising_c_268, 
            output o_STM32_RX_Byte_Rising_c_267, output o_STM32_RX_Byte_Rising_c_266, 
            output o_STM32_RX_Byte_Rising_c_265, output o_STM32_RX_Byte_Rising_c_264, 
            output o_STM32_RX_Byte_Rising_c_263, output o_STM32_RX_Byte_Rising_c_262, 
            output o_STM32_RX_Byte_Rising_c_261, output o_STM32_RX_Byte_Rising_c_260, 
            output o_STM32_RX_Byte_Rising_c_259, output o_STM32_RX_Byte_Rising_c_258, 
            output o_STM32_RX_Byte_Rising_c_257, output o_STM32_RX_Byte_Rising_c_256, 
            output o_STM32_RX_Byte_Rising_c_255, output o_STM32_RX_Byte_Rising_c_254, 
            output o_STM32_RX_Byte_Rising_c_253, output o_STM32_RX_Byte_Rising_c_252, 
            output o_STM32_RX_Byte_Rising_c_251, output o_STM32_RX_Byte_Rising_c_250, 
            output o_STM32_RX_Byte_Rising_c_249, output o_STM32_RX_Byte_Rising_c_248, 
            output o_STM32_RX_Byte_Rising_c_247, output o_STM32_RX_Byte_Rising_c_246, 
            output o_STM32_RX_Byte_Rising_c_245, output o_STM32_RX_Byte_Rising_c_244, 
            output o_STM32_RX_Byte_Rising_c_243, output o_STM32_RX_Byte_Rising_c_242, 
            output o_STM32_RX_Byte_Rising_c_241, output o_STM32_RX_Byte_Rising_c_240, 
            output o_STM32_RX_Byte_Rising_c_239, output o_STM32_RX_Byte_Rising_c_238, 
            output o_STM32_RX_Byte_Rising_c_237, output o_STM32_RX_Byte_Rising_c_236, 
            output o_STM32_RX_Byte_Rising_c_235, output o_STM32_RX_Byte_Rising_c_234, 
            output o_STM32_RX_Byte_Rising_c_233, output o_STM32_RX_Byte_Rising_c_232, 
            output o_STM32_RX_Byte_Rising_c_231, output o_STM32_RX_Byte_Rising_c_230, 
            output o_STM32_RX_Byte_Rising_c_229, output o_STM32_RX_Byte_Rising_c_228, 
            output o_STM32_RX_Byte_Rising_c_227, output o_STM32_RX_Byte_Rising_c_226, 
            output o_STM32_RX_Byte_Rising_c_225, output o_STM32_RX_Byte_Rising_c_224, 
            output o_STM32_RX_Byte_Rising_c_223, output o_STM32_RX_Byte_Rising_c_222, 
            output o_STM32_RX_Byte_Rising_c_221, output o_STM32_RX_Byte_Rising_c_220, 
            output o_STM32_RX_Byte_Rising_c_219, output o_STM32_RX_Byte_Rising_c_218, 
            output o_STM32_RX_Byte_Rising_c_217, output o_STM32_RX_Byte_Rising_c_216, 
            output o_STM32_RX_Byte_Rising_c_215, output o_STM32_RX_Byte_Rising_c_214, 
            output o_STM32_RX_Byte_Rising_c_213, output o_STM32_RX_Byte_Rising_c_212, 
            output o_STM32_RX_Byte_Rising_c_211, output o_STM32_RX_Byte_Rising_c_210, 
            output o_STM32_RX_Byte_Rising_c_209, output o_STM32_RX_Byte_Rising_c_208, 
            output o_STM32_RX_Byte_Rising_c_207, output o_STM32_RX_Byte_Rising_c_206, 
            output o_STM32_RX_Byte_Rising_c_205, output o_STM32_RX_Byte_Rising_c_204, 
            output o_STM32_RX_Byte_Rising_c_203, output o_STM32_RX_Byte_Rising_c_202, 
            output o_STM32_RX_Byte_Rising_c_201, output o_STM32_RX_Byte_Rising_c_200, 
            output o_STM32_RX_Byte_Rising_c_199, output o_STM32_RX_Byte_Rising_c_198, 
            output o_STM32_RX_Byte_Rising_c_197, output o_STM32_RX_Byte_Rising_c_196, 
            output o_STM32_RX_Byte_Rising_c_195, output o_STM32_RX_Byte_Rising_c_194, 
            output o_STM32_RX_Byte_Rising_c_193, output o_STM32_RX_Byte_Rising_c_192, 
            output o_STM32_RX_Byte_Rising_c_191, output o_STM32_RX_Byte_Rising_c_190, 
            output o_STM32_RX_Byte_Rising_c_189, output o_STM32_RX_Byte_Rising_c_188, 
            output o_STM32_RX_Byte_Rising_c_187, output o_STM32_RX_Byte_Rising_c_186, 
            output o_STM32_RX_Byte_Rising_c_185, output o_STM32_RX_Byte_Rising_c_184, 
            output o_STM32_RX_Byte_Rising_c_183, output o_STM32_RX_Byte_Rising_c_182, 
            output o_STM32_RX_Byte_Rising_c_181, output o_STM32_RX_Byte_Rising_c_180, 
            output o_STM32_RX_Byte_Rising_c_179, output o_STM32_RX_Byte_Rising_c_178, 
            output o_STM32_RX_Byte_Rising_c_177, output o_STM32_RX_Byte_Rising_c_176, 
            output o_STM32_RX_Byte_Rising_c_175, output o_STM32_RX_Byte_Rising_c_174, 
            output o_STM32_RX_Byte_Rising_c_173, output o_STM32_RX_Byte_Rising_c_172, 
            output o_STM32_RX_Byte_Rising_c_171, output o_STM32_RX_Byte_Rising_c_170, 
            output o_STM32_RX_Byte_Rising_c_169, output o_STM32_RX_Byte_Rising_c_168, 
            output o_STM32_RX_Byte_Rising_c_167, output o_STM32_RX_Byte_Rising_c_166, 
            output o_STM32_RX_Byte_Rising_c_165, output o_STM32_RX_Byte_Rising_c_164, 
            output o_STM32_RX_Byte_Rising_c_163, output o_STM32_RX_Byte_Rising_c_162, 
            output o_STM32_RX_Byte_Rising_c_161, output o_STM32_RX_Byte_Rising_c_160, 
            output o_STM32_RX_Byte_Rising_c_159, output o_STM32_RX_Byte_Rising_c_158, 
            output o_STM32_RX_Byte_Rising_c_157, output o_STM32_RX_Byte_Rising_c_156, 
            output o_STM32_RX_Byte_Rising_c_155, output o_STM32_RX_Byte_Rising_c_154, 
            output o_STM32_RX_Byte_Rising_c_153, output o_STM32_RX_Byte_Rising_c_152, 
            output o_STM32_RX_Byte_Rising_c_151, output o_STM32_RX_Byte_Rising_c_150, 
            output o_STM32_RX_Byte_Rising_c_149, output o_STM32_RX_Byte_Rising_c_148, 
            output o_STM32_RX_Byte_Rising_c_147, output o_STM32_RX_Byte_Rising_c_146, 
            output o_STM32_RX_Byte_Rising_c_145, output o_STM32_RX_Byte_Rising_c_144, 
            output o_STM32_RX_Byte_Rising_c_143, output o_STM32_RX_Byte_Rising_c_142, 
            output o_STM32_RX_Byte_Rising_c_141, output o_STM32_RX_Byte_Rising_c_140, 
            output o_STM32_RX_Byte_Rising_c_139, output o_STM32_RX_Byte_Rising_c_138, 
            output o_STM32_RX_Byte_Rising_c_137, output o_STM32_RX_Byte_Rising_c_136, 
            output o_STM32_RX_Byte_Rising_c_135, output o_STM32_RX_Byte_Rising_c_134, 
            output o_STM32_RX_Byte_Rising_c_133, output o_STM32_RX_Byte_Rising_c_132, 
            output o_STM32_RX_Byte_Rising_c_131, output o_STM32_RX_Byte_Rising_c_130, 
            output o_STM32_RX_Byte_Rising_c_129, output o_STM32_RX_Byte_Rising_c_128, 
            output o_STM32_RX_Byte_Rising_c_127, output o_STM32_RX_Byte_Rising_c_126, 
            output o_STM32_RX_Byte_Rising_c_125, output o_STM32_RX_Byte_Rising_c_124, 
            output o_STM32_RX_Byte_Rising_c_123, output o_STM32_RX_Byte_Rising_c_122, 
            output o_STM32_RX_Byte_Rising_c_121, output o_STM32_RX_Byte_Rising_c_120, 
            output o_STM32_RX_Byte_Rising_c_119, output o_STM32_RX_Byte_Rising_c_118, 
            output o_STM32_RX_Byte_Rising_c_117, output o_STM32_RX_Byte_Rising_c_116, 
            output o_STM32_RX_Byte_Rising_c_115, output o_STM32_RX_Byte_Rising_c_114, 
            output o_STM32_RX_Byte_Rising_c_113, output o_STM32_RX_Byte_Rising_c_112, 
            output o_STM32_RX_Byte_Rising_c_111, output o_STM32_RX_Byte_Rising_c_110, 
            output o_STM32_RX_Byte_Rising_c_109, output o_STM32_RX_Byte_Rising_c_108, 
            output o_STM32_RX_Byte_Rising_c_107, output o_STM32_RX_Byte_Rising_c_106, 
            output o_STM32_RX_Byte_Rising_c_105, output o_STM32_RX_Byte_Rising_c_104, 
            output o_STM32_RX_Byte_Rising_c_103, output o_STM32_RX_Byte_Rising_c_102, 
            output o_STM32_RX_Byte_Rising_c_101, output o_STM32_RX_Byte_Rising_c_100, 
            output o_STM32_RX_Byte_Rising_c_99, output o_STM32_RX_Byte_Rising_c_98, 
            output o_STM32_RX_Byte_Rising_c_97, output o_STM32_RX_Byte_Rising_c_96, 
            output o_STM32_RX_Byte_Rising_c_95, output o_STM32_RX_Byte_Rising_c_94, 
            output o_STM32_RX_Byte_Rising_c_93, output o_STM32_RX_Byte_Rising_c_92, 
            output o_STM32_RX_Byte_Rising_c_91, output o_STM32_RX_Byte_Rising_c_90, 
            output o_STM32_RX_Byte_Rising_c_89, output o_STM32_RX_Byte_Rising_c_88, 
            output o_STM32_RX_Byte_Rising_c_87, output o_STM32_RX_Byte_Rising_c_86, 
            output o_STM32_RX_Byte_Rising_c_85, output o_STM32_RX_Byte_Rising_c_84, 
            output o_STM32_RX_Byte_Rising_c_83, output o_STM32_RX_Byte_Rising_c_82, 
            output o_STM32_RX_Byte_Rising_c_81, output o_STM32_RX_Byte_Rising_c_80, 
            output o_STM32_RX_Byte_Rising_c_79, output o_STM32_RX_Byte_Rising_c_78, 
            output o_STM32_RX_Byte_Rising_c_77, output o_STM32_RX_Byte_Rising_c_76, 
            output o_STM32_RX_Byte_Rising_c_75, output o_STM32_RX_Byte_Rising_c_74, 
            output o_STM32_RX_Byte_Rising_c_73, output o_STM32_RX_Byte_Rising_c_72, 
            output o_STM32_RX_Byte_Rising_c_71, output o_STM32_RX_Byte_Rising_c_70, 
            output o_STM32_RX_Byte_Rising_c_69, output o_STM32_RX_Byte_Rising_c_68, 
            output o_STM32_RX_Byte_Rising_c_67, output o_STM32_RX_Byte_Rising_c_66, 
            output o_STM32_RX_Byte_Rising_c_65, output o_STM32_RX_Byte_Rising_c_64, 
            output o_STM32_RX_Byte_Rising_c_63, output o_STM32_RX_Byte_Rising_c_62, 
            output o_STM32_RX_Byte_Rising_c_61, output o_STM32_RX_Byte_Rising_c_60, 
            output o_STM32_RX_Byte_Rising_c_59, output o_STM32_RX_Byte_Rising_c_58, 
            output o_STM32_RX_Byte_Rising_c_57, output o_STM32_RX_Byte_Rising_c_56, 
            output o_STM32_RX_Byte_Rising_c_55, output o_STM32_RX_Byte_Rising_c_54, 
            output o_STM32_RX_Byte_Rising_c_53, output o_STM32_RX_Byte_Rising_c_52, 
            output o_STM32_RX_Byte_Rising_c_51, output o_STM32_RX_Byte_Rising_c_50, 
            output o_STM32_RX_Byte_Rising_c_49, output o_STM32_RX_Byte_Rising_c_48, 
            output o_STM32_RX_Byte_Rising_c_47, output o_STM32_RX_Byte_Rising_c_46, 
            output o_STM32_RX_Byte_Rising_c_45, output o_STM32_RX_Byte_Rising_c_44, 
            output o_STM32_RX_Byte_Rising_c_43, output o_STM32_RX_Byte_Rising_c_42, 
            output o_STM32_RX_Byte_Rising_c_41, output o_STM32_RX_Byte_Rising_c_40, 
            output o_STM32_RX_Byte_Rising_c_39, output o_STM32_RX_Byte_Rising_c_38, 
            output o_STM32_RX_Byte_Rising_c_37, output o_STM32_RX_Byte_Rising_c_36, 
            output o_STM32_RX_Byte_Rising_c_35, output o_STM32_RX_Byte_Rising_c_34, 
            output o_STM32_RX_Byte_Rising_c_33, output o_STM32_RX_Byte_Rising_c_32, 
            output o_STM32_RX_Byte_Rising_c_31, output o_STM32_RX_Byte_Rising_c_30, 
            output o_STM32_RX_Byte_Rising_c_29, output o_STM32_RX_Byte_Rising_c_28, 
            output o_STM32_RX_Byte_Rising_c_27, output o_STM32_RX_Byte_Rising_c_26, 
            output o_STM32_RX_Byte_Rising_c_25, output o_STM32_RX_Byte_Rising_c_24, 
            output o_STM32_RX_Byte_Rising_c_23, output o_STM32_RX_Byte_Rising_c_22, 
            output o_STM32_RX_Byte_Rising_c_21, output o_STM32_RX_Byte_Rising_c_20, 
            output o_STM32_RX_Byte_Rising_c_19, output o_STM32_RX_Byte_Rising_c_18, 
            output o_STM32_RX_Byte_Rising_c_17, output o_STM32_RX_Byte_Rising_c_16, 
            output o_STM32_RX_Byte_Rising_c_15, output o_STM32_RX_Byte_Rising_c_14, 
            output o_STM32_RX_Byte_Rising_c_13, output o_STM32_RX_Byte_Rising_c_12, 
            output o_STM32_RX_Byte_Rising_c_11, output o_STM32_RX_Byte_Rising_c_10, 
            output o_STM32_RX_Byte_Rising_c_9, output o_STM32_RX_Byte_Rising_c_8, 
            output o_STM32_RX_Byte_Rising_c_7, output o_STM32_RX_Byte_Rising_c_6, 
            output o_STM32_RX_Byte_Rising_c_5, output o_STM32_RX_Byte_Rising_c_4, 
            output o_STM32_RX_Byte_Rising_c_3, output o_STM32_RX_Byte_Rising_c_2, 
            output o_STM32_RX_Byte_Rising_c_1, input o_STM32_TX_Byte_c_1023, 
            input o_STM32_TX_Byte_c_1022, input o_STM32_TX_Byte_c_1021, 
            input o_STM32_TX_Byte_c_1020, input o_STM32_TX_Byte_c_1019, 
            input o_STM32_TX_Byte_c_1018, input o_STM32_TX_Byte_c_1017, 
            input o_STM32_TX_Byte_c_1016, input o_STM32_TX_Byte_c_1015, 
            input o_STM32_TX_Byte_c_1014, input o_STM32_TX_Byte_c_1013, 
            input o_STM32_TX_Byte_c_1012, input o_STM32_TX_Byte_c_1011, 
            input o_STM32_TX_Byte_c_1010, input o_STM32_TX_Byte_c_1009, 
            input o_STM32_TX_Byte_c_1008, input o_STM32_TX_Byte_c_1007, 
            input o_STM32_TX_Byte_c_1006, input o_STM32_TX_Byte_c_1005, 
            input o_STM32_TX_Byte_c_1004, input o_STM32_TX_Byte_c_1003, 
            input o_STM32_TX_Byte_c_1002, input o_STM32_TX_Byte_c_1001, 
            input o_STM32_TX_Byte_c_1000, input o_STM32_TX_Byte_c_999, input o_STM32_TX_Byte_c_998, 
            input o_STM32_TX_Byte_c_997, input o_STM32_TX_Byte_c_996, input o_STM32_TX_Byte_c_995, 
            input o_STM32_TX_Byte_c_994, input o_STM32_TX_Byte_c_993, input o_STM32_TX_Byte_c_992, 
            input o_STM32_TX_Byte_c_991, input o_STM32_TX_Byte_c_990, input o_STM32_TX_Byte_c_989, 
            input o_STM32_TX_Byte_c_988, input o_STM32_TX_Byte_c_987, input o_STM32_TX_Byte_c_986, 
            input o_STM32_TX_Byte_c_985, input o_STM32_TX_Byte_c_984, input o_STM32_TX_Byte_c_983, 
            input o_STM32_TX_Byte_c_982, input o_STM32_TX_Byte_c_981, input o_STM32_TX_Byte_c_980, 
            input o_STM32_TX_Byte_c_979, input o_STM32_TX_Byte_c_978, input o_STM32_TX_Byte_c_977, 
            input o_STM32_TX_Byte_c_976, input o_STM32_TX_Byte_c_975, input o_STM32_TX_Byte_c_974, 
            input o_STM32_TX_Byte_c_973, input o_STM32_TX_Byte_c_972, input o_STM32_TX_Byte_c_971, 
            input o_STM32_TX_Byte_c_970, input o_STM32_TX_Byte_c_969, input o_STM32_TX_Byte_c_968, 
            input o_STM32_TX_Byte_c_967, input o_STM32_TX_Byte_c_966, input o_STM32_TX_Byte_c_965, 
            input o_STM32_TX_Byte_c_964, input o_STM32_TX_Byte_c_963, input o_STM32_TX_Byte_c_962, 
            input o_STM32_TX_Byte_c_961, input o_STM32_TX_Byte_c_960, input o_STM32_TX_Byte_c_959, 
            input o_STM32_TX_Byte_c_958, input o_STM32_TX_Byte_c_957, input o_STM32_TX_Byte_c_956, 
            input o_STM32_TX_Byte_c_955, input o_STM32_TX_Byte_c_954, input o_STM32_TX_Byte_c_953, 
            input o_STM32_TX_Byte_c_952, input o_STM32_TX_Byte_c_951, input o_STM32_TX_Byte_c_950, 
            input o_STM32_TX_Byte_c_949, input o_STM32_TX_Byte_c_948, input o_STM32_TX_Byte_c_947, 
            input o_STM32_TX_Byte_c_946, input o_STM32_TX_Byte_c_945, input o_STM32_TX_Byte_c_944, 
            input o_STM32_TX_Byte_c_943, input o_STM32_TX_Byte_c_942, input o_STM32_TX_Byte_c_941, 
            input o_STM32_TX_Byte_c_940, input o_STM32_TX_Byte_c_939, input o_STM32_TX_Byte_c_938, 
            input o_STM32_TX_Byte_c_937, input o_STM32_TX_Byte_c_936, input o_STM32_TX_Byte_c_935, 
            input o_STM32_TX_Byte_c_934, input o_STM32_TX_Byte_c_933, input o_STM32_TX_Byte_c_932, 
            input o_STM32_TX_Byte_c_931, input o_STM32_TX_Byte_c_930, input o_STM32_TX_Byte_c_929, 
            input o_STM32_TX_Byte_c_928, input o_STM32_TX_Byte_c_927, input o_STM32_TX_Byte_c_926, 
            input o_STM32_TX_Byte_c_925, input o_STM32_TX_Byte_c_924, input o_STM32_TX_Byte_c_923, 
            input o_STM32_TX_Byte_c_922, input o_STM32_TX_Byte_c_921, input o_STM32_TX_Byte_c_920, 
            input o_STM32_TX_Byte_c_919, input o_STM32_TX_Byte_c_918, input o_STM32_TX_Byte_c_917, 
            input o_STM32_TX_Byte_c_916, input o_STM32_TX_Byte_c_915, input o_STM32_TX_Byte_c_914, 
            input o_STM32_TX_Byte_c_913, input o_STM32_TX_Byte_c_912, input o_STM32_TX_Byte_c_911, 
            input o_STM32_TX_Byte_c_910, input o_STM32_TX_Byte_c_909, input o_STM32_TX_Byte_c_908, 
            input o_STM32_TX_Byte_c_907, input o_STM32_TX_Byte_c_906, input o_STM32_TX_Byte_c_905, 
            input o_STM32_TX_Byte_c_904, input o_STM32_TX_Byte_c_903, input o_STM32_TX_Byte_c_902, 
            input o_STM32_TX_Byte_c_901, input o_STM32_TX_Byte_c_900, input o_STM32_TX_Byte_c_899, 
            input o_STM32_TX_Byte_c_898, input o_STM32_TX_Byte_c_897, input o_STM32_TX_Byte_c_896, 
            input o_STM32_TX_Byte_c_895, input o_STM32_TX_Byte_c_894, input o_STM32_TX_Byte_c_893, 
            input o_STM32_TX_Byte_c_892, input o_STM32_TX_Byte_c_891, input o_STM32_TX_Byte_c_890, 
            input o_STM32_TX_Byte_c_889, input o_STM32_TX_Byte_c_888, input o_STM32_TX_Byte_c_887, 
            input o_STM32_TX_Byte_c_886, input o_STM32_TX_Byte_c_885, input o_STM32_TX_Byte_c_884, 
            input o_STM32_TX_Byte_c_883, input o_STM32_TX_Byte_c_882, input o_STM32_TX_Byte_c_881, 
            input o_STM32_TX_Byte_c_880, input n51851, input o_STM32_TX_Byte_c_879, 
            input o_STM32_TX_Byte_c_878, input o_STM32_TX_Byte_c_877, input o_STM32_TX_Byte_c_876, 
            input o_STM32_TX_Byte_c_875, input o_STM32_TX_Byte_c_874, input o_STM32_TX_Byte_c_873, 
            input o_STM32_TX_Byte_c_872, input o_STM32_TX_Byte_c_871, input o_STM32_TX_Byte_c_870, 
            input o_STM32_TX_Byte_c_869, input o_STM32_TX_Byte_c_868, input o_STM32_TX_Byte_c_867, 
            input o_STM32_TX_Byte_c_866, input o_STM32_TX_Byte_c_865, input o_STM32_TX_Byte_c_864, 
            input o_STM32_TX_Byte_c_863, input o_STM32_TX_Byte_c_862, input o_STM32_TX_Byte_c_861, 
            input o_STM32_TX_Byte_c_860, input o_STM32_TX_Byte_c_859, input o_STM32_TX_Byte_c_858, 
            input o_STM32_TX_Byte_c_857, input o_STM32_TX_Byte_c_856, input o_STM32_TX_Byte_c_855, 
            input o_STM32_TX_Byte_c_854, input o_STM32_TX_Byte_c_853, input o_STM32_TX_Byte_c_852, 
            input o_STM32_TX_Byte_c_851, input o_STM32_TX_Byte_c_850, input o_STM32_TX_Byte_c_849, 
            input o_STM32_TX_Byte_c_848, input o_STM32_TX_Byte_c_847, input o_STM32_TX_Byte_c_846, 
            input o_STM32_TX_Byte_c_845, input o_STM32_TX_Byte_c_844, input o_STM32_TX_Byte_c_843, 
            input o_STM32_TX_Byte_c_842, input o_STM32_TX_Byte_c_841, input o_STM32_TX_Byte_c_840, 
            input o_STM32_TX_Byte_c_839, input o_STM32_TX_Byte_c_838, input o_STM32_TX_Byte_c_837, 
            input o_STM32_TX_Byte_c_836, input o_STM32_TX_Byte_c_835, input o_STM32_TX_Byte_c_834, 
            input o_STM32_TX_Byte_c_833, input o_STM32_TX_Byte_c_832, input o_STM32_TX_Byte_c_831, 
            input o_STM32_TX_Byte_c_830, input o_STM32_TX_Byte_c_829, input o_STM32_TX_Byte_c_828, 
            input o_STM32_TX_Byte_c_827, input o_STM32_TX_Byte_c_826, input o_STM32_TX_Byte_c_825, 
            input o_STM32_TX_Byte_c_824, input o_STM32_TX_Byte_c_823, input o_STM32_TX_Byte_c_822, 
            input o_STM32_TX_Byte_c_821, input o_STM32_TX_Byte_c_820, input o_STM32_TX_Byte_c_819, 
            input o_STM32_TX_Byte_c_818, input o_STM32_TX_Byte_c_817, input o_STM32_TX_Byte_c_816, 
            input o_STM32_TX_Byte_c_815, input o_STM32_TX_Byte_c_814, input o_STM32_TX_Byte_c_813, 
            input o_STM32_TX_Byte_c_812, input o_STM32_TX_Byte_c_811, input o_STM32_TX_Byte_c_810, 
            input o_STM32_TX_Byte_c_809, input o_STM32_TX_Byte_c_808, input o_STM32_TX_Byte_c_807, 
            input o_STM32_TX_Byte_c_806, input o_STM32_TX_Byte_c_805, input o_STM32_TX_Byte_c_804, 
            input o_STM32_TX_Byte_c_803, input o_STM32_TX_Byte_c_802, input o_STM32_TX_Byte_c_801, 
            input o_STM32_TX_Byte_c_800, input o_STM32_TX_Byte_c_799, input o_STM32_TX_Byte_c_798, 
            input o_STM32_TX_Byte_c_797, input o_STM32_TX_Byte_c_796, input o_STM32_TX_Byte_c_795, 
            input o_STM32_TX_Byte_c_794, input o_STM32_TX_Byte_c_793, input o_STM32_TX_Byte_c_792, 
            input o_STM32_TX_Byte_c_791, input o_STM32_TX_Byte_c_790, input o_STM32_TX_Byte_c_789, 
            input o_STM32_TX_Byte_c_788, input o_STM32_TX_Byte_c_787, input o_STM32_TX_Byte_c_786, 
            input o_STM32_TX_Byte_c_785, input o_STM32_TX_Byte_c_784, input o_STM32_TX_Byte_c_783, 
            input o_STM32_TX_Byte_c_782, input o_STM32_TX_Byte_c_781, input o_STM32_TX_Byte_c_780, 
            input o_STM32_TX_Byte_c_779, input o_STM32_TX_Byte_c_778, input o_STM32_TX_Byte_c_777, 
            input o_STM32_TX_Byte_c_776, input o_STM32_TX_Byte_c_775, input o_STM32_TX_Byte_c_774, 
            input o_STM32_TX_Byte_c_773, input o_STM32_TX_Byte_c_772, input o_STM32_TX_Byte_c_771, 
            input o_STM32_TX_Byte_c_770, input o_STM32_TX_Byte_c_769, input o_STM32_TX_Byte_c_768, 
            input o_STM32_TX_Byte_c_767, input o_STM32_TX_Byte_c_766, input o_STM32_TX_Byte_c_765, 
            input o_STM32_TX_Byte_c_764, input o_STM32_TX_Byte_c_763, input o_STM32_TX_Byte_c_762, 
            input o_STM32_TX_Byte_c_761, input o_STM32_TX_Byte_c_760, input o_STM32_TX_Byte_c_759, 
            input o_STM32_TX_Byte_c_758, input o_STM32_TX_Byte_c_757, input o_STM32_TX_Byte_c_756, 
            input o_STM32_TX_Byte_c_755, input o_STM32_TX_Byte_c_754, input o_STM32_TX_Byte_c_753, 
            input o_STM32_TX_Byte_c_752, input o_STM32_TX_Byte_c_751, input o_STM32_TX_Byte_c_750, 
            input o_STM32_TX_Byte_c_749, input o_STM32_TX_Byte_c_748, input o_STM32_TX_Byte_c_747, 
            input o_STM32_TX_Byte_c_746, input o_STM32_TX_Byte_c_745, input o_STM32_TX_Byte_c_744, 
            input o_STM32_TX_Byte_c_743, input o_STM32_TX_Byte_c_742, input o_STM32_TX_Byte_c_741, 
            input o_STM32_TX_Byte_c_740, input o_STM32_TX_Byte_c_739, input o_STM32_TX_Byte_c_738, 
            input o_STM32_TX_Byte_c_737, input o_STM32_TX_Byte_c_736, input o_STM32_TX_Byte_c_735, 
            input o_STM32_TX_Byte_c_734, input o_STM32_TX_Byte_c_733, input o_STM32_TX_Byte_c_732, 
            input o_STM32_TX_Byte_c_731, input o_STM32_TX_Byte_c_730, input o_STM32_TX_Byte_c_729, 
            input o_STM32_TX_Byte_c_728, input o_STM32_TX_Byte_c_727, input o_STM32_TX_Byte_c_726, 
            input o_STM32_TX_Byte_c_725, input o_STM32_TX_Byte_c_724, input o_STM32_TX_Byte_c_723, 
            input o_STM32_TX_Byte_c_722, input o_STM32_TX_Byte_c_721, input o_STM32_TX_Byte_c_720, 
            input o_STM32_TX_Byte_c_719, input o_STM32_TX_Byte_c_718, input o_STM32_TX_Byte_c_717, 
            input o_STM32_TX_Byte_c_716, input o_STM32_TX_Byte_c_715, input o_STM32_TX_Byte_c_714, 
            input o_STM32_TX_Byte_c_713, input o_STM32_TX_Byte_c_712, input o_STM32_TX_Byte_c_711, 
            input o_STM32_TX_Byte_c_710, input o_STM32_TX_Byte_c_709, input o_STM32_TX_Byte_c_708, 
            input o_STM32_TX_Byte_c_707, input o_STM32_TX_Byte_c_706, input o_STM32_TX_Byte_c_705, 
            input o_STM32_TX_Byte_c_704, input o_STM32_TX_Byte_c_703, input o_STM32_TX_Byte_c_702, 
            input o_STM32_TX_Byte_c_701, input o_STM32_TX_Byte_c_700, input o_STM32_TX_Byte_c_699, 
            input o_STM32_TX_Byte_c_698, input o_STM32_TX_Byte_c_697, input o_STM32_TX_Byte_c_696, 
            input o_STM32_TX_Byte_c_695, input o_STM32_TX_Byte_c_694, input o_STM32_TX_Byte_c_693, 
            input o_STM32_TX_Byte_c_692, input o_STM32_TX_Byte_c_691, input o_STM32_TX_Byte_c_690, 
            input o_STM32_TX_Byte_c_689, input o_STM32_TX_Byte_c_688, input o_STM32_TX_Byte_c_687, 
            input o_STM32_TX_Byte_c_686, input o_STM32_TX_Byte_c_685, input o_STM32_TX_Byte_c_684, 
            input o_STM32_TX_Byte_c_683, input o_STM32_TX_Byte_c_682, input o_STM32_TX_Byte_c_681, 
            input o_STM32_TX_Byte_c_680, input o_STM32_TX_Byte_c_679, input o_STM32_TX_Byte_c_678, 
            input o_STM32_TX_Byte_c_677, input o_STM32_TX_Byte_c_676, input o_STM32_TX_Byte_c_675, 
            input o_STM32_TX_Byte_c_674, input o_STM32_TX_Byte_c_673, input o_STM32_TX_Byte_c_672, 
            input o_STM32_TX_Byte_c_671, input o_STM32_TX_Byte_c_670, input o_STM32_TX_Byte_c_669, 
            input o_STM32_TX_Byte_c_668, input o_STM32_TX_Byte_c_667, input o_STM32_TX_Byte_c_666, 
            input o_STM32_TX_Byte_c_665, input o_STM32_TX_Byte_c_664, input o_STM32_TX_Byte_c_663, 
            input o_STM32_TX_Byte_c_662, input o_STM32_TX_Byte_c_661, input o_STM32_TX_Byte_c_660, 
            input o_STM32_TX_Byte_c_659, input o_STM32_TX_Byte_c_658, input o_STM32_TX_Byte_c_657, 
            input o_STM32_TX_Byte_c_656, input o_STM32_TX_Byte_c_655, input o_STM32_TX_Byte_c_654, 
            input o_STM32_TX_Byte_c_653, input o_STM32_TX_Byte_c_652, input o_STM32_TX_Byte_c_651, 
            input o_STM32_TX_Byte_c_650, input o_STM32_TX_Byte_c_649, input o_STM32_TX_Byte_c_648, 
            input o_STM32_TX_Byte_c_647, input o_STM32_TX_Byte_c_646, input o_STM32_TX_Byte_c_645, 
            input o_STM32_TX_Byte_c_644, input o_STM32_TX_Byte_c_643, input o_STM32_TX_Byte_c_642, 
            input o_STM32_TX_Byte_c_641, input o_STM32_TX_Byte_c_640, input o_STM32_TX_Byte_c_639, 
            input o_STM32_TX_Byte_c_638, input o_STM32_TX_Byte_c_637, input o_STM32_TX_Byte_c_636, 
            input o_STM32_TX_Byte_c_635, input o_STM32_TX_Byte_c_634, input o_STM32_TX_Byte_c_633, 
            input o_STM32_TX_Byte_c_632, input o_STM32_TX_Byte_c_631, input o_STM32_TX_Byte_c_630, 
            input o_STM32_TX_Byte_c_629, input o_STM32_TX_Byte_c_628, input o_STM32_TX_Byte_c_627, 
            input o_STM32_TX_Byte_c_626, input o_STM32_TX_Byte_c_625, input o_STM32_TX_Byte_c_624, 
            input o_STM32_TX_Byte_c_623, input o_STM32_TX_Byte_c_622, input o_STM32_TX_Byte_c_621, 
            input o_STM32_TX_Byte_c_620, input o_STM32_TX_Byte_c_619, input o_STM32_TX_Byte_c_618, 
            input o_STM32_TX_Byte_c_617, input o_STM32_TX_Byte_c_616, input o_STM32_TX_Byte_c_615, 
            input o_STM32_TX_Byte_c_614, input o_STM32_TX_Byte_c_613, input o_STM32_TX_Byte_c_612, 
            input o_STM32_TX_Byte_c_611, input o_STM32_TX_Byte_c_610, input o_STM32_TX_Byte_c_609, 
            input o_STM32_TX_Byte_c_608, input o_STM32_TX_Byte_c_607, input o_STM32_TX_Byte_c_606, 
            input o_STM32_TX_Byte_c_605, input o_STM32_TX_Byte_c_604, input o_STM32_TX_Byte_c_603, 
            input o_STM32_TX_Byte_c_602, input o_STM32_TX_Byte_c_601, input o_STM32_TX_Byte_c_600, 
            input o_STM32_TX_Byte_c_599, input o_STM32_TX_Byte_c_598, input o_STM32_TX_Byte_c_597, 
            input o_STM32_TX_Byte_c_596, input o_STM32_TX_Byte_c_595, input o_STM32_TX_Byte_c_594, 
            input o_STM32_TX_Byte_c_593, input o_STM32_TX_Byte_c_592, input o_STM32_TX_Byte_c_591, 
            input o_STM32_TX_Byte_c_590, input o_STM32_TX_Byte_c_589, input o_STM32_TX_Byte_c_588, 
            input o_STM32_TX_Byte_c_587, input o_STM32_TX_Byte_c_586, input o_STM32_TX_Byte_c_585, 
            input o_STM32_TX_Byte_c_584, input o_STM32_TX_Byte_c_583, input o_STM32_TX_Byte_c_582, 
            input o_STM32_TX_Byte_c_581, input o_STM32_TX_Byte_c_580, input o_STM32_TX_Byte_c_579, 
            input o_STM32_TX_Byte_c_578, input o_STM32_TX_Byte_c_577, input o_STM32_TX_Byte_c_576, 
            input o_STM32_TX_Byte_c_575, input o_STM32_TX_Byte_c_574, input o_STM32_TX_Byte_c_573, 
            input o_STM32_TX_Byte_c_572, input o_STM32_TX_Byte_c_571, input o_STM32_TX_Byte_c_570, 
            input o_STM32_TX_Byte_c_569, input o_STM32_TX_Byte_c_568, input o_STM32_TX_Byte_c_567, 
            input o_STM32_TX_Byte_c_566, input o_STM32_TX_Byte_c_565, input o_STM32_TX_Byte_c_564, 
            input o_STM32_TX_Byte_c_563, input o_STM32_TX_Byte_c_562, input o_STM32_TX_Byte_c_561, 
            input o_STM32_TX_Byte_c_560, input o_STM32_TX_Byte_c_559, input o_STM32_TX_Byte_c_558, 
            input o_STM32_TX_Byte_c_557, input o_STM32_TX_Byte_c_556, input o_STM32_TX_Byte_c_555, 
            input o_STM32_TX_Byte_c_554, input o_STM32_TX_Byte_c_553, input o_STM32_TX_Byte_c_552, 
            input o_STM32_TX_Byte_c_551, input o_STM32_TX_Byte_c_550, input o_STM32_TX_Byte_c_549, 
            input o_STM32_TX_Byte_c_548, input o_STM32_TX_Byte_c_547, input o_STM32_TX_Byte_c_546, 
            input o_STM32_TX_Byte_c_545, input o_STM32_TX_Byte_c_544, input o_STM32_TX_Byte_c_543, 
            input o_STM32_TX_Byte_c_542, input o_STM32_TX_Byte_c_541, input o_STM32_TX_Byte_c_540, 
            input o_STM32_TX_Byte_c_539, input o_STM32_TX_Byte_c_538, input o_STM32_TX_Byte_c_537, 
            input o_STM32_TX_Byte_c_536, input o_STM32_TX_Byte_c_535, input o_STM32_TX_Byte_c_534, 
            input o_STM32_TX_Byte_c_533, input o_STM32_TX_Byte_c_532, input o_STM32_TX_Byte_c_531, 
            input o_STM32_TX_Byte_c_530, input o_STM32_TX_Byte_c_529, input o_STM32_TX_Byte_c_528, 
            input o_STM32_TX_Byte_c_527, input o_STM32_TX_Byte_c_526, input o_STM32_TX_Byte_c_525, 
            input o_STM32_TX_Byte_c_524, input o_STM32_TX_Byte_c_523, input o_STM32_TX_Byte_c_522, 
            input o_STM32_TX_Byte_c_521, input o_STM32_TX_Byte_c_520, input o_STM32_TX_Byte_c_519, 
            input o_STM32_TX_Byte_c_518, input o_STM32_TX_Byte_c_517, input o_STM32_TX_Byte_c_516, 
            input o_STM32_TX_Byte_c_515, input o_STM32_TX_Byte_c_514, input o_STM32_TX_Byte_c_513, 
            input o_STM32_TX_Byte_c_512, input o_STM32_TX_Byte_c_511, input o_STM32_TX_Byte_c_510, 
            input o_STM32_TX_Byte_c_509, input o_STM32_TX_Byte_c_508, input o_STM32_TX_Byte_c_507, 
            input o_STM32_TX_Byte_c_506, input o_STM32_TX_Byte_c_505, input o_STM32_TX_Byte_c_504, 
            input o_STM32_TX_Byte_c_503, input o_STM32_TX_Byte_c_502, input o_STM32_TX_Byte_c_501, 
            input o_STM32_TX_Byte_c_500, input o_STM32_TX_Byte_c_499, input o_STM32_TX_Byte_c_498, 
            input o_STM32_TX_Byte_c_497, input o_STM32_TX_Byte_c_496, input o_STM32_TX_Byte_c_495, 
            input o_STM32_TX_Byte_c_494, input o_STM32_TX_Byte_c_493, input o_STM32_TX_Byte_c_492, 
            input o_STM32_TX_Byte_c_491, input o_STM32_TX_Byte_c_490, input o_STM32_TX_Byte_c_489, 
            input o_STM32_TX_Byte_c_488, input o_STM32_TX_Byte_c_487, input o_STM32_TX_Byte_c_486, 
            input o_STM32_TX_Byte_c_485, input o_STM32_TX_Byte_c_484, input o_STM32_TX_Byte_c_483, 
            input o_STM32_TX_Byte_c_482, input o_STM32_TX_Byte_c_481, input o_STM32_TX_Byte_c_480, 
            input o_STM32_TX_Byte_c_479, input o_STM32_TX_Byte_c_478, input o_STM32_TX_Byte_c_477, 
            input o_STM32_TX_Byte_c_476, input o_STM32_TX_Byte_c_475, input o_STM32_TX_Byte_c_474, 
            input o_STM32_TX_Byte_c_473, input o_STM32_TX_Byte_c_472, input o_STM32_TX_Byte_c_471, 
            input o_STM32_TX_Byte_c_470, input o_STM32_TX_Byte_c_469, input o_STM32_TX_Byte_c_468, 
            input o_STM32_TX_Byte_c_467, input o_STM32_TX_Byte_c_466, input o_STM32_TX_Byte_c_465, 
            input o_STM32_TX_Byte_c_464, input o_STM32_TX_Byte_c_463, input o_STM32_TX_Byte_c_462, 
            input o_STM32_TX_Byte_c_461, input o_STM32_TX_Byte_c_460, input o_STM32_TX_Byte_c_459, 
            input o_STM32_TX_Byte_c_458, input o_STM32_TX_Byte_c_457, input o_STM32_TX_Byte_c_456, 
            input o_STM32_TX_Byte_c_455, input o_STM32_TX_Byte_c_454, input o_STM32_TX_Byte_c_453, 
            input o_STM32_TX_Byte_c_452, input o_STM32_TX_Byte_c_451, input o_STM32_TX_Byte_c_450, 
            input o_STM32_TX_Byte_c_449, input o_STM32_TX_Byte_c_448, input o_STM32_TX_Byte_c_447, 
            input o_STM32_TX_Byte_c_446, input o_STM32_TX_Byte_c_445, input o_STM32_TX_Byte_c_444, 
            input o_STM32_TX_Byte_c_443, input o_STM32_TX_Byte_c_442, input o_STM32_TX_Byte_c_441, 
            input o_STM32_TX_Byte_c_440, input o_STM32_TX_Byte_c_439, input o_STM32_TX_Byte_c_438, 
            input o_STM32_TX_Byte_c_437, input o_STM32_TX_Byte_c_436, input o_STM32_TX_Byte_c_435, 
            input o_STM32_TX_Byte_c_434, input o_STM32_TX_Byte_c_433, input o_STM32_TX_Byte_c_432, 
            input o_STM32_TX_Byte_c_431, input o_STM32_TX_Byte_c_430, input o_STM32_TX_Byte_c_429, 
            input o_STM32_TX_Byte_c_428, input o_STM32_TX_Byte_c_427, input o_STM32_TX_Byte_c_426, 
            input o_STM32_TX_Byte_c_425, input o_STM32_TX_Byte_c_424, input o_STM32_TX_Byte_c_423, 
            input o_STM32_TX_Byte_c_422, input o_STM32_TX_Byte_c_421, input o_STM32_TX_Byte_c_420, 
            input o_STM32_TX_Byte_c_419, input o_STM32_TX_Byte_c_418, input o_STM32_TX_Byte_c_417, 
            input o_STM32_TX_Byte_c_416, input o_STM32_TX_Byte_c_415, input o_STM32_TX_Byte_c_414, 
            input o_STM32_TX_Byte_c_413, input o_STM32_TX_Byte_c_412, input o_STM32_TX_Byte_c_411, 
            input o_STM32_TX_Byte_c_410, input o_STM32_TX_Byte_c_409, input o_STM32_TX_Byte_c_408, 
            input o_STM32_TX_Byte_c_407, input o_STM32_TX_Byte_c_406, input o_STM32_TX_Byte_c_405, 
            input o_STM32_TX_Byte_c_404, input o_STM32_TX_Byte_c_403, input o_STM32_TX_Byte_c_402, 
            input o_STM32_TX_Byte_c_401, input o_STM32_TX_Byte_c_400, input o_STM32_TX_Byte_c_399, 
            input o_STM32_TX_Byte_c_398, input o_STM32_TX_Byte_c_397, input o_STM32_TX_Byte_c_396, 
            input o_STM32_TX_Byte_c_395, input o_STM32_TX_Byte_c_394, input o_STM32_TX_Byte_c_393, 
            input o_STM32_TX_Byte_c_392, input o_STM32_TX_Byte_c_391, input o_STM32_TX_Byte_c_390, 
            input o_STM32_TX_Byte_c_389, input o_STM32_TX_Byte_c_388, input o_STM32_TX_Byte_c_387, 
            input o_STM32_TX_Byte_c_386, input o_STM32_TX_Byte_c_385, input o_STM32_TX_Byte_c_384, 
            input o_STM32_TX_Byte_c_383, input o_STM32_TX_Byte_c_382, input o_STM32_TX_Byte_c_381, 
            input o_STM32_TX_Byte_c_380, input o_STM32_TX_Byte_c_379, input o_STM32_TX_Byte_c_378, 
            input o_STM32_TX_Byte_c_377, input o_STM32_TX_Byte_c_376, input o_STM32_TX_Byte_c_375, 
            input o_STM32_TX_Byte_c_374, input o_STM32_TX_Byte_c_373, input o_STM32_TX_Byte_c_372, 
            input o_STM32_TX_Byte_c_371, input o_STM32_TX_Byte_c_370, input o_STM32_TX_Byte_c_369, 
            input o_STM32_TX_Byte_c_368, input o_STM32_TX_Byte_c_367, input o_STM32_TX_Byte_c_366, 
            input o_STM32_TX_Byte_c_365, input o_STM32_TX_Byte_c_364, input o_STM32_TX_Byte_c_363, 
            input o_STM32_TX_Byte_c_362, input o_STM32_TX_Byte_c_361, input o_STM32_TX_Byte_c_360, 
            input o_STM32_TX_Byte_c_359, input o_STM32_TX_Byte_c_358, input o_STM32_TX_Byte_c_357, 
            input o_STM32_TX_Byte_c_356, input o_STM32_TX_Byte_c_355, input o_STM32_TX_Byte_c_354, 
            input o_STM32_TX_Byte_c_353, input o_STM32_TX_Byte_c_352, input o_STM32_TX_Byte_c_351, 
            input o_STM32_TX_Byte_c_350, input o_STM32_TX_Byte_c_349, input o_STM32_TX_Byte_c_348, 
            input o_STM32_TX_Byte_c_347, input o_STM32_TX_Byte_c_346, input o_STM32_TX_Byte_c_345, 
            input o_STM32_TX_Byte_c_344, input o_STM32_TX_Byte_c_343, input o_STM32_TX_Byte_c_342, 
            input o_STM32_TX_Byte_c_341, input o_STM32_TX_Byte_c_340, input o_STM32_TX_Byte_c_339, 
            input o_STM32_TX_Byte_c_338, input o_STM32_TX_Byte_c_337, input o_STM32_TX_Byte_c_336, 
            input o_STM32_TX_Byte_c_335, input o_STM32_TX_Byte_c_334, input o_STM32_TX_Byte_c_333, 
            input o_STM32_TX_Byte_c_332, input o_STM32_TX_Byte_c_331, input o_STM32_TX_Byte_c_330, 
            input o_STM32_TX_Byte_c_329, input o_STM32_TX_Byte_c_328, input o_STM32_TX_Byte_c_327, 
            input o_STM32_TX_Byte_c_326, input o_STM32_TX_Byte_c_325, input o_STM32_TX_Byte_c_324, 
            input o_STM32_TX_Byte_c_323, input o_STM32_TX_Byte_c_322, input o_STM32_TX_Byte_c_321, 
            input o_STM32_TX_Byte_c_320, input o_STM32_TX_Byte_c_319, input o_STM32_TX_Byte_c_318, 
            input o_STM32_TX_Byte_c_317, input o_STM32_TX_Byte_c_316, input o_STM32_TX_Byte_c_315, 
            input o_STM32_TX_Byte_c_314, input o_STM32_TX_Byte_c_313, input o_STM32_TX_Byte_c_312, 
            input o_STM32_TX_Byte_c_311, input o_STM32_TX_Byte_c_310, input o_STM32_TX_Byte_c_309, 
            input o_STM32_TX_Byte_c_308, input o_STM32_TX_Byte_c_307, input o_STM32_TX_Byte_c_306, 
            input o_STM32_TX_Byte_c_305, input o_STM32_TX_Byte_c_304, input o_STM32_TX_Byte_c_303, 
            input o_STM32_TX_Byte_c_302, input o_STM32_TX_Byte_c_301, input o_STM32_TX_Byte_c_300, 
            input o_STM32_TX_Byte_c_299, input o_STM32_TX_Byte_c_298, input o_STM32_TX_Byte_c_297, 
            input o_STM32_TX_Byte_c_296, input o_STM32_TX_Byte_c_295, input o_STM32_TX_Byte_c_294, 
            input o_STM32_TX_Byte_c_293, input o_STM32_TX_Byte_c_292, input o_STM32_TX_Byte_c_291, 
            input o_STM32_TX_Byte_c_290, input o_STM32_TX_Byte_c_289, input o_STM32_TX_Byte_c_288, 
            input o_STM32_TX_Byte_c_287, input o_STM32_TX_Byte_c_286, input o_STM32_TX_Byte_c_285, 
            input o_STM32_TX_Byte_c_284, input o_STM32_TX_Byte_c_283, input o_STM32_TX_Byte_c_282, 
            input o_STM32_TX_Byte_c_281, input o_STM32_TX_Byte_c_280, input o_STM32_TX_Byte_c_279, 
            input o_STM32_TX_Byte_c_278, input o_STM32_TX_Byte_c_277, input o_STM32_TX_Byte_c_276, 
            input o_STM32_TX_Byte_c_275, input o_STM32_TX_Byte_c_274, input o_STM32_TX_Byte_c_273, 
            input o_STM32_TX_Byte_c_272, input o_STM32_TX_Byte_c_271, input o_STM32_TX_Byte_c_270, 
            input o_STM32_TX_Byte_c_269, input o_STM32_TX_Byte_c_268, input o_STM32_TX_Byte_c_267, 
            input o_STM32_TX_Byte_c_266, input o_STM32_TX_Byte_c_265, input o_STM32_TX_Byte_c_264, 
            input o_STM32_TX_Byte_c_263, input o_STM32_TX_Byte_c_262, input o_STM32_TX_Byte_c_261, 
            input o_STM32_TX_Byte_c_260, input o_STM32_TX_Byte_c_259, input o_STM32_TX_Byte_c_258, 
            input o_STM32_TX_Byte_c_257, input o_STM32_TX_Byte_c_256, input o_STM32_TX_Byte_c_255, 
            input o_STM32_TX_Byte_c_254, input o_STM32_TX_Byte_c_253, input o_STM32_TX_Byte_c_252, 
            input o_STM32_TX_Byte_c_251, input o_STM32_TX_Byte_c_250, input o_STM32_TX_Byte_c_249, 
            input o_STM32_TX_Byte_c_248, input o_STM32_TX_Byte_c_247, input o_STM32_TX_Byte_c_246, 
            input o_STM32_TX_Byte_c_245, input o_STM32_TX_Byte_c_244, input o_STM32_TX_Byte_c_243, 
            input o_STM32_TX_Byte_c_242, input o_STM32_TX_Byte_c_241, input o_STM32_TX_Byte_c_240, 
            input o_STM32_TX_Byte_c_239, input o_STM32_TX_Byte_c_238, input o_STM32_TX_Byte_c_237, 
            input o_STM32_TX_Byte_c_236, input o_STM32_TX_Byte_c_235, input o_STM32_TX_Byte_c_234, 
            input o_STM32_TX_Byte_c_233, input o_STM32_TX_Byte_c_232, input o_STM32_TX_Byte_c_231, 
            input o_STM32_TX_Byte_c_230, input o_STM32_TX_Byte_c_229, input o_STM32_TX_Byte_c_228, 
            input o_STM32_TX_Byte_c_227, input o_STM32_TX_Byte_c_226, input o_STM32_TX_Byte_c_225, 
            input o_STM32_TX_Byte_c_224, input o_STM32_TX_Byte_c_223, input o_STM32_TX_Byte_c_222, 
            input o_STM32_TX_Byte_c_221, input o_STM32_TX_Byte_c_220, input o_STM32_TX_Byte_c_219, 
            input o_STM32_TX_Byte_c_218, input o_STM32_TX_Byte_c_217, input o_STM32_TX_Byte_c_216, 
            input o_STM32_TX_Byte_c_215, input o_STM32_TX_Byte_c_214, input o_STM32_TX_Byte_c_213, 
            input o_STM32_TX_Byte_c_212, input o_STM32_TX_Byte_c_211, input o_STM32_TX_Byte_c_210, 
            input o_STM32_TX_Byte_c_209, input o_STM32_TX_Byte_c_208, input o_STM32_TX_Byte_c_207, 
            input o_STM32_TX_Byte_c_206, input o_STM32_TX_Byte_c_205, input o_STM32_TX_Byte_c_204, 
            input o_STM32_TX_Byte_c_203, input o_STM32_TX_Byte_c_202, input o_STM32_TX_Byte_c_201, 
            input o_STM32_TX_Byte_c_200, input o_STM32_TX_Byte_c_199, input o_STM32_TX_Byte_c_198, 
            input o_STM32_TX_Byte_c_197, input o_STM32_TX_Byte_c_196, input o_STM32_TX_Byte_c_195, 
            input o_STM32_TX_Byte_c_194, input o_STM32_TX_Byte_c_193, input o_STM32_TX_Byte_c_192, 
            input o_STM32_TX_Byte_c_191, input o_STM32_TX_Byte_c_190, input o_STM32_TX_Byte_c_189, 
            input o_STM32_TX_Byte_c_188, input o_STM32_TX_Byte_c_187, input o_STM32_TX_Byte_c_186, 
            input o_STM32_TX_Byte_c_185, input o_STM32_TX_Byte_c_184, input o_STM32_TX_Byte_c_183, 
            input o_STM32_TX_Byte_c_182, input o_STM32_TX_Byte_c_181, input o_STM32_TX_Byte_c_180, 
            input o_STM32_TX_Byte_c_179, input o_STM32_TX_Byte_c_178, input o_STM32_TX_Byte_c_177, 
            input o_STM32_TX_Byte_c_176, input o_STM32_TX_Byte_c_175, input o_STM32_TX_Byte_c_174, 
            input o_STM32_TX_Byte_c_173, input o_STM32_TX_Byte_c_172, input o_STM32_TX_Byte_c_171, 
            input o_STM32_TX_Byte_c_170, input o_STM32_TX_Byte_c_169, input o_STM32_TX_Byte_c_168, 
            input o_STM32_TX_Byte_c_167, input o_STM32_TX_Byte_c_166, input o_STM32_TX_Byte_c_165, 
            input o_STM32_TX_Byte_c_164, input o_STM32_TX_Byte_c_163, input o_STM32_TX_Byte_c_162, 
            input o_STM32_TX_Byte_c_161, input o_STM32_TX_Byte_c_160, input o_STM32_TX_Byte_c_159, 
            input o_STM32_TX_Byte_c_158, input o_STM32_TX_Byte_c_157, input o_STM32_TX_Byte_c_156, 
            input o_STM32_TX_Byte_c_155, input o_STM32_TX_Byte_c_154, input o_STM32_TX_Byte_c_153, 
            input o_STM32_TX_Byte_c_152, input o_STM32_TX_Byte_c_151, input o_STM32_TX_Byte_c_150, 
            input o_STM32_TX_Byte_c_149, input o_STM32_TX_Byte_c_148, input o_STM32_TX_Byte_c_147, 
            input o_STM32_TX_Byte_c_146, input o_STM32_TX_Byte_c_145, input o_STM32_TX_Byte_c_144, 
            input o_STM32_TX_Byte_c_143, input o_STM32_TX_Byte_c_142, output o_STM32_SPI_Clk_c, 
            input o_STM32_TX_Byte_c_141, input o_STM32_TX_Byte_c_140, input o_STM32_TX_Byte_c_139, 
            input o_STM32_TX_Byte_c_138, input o_STM32_TX_Byte_c_137, input o_STM32_TX_Byte_c_136, 
            input o_STM32_TX_Byte_c_135, input o_STM32_TX_Byte_c_134, input o_STM32_TX_Byte_c_133, 
            input o_STM32_TX_Byte_c_132, input o_STM32_TX_Byte_c_131, input o_STM32_TX_Byte_c_130, 
            input o_STM32_TX_Byte_c_129, input o_STM32_TX_Byte_c_128, input o_STM32_TX_Byte_c_127, 
            input o_STM32_TX_Byte_c_126, input o_STM32_TX_Byte_c_125, input o_STM32_TX_Byte_c_124, 
            input o_STM32_TX_Byte_c_123, input o_STM32_TX_Byte_c_122, input o_STM32_TX_Byte_c_121, 
            input o_STM32_TX_Byte_c_120, input o_STM32_TX_Byte_c_119, input o_STM32_TX_Byte_c_118, 
            input o_STM32_TX_Byte_c_117, input o_STM32_TX_Byte_c_116, input o_STM32_TX_Byte_c_115, 
            input o_STM32_TX_Byte_c_114, input o_STM32_TX_Byte_c_113, input o_STM32_TX_Byte_c_112, 
            input o_STM32_TX_Byte_c_111, input o_STM32_TX_Byte_c_110, input o_STM32_TX_Byte_c_109, 
            input o_STM32_TX_Byte_c_108, input o_STM32_TX_Byte_c_107, input o_STM32_TX_Byte_c_106, 
            input o_STM32_TX_Byte_c_105, input o_STM32_TX_Byte_c_104, input o_STM32_TX_Byte_c_103, 
            input o_STM32_TX_Byte_c_102, input o_STM32_TX_Byte_c_101, input o_STM32_TX_Byte_c_100, 
            input o_STM32_TX_Byte_c_99, input o_STM32_TX_Byte_c_98, input o_STM32_TX_Byte_c_97, 
            input o_STM32_TX_Byte_c_96, input o_STM32_TX_Byte_c_95, input o_STM32_TX_Byte_c_94, 
            input o_STM32_TX_Byte_c_93, input o_STM32_TX_Byte_c_92, input o_STM32_TX_Byte_c_91, 
            input o_STM32_TX_Byte_c_90, input o_STM32_TX_Byte_c_89, input o_STM32_TX_Byte_c_88, 
            input o_STM32_TX_Byte_c_87, input o_STM32_TX_Byte_c_86, input o_STM32_TX_Byte_c_85, 
            input o_STM32_TX_Byte_c_84, input o_STM32_TX_Byte_c_83, input o_STM32_TX_Byte_c_82, 
            input o_STM32_TX_Byte_c_81, input o_STM32_TX_Byte_c_80, input o_STM32_TX_Byte_c_79, 
            input o_STM32_TX_Byte_c_78, input o_STM32_TX_Byte_c_77, input o_STM32_TX_Byte_c_76, 
            input o_STM32_TX_Byte_c_75, input o_STM32_TX_Byte_c_74, input o_STM32_TX_Byte_c_73, 
            input o_STM32_TX_Byte_c_72, input o_STM32_TX_Byte_c_71, input o_STM32_TX_Byte_c_70, 
            input o_STM32_TX_Byte_c_69, input o_STM32_TX_Byte_c_68, input o_STM32_TX_Byte_c_67, 
            input o_STM32_TX_Byte_c_66, input o_STM32_TX_Byte_c_65, input o_STM32_TX_Byte_c_64, 
            input o_STM32_TX_Byte_c_63, input o_STM32_TX_Byte_c_62, input o_STM32_TX_Byte_c_61, 
            input o_STM32_TX_Byte_c_60, input o_STM32_TX_Byte_c_59, input o_STM32_TX_Byte_c_58, 
            input o_STM32_TX_Byte_c_57, input o_STM32_TX_Byte_c_56, input o_STM32_TX_Byte_c_55, 
            input o_STM32_TX_Byte_c_54, input o_STM32_TX_Byte_c_53, input o_STM32_TX_Byte_c_52, 
            input o_STM32_TX_Byte_c_51, input o_STM32_TX_Byte_c_50, input o_STM32_TX_Byte_c_49, 
            input maxfan_replicated_net_49, input o_STM32_TX_Byte_c_48, 
            input o_STM32_TX_Byte_c_47, input o_STM32_TX_Byte_c_46, input o_STM32_TX_Byte_c_45, 
            input o_STM32_TX_Byte_c_44, input o_STM32_TX_Byte_c_43, input o_STM32_TX_Byte_c_42, 
            input o_STM32_TX_Byte_c_41, input o_STM32_TX_Byte_c_40, input o_STM32_TX_Byte_c_39, 
            input o_STM32_TX_Byte_c_38, input o_STM32_TX_Byte_c_37, input o_STM32_TX_Byte_c_36, 
            input o_STM32_TX_Byte_c_35, input o_STM32_TX_Byte_c_34, input o_STM32_TX_Byte_c_33, 
            input o_STM32_TX_Byte_c_32, input o_STM32_TX_Byte_c_31, input o_STM32_TX_Byte_c_30, 
            input o_STM32_TX_Byte_c_29, input o_STM32_TX_Byte_c_28, input o_STM32_TX_Byte_c_27, 
            input o_STM32_TX_Byte_c_26, input o_STM32_TX_Byte_c_25, input o_STM32_TX_Byte_c_24, 
            input o_STM32_TX_Byte_c_23, input o_STM32_TX_Byte_c_22, input o_STM32_TX_Byte_c_21, 
            input o_STM32_TX_Byte_c_20, input o_STM32_TX_Byte_c_19, input o_STM32_TX_Byte_c_18, 
            input o_STM32_TX_Byte_c_17, input o_STM32_TX_Byte_c_16, input o_STM32_TX_Byte_c_15, 
            input o_STM32_TX_Byte_c_14, input o_STM32_TX_Byte_c_13, input o_STM32_TX_Byte_c_12, 
            input o_STM32_TX_Byte_c_11, input o_STM32_TX_Byte_c_10, input o_STM32_TX_Byte_c_9, 
            input o_STM32_TX_Byte_c_8, input o_STM32_TX_Byte_c_7, input o_STM32_TX_Byte_c_6, 
            input o_STM32_TX_Byte_c_5, input o_STM32_TX_Byte_c_4, input o_STM32_TX_Byte_c_3, 
            input o_STM32_TX_Byte_c_2, input o_STM32_TX_Byte_c_1);
    
    (* is_clock=1, lineinfo="@6(21[5],21[10])" *) wire i_Clk_c;
    wire [2:0]r_CS_Inactive_Count_2__N_2151;
    
    wire n38513;
    (* lineinfo="@9(80[10],80[29])" *) wire [2:0]r_CS_Inactive_Count;
    
    wire n29646;
    wire [3:0]n16423;
    
    wire o_STM32_TX_Ready_c_N_4592, n3166;
    wire [10:0]n62;
    
    wire n37429;
    (* lineinfo="@9(81[10],81[20])" *) wire [10:0]r_TX_Count;
    
    wire n29650, n29648, n3100, w_Master_Ready, n29647, n3083, n36317, 
        n16416, n43799, n44535, n44387, n44379, n44385, n41152, 
        n42885, n51700;
    wire [10:0]n49;
    
    wire n42883, n51697, n42881, n51694, n42879, n51691, n42877, 
        n51688, n51685, n16473, n43835, VCC_net_2;
    
    (* lineinfo="@9(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n29646), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(n16423[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3864__i10 (.D(n62[10]), 
            .SP(n37429), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[10]));
    defparam r_TX_Count_3864__i10.REGSET = "RESET";
    defparam r_TX_Count_3864__i10.SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@9(207[5],207[19])" *) LUT4 i37_1_lut (.A(o_STM32_TX_DV_c), 
            .Z(o_STM32_TX_Ready_c_N_4592));
    defparam i37_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@9(153[7],184[16])" *) LUT4 i20808_4_lut (.A(r_CS_Inactive_Count[1]), 
            .B(n16423[2]), .C(r_CS_Inactive_Count[0]), .D(n3166), .Z(r_CS_Inactive_Count_2__N_2151[1]));
    defparam i20808_4_lut.INIT = "0x8488";
    (* syn_use_carry_chain=1, lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3864__i9 (.D(n62[9]), 
            .SP(n37429), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[9]));
    defparam r_TX_Count_3864__i9.REGSET = "RESET";
    defparam r_TX_Count_3864__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3864__i8 (.D(n62[8]), 
            .SP(n37429), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[8]));
    defparam r_TX_Count_3864__i8.REGSET = "RESET";
    defparam r_TX_Count_3864__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3864__i7 (.D(n62[7]), 
            .SP(n37429), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[7]));
    defparam r_TX_Count_3864__i7.REGSET = "RESET";
    defparam r_TX_Count_3864__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3864__i6 (.D(n62[6]), 
            .SP(n37429), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[6]));
    defparam r_TX_Count_3864__i6.REGSET = "RESET";
    defparam r_TX_Count_3864__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3864__i5 (.D(n62[5]), 
            .SP(n37429), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[5]));
    defparam r_TX_Count_3864__i5.REGSET = "RESET";
    defparam r_TX_Count_3864__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3864__i4 (.D(n62[4]), 
            .SP(n37429), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[4]));
    defparam r_TX_Count_3864__i4.REGSET = "RESET";
    defparam r_TX_Count_3864__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3864__i3 (.D(n62[3]), 
            .SP(n37429), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[3]));
    defparam r_TX_Count_3864__i3.REGSET = "RESET";
    defparam r_TX_Count_3864__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3864__i2 (.D(n62[2]), 
            .SP(n37429), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Count[2]));
    defparam r_TX_Count_3864__i2.REGSET = "RESET";
    defparam r_TX_Count_3864__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3864__i1 (.D(n62[1]), 
            .SP(n37429), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Count[1]));
    defparam r_TX_Count_3864__i1.REGSET = "RESET";
    defparam r_TX_Count_3864__i1.SRMODE = "ASYNC";
    (* lineinfo="@9(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n29650), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(n16423[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lineinfo="@9(153[7],184[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n29648), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(n16423[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=25, LSE_RCOL=50, LSE_LLINE=225, LSE_RLINE=225, lineinfo="@9(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(n41152), 
            .SP(n38513), .CK(i_Clk_c), .SR(n51852), .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "SET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C)))", lineinfo="@9(153[7],184[16])" *) LUT4 i9464_3_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .Z(n29647));
    defparam i9464_3_lut.INIT = "0x8a8a";
    (* lut_function="(A+(B (C)))", lineinfo="@9(153[7],184[16])" *) LUT4 i9465_3_lut (.A(n29647), 
            .B(n3083), .C(n16423[0]), .Z(n29648));
    defparam i9465_3_lut.INIT = "0xeaea";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !(B+!(D)))", lineinfo="@9(153[7],184[16])" *) LUT4 i9467_4_lut (.A(n16423[2]), 
            .B(n3100), .C(n3166), .D(n36317), .Z(n29650));
    defparam i9467_4_lut.INIT = "0xb3a0";
    (* lut_function="(A (B))", lineinfo="@9(164[13],172[20])" *) LUT4 i3244_2_lut (.A(n3100), 
            .B(w_Master_Ready), .Z(n16416));
    defparam i3244_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))", lineinfo="@9(153[7],184[16])" *) LUT4 i27505_4_lut (.A(n16423[2]), 
            .B(n3083), .C(n16416), .D(n16423[1]), .Z(n37429));
    defparam i27505_4_lut.INIT = "0x5044";
    (* lut_function="(A+(B))" *) LUT4 i22980_2_lut (.A(r_CS_Inactive_Count[0]), 
            .B(r_CS_Inactive_Count[1]), .Z(n43799));
    defparam i22980_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))", lineinfo="@9(155[14],155[44])" *) LUT4 i5_2_lut (.A(o_STM32_SPI_CS_n_c), 
            .B(o_STM32_TX_DV_c), .Z(n3083));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n16423[2]), .Z(n44535));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@9(153[7],184[16])" *) LUT4 i9463_4_lut (.A(n16423[0]), 
            .B(n44535), .C(n3083), .D(n43799), .Z(n29646));
    defparam i9463_4_lut.INIT = "0x0ace";
    (* lut_function="(!(A+!(B+(C (D)))))", lineinfo="@9(207[5],207[112])" *) LUT4 o_STM32_TX_Ready_c_I_0_4_lut (.A(o_STM32_TX_DV_c), 
            .B(n16423[0]), .C(n3100), .D(n36317), .Z(o_STM32_TX_Ready_c));
    defparam o_STM32_TX_Ready_c_I_0_4_lut.INIT = "0x5444";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(r_CS_Inactive_Count[1]), .C(r_CS_Inactive_Count[2]), .Z(n3166));
    defparam i1_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut (.A(r_TX_Count[1]), 
            .B(r_TX_Count[5]), .C(r_TX_Count[2]), .D(r_TX_Count[10]), 
            .Z(n44387));
    defparam i1_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_43 (.A(r_TX_Count[0]), 
            .B(r_TX_Count[9]), .Z(n44379));
    defparam i1_2_lut_adj_43.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_44 (.A(r_TX_Count[3]), 
            .B(r_TX_Count[4]), .C(r_TX_Count[6]), .D(r_TX_Count[8]), .Z(n44385));
    defparam i1_4_lut_adj_44.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_45 (.A(n44385), 
            .B(n44379), .C(n44387), .D(r_TX_Count[7]), .Z(n3100));
    defparam i1_4_lut_adj_45.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@9(153[7],184[16])" *) LUT4 i1_2_lut_adj_46 (.A(w_Master_Ready), 
            .B(n16423[1]), .Z(n36317));
    defparam i1_2_lut_adj_46.INIT = "0x8888";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20717_3_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n16423[2]), .C(n3166), .Z(r_CS_Inactive_Count_2__N_2151[0]));
    defparam i20717_3_lut.INIT = "0x4848";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=25, LSE_RCOL=50, LSE_LLINE=225, LSE_RLINE=225, lineinfo="@9(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_2__N_2151[1]), 
            .SP(n38513), .CK(i_Clk_c), .SR(n51854), .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@9(166[31],166[41])" *) FD1P3XZ r_TX_Count_3864__i0 (.D(n62[0]), 
            .SP(n37429), .CK(i_Clk_c), .SR(n51853), .Q(r_TX_Count[0]));
    defparam r_TX_Count_3864__i0.REGSET = "RESET";
    defparam r_TX_Count_3864__i0.SRMODE = "ASYNC";
    (* lineinfo="@9(166[31],166[41])" *) FA2 r_TX_Count_3864_add_4_12 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[10]), .D0(n42885), .CI0(n42885), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n51700), .CI1(n51700), 
            .CO0(n51700), .S0(n49[10]));
    defparam r_TX_Count_3864_add_4_12.INIT0 = "0xc33c";
    defparam r_TX_Count_3864_add_4_12.INIT1 = "0xc33c";
    (* lineinfo="@9(166[31],166[41])" *) FA2 r_TX_Count_3864_add_4_10 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[8]), .D0(n42883), .CI0(n42883), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[9]), .D1(n51697), 
            .CI1(n51697), .CO0(n51697), .CO1(n42885), .S0(n49[8]), .S1(n49[9]));
    defparam r_TX_Count_3864_add_4_10.INIT0 = "0xc33c";
    defparam r_TX_Count_3864_add_4_10.INIT1 = "0xc33c";
    (* lineinfo="@9(166[31],166[41])" *) FA2 r_TX_Count_3864_add_4_8 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[6]), .D0(n42881), .CI0(n42881), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[7]), .D1(n51694), 
            .CI1(n51694), .CO0(n51694), .CO1(n42883), .S0(n49[6]), .S1(n49[7]));
    defparam r_TX_Count_3864_add_4_8.INIT0 = "0xc33c";
    defparam r_TX_Count_3864_add_4_8.INIT1 = "0xc33c";
    (* lineinfo="@9(166[31],166[41])" *) FA2 r_TX_Count_3864_add_4_6 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[4]), .D0(n42879), .CI0(n42879), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[5]), .D1(n51691), 
            .CI1(n51691), .CO0(n51691), .CO1(n42881), .S0(n49[4]), .S1(n49[5]));
    defparam r_TX_Count_3864_add_4_6.INIT0 = "0xc33c";
    defparam r_TX_Count_3864_add_4_6.INIT1 = "0xc33c";
    (* lineinfo="@9(166[31],166[41])" *) FA2 r_TX_Count_3864_add_4_4 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[2]), .D0(n42877), .CI0(n42877), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[3]), .D1(n51688), 
            .CI1(n51688), .CO0(n51688), .CO1(n42879), .S0(n49[2]), .S1(n49[3]));
    defparam r_TX_Count_3864_add_4_4.INIT0 = "0xc33c";
    defparam r_TX_Count_3864_add_4_4.INIT1 = "0xc33c";
    (* lineinfo="@9(166[31],166[41])" *) FA2 r_TX_Count_3864_add_4_2 (.A0(GND_net), 
            .B0(o_STM32_TX_Ready_c_N_4592), .C0(r_TX_Count[0]), .D0(VCC_net), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[1]), .D1(n51685), 
            .CI1(n51685), .CO0(n51685), .CO1(n42877), .S0(n49[0]), .S1(n49[1]));
    defparam r_TX_Count_3864_add_4_2.INIT0 = "0xc33c";
    defparam r_TX_Count_3864_add_4_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20764_2_lut_3_lut_4_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[10]), .Z(n62[10]));
    defparam i20764_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20765_2_lut_3_lut_4_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[9]), .Z(n62[9]));
    defparam i20765_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20766_2_lut_3_lut_4_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[8]), .Z(n62[8]));
    defparam i20766_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20767_2_lut_3_lut_4_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[7]), .Z(n62[7]));
    defparam i20767_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20768_2_lut_3_lut_4_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[6]), .Z(n62[6]));
    defparam i20768_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20769_2_lut_3_lut_4_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[5]), .Z(n62[5]));
    defparam i20769_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20770_2_lut_3_lut_4_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[4]), .Z(n62[4]));
    defparam i20770_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20771_2_lut_3_lut_4_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[3]), .Z(n62[3]));
    defparam i20771_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20772_2_lut_3_lut_4_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[2]), .Z(n62[2]));
    defparam i20772_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20773_2_lut_3_lut_4_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[1]), .Z(n62[1]));
    defparam i20773_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@9(153[7],184[16])" *) LUT4 i20912_2_lut_3_lut_4_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n49[0]), .Z(n62[0]));
    defparam i20912_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=25, LSE_RCOL=50, LSE_LLINE=225, LSE_RLINE=225, lineinfo="@9(146[5],185[12])" *) FD1P3XZ r_CS_n (.D(n16473), 
            .SP(n43835), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_SPI_CS_n_c));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(A (B (C+!(D))+!B (C))+!A (C))" *) LUT4 i1_3_lut_4_lut (.A(w_Master_Ready), 
            .B(n16423[1]), .C(n16423[2]), .D(n3100), .Z(n38513));
    defparam i1_3_lut_4_lut.INIT = "0xf0f8";
    (* lut_function="(A ((C+(D))+!B)+!A !(B))" *) LUT4 i26067_3_lut_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n16423[2]), .C(r_CS_Inactive_Count[0]), .D(r_CS_Inactive_Count[1]), 
            .Z(n41152));
    defparam i26067_3_lut_4_lut.INIT = "0xbbb3";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@9(153[7],184[16])" *) LUT4 i20718_3_lut_3_lut (.A(o_STM32_TX_DV_c), 
            .B(n16423[1]), .C(o_STM32_SPI_CS_n_c), .Z(n16473));
    defparam i20718_3_lut_3_lut.INIT = "0xdcdc";
    (* lut_function="(!(A (B+((D)+!C))+!A (D)))" *) LUT4 i27443_2_lut_4_lut (.A(n16423[1]), 
            .B(n3100), .C(w_Master_Ready), .D(n16423[2]), .Z(n43835));
    defparam i27443_2_lut_4_lut.INIT = "0x0075";
    (* lineinfo="@9(119[18],119[40])" *) \SPI_Master(num_of_bits_per_packet=1024) SPI_Master_1 (w_Master_Ready, 
            o_STM32_TX_Byte_c_0, o_STM32_TX_DV_c, i_Clk_c, n51852, n51849, 
            o_STM32_RX_Byte_Rising_c_0, n51850, n51853, o_STM32_SPI_MOSI_c, 
            GND_net, VCC_net, o_STM32_RX_DV_c, n51854, o_STM32_RX_Byte_Rising_c_1023, 
            o_STM32_RX_Byte_Rising_c_1022, o_STM32_RX_Byte_Rising_c_1021, 
            o_STM32_RX_Byte_Rising_c_1020, o_STM32_RX_Byte_Rising_c_1019, 
            o_STM32_RX_Byte_Rising_c_1018, o_STM32_RX_Byte_Rising_c_1017, 
            o_STM32_RX_Byte_Rising_c_1016, o_STM32_RX_Byte_Rising_c_1015, 
            o_STM32_RX_Byte_Rising_c_1014, o_STM32_RX_Byte_Rising_c_1013, 
            o_STM32_RX_Byte_Rising_c_1012, o_STM32_RX_Byte_Rising_c_1011, 
            o_STM32_RX_Byte_Rising_c_1010, o_STM32_RX_Byte_Rising_c_1009, 
            o_STM32_RX_Byte_Rising_c_1008, o_STM32_RX_Byte_Rising_c_1007, 
            o_STM32_RX_Byte_Rising_c_1006, o_STM32_RX_Byte_Rising_c_1005, 
            o_STM32_RX_Byte_Rising_c_1004, o_STM32_RX_Byte_Rising_c_1003, 
            o_STM32_RX_Byte_Rising_c_1002, o_STM32_RX_Byte_Rising_c_1001, 
            n51848, o_STM32_RX_Byte_Rising_c_1000, o_STM32_RX_Byte_Rising_c_999, 
            o_STM32_RX_Byte_Rising_c_998, o_STM32_RX_Byte_Rising_c_997, 
            o_STM32_RX_Byte_Rising_c_996, o_STM32_RX_Byte_Rising_c_995, 
            o_STM32_RX_Byte_Rising_c_994, o_STM32_RX_Byte_Rising_c_993, 
            o_STM32_RX_Byte_Rising_c_992, o_STM32_RX_Byte_Rising_c_991, 
            o_STM32_RX_Byte_Rising_c_990, o_STM32_RX_Byte_Rising_c_989, 
            o_STM32_RX_Byte_Rising_c_988, o_STM32_RX_Byte_Rising_c_987, 
            o_STM32_RX_Byte_Rising_c_986, o_STM32_RX_Byte_Rising_c_985, 
            o_STM32_RX_Byte_Rising_c_984, o_STM32_RX_Byte_Rising_c_983, 
            o_STM32_RX_Byte_Rising_c_982, o_STM32_RX_Byte_Rising_c_981, 
            o_STM32_RX_Byte_Rising_c_980, o_STM32_RX_Byte_Rising_c_979, 
            o_STM32_RX_Byte_Rising_c_978, o_STM32_RX_Byte_Rising_c_977, 
            o_STM32_RX_Byte_Rising_c_976, o_STM32_RX_Byte_Rising_c_975, 
            o_STM32_RX_Byte_Rising_c_974, o_STM32_RX_Byte_Rising_c_973, 
            o_STM32_RX_Byte_Rising_c_972, o_STM32_RX_Byte_Rising_c_971, 
            o_STM32_RX_Byte_Rising_c_970, o_STM32_RX_Byte_Rising_c_969, 
            o_STM32_RX_Byte_Rising_c_968, o_STM32_RX_Byte_Rising_c_967, 
            o_STM32_RX_Byte_Rising_c_966, o_STM32_RX_Byte_Rising_c_965, 
            o_STM32_RX_Byte_Rising_c_964, o_STM32_RX_Byte_Rising_c_963, 
            o_STM32_RX_Byte_Rising_c_962, o_STM32_RX_Byte_Rising_c_961, 
            o_STM32_RX_Byte_Rising_c_960, o_STM32_RX_Byte_Rising_c_959, 
            o_STM32_RX_Byte_Rising_c_958, o_STM32_RX_Byte_Rising_c_957, 
            o_STM32_RX_Byte_Rising_c_956, o_STM32_RX_Byte_Rising_c_955, 
            o_STM32_RX_Byte_Rising_c_954, o_STM32_RX_Byte_Rising_c_953, 
            o_STM32_RX_Byte_Rising_c_952, o_STM32_RX_Byte_Rising_c_951, 
            o_STM32_RX_Byte_Rising_c_950, o_STM32_RX_Byte_Rising_c_949, 
            o_STM32_RX_Byte_Rising_c_948, o_STM32_RX_Byte_Rising_c_947, 
            o_STM32_RX_Byte_Rising_c_946, o_STM32_RX_Byte_Rising_c_945, 
            o_STM32_RX_Byte_Rising_c_944, o_STM32_RX_Byte_Rising_c_943, 
            o_STM32_RX_Byte_Rising_c_942, o_STM32_RX_Byte_Rising_c_941, 
            o_STM32_RX_Byte_Rising_c_940, o_STM32_RX_Byte_Rising_c_939, 
            o_STM32_RX_Byte_Rising_c_938, o_STM32_RX_Byte_Rising_c_937, 
            o_STM32_RX_Byte_Rising_c_936, o_STM32_RX_Byte_Rising_c_935, 
            o_STM32_RX_Byte_Rising_c_934, o_STM32_RX_Byte_Rising_c_933, 
            o_STM32_RX_Byte_Rising_c_932, o_STM32_RX_Byte_Rising_c_931, 
            o_STM32_RX_Byte_Rising_c_930, o_STM32_RX_Byte_Rising_c_929, 
            o_STM32_RX_Byte_Rising_c_928, o_STM32_RX_Byte_Rising_c_927, 
            o_STM32_RX_Byte_Rising_c_926, o_STM32_RX_Byte_Rising_c_925, 
            o_STM32_RX_Byte_Rising_c_924, o_STM32_RX_Byte_Rising_c_923, 
            o_STM32_RX_Byte_Rising_c_922, o_STM32_RX_Byte_Rising_c_921, 
            o_STM32_RX_Byte_Rising_c_920, o_STM32_RX_Byte_Rising_c_919, 
            o_STM32_RX_Byte_Rising_c_918, o_STM32_RX_Byte_Rising_c_917, 
            o_STM32_RX_Byte_Rising_c_916, o_STM32_RX_Byte_Rising_c_915, 
            o_STM32_RX_Byte_Rising_c_914, o_STM32_RX_Byte_Rising_c_913, 
            o_STM32_RX_Byte_Rising_c_912, o_STM32_RX_Byte_Rising_c_911, 
            o_STM32_RX_Byte_Rising_c_910, o_STM32_RX_Byte_Rising_c_909, 
            o_STM32_RX_Byte_Rising_c_908, o_STM32_RX_Byte_Rising_c_907, 
            o_STM32_RX_Byte_Rising_c_906, o_STM32_RX_Byte_Rising_c_905, 
            o_STM32_RX_Byte_Rising_c_904, o_STM32_RX_Byte_Rising_c_903, 
            o_STM32_RX_Byte_Rising_c_902, o_STM32_RX_Byte_Rising_c_901, 
            o_STM32_RX_Byte_Rising_c_900, o_STM32_RX_Byte_Rising_c_899, 
            o_STM32_RX_Byte_Rising_c_898, o_STM32_RX_Byte_Rising_c_897, 
            o_STM32_RX_Byte_Rising_c_896, o_STM32_RX_Byte_Rising_c_895, 
            o_STM32_RX_Byte_Rising_c_894, o_STM32_RX_Byte_Rising_c_893, 
            o_STM32_RX_Byte_Rising_c_892, o_STM32_RX_Byte_Rising_c_891, 
            o_STM32_RX_Byte_Rising_c_890, o_STM32_RX_Byte_Rising_c_889, 
            o_STM32_RX_Byte_Rising_c_888, o_STM32_RX_Byte_Rising_c_887, 
            o_STM32_RX_Byte_Rising_c_886, o_STM32_RX_Byte_Rising_c_885, 
            o_STM32_RX_Byte_Rising_c_884, o_STM32_RX_Byte_Rising_c_883, 
            o_STM32_RX_Byte_Rising_c_882, o_STM32_RX_Byte_Rising_c_881, 
            o_STM32_RX_Byte_Rising_c_880, o_STM32_RX_Byte_Rising_c_879, 
            o_STM32_RX_Byte_Rising_c_878, o_STM32_RX_Byte_Rising_c_877, 
            o_STM32_RX_Byte_Rising_c_876, o_STM32_RX_Byte_Rising_c_875, 
            o_STM32_RX_Byte_Rising_c_874, o_STM32_RX_Byte_Rising_c_873, 
            o_STM32_RX_Byte_Rising_c_872, o_STM32_RX_Byte_Rising_c_871, 
            o_STM32_RX_Byte_Rising_c_870, o_STM32_RX_Byte_Rising_c_869, 
            o_STM32_RX_Byte_Rising_c_868, o_STM32_RX_Byte_Rising_c_867, 
            o_STM32_RX_Byte_Rising_c_866, o_STM32_RX_Byte_Rising_c_865, 
            o_STM32_RX_Byte_Rising_c_864, o_STM32_RX_Byte_Rising_c_863, 
            o_STM32_RX_Byte_Rising_c_862, o_STM32_RX_Byte_Rising_c_861, 
            o_STM32_RX_Byte_Rising_c_860, o_STM32_RX_Byte_Rising_c_859, 
            o_STM32_RX_Byte_Rising_c_858, o_STM32_RX_Byte_Rising_c_857, 
            o_STM32_RX_Byte_Rising_c_856, o_STM32_RX_Byte_Rising_c_855, 
            o_STM32_RX_Byte_Rising_c_854, o_STM32_RX_Byte_Rising_c_853, 
            o_STM32_RX_Byte_Rising_c_852, o_STM32_RX_Byte_Rising_c_851, 
            o_STM32_RX_Byte_Rising_c_850, o_STM32_RX_Byte_Rising_c_849, 
            o_STM32_RX_Byte_Rising_c_848, o_STM32_RX_Byte_Rising_c_847, 
            o_STM32_RX_Byte_Rising_c_846, o_STM32_RX_Byte_Rising_c_845, 
            o_STM32_RX_Byte_Rising_c_844, o_STM32_RX_Byte_Rising_c_843, 
            o_STM32_RX_Byte_Rising_c_842, o_STM32_RX_Byte_Rising_c_841, 
            o_STM32_RX_Byte_Rising_c_840, o_STM32_RX_Byte_Rising_c_839, 
            o_STM32_RX_Byte_Rising_c_838, o_STM32_RX_Byte_Rising_c_837, 
            o_STM32_RX_Byte_Rising_c_836, o_STM32_RX_Byte_Rising_c_835, 
            o_STM32_RX_Byte_Rising_c_834, o_STM32_RX_Byte_Rising_c_833, 
            o_STM32_RX_Byte_Rising_c_832, o_STM32_RX_Byte_Rising_c_831, 
            o_STM32_RX_Byte_Rising_c_830, o_STM32_RX_Byte_Rising_c_829, 
            o_STM32_RX_Byte_Rising_c_828, o_STM32_RX_Byte_Rising_c_827, 
            o_STM32_RX_Byte_Rising_c_826, o_STM32_RX_Byte_Rising_c_825, 
            o_STM32_RX_Byte_Rising_c_824, o_STM32_RX_Byte_Rising_c_823, 
            o_STM32_RX_Byte_Rising_c_822, o_STM32_RX_Byte_Rising_c_821, 
            o_STM32_RX_Byte_Rising_c_820, o_STM32_RX_Byte_Rising_c_819, 
            o_STM32_RX_Byte_Rising_c_818, o_STM32_RX_Byte_Rising_c_817, 
            o_STM32_RX_Byte_Rising_c_816, o_STM32_RX_Byte_Rising_c_815, 
            o_STM32_RX_Byte_Rising_c_814, o_STM32_RX_Byte_Rising_c_813, 
            o_STM32_RX_Byte_Rising_c_812, o_STM32_RX_Byte_Rising_c_811, 
            o_STM32_RX_Byte_Rising_c_810, o_STM32_RX_Byte_Rising_c_809, 
            o_STM32_RX_Byte_Rising_c_808, o_STM32_RX_Byte_Rising_c_807, 
            o_STM32_RX_Byte_Rising_c_806, o_STM32_RX_Byte_Rising_c_805, 
            o_STM32_RX_Byte_Rising_c_804, o_STM32_RX_Byte_Rising_c_803, 
            o_STM32_RX_Byte_Rising_c_802, o_STM32_RX_Byte_Rising_c_801, 
            o_STM32_RX_Byte_Rising_c_800, o_STM32_RX_Byte_Rising_c_799, 
            o_STM32_RX_Byte_Rising_c_798, o_STM32_RX_Byte_Rising_c_797, 
            o_STM32_RX_Byte_Rising_c_796, o_STM32_RX_Byte_Rising_c_795, 
            o_STM32_RX_Byte_Rising_c_794, o_STM32_RX_Byte_Rising_c_793, 
            o_STM32_RX_Byte_Rising_c_792, o_STM32_RX_Byte_Rising_c_791, 
            o_STM32_RX_Byte_Rising_c_790, o_STM32_RX_Byte_Rising_c_789, 
            o_STM32_RX_Byte_Rising_c_788, o_STM32_RX_Byte_Rising_c_787, 
            o_STM32_RX_Byte_Rising_c_786, o_STM32_RX_Byte_Rising_c_785, 
            o_STM32_RX_Byte_Rising_c_784, o_STM32_RX_Byte_Rising_c_783, 
            o_STM32_RX_Byte_Rising_c_782, o_STM32_RX_Byte_Rising_c_781, 
            o_STM32_RX_Byte_Rising_c_780, o_STM32_RX_Byte_Rising_c_779, 
            o_STM32_RX_Byte_Rising_c_778, o_STM32_RX_Byte_Rising_c_777, 
            o_STM32_RX_Byte_Rising_c_776, o_STM32_RX_Byte_Rising_c_775, 
            o_STM32_RX_Byte_Rising_c_774, o_STM32_RX_Byte_Rising_c_773, 
            o_STM32_RX_Byte_Rising_c_772, o_STM32_RX_Byte_Rising_c_771, 
            o_STM32_RX_Byte_Rising_c_770, o_STM32_RX_Byte_Rising_c_769, 
            o_STM32_RX_Byte_Rising_c_768, o_STM32_RX_Byte_Rising_c_767, 
            o_STM32_RX_Byte_Rising_c_766, o_STM32_RX_Byte_Rising_c_765, 
            o_STM32_RX_Byte_Rising_c_764, o_STM32_RX_Byte_Rising_c_763, 
            o_STM32_RX_Byte_Rising_c_762, o_STM32_RX_Byte_Rising_c_761, 
            o_STM32_RX_Byte_Rising_c_760, o_STM32_RX_Byte_Rising_c_759, 
            o_STM32_RX_Byte_Rising_c_758, o_STM32_RX_Byte_Rising_c_757, 
            o_STM32_RX_Byte_Rising_c_756, o_STM32_RX_Byte_Rising_c_755, 
            o_STM32_RX_Byte_Rising_c_754, o_STM32_RX_Byte_Rising_c_753, 
            o_STM32_RX_Byte_Rising_c_752, o_STM32_RX_Byte_Rising_c_751, 
            o_STM32_RX_Byte_Rising_c_750, o_STM32_RX_Byte_Rising_c_749, 
            o_STM32_RX_Byte_Rising_c_748, o_STM32_RX_Byte_Rising_c_747, 
            o_STM32_RX_Byte_Rising_c_746, o_STM32_RX_Byte_Rising_c_745, 
            o_STM32_RX_Byte_Rising_c_744, o_STM32_RX_Byte_Rising_c_743, 
            o_STM32_RX_Byte_Rising_c_742, o_STM32_RX_Byte_Rising_c_741, 
            o_STM32_RX_Byte_Rising_c_740, o_STM32_RX_Byte_Rising_c_739, 
            o_STM32_RX_Byte_Rising_c_738, o_STM32_RX_Byte_Rising_c_737, 
            o_STM32_RX_Byte_Rising_c_736, o_STM32_RX_Byte_Rising_c_735, 
            o_STM32_RX_Byte_Rising_c_734, o_STM32_RX_Byte_Rising_c_733, 
            o_STM32_RX_Byte_Rising_c_732, o_STM32_RX_Byte_Rising_c_731, 
            o_STM32_RX_Byte_Rising_c_730, o_STM32_RX_Byte_Rising_c_729, 
            o_STM32_RX_Byte_Rising_c_728, o_STM32_RX_Byte_Rising_c_727, 
            o_STM32_RX_Byte_Rising_c_726, o_STM32_RX_Byte_Rising_c_725, 
            o_STM32_RX_Byte_Rising_c_724, o_STM32_RX_Byte_Rising_c_723, 
            o_STM32_RX_Byte_Rising_c_722, o_STM32_RX_Byte_Rising_c_721, 
            o_STM32_RX_Byte_Rising_c_720, o_STM32_RX_Byte_Rising_c_719, 
            o_STM32_RX_Byte_Rising_c_718, o_STM32_RX_Byte_Rising_c_717, 
            o_STM32_RX_Byte_Rising_c_716, o_STM32_RX_Byte_Rising_c_715, 
            o_STM32_RX_Byte_Rising_c_714, o_STM32_RX_Byte_Rising_c_713, 
            o_STM32_RX_Byte_Rising_c_712, o_STM32_RX_Byte_Rising_c_711, 
            o_STM32_RX_Byte_Rising_c_710, o_STM32_RX_Byte_Rising_c_709, 
            o_STM32_RX_Byte_Rising_c_708, o_STM32_RX_Byte_Rising_c_707, 
            o_STM32_RX_Byte_Rising_c_706, o_STM32_RX_Byte_Rising_c_705, 
            o_STM32_RX_Byte_Rising_c_704, o_STM32_RX_Byte_Rising_c_703, 
            o_STM32_RX_Byte_Rising_c_702, o_STM32_RX_Byte_Rising_c_701, 
            o_STM32_RX_Byte_Rising_c_700, o_STM32_RX_Byte_Rising_c_699, 
            o_STM32_RX_Byte_Rising_c_698, o_STM32_RX_Byte_Rising_c_697, 
            o_STM32_RX_Byte_Rising_c_696, o_STM32_RX_Byte_Rising_c_695, 
            o_STM32_RX_Byte_Rising_c_694, o_STM32_RX_Byte_Rising_c_693, 
            o_STM32_RX_Byte_Rising_c_692, o_STM32_RX_Byte_Rising_c_691, 
            o_STM32_RX_Byte_Rising_c_690, o_STM32_RX_Byte_Rising_c_689, 
            o_STM32_RX_Byte_Rising_c_688, o_STM32_RX_Byte_Rising_c_687, 
            o_STM32_RX_Byte_Rising_c_686, o_STM32_RX_Byte_Rising_c_685, 
            o_STM32_RX_Byte_Rising_c_684, o_STM32_RX_Byte_Rising_c_683, 
            o_STM32_RX_Byte_Rising_c_682, o_STM32_RX_Byte_Rising_c_681, 
            o_STM32_RX_Byte_Rising_c_680, o_STM32_RX_Byte_Rising_c_679, 
            o_STM32_RX_Byte_Rising_c_678, o_STM32_RX_Byte_Rising_c_677, 
            o_STM32_RX_Byte_Rising_c_676, o_STM32_RX_Byte_Rising_c_675, 
            o_STM32_RX_Byte_Rising_c_674, o_STM32_RX_Byte_Rising_c_673, 
            o_STM32_RX_Byte_Rising_c_672, o_STM32_RX_Byte_Rising_c_671, 
            o_STM32_RX_Byte_Rising_c_670, o_STM32_RX_Byte_Rising_c_669, 
            o_STM32_RX_Byte_Rising_c_668, o_STM32_RX_Byte_Rising_c_667, 
            o_STM32_RX_Byte_Rising_c_666, o_STM32_RX_Byte_Rising_c_665, 
            o_STM32_RX_Byte_Rising_c_664, o_STM32_RX_Byte_Rising_c_663, 
            o_STM32_RX_Byte_Rising_c_662, o_STM32_RX_Byte_Rising_c_661, 
            o_STM32_RX_Byte_Rising_c_660, o_STM32_RX_Byte_Rising_c_659, 
            o_STM32_RX_Byte_Rising_c_658, o_STM32_RX_Byte_Rising_c_657, 
            o_STM32_RX_Byte_Rising_c_656, o_STM32_RX_Byte_Rising_c_655, 
            o_STM32_RX_Byte_Rising_c_654, o_STM32_RX_Byte_Rising_c_653, 
            o_STM32_RX_Byte_Rising_c_652, o_STM32_RX_Byte_Rising_c_651, 
            o_STM32_RX_Byte_Rising_c_650, o_STM32_RX_Byte_Rising_c_649, 
            o_STM32_RX_Byte_Rising_c_648, o_STM32_RX_Byte_Rising_c_647, 
            o_STM32_RX_Byte_Rising_c_646, o_STM32_RX_Byte_Rising_c_645, 
            o_STM32_RX_Byte_Rising_c_644, o_STM32_RX_Byte_Rising_c_643, 
            o_STM32_RX_Byte_Rising_c_642, o_STM32_RX_Byte_Rising_c_641, 
            o_STM32_RX_Byte_Rising_c_640, o_STM32_RX_Byte_Rising_c_639, 
            o_STM32_RX_Byte_Rising_c_638, o_STM32_RX_Byte_Rising_c_637, 
            o_STM32_RX_Byte_Rising_c_636, o_STM32_RX_Byte_Rising_c_635, 
            o_STM32_RX_Byte_Rising_c_634, o_STM32_RX_Byte_Rising_c_633, 
            o_STM32_RX_Byte_Rising_c_632, o_STM32_RX_Byte_Rising_c_631, 
            o_STM32_RX_Byte_Rising_c_630, o_STM32_RX_Byte_Rising_c_629, 
            o_STM32_RX_Byte_Rising_c_628, o_STM32_RX_Byte_Rising_c_627, 
            o_STM32_RX_Byte_Rising_c_626, o_STM32_RX_Byte_Rising_c_625, 
            o_STM32_RX_Byte_Rising_c_624, o_STM32_RX_Byte_Rising_c_623, 
            o_STM32_RX_Byte_Rising_c_622, o_STM32_RX_Byte_Rising_c_621, 
            o_STM32_RX_Byte_Rising_c_620, o_STM32_RX_Byte_Rising_c_619, 
            o_STM32_RX_Byte_Rising_c_618, o_STM32_RX_Byte_Rising_c_617, 
            o_STM32_RX_Byte_Rising_c_616, o_STM32_RX_Byte_Rising_c_615, 
            o_STM32_RX_Byte_Rising_c_614, o_STM32_RX_Byte_Rising_c_613, 
            o_STM32_RX_Byte_Rising_c_612, o_STM32_RX_Byte_Rising_c_611, 
            o_STM32_RX_Byte_Rising_c_610, o_STM32_RX_Byte_Rising_c_609, 
            o_STM32_RX_Byte_Rising_c_608, o_STM32_RX_Byte_Rising_c_607, 
            o_STM32_RX_Byte_Rising_c_606, o_STM32_RX_Byte_Rising_c_605, 
            o_STM32_RX_Byte_Rising_c_604, o_STM32_RX_Byte_Rising_c_603, 
            o_STM32_RX_Byte_Rising_c_602, o_STM32_RX_Byte_Rising_c_601, 
            o_STM32_RX_Byte_Rising_c_600, o_STM32_RX_Byte_Rising_c_599, 
            o_STM32_RX_Byte_Rising_c_598, o_STM32_RX_Byte_Rising_c_597, 
            o_STM32_RX_Byte_Rising_c_596, o_STM32_RX_Byte_Rising_c_595, 
            o_STM32_RX_Byte_Rising_c_594, o_STM32_RX_Byte_Rising_c_593, 
            o_STM32_RX_Byte_Rising_c_592, o_STM32_RX_Byte_Rising_c_591, 
            o_STM32_RX_Byte_Rising_c_590, o_STM32_RX_Byte_Rising_c_589, 
            o_STM32_RX_Byte_Rising_c_588, o_STM32_RX_Byte_Rising_c_587, 
            o_STM32_RX_Byte_Rising_c_586, o_STM32_RX_Byte_Rising_c_585, 
            o_STM32_RX_Byte_Rising_c_584, o_STM32_RX_Byte_Rising_c_583, 
            o_STM32_RX_Byte_Rising_c_582, o_STM32_RX_Byte_Rising_c_581, 
            o_STM32_RX_Byte_Rising_c_580, o_STM32_RX_Byte_Rising_c_579, 
            o_STM32_RX_Byte_Rising_c_578, o_STM32_RX_Byte_Rising_c_577, 
            o_STM32_RX_Byte_Rising_c_576, o_STM32_RX_Byte_Rising_c_575, 
            o_STM32_RX_Byte_Rising_c_574, o_STM32_RX_Byte_Rising_c_573, 
            o_STM32_RX_Byte_Rising_c_572, o_STM32_RX_Byte_Rising_c_571, 
            o_STM32_RX_Byte_Rising_c_570, o_STM32_RX_Byte_Rising_c_569, 
            o_STM32_RX_Byte_Rising_c_568, o_STM32_RX_Byte_Rising_c_567, 
            o_STM32_RX_Byte_Rising_c_566, o_STM32_RX_Byte_Rising_c_565, 
            o_STM32_RX_Byte_Rising_c_564, o_STM32_RX_Byte_Rising_c_563, 
            o_STM32_RX_Byte_Rising_c_562, o_STM32_RX_Byte_Rising_c_561, 
            o_STM32_RX_Byte_Rising_c_560, o_STM32_RX_Byte_Rising_c_559, 
            o_STM32_RX_Byte_Rising_c_558, o_STM32_RX_Byte_Rising_c_557, 
            o_STM32_RX_Byte_Rising_c_556, o_STM32_RX_Byte_Rising_c_555, 
            o_STM32_RX_Byte_Rising_c_554, o_STM32_RX_Byte_Rising_c_553, 
            o_STM32_RX_Byte_Rising_c_552, o_STM32_RX_Byte_Rising_c_551, 
            o_STM32_RX_Byte_Rising_c_550, o_STM32_RX_Byte_Rising_c_549, 
            o_STM32_RX_Byte_Rising_c_548, o_STM32_RX_Byte_Rising_c_547, 
            o_STM32_RX_Byte_Rising_c_546, o_STM32_RX_Byte_Rising_c_545, 
            o_STM32_RX_Byte_Rising_c_544, o_STM32_RX_Byte_Rising_c_543, 
            o_STM32_RX_Byte_Rising_c_542, o_STM32_RX_Byte_Rising_c_541, 
            o_STM32_RX_Byte_Rising_c_540, o_STM32_RX_Byte_Rising_c_539, 
            o_STM32_RX_Byte_Rising_c_538, o_STM32_RX_Byte_Rising_c_537, 
            o_STM32_RX_Byte_Rising_c_536, o_STM32_RX_Byte_Rising_c_535, 
            o_STM32_RX_Byte_Rising_c_534, o_STM32_RX_Byte_Rising_c_533, 
            o_STM32_RX_Byte_Rising_c_532, o_STM32_RX_Byte_Rising_c_531, 
            o_STM32_RX_Byte_Rising_c_530, o_STM32_RX_Byte_Rising_c_529, 
            o_STM32_RX_Byte_Rising_c_528, o_STM32_RX_Byte_Rising_c_527, 
            o_STM32_RX_Byte_Rising_c_526, o_STM32_RX_Byte_Rising_c_525, 
            o_STM32_RX_Byte_Rising_c_524, o_STM32_RX_Byte_Rising_c_523, 
            o_STM32_RX_Byte_Rising_c_522, o_STM32_RX_Byte_Rising_c_521, 
            o_STM32_RX_Byte_Rising_c_520, o_STM32_RX_Byte_Rising_c_519, 
            o_STM32_RX_Byte_Rising_c_518, o_STM32_RX_Byte_Rising_c_517, 
            o_STM32_RX_Byte_Rising_c_516, o_STM32_RX_Byte_Rising_c_515, 
            o_STM32_RX_Byte_Rising_c_514, o_STM32_RX_Byte_Rising_c_513, 
            o_STM32_RX_Byte_Rising_c_512, o_STM32_RX_Byte_Rising_c_511, 
            o_STM32_RX_Byte_Rising_c_510, o_STM32_RX_Byte_Rising_c_509, 
            o_STM32_RX_Byte_Rising_c_508, o_STM32_RX_Byte_Rising_c_507, 
            o_STM32_RX_Byte_Rising_c_506, o_STM32_RX_Byte_Rising_c_505, 
            o_STM32_RX_Byte_Rising_c_504, o_STM32_RX_Byte_Rising_c_503, 
            o_STM32_RX_Byte_Rising_c_502, o_STM32_RX_Byte_Rising_c_501, 
            o_STM32_RX_Byte_Rising_c_500, o_STM32_RX_Byte_Rising_c_499, 
            o_STM32_RX_Byte_Rising_c_498, o_STM32_RX_Byte_Rising_c_497, 
            o_STM32_RX_Byte_Rising_c_496, o_STM32_RX_Byte_Rising_c_495, 
            o_STM32_RX_Byte_Rising_c_494, o_STM32_RX_Byte_Rising_c_493, 
            o_STM32_RX_Byte_Rising_c_492, o_STM32_RX_Byte_Rising_c_491, 
            o_STM32_RX_Byte_Rising_c_490, o_STM32_RX_Byte_Rising_c_489, 
            o_STM32_RX_Byte_Rising_c_488, o_STM32_RX_Byte_Rising_c_487, 
            o_STM32_RX_Byte_Rising_c_486, o_STM32_RX_Byte_Rising_c_485, 
            o_STM32_RX_Byte_Rising_c_484, o_STM32_RX_Byte_Rising_c_483, 
            o_STM32_RX_Byte_Rising_c_482, o_STM32_RX_Byte_Rising_c_481, 
            o_STM32_RX_Byte_Rising_c_480, o_STM32_RX_Byte_Rising_c_479, 
            o_STM32_RX_Byte_Rising_c_478, o_STM32_RX_Byte_Rising_c_477, 
            o_STM32_RX_Byte_Rising_c_476, o_STM32_RX_Byte_Rising_c_475, 
            o_STM32_RX_Byte_Rising_c_474, o_STM32_RX_Byte_Rising_c_473, 
            o_STM32_RX_Byte_Rising_c_472, o_STM32_RX_Byte_Rising_c_471, 
            o_STM32_RX_Byte_Rising_c_470, o_STM32_RX_Byte_Rising_c_469, 
            o_STM32_RX_Byte_Rising_c_468, o_STM32_RX_Byte_Rising_c_467, 
            o_STM32_RX_Byte_Rising_c_466, o_STM32_RX_Byte_Rising_c_465, 
            o_STM32_RX_Byte_Rising_c_464, o_STM32_RX_Byte_Rising_c_463, 
            o_STM32_RX_Byte_Rising_c_462, o_STM32_RX_Byte_Rising_c_461, 
            o_STM32_RX_Byte_Rising_c_460, o_STM32_RX_Byte_Rising_c_459, 
            o_STM32_RX_Byte_Rising_c_458, o_STM32_RX_Byte_Rising_c_457, 
            o_STM32_RX_Byte_Rising_c_456, o_STM32_RX_Byte_Rising_c_455, 
            o_STM32_RX_Byte_Rising_c_454, o_STM32_RX_Byte_Rising_c_453, 
            o_STM32_RX_Byte_Rising_c_452, o_STM32_RX_Byte_Rising_c_451, 
            o_STM32_RX_Byte_Rising_c_450, o_STM32_RX_Byte_Rising_c_449, 
            o_STM32_RX_Byte_Rising_c_448, o_STM32_RX_Byte_Rising_c_447, 
            o_STM32_RX_Byte_Rising_c_446, o_STM32_RX_Byte_Rising_c_445, 
            o_STM32_RX_Byte_Rising_c_444, o_STM32_RX_Byte_Rising_c_443, 
            o_STM32_RX_Byte_Rising_c_442, o_STM32_RX_Byte_Rising_c_441, 
            o_STM32_RX_Byte_Rising_c_440, o_STM32_RX_Byte_Rising_c_439, 
            o_STM32_RX_Byte_Rising_c_438, o_STM32_RX_Byte_Rising_c_437, 
            o_STM32_RX_Byte_Rising_c_436, o_STM32_RX_Byte_Rising_c_435, 
            o_STM32_RX_Byte_Rising_c_434, o_STM32_RX_Byte_Rising_c_433, 
            o_STM32_RX_Byte_Rising_c_432, o_STM32_RX_Byte_Rising_c_431, 
            o_STM32_RX_Byte_Rising_c_430, o_STM32_RX_Byte_Rising_c_429, 
            o_STM32_RX_Byte_Rising_c_428, o_STM32_RX_Byte_Rising_c_427, 
            o_STM32_RX_Byte_Rising_c_426, o_STM32_RX_Byte_Rising_c_425, 
            o_STM32_RX_Byte_Rising_c_424, o_STM32_RX_Byte_Rising_c_423, 
            o_STM32_RX_Byte_Rising_c_422, o_STM32_RX_Byte_Rising_c_421, 
            o_STM32_RX_Byte_Rising_c_420, o_STM32_RX_Byte_Rising_c_419, 
            o_STM32_RX_Byte_Rising_c_418, o_STM32_RX_Byte_Rising_c_417, 
            o_STM32_RX_Byte_Rising_c_416, o_STM32_RX_Byte_Rising_c_415, 
            o_STM32_RX_Byte_Rising_c_414, o_STM32_RX_Byte_Rising_c_413, 
            o_STM32_RX_Byte_Rising_c_412, o_STM32_RX_Byte_Rising_c_411, 
            o_STM32_RX_Byte_Rising_c_410, o_STM32_RX_Byte_Rising_c_409, 
            o_STM32_RX_Byte_Rising_c_408, o_STM32_RX_Byte_Rising_c_407, 
            o_STM32_RX_Byte_Rising_c_406, o_STM32_RX_Byte_Rising_c_405, 
            o_STM32_RX_Byte_Rising_c_404, o_STM32_RX_Byte_Rising_c_403, 
            o_STM32_RX_Byte_Rising_c_402, o_STM32_RX_Byte_Rising_c_401, 
            o_STM32_RX_Byte_Rising_c_400, o_STM32_RX_Byte_Rising_c_399, 
            o_STM32_RX_Byte_Rising_c_398, o_STM32_RX_Byte_Rising_c_397, 
            o_STM32_RX_Byte_Rising_c_396, o_STM32_RX_Byte_Rising_c_395, 
            o_STM32_RX_Byte_Rising_c_394, o_STM32_RX_Byte_Rising_c_393, 
            o_STM32_RX_Byte_Rising_c_392, o_STM32_RX_Byte_Rising_c_391, 
            o_STM32_RX_Byte_Rising_c_390, o_STM32_RX_Byte_Rising_c_389, 
            o_STM32_RX_Byte_Rising_c_388, o_STM32_RX_Byte_Rising_c_387, 
            o_STM32_RX_Byte_Rising_c_386, o_STM32_RX_Byte_Rising_c_385, 
            o_STM32_RX_Byte_Rising_c_384, o_STM32_RX_Byte_Rising_c_383, 
            o_STM32_RX_Byte_Rising_c_382, o_STM32_RX_Byte_Rising_c_381, 
            o_STM32_RX_Byte_Rising_c_380, o_STM32_RX_Byte_Rising_c_379, 
            o_STM32_RX_Byte_Rising_c_378, o_STM32_RX_Byte_Rising_c_377, 
            o_STM32_RX_Byte_Rising_c_376, o_STM32_RX_Byte_Rising_c_375, 
            o_STM32_RX_Byte_Rising_c_374, o_STM32_RX_Byte_Rising_c_373, 
            o_STM32_RX_Byte_Rising_c_372, o_STM32_RX_Byte_Rising_c_371, 
            o_STM32_RX_Byte_Rising_c_370, o_STM32_RX_Byte_Rising_c_369, 
            o_STM32_RX_Byte_Rising_c_368, o_STM32_RX_Byte_Rising_c_367, 
            o_STM32_RX_Byte_Rising_c_366, o_STM32_RX_Byte_Rising_c_365, 
            o_STM32_RX_Byte_Rising_c_364, o_STM32_RX_Byte_Rising_c_363, 
            o_STM32_RX_Byte_Rising_c_362, o_STM32_RX_Byte_Rising_c_361, 
            o_STM32_RX_Byte_Rising_c_360, o_STM32_RX_Byte_Rising_c_359, 
            o_STM32_RX_Byte_Rising_c_358, o_STM32_RX_Byte_Rising_c_357, 
            o_STM32_RX_Byte_Rising_c_356, o_STM32_RX_Byte_Rising_c_355, 
            o_STM32_RX_Byte_Rising_c_354, o_STM32_RX_Byte_Rising_c_353, 
            o_STM32_RX_Byte_Rising_c_352, o_STM32_RX_Byte_Rising_c_351, 
            o_STM32_RX_Byte_Rising_c_350, o_STM32_RX_Byte_Rising_c_349, 
            o_STM32_RX_Byte_Rising_c_348, o_STM32_RX_Byte_Rising_c_347, 
            o_STM32_RX_Byte_Rising_c_346, o_STM32_RX_Byte_Rising_c_345, 
            o_STM32_RX_Byte_Rising_c_344, o_STM32_RX_Byte_Rising_c_343, 
            o_STM32_RX_Byte_Rising_c_342, o_STM32_RX_Byte_Rising_c_341, 
            o_STM32_RX_Byte_Rising_c_340, o_STM32_RX_Byte_Rising_c_339, 
            o_STM32_RX_Byte_Rising_c_338, o_STM32_RX_Byte_Rising_c_337, 
            o_STM32_RX_Byte_Rising_c_336, o_STM32_RX_Byte_Rising_c_335, 
            o_STM32_RX_Byte_Rising_c_334, o_STM32_RX_Byte_Rising_c_333, 
            o_STM32_RX_Byte_Rising_c_332, o_STM32_RX_Byte_Rising_c_331, 
            o_STM32_RX_Byte_Rising_c_330, o_STM32_RX_Byte_Rising_c_329, 
            o_STM32_RX_Byte_Rising_c_328, o_STM32_RX_Byte_Rising_c_327, 
            o_STM32_RX_Byte_Rising_c_326, o_STM32_RX_Byte_Rising_c_325, 
            o_STM32_RX_Byte_Rising_c_324, o_STM32_RX_Byte_Rising_c_323, 
            o_STM32_RX_Byte_Rising_c_322, o_STM32_RX_Byte_Rising_c_321, 
            o_STM32_RX_Byte_Rising_c_320, o_STM32_RX_Byte_Rising_c_319, 
            o_STM32_RX_Byte_Rising_c_318, o_STM32_RX_Byte_Rising_c_317, 
            o_STM32_RX_Byte_Rising_c_316, o_STM32_RX_Byte_Rising_c_315, 
            o_STM32_RX_Byte_Rising_c_314, o_STM32_RX_Byte_Rising_c_313, 
            o_STM32_RX_Byte_Rising_c_312, o_STM32_RX_Byte_Rising_c_311, 
            o_STM32_RX_Byte_Rising_c_310, o_STM32_RX_Byte_Rising_c_309, 
            o_STM32_RX_Byte_Rising_c_308, o_STM32_RX_Byte_Rising_c_307, 
            o_STM32_RX_Byte_Rising_c_306, o_STM32_RX_Byte_Rising_c_305, 
            o_STM32_RX_Byte_Rising_c_304, o_STM32_RX_Byte_Rising_c_303, 
            o_STM32_RX_Byte_Rising_c_302, o_STM32_RX_Byte_Rising_c_301, 
            o_STM32_RX_Byte_Rising_c_300, o_STM32_RX_Byte_Rising_c_299, 
            o_STM32_RX_Byte_Rising_c_298, o_STM32_RX_Byte_Rising_c_297, 
            o_STM32_RX_Byte_Rising_c_296, o_STM32_RX_Byte_Rising_c_295, 
            o_STM32_RX_Byte_Rising_c_294, o_STM32_RX_Byte_Rising_c_293, 
            o_STM32_RX_Byte_Rising_c_292, o_STM32_RX_Byte_Rising_c_291, 
            o_STM32_RX_Byte_Rising_c_290, o_STM32_RX_Byte_Rising_c_289, 
            o_STM32_RX_Byte_Rising_c_288, o_STM32_RX_Byte_Rising_c_287, 
            o_STM32_RX_Byte_Rising_c_286, o_STM32_RX_Byte_Rising_c_285, 
            o_STM32_RX_Byte_Rising_c_284, o_STM32_RX_Byte_Rising_c_283, 
            o_STM32_RX_Byte_Rising_c_282, o_STM32_RX_Byte_Rising_c_281, 
            o_STM32_RX_Byte_Rising_c_280, o_STM32_RX_Byte_Rising_c_279, 
            o_STM32_RX_Byte_Rising_c_278, o_STM32_RX_Byte_Rising_c_277, 
            o_STM32_RX_Byte_Rising_c_276, o_STM32_RX_Byte_Rising_c_275, 
            o_STM32_RX_Byte_Rising_c_274, o_STM32_RX_Byte_Rising_c_273, 
            o_STM32_RX_Byte_Rising_c_272, o_STM32_RX_Byte_Rising_c_271, 
            o_STM32_RX_Byte_Rising_c_270, o_STM32_RX_Byte_Rising_c_269, 
            o_STM32_RX_Byte_Rising_c_268, o_STM32_RX_Byte_Rising_c_267, 
            o_STM32_RX_Byte_Rising_c_266, o_STM32_RX_Byte_Rising_c_265, 
            o_STM32_RX_Byte_Rising_c_264, o_STM32_RX_Byte_Rising_c_263, 
            o_STM32_RX_Byte_Rising_c_262, o_STM32_RX_Byte_Rising_c_261, 
            o_STM32_RX_Byte_Rising_c_260, o_STM32_RX_Byte_Rising_c_259, 
            o_STM32_RX_Byte_Rising_c_258, o_STM32_RX_Byte_Rising_c_257, 
            o_STM32_RX_Byte_Rising_c_256, o_STM32_RX_Byte_Rising_c_255, 
            o_STM32_RX_Byte_Rising_c_254, o_STM32_RX_Byte_Rising_c_253, 
            o_STM32_RX_Byte_Rising_c_252, o_STM32_RX_Byte_Rising_c_251, 
            o_STM32_RX_Byte_Rising_c_250, o_STM32_RX_Byte_Rising_c_249, 
            o_STM32_RX_Byte_Rising_c_248, o_STM32_RX_Byte_Rising_c_247, 
            o_STM32_RX_Byte_Rising_c_246, o_STM32_RX_Byte_Rising_c_245, 
            o_STM32_RX_Byte_Rising_c_244, o_STM32_RX_Byte_Rising_c_243, 
            o_STM32_RX_Byte_Rising_c_242, o_STM32_RX_Byte_Rising_c_241, 
            o_STM32_RX_Byte_Rising_c_240, o_STM32_RX_Byte_Rising_c_239, 
            o_STM32_RX_Byte_Rising_c_238, o_STM32_RX_Byte_Rising_c_237, 
            o_STM32_RX_Byte_Rising_c_236, o_STM32_RX_Byte_Rising_c_235, 
            o_STM32_RX_Byte_Rising_c_234, o_STM32_RX_Byte_Rising_c_233, 
            o_STM32_RX_Byte_Rising_c_232, o_STM32_RX_Byte_Rising_c_231, 
            o_STM32_RX_Byte_Rising_c_230, o_STM32_RX_Byte_Rising_c_229, 
            o_STM32_RX_Byte_Rising_c_228, o_STM32_RX_Byte_Rising_c_227, 
            o_STM32_RX_Byte_Rising_c_226, o_STM32_RX_Byte_Rising_c_225, 
            o_STM32_RX_Byte_Rising_c_224, o_STM32_RX_Byte_Rising_c_223, 
            o_STM32_RX_Byte_Rising_c_222, o_STM32_RX_Byte_Rising_c_221, 
            o_STM32_RX_Byte_Rising_c_220, o_STM32_RX_Byte_Rising_c_219, 
            o_STM32_RX_Byte_Rising_c_218, o_STM32_RX_Byte_Rising_c_217, 
            o_STM32_RX_Byte_Rising_c_216, o_STM32_RX_Byte_Rising_c_215, 
            o_STM32_RX_Byte_Rising_c_214, o_STM32_RX_Byte_Rising_c_213, 
            o_STM32_RX_Byte_Rising_c_212, o_STM32_RX_Byte_Rising_c_211, 
            o_STM32_RX_Byte_Rising_c_210, o_STM32_RX_Byte_Rising_c_209, 
            o_STM32_RX_Byte_Rising_c_208, o_STM32_RX_Byte_Rising_c_207, 
            o_STM32_RX_Byte_Rising_c_206, o_STM32_RX_Byte_Rising_c_205, 
            o_STM32_RX_Byte_Rising_c_204, o_STM32_RX_Byte_Rising_c_203, 
            o_STM32_RX_Byte_Rising_c_202, o_STM32_RX_Byte_Rising_c_201, 
            o_STM32_RX_Byte_Rising_c_200, o_STM32_RX_Byte_Rising_c_199, 
            o_STM32_RX_Byte_Rising_c_198, o_STM32_RX_Byte_Rising_c_197, 
            o_STM32_RX_Byte_Rising_c_196, o_STM32_RX_Byte_Rising_c_195, 
            o_STM32_RX_Byte_Rising_c_194, o_STM32_RX_Byte_Rising_c_193, 
            o_STM32_RX_Byte_Rising_c_192, o_STM32_RX_Byte_Rising_c_191, 
            o_STM32_RX_Byte_Rising_c_190, o_STM32_RX_Byte_Rising_c_189, 
            o_STM32_RX_Byte_Rising_c_188, o_STM32_RX_Byte_Rising_c_187, 
            o_STM32_RX_Byte_Rising_c_186, o_STM32_RX_Byte_Rising_c_185, 
            o_STM32_RX_Byte_Rising_c_184, o_STM32_RX_Byte_Rising_c_183, 
            o_STM32_RX_Byte_Rising_c_182, o_STM32_RX_Byte_Rising_c_181, 
            o_STM32_RX_Byte_Rising_c_180, o_STM32_RX_Byte_Rising_c_179, 
            o_STM32_RX_Byte_Rising_c_178, o_STM32_RX_Byte_Rising_c_177, 
            o_STM32_RX_Byte_Rising_c_176, o_STM32_RX_Byte_Rising_c_175, 
            o_STM32_RX_Byte_Rising_c_174, o_STM32_RX_Byte_Rising_c_173, 
            o_STM32_RX_Byte_Rising_c_172, o_STM32_RX_Byte_Rising_c_171, 
            o_STM32_RX_Byte_Rising_c_170, o_STM32_RX_Byte_Rising_c_169, 
            o_STM32_RX_Byte_Rising_c_168, o_STM32_RX_Byte_Rising_c_167, 
            o_STM32_RX_Byte_Rising_c_166, o_STM32_RX_Byte_Rising_c_165, 
            o_STM32_RX_Byte_Rising_c_164, o_STM32_RX_Byte_Rising_c_163, 
            o_STM32_RX_Byte_Rising_c_162, o_STM32_RX_Byte_Rising_c_161, 
            o_STM32_RX_Byte_Rising_c_160, o_STM32_RX_Byte_Rising_c_159, 
            o_STM32_RX_Byte_Rising_c_158, o_STM32_RX_Byte_Rising_c_157, 
            o_STM32_RX_Byte_Rising_c_156, o_STM32_RX_Byte_Rising_c_155, 
            o_STM32_RX_Byte_Rising_c_154, o_STM32_RX_Byte_Rising_c_153, 
            o_STM32_RX_Byte_Rising_c_152, o_STM32_RX_Byte_Rising_c_151, 
            o_STM32_RX_Byte_Rising_c_150, o_STM32_RX_Byte_Rising_c_149, 
            o_STM32_RX_Byte_Rising_c_148, o_STM32_RX_Byte_Rising_c_147, 
            o_STM32_RX_Byte_Rising_c_146, o_STM32_RX_Byte_Rising_c_145, 
            o_STM32_RX_Byte_Rising_c_144, o_STM32_RX_Byte_Rising_c_143, 
            o_STM32_RX_Byte_Rising_c_142, o_STM32_RX_Byte_Rising_c_141, 
            o_STM32_RX_Byte_Rising_c_140, o_STM32_RX_Byte_Rising_c_139, 
            o_STM32_RX_Byte_Rising_c_138, o_STM32_RX_Byte_Rising_c_137, 
            o_STM32_RX_Byte_Rising_c_136, o_STM32_RX_Byte_Rising_c_135, 
            o_STM32_RX_Byte_Rising_c_134, o_STM32_RX_Byte_Rising_c_133, 
            o_STM32_RX_Byte_Rising_c_132, o_STM32_RX_Byte_Rising_c_131, 
            o_STM32_RX_Byte_Rising_c_130, o_STM32_RX_Byte_Rising_c_129, 
            o_STM32_RX_Byte_Rising_c_128, o_STM32_RX_Byte_Rising_c_127, 
            o_STM32_RX_Byte_Rising_c_126, o_STM32_RX_Byte_Rising_c_125, 
            o_STM32_RX_Byte_Rising_c_124, o_STM32_RX_Byte_Rising_c_123, 
            o_STM32_RX_Byte_Rising_c_122, o_STM32_RX_Byte_Rising_c_121, 
            o_STM32_RX_Byte_Rising_c_120, o_STM32_RX_Byte_Rising_c_119, 
            o_STM32_RX_Byte_Rising_c_118, o_STM32_RX_Byte_Rising_c_117, 
            o_STM32_RX_Byte_Rising_c_116, o_STM32_RX_Byte_Rising_c_115, 
            o_STM32_RX_Byte_Rising_c_114, o_STM32_RX_Byte_Rising_c_113, 
            o_STM32_RX_Byte_Rising_c_112, o_STM32_RX_Byte_Rising_c_111, 
            o_STM32_RX_Byte_Rising_c_110, o_STM32_RX_Byte_Rising_c_109, 
            o_STM32_RX_Byte_Rising_c_108, o_STM32_RX_Byte_Rising_c_107, 
            o_STM32_RX_Byte_Rising_c_106, o_STM32_RX_Byte_Rising_c_105, 
            o_STM32_RX_Byte_Rising_c_104, o_STM32_RX_Byte_Rising_c_103, 
            o_STM32_RX_Byte_Rising_c_102, o_STM32_RX_Byte_Rising_c_101, 
            o_STM32_RX_Byte_Rising_c_100, o_STM32_RX_Byte_Rising_c_99, o_STM32_RX_Byte_Rising_c_98, 
            o_STM32_RX_Byte_Rising_c_97, o_STM32_RX_Byte_Rising_c_96, o_STM32_RX_Byte_Rising_c_95, 
            o_STM32_RX_Byte_Rising_c_94, o_STM32_RX_Byte_Rising_c_93, o_STM32_RX_Byte_Rising_c_92, 
            o_STM32_RX_Byte_Rising_c_91, o_STM32_RX_Byte_Rising_c_90, o_STM32_RX_Byte_Rising_c_89, 
            o_STM32_RX_Byte_Rising_c_88, o_STM32_RX_Byte_Rising_c_87, o_STM32_RX_Byte_Rising_c_86, 
            o_STM32_RX_Byte_Rising_c_85, o_STM32_RX_Byte_Rising_c_84, o_STM32_RX_Byte_Rising_c_83, 
            o_STM32_RX_Byte_Rising_c_82, o_STM32_RX_Byte_Rising_c_81, o_STM32_RX_Byte_Rising_c_80, 
            o_STM32_RX_Byte_Rising_c_79, o_STM32_RX_Byte_Rising_c_78, o_STM32_RX_Byte_Rising_c_77, 
            o_STM32_RX_Byte_Rising_c_76, o_STM32_RX_Byte_Rising_c_75, o_STM32_RX_Byte_Rising_c_74, 
            o_STM32_RX_Byte_Rising_c_73, o_STM32_RX_Byte_Rising_c_72, o_STM32_RX_Byte_Rising_c_71, 
            o_STM32_RX_Byte_Rising_c_70, o_STM32_RX_Byte_Rising_c_69, o_STM32_RX_Byte_Rising_c_68, 
            o_STM32_RX_Byte_Rising_c_67, o_STM32_RX_Byte_Rising_c_66, o_STM32_RX_Byte_Rising_c_65, 
            o_STM32_RX_Byte_Rising_c_64, o_STM32_RX_Byte_Rising_c_63, o_STM32_RX_Byte_Rising_c_62, 
            o_STM32_RX_Byte_Rising_c_61, o_STM32_RX_Byte_Rising_c_60, o_STM32_RX_Byte_Rising_c_59, 
            o_STM32_RX_Byte_Rising_c_58, o_STM32_RX_Byte_Rising_c_57, o_STM32_RX_Byte_Rising_c_56, 
            o_STM32_RX_Byte_Rising_c_55, o_STM32_RX_Byte_Rising_c_54, o_STM32_RX_Byte_Rising_c_53, 
            o_STM32_RX_Byte_Rising_c_52, o_STM32_RX_Byte_Rising_c_51, o_STM32_RX_Byte_Rising_c_50, 
            o_STM32_RX_Byte_Rising_c_49, o_STM32_RX_Byte_Rising_c_48, o_STM32_RX_Byte_Rising_c_47, 
            o_STM32_RX_Byte_Rising_c_46, o_STM32_RX_Byte_Rising_c_45, o_STM32_RX_Byte_Rising_c_44, 
            o_STM32_RX_Byte_Rising_c_43, o_STM32_RX_Byte_Rising_c_42, o_STM32_RX_Byte_Rising_c_41, 
            o_STM32_RX_Byte_Rising_c_40, o_STM32_RX_Byte_Rising_c_39, o_STM32_RX_Byte_Rising_c_38, 
            o_STM32_RX_Byte_Rising_c_37, o_STM32_RX_Byte_Rising_c_36, o_STM32_RX_Byte_Rising_c_35, 
            o_STM32_RX_Byte_Rising_c_34, o_STM32_RX_Byte_Rising_c_33, o_STM32_RX_Byte_Rising_c_32, 
            o_STM32_RX_Byte_Rising_c_31, o_STM32_RX_Byte_Rising_c_30, o_STM32_RX_Byte_Rising_c_29, 
            o_STM32_RX_Byte_Rising_c_28, o_STM32_RX_Byte_Rising_c_27, o_STM32_RX_Byte_Rising_c_26, 
            o_STM32_RX_Byte_Rising_c_25, o_STM32_RX_Byte_Rising_c_24, o_STM32_RX_Byte_Rising_c_23, 
            o_STM32_RX_Byte_Rising_c_22, o_STM32_RX_Byte_Rising_c_21, o_STM32_RX_Byte_Rising_c_20, 
            o_STM32_RX_Byte_Rising_c_19, o_STM32_RX_Byte_Rising_c_18, o_STM32_RX_Byte_Rising_c_17, 
            o_STM32_RX_Byte_Rising_c_16, o_STM32_RX_Byte_Rising_c_15, o_STM32_RX_Byte_Rising_c_14, 
            o_STM32_RX_Byte_Rising_c_13, o_STM32_RX_Byte_Rising_c_12, o_STM32_RX_Byte_Rising_c_11, 
            o_STM32_RX_Byte_Rising_c_10, o_STM32_RX_Byte_Rising_c_9, o_STM32_RX_Byte_Rising_c_8, 
            o_STM32_RX_Byte_Rising_c_7, o_STM32_RX_Byte_Rising_c_6, o_STM32_RX_Byte_Rising_c_5, 
            o_STM32_RX_Byte_Rising_c_4, o_STM32_RX_Byte_Rising_c_3, o_STM32_RX_Byte_Rising_c_2, 
            o_STM32_RX_Byte_Rising_c_1, o_STM32_TX_Byte_c_1023, o_STM32_TX_Byte_c_1022, 
            o_STM32_TX_Byte_c_1021, o_STM32_TX_Byte_c_1020, o_STM32_TX_Byte_c_1019, 
            o_STM32_TX_Byte_c_1018, o_STM32_TX_Byte_c_1017, o_STM32_TX_Byte_c_1016, 
            o_STM32_TX_Byte_c_1015, o_STM32_TX_Byte_c_1014, o_STM32_TX_Byte_c_1013, 
            o_STM32_TX_Byte_c_1012, o_STM32_TX_Byte_c_1011, o_STM32_TX_Byte_c_1010, 
            o_STM32_TX_Byte_c_1009, o_STM32_TX_Byte_c_1008, o_STM32_TX_Byte_c_1007, 
            o_STM32_TX_Byte_c_1006, o_STM32_TX_Byte_c_1005, o_STM32_TX_Byte_c_1004, 
            o_STM32_TX_Byte_c_1003, o_STM32_TX_Byte_c_1002, o_STM32_TX_Byte_c_1001, 
            o_STM32_TX_Byte_c_1000, o_STM32_TX_Byte_c_999, o_STM32_TX_Byte_c_998, 
            o_STM32_TX_Byte_c_997, o_STM32_TX_Byte_c_996, o_STM32_TX_Byte_c_995, 
            o_STM32_TX_Byte_c_994, o_STM32_TX_Byte_c_993, o_STM32_TX_Byte_c_992, 
            o_STM32_TX_Byte_c_991, o_STM32_TX_Byte_c_990, o_STM32_TX_Byte_c_989, 
            o_STM32_TX_Byte_c_988, o_STM32_TX_Byte_c_987, o_STM32_TX_Byte_c_986, 
            o_STM32_TX_Byte_c_985, o_STM32_TX_Byte_c_984, o_STM32_TX_Byte_c_983, 
            o_STM32_TX_Byte_c_982, o_STM32_TX_Byte_c_981, o_STM32_TX_Byte_c_980, 
            o_STM32_TX_Byte_c_979, o_STM32_TX_Byte_c_978, o_STM32_TX_Byte_c_977, 
            o_STM32_TX_Byte_c_976, o_STM32_TX_Byte_c_975, o_STM32_TX_Byte_c_974, 
            o_STM32_TX_Byte_c_973, o_STM32_TX_Byte_c_972, o_STM32_TX_Byte_c_971, 
            o_STM32_TX_Byte_c_970, o_STM32_TX_Byte_c_969, o_STM32_TX_Byte_c_968, 
            o_STM32_TX_Byte_c_967, o_STM32_TX_Byte_c_966, o_STM32_TX_Byte_c_965, 
            o_STM32_TX_Byte_c_964, o_STM32_TX_Byte_c_963, o_STM32_TX_Byte_c_962, 
            o_STM32_TX_Byte_c_961, o_STM32_TX_Byte_c_960, o_STM32_TX_Byte_c_959, 
            o_STM32_TX_Byte_c_958, o_STM32_TX_Byte_c_957, o_STM32_TX_Byte_c_956, 
            o_STM32_TX_Byte_c_955, o_STM32_TX_Byte_c_954, o_STM32_TX_Byte_c_953, 
            o_STM32_TX_Byte_c_952, o_STM32_TX_Byte_c_951, o_STM32_TX_Byte_c_950, 
            o_STM32_TX_Byte_c_949, o_STM32_TX_Byte_c_948, o_STM32_TX_Byte_c_947, 
            o_STM32_TX_Byte_c_946, o_STM32_TX_Byte_c_945, o_STM32_TX_Byte_c_944, 
            o_STM32_TX_Byte_c_943, o_STM32_TX_Byte_c_942, o_STM32_TX_Byte_c_941, 
            o_STM32_TX_Byte_c_940, o_STM32_TX_Byte_c_939, o_STM32_TX_Byte_c_938, 
            o_STM32_TX_Byte_c_937, o_STM32_TX_Byte_c_936, o_STM32_TX_Byte_c_935, 
            o_STM32_TX_Byte_c_934, o_STM32_TX_Byte_c_933, o_STM32_TX_Byte_c_932, 
            o_STM32_TX_Byte_c_931, o_STM32_TX_Byte_c_930, o_STM32_TX_Byte_c_929, 
            o_STM32_TX_Byte_c_928, o_STM32_TX_Byte_c_927, o_STM32_TX_Byte_c_926, 
            o_STM32_TX_Byte_c_925, o_STM32_TX_Byte_c_924, o_STM32_TX_Byte_c_923, 
            o_STM32_TX_Byte_c_922, o_STM32_TX_Byte_c_921, o_STM32_TX_Byte_c_920, 
            o_STM32_TX_Byte_c_919, o_STM32_TX_Byte_c_918, o_STM32_TX_Byte_c_917, 
            o_STM32_TX_Byte_c_916, o_STM32_TX_Byte_c_915, o_STM32_TX_Byte_c_914, 
            o_STM32_TX_Byte_c_913, o_STM32_TX_Byte_c_912, o_STM32_TX_Byte_c_911, 
            o_STM32_TX_Byte_c_910, o_STM32_TX_Byte_c_909, o_STM32_TX_Byte_c_908, 
            o_STM32_TX_Byte_c_907, o_STM32_TX_Byte_c_906, o_STM32_TX_Byte_c_905, 
            o_STM32_TX_Byte_c_904, o_STM32_TX_Byte_c_903, o_STM32_TX_Byte_c_902, 
            o_STM32_TX_Byte_c_901, o_STM32_TX_Byte_c_900, o_STM32_TX_Byte_c_899, 
            o_STM32_TX_Byte_c_898, o_STM32_TX_Byte_c_897, o_STM32_TX_Byte_c_896, 
            o_STM32_TX_Byte_c_895, o_STM32_TX_Byte_c_894, o_STM32_TX_Byte_c_893, 
            o_STM32_TX_Byte_c_892, o_STM32_TX_Byte_c_891, o_STM32_TX_Byte_c_890, 
            o_STM32_TX_Byte_c_889, o_STM32_TX_Byte_c_888, o_STM32_TX_Byte_c_887, 
            o_STM32_TX_Byte_c_886, o_STM32_TX_Byte_c_885, o_STM32_TX_Byte_c_884, 
            o_STM32_TX_Byte_c_883, o_STM32_TX_Byte_c_882, o_STM32_TX_Byte_c_881, 
            o_STM32_TX_Byte_c_880, n51851, o_STM32_TX_Byte_c_879, o_STM32_TX_Byte_c_878, 
            o_STM32_TX_Byte_c_877, o_STM32_TX_Byte_c_876, o_STM32_TX_Byte_c_875, 
            o_STM32_TX_Byte_c_874, o_STM32_TX_Byte_c_873, o_STM32_TX_Byte_c_872, 
            o_STM32_TX_Byte_c_871, o_STM32_TX_Byte_c_870, o_STM32_TX_Byte_c_869, 
            o_STM32_TX_Byte_c_868, o_STM32_TX_Byte_c_867, o_STM32_TX_Byte_c_866, 
            o_STM32_TX_Byte_c_865, o_STM32_TX_Byte_c_864, o_STM32_TX_Byte_c_863, 
            o_STM32_TX_Byte_c_862, o_STM32_TX_Byte_c_861, o_STM32_TX_Byte_c_860, 
            o_STM32_TX_Byte_c_859, o_STM32_TX_Byte_c_858, o_STM32_TX_Byte_c_857, 
            o_STM32_TX_Byte_c_856, o_STM32_TX_Byte_c_855, o_STM32_TX_Byte_c_854, 
            o_STM32_TX_Byte_c_853, o_STM32_TX_Byte_c_852, o_STM32_TX_Byte_c_851, 
            o_STM32_TX_Byte_c_850, o_STM32_TX_Byte_c_849, o_STM32_TX_Byte_c_848, 
            o_STM32_TX_Byte_c_847, o_STM32_TX_Byte_c_846, o_STM32_TX_Byte_c_845, 
            o_STM32_TX_Byte_c_844, o_STM32_TX_Byte_c_843, o_STM32_TX_Byte_c_842, 
            o_STM32_TX_Byte_c_841, o_STM32_TX_Byte_c_840, o_STM32_TX_Byte_c_839, 
            o_STM32_TX_Byte_c_838, o_STM32_TX_Byte_c_837, o_STM32_TX_Byte_c_836, 
            o_STM32_TX_Byte_c_835, o_STM32_TX_Byte_c_834, o_STM32_TX_Byte_c_833, 
            o_STM32_TX_Byte_c_832, o_STM32_TX_Byte_c_831, o_STM32_TX_Byte_c_830, 
            o_STM32_TX_Byte_c_829, o_STM32_TX_Byte_c_828, o_STM32_TX_Byte_c_827, 
            o_STM32_TX_Byte_c_826, o_STM32_TX_Byte_c_825, o_STM32_TX_Byte_c_824, 
            o_STM32_TX_Byte_c_823, o_STM32_TX_Byte_c_822, o_STM32_TX_Byte_c_821, 
            o_STM32_TX_Byte_c_820, o_STM32_TX_Byte_c_819, o_STM32_TX_Byte_c_818, 
            o_STM32_TX_Byte_c_817, o_STM32_TX_Byte_c_816, o_STM32_TX_Byte_c_815, 
            o_STM32_TX_Byte_c_814, o_STM32_TX_Byte_c_813, o_STM32_TX_Byte_c_812, 
            o_STM32_TX_Byte_c_811, o_STM32_TX_Byte_c_810, o_STM32_TX_Byte_c_809, 
            o_STM32_TX_Byte_c_808, o_STM32_TX_Byte_c_807, o_STM32_TX_Byte_c_806, 
            o_STM32_TX_Byte_c_805, o_STM32_TX_Byte_c_804, o_STM32_TX_Byte_c_803, 
            o_STM32_TX_Byte_c_802, o_STM32_TX_Byte_c_801, o_STM32_TX_Byte_c_800, 
            o_STM32_TX_Byte_c_799, o_STM32_TX_Byte_c_798, o_STM32_TX_Byte_c_797, 
            o_STM32_TX_Byte_c_796, o_STM32_TX_Byte_c_795, o_STM32_TX_Byte_c_794, 
            o_STM32_TX_Byte_c_793, o_STM32_TX_Byte_c_792, o_STM32_TX_Byte_c_791, 
            o_STM32_TX_Byte_c_790, o_STM32_TX_Byte_c_789, o_STM32_TX_Byte_c_788, 
            o_STM32_TX_Byte_c_787, o_STM32_TX_Byte_c_786, o_STM32_TX_Byte_c_785, 
            o_STM32_TX_Byte_c_784, o_STM32_TX_Byte_c_783, o_STM32_TX_Byte_c_782, 
            o_STM32_TX_Byte_c_781, o_STM32_TX_Byte_c_780, o_STM32_TX_Byte_c_779, 
            o_STM32_TX_Byte_c_778, o_STM32_TX_Byte_c_777, o_STM32_TX_Byte_c_776, 
            o_STM32_TX_Byte_c_775, o_STM32_TX_Byte_c_774, o_STM32_TX_Byte_c_773, 
            o_STM32_TX_Byte_c_772, o_STM32_TX_Byte_c_771, o_STM32_TX_Byte_c_770, 
            o_STM32_TX_Byte_c_769, o_STM32_TX_Byte_c_768, o_STM32_TX_Byte_c_767, 
            o_STM32_TX_Byte_c_766, o_STM32_TX_Byte_c_765, o_STM32_TX_Byte_c_764, 
            o_STM32_TX_Byte_c_763, o_STM32_TX_Byte_c_762, o_STM32_TX_Byte_c_761, 
            o_STM32_TX_Byte_c_760, o_STM32_TX_Byte_c_759, o_STM32_TX_Byte_c_758, 
            o_STM32_TX_Byte_c_757, o_STM32_TX_Byte_c_756, o_STM32_TX_Byte_c_755, 
            o_STM32_TX_Byte_c_754, o_STM32_TX_Byte_c_753, o_STM32_TX_Byte_c_752, 
            o_STM32_TX_Byte_c_751, o_STM32_TX_Byte_c_750, o_STM32_TX_Byte_c_749, 
            o_STM32_TX_Byte_c_748, o_STM32_TX_Byte_c_747, o_STM32_TX_Byte_c_746, 
            o_STM32_TX_Byte_c_745, o_STM32_TX_Byte_c_744, o_STM32_TX_Byte_c_743, 
            o_STM32_TX_Byte_c_742, o_STM32_TX_Byte_c_741, o_STM32_TX_Byte_c_740, 
            o_STM32_TX_Byte_c_739, o_STM32_TX_Byte_c_738, o_STM32_TX_Byte_c_737, 
            o_STM32_TX_Byte_c_736, o_STM32_TX_Byte_c_735, o_STM32_TX_Byte_c_734, 
            o_STM32_TX_Byte_c_733, o_STM32_TX_Byte_c_732, o_STM32_TX_Byte_c_731, 
            o_STM32_TX_Byte_c_730, o_STM32_TX_Byte_c_729, o_STM32_TX_Byte_c_728, 
            o_STM32_TX_Byte_c_727, o_STM32_TX_Byte_c_726, o_STM32_TX_Byte_c_725, 
            o_STM32_TX_Byte_c_724, o_STM32_TX_Byte_c_723, o_STM32_TX_Byte_c_722, 
            o_STM32_TX_Byte_c_721, o_STM32_TX_Byte_c_720, o_STM32_TX_Byte_c_719, 
            o_STM32_TX_Byte_c_718, o_STM32_TX_Byte_c_717, o_STM32_TX_Byte_c_716, 
            o_STM32_TX_Byte_c_715, o_STM32_TX_Byte_c_714, o_STM32_TX_Byte_c_713, 
            o_STM32_TX_Byte_c_712, o_STM32_TX_Byte_c_711, o_STM32_TX_Byte_c_710, 
            o_STM32_TX_Byte_c_709, o_STM32_TX_Byte_c_708, o_STM32_TX_Byte_c_707, 
            o_STM32_TX_Byte_c_706, o_STM32_TX_Byte_c_705, o_STM32_TX_Byte_c_704, 
            o_STM32_TX_Byte_c_703, o_STM32_TX_Byte_c_702, o_STM32_TX_Byte_c_701, 
            o_STM32_TX_Byte_c_700, o_STM32_TX_Byte_c_699, o_STM32_TX_Byte_c_698, 
            o_STM32_TX_Byte_c_697, o_STM32_TX_Byte_c_696, o_STM32_TX_Byte_c_695, 
            o_STM32_TX_Byte_c_694, o_STM32_TX_Byte_c_693, o_STM32_TX_Byte_c_692, 
            o_STM32_TX_Byte_c_691, o_STM32_TX_Byte_c_690, o_STM32_TX_Byte_c_689, 
            o_STM32_TX_Byte_c_688, o_STM32_TX_Byte_c_687, o_STM32_TX_Byte_c_686, 
            o_STM32_TX_Byte_c_685, o_STM32_TX_Byte_c_684, o_STM32_TX_Byte_c_683, 
            o_STM32_TX_Byte_c_682, o_STM32_TX_Byte_c_681, o_STM32_TX_Byte_c_680, 
            o_STM32_TX_Byte_c_679, o_STM32_TX_Byte_c_678, o_STM32_TX_Byte_c_677, 
            o_STM32_TX_Byte_c_676, o_STM32_TX_Byte_c_675, o_STM32_TX_Byte_c_674, 
            o_STM32_TX_Byte_c_673, o_STM32_TX_Byte_c_672, o_STM32_TX_Byte_c_671, 
            o_STM32_TX_Byte_c_670, o_STM32_TX_Byte_c_669, o_STM32_TX_Byte_c_668, 
            o_STM32_TX_Byte_c_667, o_STM32_TX_Byte_c_666, o_STM32_TX_Byte_c_665, 
            o_STM32_TX_Byte_c_664, o_STM32_TX_Byte_c_663, o_STM32_TX_Byte_c_662, 
            o_STM32_TX_Byte_c_661, o_STM32_TX_Byte_c_660, o_STM32_TX_Byte_c_659, 
            o_STM32_TX_Byte_c_658, o_STM32_TX_Byte_c_657, o_STM32_TX_Byte_c_656, 
            o_STM32_TX_Byte_c_655, o_STM32_TX_Byte_c_654, o_STM32_TX_Byte_c_653, 
            o_STM32_TX_Byte_c_652, o_STM32_TX_Byte_c_651, o_STM32_TX_Byte_c_650, 
            o_STM32_TX_Byte_c_649, o_STM32_TX_Byte_c_648, o_STM32_TX_Byte_c_647, 
            o_STM32_TX_Byte_c_646, o_STM32_TX_Byte_c_645, o_STM32_TX_Byte_c_644, 
            o_STM32_TX_Byte_c_643, o_STM32_TX_Byte_c_642, o_STM32_TX_Byte_c_641, 
            o_STM32_TX_Byte_c_640, o_STM32_TX_Byte_c_639, o_STM32_TX_Byte_c_638, 
            o_STM32_TX_Byte_c_637, o_STM32_TX_Byte_c_636, o_STM32_TX_Byte_c_635, 
            o_STM32_TX_Byte_c_634, o_STM32_TX_Byte_c_633, o_STM32_TX_Byte_c_632, 
            o_STM32_TX_Byte_c_631, o_STM32_TX_Byte_c_630, o_STM32_TX_Byte_c_629, 
            o_STM32_TX_Byte_c_628, o_STM32_TX_Byte_c_627, o_STM32_TX_Byte_c_626, 
            o_STM32_TX_Byte_c_625, o_STM32_TX_Byte_c_624, o_STM32_TX_Byte_c_623, 
            o_STM32_TX_Byte_c_622, o_STM32_TX_Byte_c_621, o_STM32_TX_Byte_c_620, 
            o_STM32_TX_Byte_c_619, o_STM32_TX_Byte_c_618, o_STM32_TX_Byte_c_617, 
            o_STM32_TX_Byte_c_616, o_STM32_TX_Byte_c_615, o_STM32_TX_Byte_c_614, 
            o_STM32_TX_Byte_c_613, o_STM32_TX_Byte_c_612, o_STM32_TX_Byte_c_611, 
            o_STM32_TX_Byte_c_610, o_STM32_TX_Byte_c_609, o_STM32_TX_Byte_c_608, 
            o_STM32_TX_Byte_c_607, o_STM32_TX_Byte_c_606, o_STM32_TX_Byte_c_605, 
            o_STM32_TX_Byte_c_604, o_STM32_TX_Byte_c_603, o_STM32_TX_Byte_c_602, 
            o_STM32_TX_Byte_c_601, o_STM32_TX_Byte_c_600, o_STM32_TX_Byte_c_599, 
            o_STM32_TX_Byte_c_598, o_STM32_TX_Byte_c_597, o_STM32_TX_Byte_c_596, 
            o_STM32_TX_Byte_c_595, o_STM32_TX_Byte_c_594, o_STM32_TX_Byte_c_593, 
            o_STM32_TX_Byte_c_592, o_STM32_TX_Byte_c_591, o_STM32_TX_Byte_c_590, 
            o_STM32_TX_Byte_c_589, o_STM32_TX_Byte_c_588, o_STM32_TX_Byte_c_587, 
            o_STM32_TX_Byte_c_586, o_STM32_TX_Byte_c_585, o_STM32_TX_Byte_c_584, 
            o_STM32_TX_Byte_c_583, o_STM32_TX_Byte_c_582, o_STM32_TX_Byte_c_581, 
            o_STM32_TX_Byte_c_580, o_STM32_TX_Byte_c_579, o_STM32_TX_Byte_c_578, 
            o_STM32_TX_Byte_c_577, o_STM32_TX_Byte_c_576, o_STM32_TX_Byte_c_575, 
            o_STM32_TX_Byte_c_574, o_STM32_TX_Byte_c_573, o_STM32_TX_Byte_c_572, 
            o_STM32_TX_Byte_c_571, o_STM32_TX_Byte_c_570, o_STM32_TX_Byte_c_569, 
            o_STM32_TX_Byte_c_568, o_STM32_TX_Byte_c_567, o_STM32_TX_Byte_c_566, 
            o_STM32_TX_Byte_c_565, o_STM32_TX_Byte_c_564, o_STM32_TX_Byte_c_563, 
            o_STM32_TX_Byte_c_562, o_STM32_TX_Byte_c_561, o_STM32_TX_Byte_c_560, 
            o_STM32_TX_Byte_c_559, o_STM32_TX_Byte_c_558, o_STM32_TX_Byte_c_557, 
            o_STM32_TX_Byte_c_556, o_STM32_TX_Byte_c_555, o_STM32_TX_Byte_c_554, 
            o_STM32_TX_Byte_c_553, o_STM32_TX_Byte_c_552, o_STM32_TX_Byte_c_551, 
            o_STM32_TX_Byte_c_550, o_STM32_TX_Byte_c_549, o_STM32_TX_Byte_c_548, 
            o_STM32_TX_Byte_c_547, o_STM32_TX_Byte_c_546, o_STM32_TX_Byte_c_545, 
            o_STM32_TX_Byte_c_544, o_STM32_TX_Byte_c_543, o_STM32_TX_Byte_c_542, 
            o_STM32_TX_Byte_c_541, o_STM32_TX_Byte_c_540, o_STM32_TX_Byte_c_539, 
            o_STM32_TX_Byte_c_538, o_STM32_TX_Byte_c_537, o_STM32_TX_Byte_c_536, 
            o_STM32_TX_Byte_c_535, o_STM32_TX_Byte_c_534, o_STM32_TX_Byte_c_533, 
            o_STM32_TX_Byte_c_532, o_STM32_TX_Byte_c_531, o_STM32_TX_Byte_c_530, 
            o_STM32_TX_Byte_c_529, o_STM32_TX_Byte_c_528, o_STM32_TX_Byte_c_527, 
            o_STM32_TX_Byte_c_526, o_STM32_TX_Byte_c_525, o_STM32_TX_Byte_c_524, 
            o_STM32_TX_Byte_c_523, o_STM32_TX_Byte_c_522, o_STM32_TX_Byte_c_521, 
            o_STM32_TX_Byte_c_520, o_STM32_TX_Byte_c_519, o_STM32_TX_Byte_c_518, 
            o_STM32_TX_Byte_c_517, o_STM32_TX_Byte_c_516, o_STM32_TX_Byte_c_515, 
            o_STM32_TX_Byte_c_514, o_STM32_TX_Byte_c_513, o_STM32_TX_Byte_c_512, 
            o_STM32_TX_Byte_c_511, o_STM32_TX_Byte_c_510, o_STM32_TX_Byte_c_509, 
            o_STM32_TX_Byte_c_508, o_STM32_TX_Byte_c_507, o_STM32_TX_Byte_c_506, 
            o_STM32_TX_Byte_c_505, o_STM32_TX_Byte_c_504, o_STM32_TX_Byte_c_503, 
            o_STM32_TX_Byte_c_502, o_STM32_TX_Byte_c_501, o_STM32_TX_Byte_c_500, 
            o_STM32_TX_Byte_c_499, o_STM32_TX_Byte_c_498, o_STM32_TX_Byte_c_497, 
            o_STM32_TX_Byte_c_496, o_STM32_TX_Byte_c_495, o_STM32_TX_Byte_c_494, 
            o_STM32_TX_Byte_c_493, o_STM32_TX_Byte_c_492, o_STM32_TX_Byte_c_491, 
            o_STM32_TX_Byte_c_490, o_STM32_TX_Byte_c_489, o_STM32_TX_Byte_c_488, 
            o_STM32_TX_Byte_c_487, o_STM32_TX_Byte_c_486, o_STM32_TX_Byte_c_485, 
            o_STM32_TX_Byte_c_484, o_STM32_TX_Byte_c_483, o_STM32_TX_Byte_c_482, 
            o_STM32_TX_Byte_c_481, o_STM32_TX_Byte_c_480, o_STM32_TX_Byte_c_479, 
            o_STM32_TX_Byte_c_478, o_STM32_TX_Byte_c_477, o_STM32_TX_Byte_c_476, 
            o_STM32_TX_Byte_c_475, o_STM32_TX_Byte_c_474, o_STM32_TX_Byte_c_473, 
            o_STM32_TX_Byte_c_472, o_STM32_TX_Byte_c_471, o_STM32_TX_Byte_c_470, 
            o_STM32_TX_Byte_c_469, o_STM32_TX_Byte_c_468, o_STM32_TX_Byte_c_467, 
            o_STM32_TX_Byte_c_466, o_STM32_TX_Byte_c_465, o_STM32_TX_Byte_c_464, 
            o_STM32_TX_Byte_c_463, o_STM32_TX_Byte_c_462, o_STM32_TX_Byte_c_461, 
            o_STM32_TX_Byte_c_460, o_STM32_TX_Byte_c_459, o_STM32_TX_Byte_c_458, 
            o_STM32_TX_Byte_c_457, o_STM32_TX_Byte_c_456, o_STM32_TX_Byte_c_455, 
            o_STM32_TX_Byte_c_454, o_STM32_TX_Byte_c_453, o_STM32_TX_Byte_c_452, 
            o_STM32_TX_Byte_c_451, o_STM32_TX_Byte_c_450, o_STM32_TX_Byte_c_449, 
            o_STM32_TX_Byte_c_448, o_STM32_TX_Byte_c_447, o_STM32_TX_Byte_c_446, 
            o_STM32_TX_Byte_c_445, o_STM32_TX_Byte_c_444, o_STM32_TX_Byte_c_443, 
            o_STM32_TX_Byte_c_442, o_STM32_TX_Byte_c_441, o_STM32_TX_Byte_c_440, 
            o_STM32_TX_Byte_c_439, o_STM32_TX_Byte_c_438, o_STM32_TX_Byte_c_437, 
            o_STM32_TX_Byte_c_436, o_STM32_TX_Byte_c_435, o_STM32_TX_Byte_c_434, 
            o_STM32_TX_Byte_c_433, o_STM32_TX_Byte_c_432, o_STM32_TX_Byte_c_431, 
            o_STM32_TX_Byte_c_430, o_STM32_TX_Byte_c_429, o_STM32_TX_Byte_c_428, 
            o_STM32_TX_Byte_c_427, o_STM32_TX_Byte_c_426, o_STM32_TX_Byte_c_425, 
            o_STM32_TX_Byte_c_424, o_STM32_TX_Byte_c_423, o_STM32_TX_Byte_c_422, 
            o_STM32_TX_Byte_c_421, o_STM32_TX_Byte_c_420, o_STM32_TX_Byte_c_419, 
            o_STM32_TX_Byte_c_418, o_STM32_TX_Byte_c_417, o_STM32_TX_Byte_c_416, 
            o_STM32_TX_Byte_c_415, o_STM32_TX_Byte_c_414, o_STM32_TX_Byte_c_413, 
            o_STM32_TX_Byte_c_412, o_STM32_TX_Byte_c_411, o_STM32_TX_Byte_c_410, 
            o_STM32_TX_Byte_c_409, o_STM32_TX_Byte_c_408, o_STM32_TX_Byte_c_407, 
            o_STM32_TX_Byte_c_406, o_STM32_TX_Byte_c_405, o_STM32_TX_Byte_c_404, 
            o_STM32_TX_Byte_c_403, o_STM32_TX_Byte_c_402, o_STM32_TX_Byte_c_401, 
            o_STM32_TX_Byte_c_400, o_STM32_TX_Byte_c_399, o_STM32_TX_Byte_c_398, 
            o_STM32_TX_Byte_c_397, o_STM32_TX_Byte_c_396, o_STM32_TX_Byte_c_395, 
            o_STM32_TX_Byte_c_394, o_STM32_TX_Byte_c_393, o_STM32_TX_Byte_c_392, 
            o_STM32_TX_Byte_c_391, o_STM32_TX_Byte_c_390, o_STM32_TX_Byte_c_389, 
            o_STM32_TX_Byte_c_388, o_STM32_TX_Byte_c_387, o_STM32_TX_Byte_c_386, 
            o_STM32_TX_Byte_c_385, o_STM32_TX_Byte_c_384, o_STM32_TX_Byte_c_383, 
            o_STM32_TX_Byte_c_382, o_STM32_TX_Byte_c_381, o_STM32_TX_Byte_c_380, 
            o_STM32_TX_Byte_c_379, o_STM32_TX_Byte_c_378, o_STM32_TX_Byte_c_377, 
            o_STM32_TX_Byte_c_376, o_STM32_TX_Byte_c_375, o_STM32_TX_Byte_c_374, 
            o_STM32_TX_Byte_c_373, o_STM32_TX_Byte_c_372, o_STM32_TX_Byte_c_371, 
            o_STM32_TX_Byte_c_370, o_STM32_TX_Byte_c_369, o_STM32_TX_Byte_c_368, 
            o_STM32_TX_Byte_c_367, o_STM32_TX_Byte_c_366, o_STM32_TX_Byte_c_365, 
            o_STM32_TX_Byte_c_364, o_STM32_TX_Byte_c_363, o_STM32_TX_Byte_c_362, 
            o_STM32_TX_Byte_c_361, o_STM32_TX_Byte_c_360, o_STM32_TX_Byte_c_359, 
            o_STM32_TX_Byte_c_358, o_STM32_TX_Byte_c_357, o_STM32_TX_Byte_c_356, 
            o_STM32_TX_Byte_c_355, o_STM32_TX_Byte_c_354, o_STM32_TX_Byte_c_353, 
            o_STM32_TX_Byte_c_352, o_STM32_TX_Byte_c_351, o_STM32_TX_Byte_c_350, 
            o_STM32_TX_Byte_c_349, o_STM32_TX_Byte_c_348, o_STM32_TX_Byte_c_347, 
            o_STM32_TX_Byte_c_346, o_STM32_TX_Byte_c_345, o_STM32_TX_Byte_c_344, 
            o_STM32_TX_Byte_c_343, o_STM32_TX_Byte_c_342, o_STM32_TX_Byte_c_341, 
            o_STM32_TX_Byte_c_340, o_STM32_TX_Byte_c_339, o_STM32_TX_Byte_c_338, 
            o_STM32_TX_Byte_c_337, o_STM32_TX_Byte_c_336, o_STM32_TX_Byte_c_335, 
            o_STM32_TX_Byte_c_334, o_STM32_TX_Byte_c_333, o_STM32_TX_Byte_c_332, 
            o_STM32_TX_Byte_c_331, o_STM32_TX_Byte_c_330, o_STM32_TX_Byte_c_329, 
            o_STM32_TX_Byte_c_328, o_STM32_TX_Byte_c_327, o_STM32_TX_Byte_c_326, 
            o_STM32_TX_Byte_c_325, o_STM32_TX_Byte_c_324, o_STM32_TX_Byte_c_323, 
            o_STM32_TX_Byte_c_322, o_STM32_TX_Byte_c_321, o_STM32_TX_Byte_c_320, 
            o_STM32_TX_Byte_c_319, o_STM32_TX_Byte_c_318, o_STM32_TX_Byte_c_317, 
            o_STM32_TX_Byte_c_316, o_STM32_TX_Byte_c_315, o_STM32_TX_Byte_c_314, 
            o_STM32_TX_Byte_c_313, o_STM32_TX_Byte_c_312, o_STM32_TX_Byte_c_311, 
            o_STM32_TX_Byte_c_310, o_STM32_TX_Byte_c_309, o_STM32_TX_Byte_c_308, 
            o_STM32_TX_Byte_c_307, o_STM32_TX_Byte_c_306, o_STM32_TX_Byte_c_305, 
            o_STM32_TX_Byte_c_304, o_STM32_TX_Byte_c_303, o_STM32_TX_Byte_c_302, 
            o_STM32_TX_Byte_c_301, o_STM32_TX_Byte_c_300, o_STM32_TX_Byte_c_299, 
            o_STM32_TX_Byte_c_298, o_STM32_TX_Byte_c_297, o_STM32_TX_Byte_c_296, 
            o_STM32_TX_Byte_c_295, o_STM32_TX_Byte_c_294, o_STM32_TX_Byte_c_293, 
            o_STM32_TX_Byte_c_292, o_STM32_TX_Byte_c_291, o_STM32_TX_Byte_c_290, 
            o_STM32_TX_Byte_c_289, o_STM32_TX_Byte_c_288, o_STM32_TX_Byte_c_287, 
            o_STM32_TX_Byte_c_286, o_STM32_TX_Byte_c_285, o_STM32_TX_Byte_c_284, 
            o_STM32_TX_Byte_c_283, o_STM32_TX_Byte_c_282, o_STM32_TX_Byte_c_281, 
            o_STM32_TX_Byte_c_280, o_STM32_TX_Byte_c_279, o_STM32_TX_Byte_c_278, 
            o_STM32_TX_Byte_c_277, o_STM32_TX_Byte_c_276, o_STM32_TX_Byte_c_275, 
            o_STM32_TX_Byte_c_274, o_STM32_TX_Byte_c_273, o_STM32_TX_Byte_c_272, 
            o_STM32_TX_Byte_c_271, o_STM32_TX_Byte_c_270, o_STM32_TX_Byte_c_269, 
            o_STM32_TX_Byte_c_268, o_STM32_TX_Byte_c_267, o_STM32_TX_Byte_c_266, 
            o_STM32_TX_Byte_c_265, o_STM32_TX_Byte_c_264, o_STM32_TX_Byte_c_263, 
            o_STM32_TX_Byte_c_262, o_STM32_TX_Byte_c_261, o_STM32_TX_Byte_c_260, 
            o_STM32_TX_Byte_c_259, o_STM32_TX_Byte_c_258, o_STM32_TX_Byte_c_257, 
            o_STM32_TX_Byte_c_256, o_STM32_TX_Byte_c_255, o_STM32_TX_Byte_c_254, 
            o_STM32_TX_Byte_c_253, o_STM32_TX_Byte_c_252, o_STM32_TX_Byte_c_251, 
            o_STM32_TX_Byte_c_250, o_STM32_TX_Byte_c_249, o_STM32_TX_Byte_c_248, 
            o_STM32_TX_Byte_c_247, o_STM32_TX_Byte_c_246, o_STM32_TX_Byte_c_245, 
            o_STM32_TX_Byte_c_244, o_STM32_TX_Byte_c_243, o_STM32_TX_Byte_c_242, 
            o_STM32_TX_Byte_c_241, o_STM32_TX_Byte_c_240, o_STM32_TX_Byte_c_239, 
            o_STM32_TX_Byte_c_238, o_STM32_TX_Byte_c_237, o_STM32_TX_Byte_c_236, 
            o_STM32_TX_Byte_c_235, o_STM32_TX_Byte_c_234, o_STM32_TX_Byte_c_233, 
            o_STM32_TX_Byte_c_232, o_STM32_TX_Byte_c_231, o_STM32_TX_Byte_c_230, 
            o_STM32_TX_Byte_c_229, o_STM32_TX_Byte_c_228, o_STM32_TX_Byte_c_227, 
            o_STM32_TX_Byte_c_226, o_STM32_TX_Byte_c_225, o_STM32_TX_Byte_c_224, 
            o_STM32_TX_Byte_c_223, o_STM32_TX_Byte_c_222, o_STM32_TX_Byte_c_221, 
            o_STM32_TX_Byte_c_220, o_STM32_TX_Byte_c_219, o_STM32_TX_Byte_c_218, 
            o_STM32_TX_Byte_c_217, o_STM32_TX_Byte_c_216, o_STM32_TX_Byte_c_215, 
            o_STM32_TX_Byte_c_214, o_STM32_TX_Byte_c_213, o_STM32_TX_Byte_c_212, 
            o_STM32_TX_Byte_c_211, o_STM32_TX_Byte_c_210, o_STM32_TX_Byte_c_209, 
            o_STM32_TX_Byte_c_208, o_STM32_TX_Byte_c_207, o_STM32_TX_Byte_c_206, 
            o_STM32_TX_Byte_c_205, o_STM32_TX_Byte_c_204, o_STM32_TX_Byte_c_203, 
            o_STM32_TX_Byte_c_202, o_STM32_TX_Byte_c_201, o_STM32_TX_Byte_c_200, 
            o_STM32_TX_Byte_c_199, o_STM32_TX_Byte_c_198, o_STM32_TX_Byte_c_197, 
            o_STM32_TX_Byte_c_196, o_STM32_TX_Byte_c_195, o_STM32_TX_Byte_c_194, 
            o_STM32_TX_Byte_c_193, o_STM32_TX_Byte_c_192, o_STM32_TX_Byte_c_191, 
            o_STM32_TX_Byte_c_190, o_STM32_TX_Byte_c_189, o_STM32_TX_Byte_c_188, 
            o_STM32_TX_Byte_c_187, o_STM32_TX_Byte_c_186, o_STM32_TX_Byte_c_185, 
            o_STM32_TX_Byte_c_184, o_STM32_TX_Byte_c_183, o_STM32_TX_Byte_c_182, 
            o_STM32_TX_Byte_c_181, o_STM32_TX_Byte_c_180, o_STM32_TX_Byte_c_179, 
            o_STM32_TX_Byte_c_178, o_STM32_TX_Byte_c_177, o_STM32_TX_Byte_c_176, 
            o_STM32_TX_Byte_c_175, o_STM32_TX_Byte_c_174, o_STM32_TX_Byte_c_173, 
            o_STM32_TX_Byte_c_172, o_STM32_TX_Byte_c_171, o_STM32_TX_Byte_c_170, 
            o_STM32_TX_Byte_c_169, o_STM32_TX_Byte_c_168, o_STM32_TX_Byte_c_167, 
            o_STM32_TX_Byte_c_166, o_STM32_TX_Byte_c_165, o_STM32_TX_Byte_c_164, 
            o_STM32_TX_Byte_c_163, o_STM32_TX_Byte_c_162, o_STM32_TX_Byte_c_161, 
            o_STM32_TX_Byte_c_160, o_STM32_TX_Byte_c_159, o_STM32_TX_Byte_c_158, 
            o_STM32_TX_Byte_c_157, o_STM32_TX_Byte_c_156, o_STM32_TX_Byte_c_155, 
            o_STM32_TX_Byte_c_154, o_STM32_TX_Byte_c_153, o_STM32_TX_Byte_c_152, 
            o_STM32_TX_Byte_c_151, o_STM32_TX_Byte_c_150, o_STM32_TX_Byte_c_149, 
            o_STM32_TX_Byte_c_148, o_STM32_TX_Byte_c_147, o_STM32_TX_Byte_c_146, 
            o_STM32_TX_Byte_c_145, o_STM32_TX_Byte_c_144, o_STM32_TX_Byte_c_143, 
            o_STM32_TX_Byte_c_142, o_STM32_SPI_Clk_c, o_STM32_TX_Byte_c_141, 
            o_STM32_TX_Byte_c_140, o_STM32_TX_Byte_c_139, o_STM32_TX_Byte_c_138, 
            o_STM32_TX_Byte_c_137, o_STM32_TX_Byte_c_136, o_STM32_TX_Byte_c_135, 
            o_STM32_TX_Byte_c_134, o_STM32_TX_Byte_c_133, o_STM32_TX_Byte_c_132, 
            o_STM32_TX_Byte_c_131, o_STM32_TX_Byte_c_130, o_STM32_TX_Byte_c_129, 
            o_STM32_TX_Byte_c_128, o_STM32_TX_Byte_c_127, o_STM32_TX_Byte_c_126, 
            o_STM32_TX_Byte_c_125, o_STM32_TX_Byte_c_124, o_STM32_TX_Byte_c_123, 
            o_STM32_TX_Byte_c_122, o_STM32_TX_Byte_c_121, o_STM32_TX_Byte_c_120, 
            o_STM32_TX_Byte_c_119, o_STM32_TX_Byte_c_118, o_STM32_TX_Byte_c_117, 
            o_STM32_TX_Byte_c_116, o_STM32_TX_Byte_c_115, o_STM32_TX_Byte_c_114, 
            o_STM32_TX_Byte_c_113, o_STM32_TX_Byte_c_112, o_STM32_TX_Byte_c_111, 
            o_STM32_TX_Byte_c_110, o_STM32_TX_Byte_c_109, o_STM32_TX_Byte_c_108, 
            o_STM32_TX_Byte_c_107, o_STM32_TX_Byte_c_106, o_STM32_TX_Byte_c_105, 
            o_STM32_TX_Byte_c_104, o_STM32_TX_Byte_c_103, o_STM32_TX_Byte_c_102, 
            o_STM32_TX_Byte_c_101, o_STM32_TX_Byte_c_100, o_STM32_TX_Byte_c_99, 
            o_STM32_TX_Byte_c_98, o_STM32_TX_Byte_c_97, o_STM32_TX_Byte_c_96, 
            o_STM32_TX_Byte_c_95, o_STM32_TX_Byte_c_94, o_STM32_TX_Byte_c_93, 
            o_STM32_TX_Byte_c_92, o_STM32_TX_Byte_c_91, o_STM32_TX_Byte_c_90, 
            o_STM32_TX_Byte_c_89, o_STM32_TX_Byte_c_88, o_STM32_TX_Byte_c_87, 
            o_STM32_TX_Byte_c_86, o_STM32_TX_Byte_c_85, o_STM32_TX_Byte_c_84, 
            o_STM32_TX_Byte_c_83, o_STM32_TX_Byte_c_82, o_STM32_TX_Byte_c_81, 
            o_STM32_TX_Byte_c_80, o_STM32_TX_Byte_c_79, o_STM32_TX_Byte_c_78, 
            o_STM32_TX_Byte_c_77, o_STM32_TX_Byte_c_76, o_STM32_TX_Byte_c_75, 
            o_STM32_TX_Byte_c_74, o_STM32_TX_Byte_c_73, o_STM32_TX_Byte_c_72, 
            o_STM32_TX_Byte_c_71, o_STM32_TX_Byte_c_70, o_STM32_TX_Byte_c_69, 
            o_STM32_TX_Byte_c_68, o_STM32_TX_Byte_c_67, o_STM32_TX_Byte_c_66, 
            o_STM32_TX_Byte_c_65, o_STM32_TX_Byte_c_64, o_STM32_TX_Byte_c_63, 
            o_STM32_TX_Byte_c_62, o_STM32_TX_Byte_c_61, o_STM32_TX_Byte_c_60, 
            o_STM32_TX_Byte_c_59, o_STM32_TX_Byte_c_58, o_STM32_TX_Byte_c_57, 
            o_STM32_TX_Byte_c_56, o_STM32_TX_Byte_c_55, o_STM32_TX_Byte_c_54, 
            o_STM32_TX_Byte_c_53, o_STM32_TX_Byte_c_52, o_STM32_TX_Byte_c_51, 
            o_STM32_TX_Byte_c_50, o_STM32_TX_Byte_c_49, maxfan_replicated_net_49, 
            o_STM32_TX_Byte_c_48, o_STM32_TX_Byte_c_47, o_STM32_TX_Byte_c_46, 
            o_STM32_TX_Byte_c_45, o_STM32_TX_Byte_c_44, o_STM32_TX_Byte_c_43, 
            o_STM32_TX_Byte_c_42, o_STM32_TX_Byte_c_41, o_STM32_TX_Byte_c_40, 
            o_STM32_TX_Byte_c_39, o_STM32_TX_Byte_c_38, o_STM32_TX_Byte_c_37, 
            o_STM32_TX_Byte_c_36, o_STM32_TX_Byte_c_35, o_STM32_TX_Byte_c_34, 
            o_STM32_TX_Byte_c_33, o_STM32_TX_Byte_c_32, o_STM32_TX_Byte_c_31, 
            o_STM32_TX_Byte_c_30, o_STM32_TX_Byte_c_29, o_STM32_TX_Byte_c_28, 
            o_STM32_TX_Byte_c_27, o_STM32_TX_Byte_c_26, o_STM32_TX_Byte_c_25, 
            o_STM32_TX_Byte_c_24, o_STM32_TX_Byte_c_23, o_STM32_TX_Byte_c_22, 
            o_STM32_TX_Byte_c_21, o_STM32_TX_Byte_c_20, o_STM32_TX_Byte_c_19, 
            o_STM32_TX_Byte_c_18, o_STM32_TX_Byte_c_17, o_STM32_TX_Byte_c_16, 
            o_STM32_TX_Byte_c_15, o_STM32_TX_Byte_c_14, o_STM32_TX_Byte_c_13, 
            o_STM32_TX_Byte_c_12, o_STM32_TX_Byte_c_11, o_STM32_TX_Byte_c_10, 
            o_STM32_TX_Byte_c_9, o_STM32_TX_Byte_c_8, o_STM32_TX_Byte_c_7, 
            o_STM32_TX_Byte_c_6, o_STM32_TX_Byte_c_5, o_STM32_TX_Byte_c_4, 
            o_STM32_TX_Byte_c_3, o_STM32_TX_Byte_c_2, o_STM32_TX_Byte_c_1);
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=25, LSE_RCOL=50, LSE_LLINE=225, LSE_RLINE=225, lineinfo="@9(146[5],185[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_2__N_2151[0]), 
            .SP(n38513), .CK(i_Clk_c), .SR(n51852), .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(num_of_bits_per_packet=1024) 
//

module \SPI_Master(num_of_bits_per_packet=1024) (output w_Master_Ready, input o_STM32_TX_Byte_c_0, 
            input o_STM32_TX_DV_c, input i_Clk_c, input n51852, input n51849, 
            output o_STM32_RX_Byte_Rising_c_0, input n51850, input n51853, 
            output o_STM32_SPI_MOSI_c, input GND_net, input VCC_net, output o_STM32_RX_DV_c, 
            input n51854, output o_STM32_RX_Byte_Rising_c_1023, output o_STM32_RX_Byte_Rising_c_1022, 
            output o_STM32_RX_Byte_Rising_c_1021, output o_STM32_RX_Byte_Rising_c_1020, 
            output o_STM32_RX_Byte_Rising_c_1019, output o_STM32_RX_Byte_Rising_c_1018, 
            output o_STM32_RX_Byte_Rising_c_1017, output o_STM32_RX_Byte_Rising_c_1016, 
            output o_STM32_RX_Byte_Rising_c_1015, output o_STM32_RX_Byte_Rising_c_1014, 
            output o_STM32_RX_Byte_Rising_c_1013, output o_STM32_RX_Byte_Rising_c_1012, 
            output o_STM32_RX_Byte_Rising_c_1011, output o_STM32_RX_Byte_Rising_c_1010, 
            output o_STM32_RX_Byte_Rising_c_1009, output o_STM32_RX_Byte_Rising_c_1008, 
            output o_STM32_RX_Byte_Rising_c_1007, output o_STM32_RX_Byte_Rising_c_1006, 
            output o_STM32_RX_Byte_Rising_c_1005, output o_STM32_RX_Byte_Rising_c_1004, 
            output o_STM32_RX_Byte_Rising_c_1003, output o_STM32_RX_Byte_Rising_c_1002, 
            output o_STM32_RX_Byte_Rising_c_1001, input n51848, output o_STM32_RX_Byte_Rising_c_1000, 
            output o_STM32_RX_Byte_Rising_c_999, output o_STM32_RX_Byte_Rising_c_998, 
            output o_STM32_RX_Byte_Rising_c_997, output o_STM32_RX_Byte_Rising_c_996, 
            output o_STM32_RX_Byte_Rising_c_995, output o_STM32_RX_Byte_Rising_c_994, 
            output o_STM32_RX_Byte_Rising_c_993, output o_STM32_RX_Byte_Rising_c_992, 
            output o_STM32_RX_Byte_Rising_c_991, output o_STM32_RX_Byte_Rising_c_990, 
            output o_STM32_RX_Byte_Rising_c_989, output o_STM32_RX_Byte_Rising_c_988, 
            output o_STM32_RX_Byte_Rising_c_987, output o_STM32_RX_Byte_Rising_c_986, 
            output o_STM32_RX_Byte_Rising_c_985, output o_STM32_RX_Byte_Rising_c_984, 
            output o_STM32_RX_Byte_Rising_c_983, output o_STM32_RX_Byte_Rising_c_982, 
            output o_STM32_RX_Byte_Rising_c_981, output o_STM32_RX_Byte_Rising_c_980, 
            output o_STM32_RX_Byte_Rising_c_979, output o_STM32_RX_Byte_Rising_c_978, 
            output o_STM32_RX_Byte_Rising_c_977, output o_STM32_RX_Byte_Rising_c_976, 
            output o_STM32_RX_Byte_Rising_c_975, output o_STM32_RX_Byte_Rising_c_974, 
            output o_STM32_RX_Byte_Rising_c_973, output o_STM32_RX_Byte_Rising_c_972, 
            output o_STM32_RX_Byte_Rising_c_971, output o_STM32_RX_Byte_Rising_c_970, 
            output o_STM32_RX_Byte_Rising_c_969, output o_STM32_RX_Byte_Rising_c_968, 
            output o_STM32_RX_Byte_Rising_c_967, output o_STM32_RX_Byte_Rising_c_966, 
            output o_STM32_RX_Byte_Rising_c_965, output o_STM32_RX_Byte_Rising_c_964, 
            output o_STM32_RX_Byte_Rising_c_963, output o_STM32_RX_Byte_Rising_c_962, 
            output o_STM32_RX_Byte_Rising_c_961, output o_STM32_RX_Byte_Rising_c_960, 
            output o_STM32_RX_Byte_Rising_c_959, output o_STM32_RX_Byte_Rising_c_958, 
            output o_STM32_RX_Byte_Rising_c_957, output o_STM32_RX_Byte_Rising_c_956, 
            output o_STM32_RX_Byte_Rising_c_955, output o_STM32_RX_Byte_Rising_c_954, 
            output o_STM32_RX_Byte_Rising_c_953, output o_STM32_RX_Byte_Rising_c_952, 
            output o_STM32_RX_Byte_Rising_c_951, output o_STM32_RX_Byte_Rising_c_950, 
            output o_STM32_RX_Byte_Rising_c_949, output o_STM32_RX_Byte_Rising_c_948, 
            output o_STM32_RX_Byte_Rising_c_947, output o_STM32_RX_Byte_Rising_c_946, 
            output o_STM32_RX_Byte_Rising_c_945, output o_STM32_RX_Byte_Rising_c_944, 
            output o_STM32_RX_Byte_Rising_c_943, output o_STM32_RX_Byte_Rising_c_942, 
            output o_STM32_RX_Byte_Rising_c_941, output o_STM32_RX_Byte_Rising_c_940, 
            output o_STM32_RX_Byte_Rising_c_939, output o_STM32_RX_Byte_Rising_c_938, 
            output o_STM32_RX_Byte_Rising_c_937, output o_STM32_RX_Byte_Rising_c_936, 
            output o_STM32_RX_Byte_Rising_c_935, output o_STM32_RX_Byte_Rising_c_934, 
            output o_STM32_RX_Byte_Rising_c_933, output o_STM32_RX_Byte_Rising_c_932, 
            output o_STM32_RX_Byte_Rising_c_931, output o_STM32_RX_Byte_Rising_c_930, 
            output o_STM32_RX_Byte_Rising_c_929, output o_STM32_RX_Byte_Rising_c_928, 
            output o_STM32_RX_Byte_Rising_c_927, output o_STM32_RX_Byte_Rising_c_926, 
            output o_STM32_RX_Byte_Rising_c_925, output o_STM32_RX_Byte_Rising_c_924, 
            output o_STM32_RX_Byte_Rising_c_923, output o_STM32_RX_Byte_Rising_c_922, 
            output o_STM32_RX_Byte_Rising_c_921, output o_STM32_RX_Byte_Rising_c_920, 
            output o_STM32_RX_Byte_Rising_c_919, output o_STM32_RX_Byte_Rising_c_918, 
            output o_STM32_RX_Byte_Rising_c_917, output o_STM32_RX_Byte_Rising_c_916, 
            output o_STM32_RX_Byte_Rising_c_915, output o_STM32_RX_Byte_Rising_c_914, 
            output o_STM32_RX_Byte_Rising_c_913, output o_STM32_RX_Byte_Rising_c_912, 
            output o_STM32_RX_Byte_Rising_c_911, output o_STM32_RX_Byte_Rising_c_910, 
            output o_STM32_RX_Byte_Rising_c_909, output o_STM32_RX_Byte_Rising_c_908, 
            output o_STM32_RX_Byte_Rising_c_907, output o_STM32_RX_Byte_Rising_c_906, 
            output o_STM32_RX_Byte_Rising_c_905, output o_STM32_RX_Byte_Rising_c_904, 
            output o_STM32_RX_Byte_Rising_c_903, output o_STM32_RX_Byte_Rising_c_902, 
            output o_STM32_RX_Byte_Rising_c_901, output o_STM32_RX_Byte_Rising_c_900, 
            output o_STM32_RX_Byte_Rising_c_899, output o_STM32_RX_Byte_Rising_c_898, 
            output o_STM32_RX_Byte_Rising_c_897, output o_STM32_RX_Byte_Rising_c_896, 
            output o_STM32_RX_Byte_Rising_c_895, output o_STM32_RX_Byte_Rising_c_894, 
            output o_STM32_RX_Byte_Rising_c_893, output o_STM32_RX_Byte_Rising_c_892, 
            output o_STM32_RX_Byte_Rising_c_891, output o_STM32_RX_Byte_Rising_c_890, 
            output o_STM32_RX_Byte_Rising_c_889, output o_STM32_RX_Byte_Rising_c_888, 
            output o_STM32_RX_Byte_Rising_c_887, output o_STM32_RX_Byte_Rising_c_886, 
            output o_STM32_RX_Byte_Rising_c_885, output o_STM32_RX_Byte_Rising_c_884, 
            output o_STM32_RX_Byte_Rising_c_883, output o_STM32_RX_Byte_Rising_c_882, 
            output o_STM32_RX_Byte_Rising_c_881, output o_STM32_RX_Byte_Rising_c_880, 
            output o_STM32_RX_Byte_Rising_c_879, output o_STM32_RX_Byte_Rising_c_878, 
            output o_STM32_RX_Byte_Rising_c_877, output o_STM32_RX_Byte_Rising_c_876, 
            output o_STM32_RX_Byte_Rising_c_875, output o_STM32_RX_Byte_Rising_c_874, 
            output o_STM32_RX_Byte_Rising_c_873, output o_STM32_RX_Byte_Rising_c_872, 
            output o_STM32_RX_Byte_Rising_c_871, output o_STM32_RX_Byte_Rising_c_870, 
            output o_STM32_RX_Byte_Rising_c_869, output o_STM32_RX_Byte_Rising_c_868, 
            output o_STM32_RX_Byte_Rising_c_867, output o_STM32_RX_Byte_Rising_c_866, 
            output o_STM32_RX_Byte_Rising_c_865, output o_STM32_RX_Byte_Rising_c_864, 
            output o_STM32_RX_Byte_Rising_c_863, output o_STM32_RX_Byte_Rising_c_862, 
            output o_STM32_RX_Byte_Rising_c_861, output o_STM32_RX_Byte_Rising_c_860, 
            output o_STM32_RX_Byte_Rising_c_859, output o_STM32_RX_Byte_Rising_c_858, 
            output o_STM32_RX_Byte_Rising_c_857, output o_STM32_RX_Byte_Rising_c_856, 
            output o_STM32_RX_Byte_Rising_c_855, output o_STM32_RX_Byte_Rising_c_854, 
            output o_STM32_RX_Byte_Rising_c_853, output o_STM32_RX_Byte_Rising_c_852, 
            output o_STM32_RX_Byte_Rising_c_851, output o_STM32_RX_Byte_Rising_c_850, 
            output o_STM32_RX_Byte_Rising_c_849, output o_STM32_RX_Byte_Rising_c_848, 
            output o_STM32_RX_Byte_Rising_c_847, output o_STM32_RX_Byte_Rising_c_846, 
            output o_STM32_RX_Byte_Rising_c_845, output o_STM32_RX_Byte_Rising_c_844, 
            output o_STM32_RX_Byte_Rising_c_843, output o_STM32_RX_Byte_Rising_c_842, 
            output o_STM32_RX_Byte_Rising_c_841, output o_STM32_RX_Byte_Rising_c_840, 
            output o_STM32_RX_Byte_Rising_c_839, output o_STM32_RX_Byte_Rising_c_838, 
            output o_STM32_RX_Byte_Rising_c_837, output o_STM32_RX_Byte_Rising_c_836, 
            output o_STM32_RX_Byte_Rising_c_835, output o_STM32_RX_Byte_Rising_c_834, 
            output o_STM32_RX_Byte_Rising_c_833, output o_STM32_RX_Byte_Rising_c_832, 
            output o_STM32_RX_Byte_Rising_c_831, output o_STM32_RX_Byte_Rising_c_830, 
            output o_STM32_RX_Byte_Rising_c_829, output o_STM32_RX_Byte_Rising_c_828, 
            output o_STM32_RX_Byte_Rising_c_827, output o_STM32_RX_Byte_Rising_c_826, 
            output o_STM32_RX_Byte_Rising_c_825, output o_STM32_RX_Byte_Rising_c_824, 
            output o_STM32_RX_Byte_Rising_c_823, output o_STM32_RX_Byte_Rising_c_822, 
            output o_STM32_RX_Byte_Rising_c_821, output o_STM32_RX_Byte_Rising_c_820, 
            output o_STM32_RX_Byte_Rising_c_819, output o_STM32_RX_Byte_Rising_c_818, 
            output o_STM32_RX_Byte_Rising_c_817, output o_STM32_RX_Byte_Rising_c_816, 
            output o_STM32_RX_Byte_Rising_c_815, output o_STM32_RX_Byte_Rising_c_814, 
            output o_STM32_RX_Byte_Rising_c_813, output o_STM32_RX_Byte_Rising_c_812, 
            output o_STM32_RX_Byte_Rising_c_811, output o_STM32_RX_Byte_Rising_c_810, 
            output o_STM32_RX_Byte_Rising_c_809, output o_STM32_RX_Byte_Rising_c_808, 
            output o_STM32_RX_Byte_Rising_c_807, output o_STM32_RX_Byte_Rising_c_806, 
            output o_STM32_RX_Byte_Rising_c_805, output o_STM32_RX_Byte_Rising_c_804, 
            output o_STM32_RX_Byte_Rising_c_803, output o_STM32_RX_Byte_Rising_c_802, 
            output o_STM32_RX_Byte_Rising_c_801, output o_STM32_RX_Byte_Rising_c_800, 
            output o_STM32_RX_Byte_Rising_c_799, output o_STM32_RX_Byte_Rising_c_798, 
            output o_STM32_RX_Byte_Rising_c_797, output o_STM32_RX_Byte_Rising_c_796, 
            output o_STM32_RX_Byte_Rising_c_795, output o_STM32_RX_Byte_Rising_c_794, 
            output o_STM32_RX_Byte_Rising_c_793, output o_STM32_RX_Byte_Rising_c_792, 
            output o_STM32_RX_Byte_Rising_c_791, output o_STM32_RX_Byte_Rising_c_790, 
            output o_STM32_RX_Byte_Rising_c_789, output o_STM32_RX_Byte_Rising_c_788, 
            output o_STM32_RX_Byte_Rising_c_787, output o_STM32_RX_Byte_Rising_c_786, 
            output o_STM32_RX_Byte_Rising_c_785, output o_STM32_RX_Byte_Rising_c_784, 
            output o_STM32_RX_Byte_Rising_c_783, output o_STM32_RX_Byte_Rising_c_782, 
            output o_STM32_RX_Byte_Rising_c_781, output o_STM32_RX_Byte_Rising_c_780, 
            output o_STM32_RX_Byte_Rising_c_779, output o_STM32_RX_Byte_Rising_c_778, 
            output o_STM32_RX_Byte_Rising_c_777, output o_STM32_RX_Byte_Rising_c_776, 
            output o_STM32_RX_Byte_Rising_c_775, output o_STM32_RX_Byte_Rising_c_774, 
            output o_STM32_RX_Byte_Rising_c_773, output o_STM32_RX_Byte_Rising_c_772, 
            output o_STM32_RX_Byte_Rising_c_771, output o_STM32_RX_Byte_Rising_c_770, 
            output o_STM32_RX_Byte_Rising_c_769, output o_STM32_RX_Byte_Rising_c_768, 
            output o_STM32_RX_Byte_Rising_c_767, output o_STM32_RX_Byte_Rising_c_766, 
            output o_STM32_RX_Byte_Rising_c_765, output o_STM32_RX_Byte_Rising_c_764, 
            output o_STM32_RX_Byte_Rising_c_763, output o_STM32_RX_Byte_Rising_c_762, 
            output o_STM32_RX_Byte_Rising_c_761, output o_STM32_RX_Byte_Rising_c_760, 
            output o_STM32_RX_Byte_Rising_c_759, output o_STM32_RX_Byte_Rising_c_758, 
            output o_STM32_RX_Byte_Rising_c_757, output o_STM32_RX_Byte_Rising_c_756, 
            output o_STM32_RX_Byte_Rising_c_755, output o_STM32_RX_Byte_Rising_c_754, 
            output o_STM32_RX_Byte_Rising_c_753, output o_STM32_RX_Byte_Rising_c_752, 
            output o_STM32_RX_Byte_Rising_c_751, output o_STM32_RX_Byte_Rising_c_750, 
            output o_STM32_RX_Byte_Rising_c_749, output o_STM32_RX_Byte_Rising_c_748, 
            output o_STM32_RX_Byte_Rising_c_747, output o_STM32_RX_Byte_Rising_c_746, 
            output o_STM32_RX_Byte_Rising_c_745, output o_STM32_RX_Byte_Rising_c_744, 
            output o_STM32_RX_Byte_Rising_c_743, output o_STM32_RX_Byte_Rising_c_742, 
            output o_STM32_RX_Byte_Rising_c_741, output o_STM32_RX_Byte_Rising_c_740, 
            output o_STM32_RX_Byte_Rising_c_739, output o_STM32_RX_Byte_Rising_c_738, 
            output o_STM32_RX_Byte_Rising_c_737, output o_STM32_RX_Byte_Rising_c_736, 
            output o_STM32_RX_Byte_Rising_c_735, output o_STM32_RX_Byte_Rising_c_734, 
            output o_STM32_RX_Byte_Rising_c_733, output o_STM32_RX_Byte_Rising_c_732, 
            output o_STM32_RX_Byte_Rising_c_731, output o_STM32_RX_Byte_Rising_c_730, 
            output o_STM32_RX_Byte_Rising_c_729, output o_STM32_RX_Byte_Rising_c_728, 
            output o_STM32_RX_Byte_Rising_c_727, output o_STM32_RX_Byte_Rising_c_726, 
            output o_STM32_RX_Byte_Rising_c_725, output o_STM32_RX_Byte_Rising_c_724, 
            output o_STM32_RX_Byte_Rising_c_723, output o_STM32_RX_Byte_Rising_c_722, 
            output o_STM32_RX_Byte_Rising_c_721, output o_STM32_RX_Byte_Rising_c_720, 
            output o_STM32_RX_Byte_Rising_c_719, output o_STM32_RX_Byte_Rising_c_718, 
            output o_STM32_RX_Byte_Rising_c_717, output o_STM32_RX_Byte_Rising_c_716, 
            output o_STM32_RX_Byte_Rising_c_715, output o_STM32_RX_Byte_Rising_c_714, 
            output o_STM32_RX_Byte_Rising_c_713, output o_STM32_RX_Byte_Rising_c_712, 
            output o_STM32_RX_Byte_Rising_c_711, output o_STM32_RX_Byte_Rising_c_710, 
            output o_STM32_RX_Byte_Rising_c_709, output o_STM32_RX_Byte_Rising_c_708, 
            output o_STM32_RX_Byte_Rising_c_707, output o_STM32_RX_Byte_Rising_c_706, 
            output o_STM32_RX_Byte_Rising_c_705, output o_STM32_RX_Byte_Rising_c_704, 
            output o_STM32_RX_Byte_Rising_c_703, output o_STM32_RX_Byte_Rising_c_702, 
            output o_STM32_RX_Byte_Rising_c_701, output o_STM32_RX_Byte_Rising_c_700, 
            output o_STM32_RX_Byte_Rising_c_699, output o_STM32_RX_Byte_Rising_c_698, 
            output o_STM32_RX_Byte_Rising_c_697, output o_STM32_RX_Byte_Rising_c_696, 
            output o_STM32_RX_Byte_Rising_c_695, output o_STM32_RX_Byte_Rising_c_694, 
            output o_STM32_RX_Byte_Rising_c_693, output o_STM32_RX_Byte_Rising_c_692, 
            output o_STM32_RX_Byte_Rising_c_691, output o_STM32_RX_Byte_Rising_c_690, 
            output o_STM32_RX_Byte_Rising_c_689, output o_STM32_RX_Byte_Rising_c_688, 
            output o_STM32_RX_Byte_Rising_c_687, output o_STM32_RX_Byte_Rising_c_686, 
            output o_STM32_RX_Byte_Rising_c_685, output o_STM32_RX_Byte_Rising_c_684, 
            output o_STM32_RX_Byte_Rising_c_683, output o_STM32_RX_Byte_Rising_c_682, 
            output o_STM32_RX_Byte_Rising_c_681, output o_STM32_RX_Byte_Rising_c_680, 
            output o_STM32_RX_Byte_Rising_c_679, output o_STM32_RX_Byte_Rising_c_678, 
            output o_STM32_RX_Byte_Rising_c_677, output o_STM32_RX_Byte_Rising_c_676, 
            output o_STM32_RX_Byte_Rising_c_675, output o_STM32_RX_Byte_Rising_c_674, 
            output o_STM32_RX_Byte_Rising_c_673, output o_STM32_RX_Byte_Rising_c_672, 
            output o_STM32_RX_Byte_Rising_c_671, output o_STM32_RX_Byte_Rising_c_670, 
            output o_STM32_RX_Byte_Rising_c_669, output o_STM32_RX_Byte_Rising_c_668, 
            output o_STM32_RX_Byte_Rising_c_667, output o_STM32_RX_Byte_Rising_c_666, 
            output o_STM32_RX_Byte_Rising_c_665, output o_STM32_RX_Byte_Rising_c_664, 
            output o_STM32_RX_Byte_Rising_c_663, output o_STM32_RX_Byte_Rising_c_662, 
            output o_STM32_RX_Byte_Rising_c_661, output o_STM32_RX_Byte_Rising_c_660, 
            output o_STM32_RX_Byte_Rising_c_659, output o_STM32_RX_Byte_Rising_c_658, 
            output o_STM32_RX_Byte_Rising_c_657, output o_STM32_RX_Byte_Rising_c_656, 
            output o_STM32_RX_Byte_Rising_c_655, output o_STM32_RX_Byte_Rising_c_654, 
            output o_STM32_RX_Byte_Rising_c_653, output o_STM32_RX_Byte_Rising_c_652, 
            output o_STM32_RX_Byte_Rising_c_651, output o_STM32_RX_Byte_Rising_c_650, 
            output o_STM32_RX_Byte_Rising_c_649, output o_STM32_RX_Byte_Rising_c_648, 
            output o_STM32_RX_Byte_Rising_c_647, output o_STM32_RX_Byte_Rising_c_646, 
            output o_STM32_RX_Byte_Rising_c_645, output o_STM32_RX_Byte_Rising_c_644, 
            output o_STM32_RX_Byte_Rising_c_643, output o_STM32_RX_Byte_Rising_c_642, 
            output o_STM32_RX_Byte_Rising_c_641, output o_STM32_RX_Byte_Rising_c_640, 
            output o_STM32_RX_Byte_Rising_c_639, output o_STM32_RX_Byte_Rising_c_638, 
            output o_STM32_RX_Byte_Rising_c_637, output o_STM32_RX_Byte_Rising_c_636, 
            output o_STM32_RX_Byte_Rising_c_635, output o_STM32_RX_Byte_Rising_c_634, 
            output o_STM32_RX_Byte_Rising_c_633, output o_STM32_RX_Byte_Rising_c_632, 
            output o_STM32_RX_Byte_Rising_c_631, output o_STM32_RX_Byte_Rising_c_630, 
            output o_STM32_RX_Byte_Rising_c_629, output o_STM32_RX_Byte_Rising_c_628, 
            output o_STM32_RX_Byte_Rising_c_627, output o_STM32_RX_Byte_Rising_c_626, 
            output o_STM32_RX_Byte_Rising_c_625, output o_STM32_RX_Byte_Rising_c_624, 
            output o_STM32_RX_Byte_Rising_c_623, output o_STM32_RX_Byte_Rising_c_622, 
            output o_STM32_RX_Byte_Rising_c_621, output o_STM32_RX_Byte_Rising_c_620, 
            output o_STM32_RX_Byte_Rising_c_619, output o_STM32_RX_Byte_Rising_c_618, 
            output o_STM32_RX_Byte_Rising_c_617, output o_STM32_RX_Byte_Rising_c_616, 
            output o_STM32_RX_Byte_Rising_c_615, output o_STM32_RX_Byte_Rising_c_614, 
            output o_STM32_RX_Byte_Rising_c_613, output o_STM32_RX_Byte_Rising_c_612, 
            output o_STM32_RX_Byte_Rising_c_611, output o_STM32_RX_Byte_Rising_c_610, 
            output o_STM32_RX_Byte_Rising_c_609, output o_STM32_RX_Byte_Rising_c_608, 
            output o_STM32_RX_Byte_Rising_c_607, output o_STM32_RX_Byte_Rising_c_606, 
            output o_STM32_RX_Byte_Rising_c_605, output o_STM32_RX_Byte_Rising_c_604, 
            output o_STM32_RX_Byte_Rising_c_603, output o_STM32_RX_Byte_Rising_c_602, 
            output o_STM32_RX_Byte_Rising_c_601, output o_STM32_RX_Byte_Rising_c_600, 
            output o_STM32_RX_Byte_Rising_c_599, output o_STM32_RX_Byte_Rising_c_598, 
            output o_STM32_RX_Byte_Rising_c_597, output o_STM32_RX_Byte_Rising_c_596, 
            output o_STM32_RX_Byte_Rising_c_595, output o_STM32_RX_Byte_Rising_c_594, 
            output o_STM32_RX_Byte_Rising_c_593, output o_STM32_RX_Byte_Rising_c_592, 
            output o_STM32_RX_Byte_Rising_c_591, output o_STM32_RX_Byte_Rising_c_590, 
            output o_STM32_RX_Byte_Rising_c_589, output o_STM32_RX_Byte_Rising_c_588, 
            output o_STM32_RX_Byte_Rising_c_587, output o_STM32_RX_Byte_Rising_c_586, 
            output o_STM32_RX_Byte_Rising_c_585, output o_STM32_RX_Byte_Rising_c_584, 
            output o_STM32_RX_Byte_Rising_c_583, output o_STM32_RX_Byte_Rising_c_582, 
            output o_STM32_RX_Byte_Rising_c_581, output o_STM32_RX_Byte_Rising_c_580, 
            output o_STM32_RX_Byte_Rising_c_579, output o_STM32_RX_Byte_Rising_c_578, 
            output o_STM32_RX_Byte_Rising_c_577, output o_STM32_RX_Byte_Rising_c_576, 
            output o_STM32_RX_Byte_Rising_c_575, output o_STM32_RX_Byte_Rising_c_574, 
            output o_STM32_RX_Byte_Rising_c_573, output o_STM32_RX_Byte_Rising_c_572, 
            output o_STM32_RX_Byte_Rising_c_571, output o_STM32_RX_Byte_Rising_c_570, 
            output o_STM32_RX_Byte_Rising_c_569, output o_STM32_RX_Byte_Rising_c_568, 
            output o_STM32_RX_Byte_Rising_c_567, output o_STM32_RX_Byte_Rising_c_566, 
            output o_STM32_RX_Byte_Rising_c_565, output o_STM32_RX_Byte_Rising_c_564, 
            output o_STM32_RX_Byte_Rising_c_563, output o_STM32_RX_Byte_Rising_c_562, 
            output o_STM32_RX_Byte_Rising_c_561, output o_STM32_RX_Byte_Rising_c_560, 
            output o_STM32_RX_Byte_Rising_c_559, output o_STM32_RX_Byte_Rising_c_558, 
            output o_STM32_RX_Byte_Rising_c_557, output o_STM32_RX_Byte_Rising_c_556, 
            output o_STM32_RX_Byte_Rising_c_555, output o_STM32_RX_Byte_Rising_c_554, 
            output o_STM32_RX_Byte_Rising_c_553, output o_STM32_RX_Byte_Rising_c_552, 
            output o_STM32_RX_Byte_Rising_c_551, output o_STM32_RX_Byte_Rising_c_550, 
            output o_STM32_RX_Byte_Rising_c_549, output o_STM32_RX_Byte_Rising_c_548, 
            output o_STM32_RX_Byte_Rising_c_547, output o_STM32_RX_Byte_Rising_c_546, 
            output o_STM32_RX_Byte_Rising_c_545, output o_STM32_RX_Byte_Rising_c_544, 
            output o_STM32_RX_Byte_Rising_c_543, output o_STM32_RX_Byte_Rising_c_542, 
            output o_STM32_RX_Byte_Rising_c_541, output o_STM32_RX_Byte_Rising_c_540, 
            output o_STM32_RX_Byte_Rising_c_539, output o_STM32_RX_Byte_Rising_c_538, 
            output o_STM32_RX_Byte_Rising_c_537, output o_STM32_RX_Byte_Rising_c_536, 
            output o_STM32_RX_Byte_Rising_c_535, output o_STM32_RX_Byte_Rising_c_534, 
            output o_STM32_RX_Byte_Rising_c_533, output o_STM32_RX_Byte_Rising_c_532, 
            output o_STM32_RX_Byte_Rising_c_531, output o_STM32_RX_Byte_Rising_c_530, 
            output o_STM32_RX_Byte_Rising_c_529, output o_STM32_RX_Byte_Rising_c_528, 
            output o_STM32_RX_Byte_Rising_c_527, output o_STM32_RX_Byte_Rising_c_526, 
            output o_STM32_RX_Byte_Rising_c_525, output o_STM32_RX_Byte_Rising_c_524, 
            output o_STM32_RX_Byte_Rising_c_523, output o_STM32_RX_Byte_Rising_c_522, 
            output o_STM32_RX_Byte_Rising_c_521, output o_STM32_RX_Byte_Rising_c_520, 
            output o_STM32_RX_Byte_Rising_c_519, output o_STM32_RX_Byte_Rising_c_518, 
            output o_STM32_RX_Byte_Rising_c_517, output o_STM32_RX_Byte_Rising_c_516, 
            output o_STM32_RX_Byte_Rising_c_515, output o_STM32_RX_Byte_Rising_c_514, 
            output o_STM32_RX_Byte_Rising_c_513, output o_STM32_RX_Byte_Rising_c_512, 
            output o_STM32_RX_Byte_Rising_c_511, output o_STM32_RX_Byte_Rising_c_510, 
            output o_STM32_RX_Byte_Rising_c_509, output o_STM32_RX_Byte_Rising_c_508, 
            output o_STM32_RX_Byte_Rising_c_507, output o_STM32_RX_Byte_Rising_c_506, 
            output o_STM32_RX_Byte_Rising_c_505, output o_STM32_RX_Byte_Rising_c_504, 
            output o_STM32_RX_Byte_Rising_c_503, output o_STM32_RX_Byte_Rising_c_502, 
            output o_STM32_RX_Byte_Rising_c_501, output o_STM32_RX_Byte_Rising_c_500, 
            output o_STM32_RX_Byte_Rising_c_499, output o_STM32_RX_Byte_Rising_c_498, 
            output o_STM32_RX_Byte_Rising_c_497, output o_STM32_RX_Byte_Rising_c_496, 
            output o_STM32_RX_Byte_Rising_c_495, output o_STM32_RX_Byte_Rising_c_494, 
            output o_STM32_RX_Byte_Rising_c_493, output o_STM32_RX_Byte_Rising_c_492, 
            output o_STM32_RX_Byte_Rising_c_491, output o_STM32_RX_Byte_Rising_c_490, 
            output o_STM32_RX_Byte_Rising_c_489, output o_STM32_RX_Byte_Rising_c_488, 
            output o_STM32_RX_Byte_Rising_c_487, output o_STM32_RX_Byte_Rising_c_486, 
            output o_STM32_RX_Byte_Rising_c_485, output o_STM32_RX_Byte_Rising_c_484, 
            output o_STM32_RX_Byte_Rising_c_483, output o_STM32_RX_Byte_Rising_c_482, 
            output o_STM32_RX_Byte_Rising_c_481, output o_STM32_RX_Byte_Rising_c_480, 
            output o_STM32_RX_Byte_Rising_c_479, output o_STM32_RX_Byte_Rising_c_478, 
            output o_STM32_RX_Byte_Rising_c_477, output o_STM32_RX_Byte_Rising_c_476, 
            output o_STM32_RX_Byte_Rising_c_475, output o_STM32_RX_Byte_Rising_c_474, 
            output o_STM32_RX_Byte_Rising_c_473, output o_STM32_RX_Byte_Rising_c_472, 
            output o_STM32_RX_Byte_Rising_c_471, output o_STM32_RX_Byte_Rising_c_470, 
            output o_STM32_RX_Byte_Rising_c_469, output o_STM32_RX_Byte_Rising_c_468, 
            output o_STM32_RX_Byte_Rising_c_467, output o_STM32_RX_Byte_Rising_c_466, 
            output o_STM32_RX_Byte_Rising_c_465, output o_STM32_RX_Byte_Rising_c_464, 
            output o_STM32_RX_Byte_Rising_c_463, output o_STM32_RX_Byte_Rising_c_462, 
            output o_STM32_RX_Byte_Rising_c_461, output o_STM32_RX_Byte_Rising_c_460, 
            output o_STM32_RX_Byte_Rising_c_459, output o_STM32_RX_Byte_Rising_c_458, 
            output o_STM32_RX_Byte_Rising_c_457, output o_STM32_RX_Byte_Rising_c_456, 
            output o_STM32_RX_Byte_Rising_c_455, output o_STM32_RX_Byte_Rising_c_454, 
            output o_STM32_RX_Byte_Rising_c_453, output o_STM32_RX_Byte_Rising_c_452, 
            output o_STM32_RX_Byte_Rising_c_451, output o_STM32_RX_Byte_Rising_c_450, 
            output o_STM32_RX_Byte_Rising_c_449, output o_STM32_RX_Byte_Rising_c_448, 
            output o_STM32_RX_Byte_Rising_c_447, output o_STM32_RX_Byte_Rising_c_446, 
            output o_STM32_RX_Byte_Rising_c_445, output o_STM32_RX_Byte_Rising_c_444, 
            output o_STM32_RX_Byte_Rising_c_443, output o_STM32_RX_Byte_Rising_c_442, 
            output o_STM32_RX_Byte_Rising_c_441, output o_STM32_RX_Byte_Rising_c_440, 
            output o_STM32_RX_Byte_Rising_c_439, output o_STM32_RX_Byte_Rising_c_438, 
            output o_STM32_RX_Byte_Rising_c_437, output o_STM32_RX_Byte_Rising_c_436, 
            output o_STM32_RX_Byte_Rising_c_435, output o_STM32_RX_Byte_Rising_c_434, 
            output o_STM32_RX_Byte_Rising_c_433, output o_STM32_RX_Byte_Rising_c_432, 
            output o_STM32_RX_Byte_Rising_c_431, output o_STM32_RX_Byte_Rising_c_430, 
            output o_STM32_RX_Byte_Rising_c_429, output o_STM32_RX_Byte_Rising_c_428, 
            output o_STM32_RX_Byte_Rising_c_427, output o_STM32_RX_Byte_Rising_c_426, 
            output o_STM32_RX_Byte_Rising_c_425, output o_STM32_RX_Byte_Rising_c_424, 
            output o_STM32_RX_Byte_Rising_c_423, output o_STM32_RX_Byte_Rising_c_422, 
            output o_STM32_RX_Byte_Rising_c_421, output o_STM32_RX_Byte_Rising_c_420, 
            output o_STM32_RX_Byte_Rising_c_419, output o_STM32_RX_Byte_Rising_c_418, 
            output o_STM32_RX_Byte_Rising_c_417, output o_STM32_RX_Byte_Rising_c_416, 
            output o_STM32_RX_Byte_Rising_c_415, output o_STM32_RX_Byte_Rising_c_414, 
            output o_STM32_RX_Byte_Rising_c_413, output o_STM32_RX_Byte_Rising_c_412, 
            output o_STM32_RX_Byte_Rising_c_411, output o_STM32_RX_Byte_Rising_c_410, 
            output o_STM32_RX_Byte_Rising_c_409, output o_STM32_RX_Byte_Rising_c_408, 
            output o_STM32_RX_Byte_Rising_c_407, output o_STM32_RX_Byte_Rising_c_406, 
            output o_STM32_RX_Byte_Rising_c_405, output o_STM32_RX_Byte_Rising_c_404, 
            output o_STM32_RX_Byte_Rising_c_403, output o_STM32_RX_Byte_Rising_c_402, 
            output o_STM32_RX_Byte_Rising_c_401, output o_STM32_RX_Byte_Rising_c_400, 
            output o_STM32_RX_Byte_Rising_c_399, output o_STM32_RX_Byte_Rising_c_398, 
            output o_STM32_RX_Byte_Rising_c_397, output o_STM32_RX_Byte_Rising_c_396, 
            output o_STM32_RX_Byte_Rising_c_395, output o_STM32_RX_Byte_Rising_c_394, 
            output o_STM32_RX_Byte_Rising_c_393, output o_STM32_RX_Byte_Rising_c_392, 
            output o_STM32_RX_Byte_Rising_c_391, output o_STM32_RX_Byte_Rising_c_390, 
            output o_STM32_RX_Byte_Rising_c_389, output o_STM32_RX_Byte_Rising_c_388, 
            output o_STM32_RX_Byte_Rising_c_387, output o_STM32_RX_Byte_Rising_c_386, 
            output o_STM32_RX_Byte_Rising_c_385, output o_STM32_RX_Byte_Rising_c_384, 
            output o_STM32_RX_Byte_Rising_c_383, output o_STM32_RX_Byte_Rising_c_382, 
            output o_STM32_RX_Byte_Rising_c_381, output o_STM32_RX_Byte_Rising_c_380, 
            output o_STM32_RX_Byte_Rising_c_379, output o_STM32_RX_Byte_Rising_c_378, 
            output o_STM32_RX_Byte_Rising_c_377, output o_STM32_RX_Byte_Rising_c_376, 
            output o_STM32_RX_Byte_Rising_c_375, output o_STM32_RX_Byte_Rising_c_374, 
            output o_STM32_RX_Byte_Rising_c_373, output o_STM32_RX_Byte_Rising_c_372, 
            output o_STM32_RX_Byte_Rising_c_371, output o_STM32_RX_Byte_Rising_c_370, 
            output o_STM32_RX_Byte_Rising_c_369, output o_STM32_RX_Byte_Rising_c_368, 
            output o_STM32_RX_Byte_Rising_c_367, output o_STM32_RX_Byte_Rising_c_366, 
            output o_STM32_RX_Byte_Rising_c_365, output o_STM32_RX_Byte_Rising_c_364, 
            output o_STM32_RX_Byte_Rising_c_363, output o_STM32_RX_Byte_Rising_c_362, 
            output o_STM32_RX_Byte_Rising_c_361, output o_STM32_RX_Byte_Rising_c_360, 
            output o_STM32_RX_Byte_Rising_c_359, output o_STM32_RX_Byte_Rising_c_358, 
            output o_STM32_RX_Byte_Rising_c_357, output o_STM32_RX_Byte_Rising_c_356, 
            output o_STM32_RX_Byte_Rising_c_355, output o_STM32_RX_Byte_Rising_c_354, 
            output o_STM32_RX_Byte_Rising_c_353, output o_STM32_RX_Byte_Rising_c_352, 
            output o_STM32_RX_Byte_Rising_c_351, output o_STM32_RX_Byte_Rising_c_350, 
            output o_STM32_RX_Byte_Rising_c_349, output o_STM32_RX_Byte_Rising_c_348, 
            output o_STM32_RX_Byte_Rising_c_347, output o_STM32_RX_Byte_Rising_c_346, 
            output o_STM32_RX_Byte_Rising_c_345, output o_STM32_RX_Byte_Rising_c_344, 
            output o_STM32_RX_Byte_Rising_c_343, output o_STM32_RX_Byte_Rising_c_342, 
            output o_STM32_RX_Byte_Rising_c_341, output o_STM32_RX_Byte_Rising_c_340, 
            output o_STM32_RX_Byte_Rising_c_339, output o_STM32_RX_Byte_Rising_c_338, 
            output o_STM32_RX_Byte_Rising_c_337, output o_STM32_RX_Byte_Rising_c_336, 
            output o_STM32_RX_Byte_Rising_c_335, output o_STM32_RX_Byte_Rising_c_334, 
            output o_STM32_RX_Byte_Rising_c_333, output o_STM32_RX_Byte_Rising_c_332, 
            output o_STM32_RX_Byte_Rising_c_331, output o_STM32_RX_Byte_Rising_c_330, 
            output o_STM32_RX_Byte_Rising_c_329, output o_STM32_RX_Byte_Rising_c_328, 
            output o_STM32_RX_Byte_Rising_c_327, output o_STM32_RX_Byte_Rising_c_326, 
            output o_STM32_RX_Byte_Rising_c_325, output o_STM32_RX_Byte_Rising_c_324, 
            output o_STM32_RX_Byte_Rising_c_323, output o_STM32_RX_Byte_Rising_c_322, 
            output o_STM32_RX_Byte_Rising_c_321, output o_STM32_RX_Byte_Rising_c_320, 
            output o_STM32_RX_Byte_Rising_c_319, output o_STM32_RX_Byte_Rising_c_318, 
            output o_STM32_RX_Byte_Rising_c_317, output o_STM32_RX_Byte_Rising_c_316, 
            output o_STM32_RX_Byte_Rising_c_315, output o_STM32_RX_Byte_Rising_c_314, 
            output o_STM32_RX_Byte_Rising_c_313, output o_STM32_RX_Byte_Rising_c_312, 
            output o_STM32_RX_Byte_Rising_c_311, output o_STM32_RX_Byte_Rising_c_310, 
            output o_STM32_RX_Byte_Rising_c_309, output o_STM32_RX_Byte_Rising_c_308, 
            output o_STM32_RX_Byte_Rising_c_307, output o_STM32_RX_Byte_Rising_c_306, 
            output o_STM32_RX_Byte_Rising_c_305, output o_STM32_RX_Byte_Rising_c_304, 
            output o_STM32_RX_Byte_Rising_c_303, output o_STM32_RX_Byte_Rising_c_302, 
            output o_STM32_RX_Byte_Rising_c_301, output o_STM32_RX_Byte_Rising_c_300, 
            output o_STM32_RX_Byte_Rising_c_299, output o_STM32_RX_Byte_Rising_c_298, 
            output o_STM32_RX_Byte_Rising_c_297, output o_STM32_RX_Byte_Rising_c_296, 
            output o_STM32_RX_Byte_Rising_c_295, output o_STM32_RX_Byte_Rising_c_294, 
            output o_STM32_RX_Byte_Rising_c_293, output o_STM32_RX_Byte_Rising_c_292, 
            output o_STM32_RX_Byte_Rising_c_291, output o_STM32_RX_Byte_Rising_c_290, 
            output o_STM32_RX_Byte_Rising_c_289, output o_STM32_RX_Byte_Rising_c_288, 
            output o_STM32_RX_Byte_Rising_c_287, output o_STM32_RX_Byte_Rising_c_286, 
            output o_STM32_RX_Byte_Rising_c_285, output o_STM32_RX_Byte_Rising_c_284, 
            output o_STM32_RX_Byte_Rising_c_283, output o_STM32_RX_Byte_Rising_c_282, 
            output o_STM32_RX_Byte_Rising_c_281, output o_STM32_RX_Byte_Rising_c_280, 
            output o_STM32_RX_Byte_Rising_c_279, output o_STM32_RX_Byte_Rising_c_278, 
            output o_STM32_RX_Byte_Rising_c_277, output o_STM32_RX_Byte_Rising_c_276, 
            output o_STM32_RX_Byte_Rising_c_275, output o_STM32_RX_Byte_Rising_c_274, 
            output o_STM32_RX_Byte_Rising_c_273, output o_STM32_RX_Byte_Rising_c_272, 
            output o_STM32_RX_Byte_Rising_c_271, output o_STM32_RX_Byte_Rising_c_270, 
            output o_STM32_RX_Byte_Rising_c_269, output o_STM32_RX_Byte_Rising_c_268, 
            output o_STM32_RX_Byte_Rising_c_267, output o_STM32_RX_Byte_Rising_c_266, 
            output o_STM32_RX_Byte_Rising_c_265, output o_STM32_RX_Byte_Rising_c_264, 
            output o_STM32_RX_Byte_Rising_c_263, output o_STM32_RX_Byte_Rising_c_262, 
            output o_STM32_RX_Byte_Rising_c_261, output o_STM32_RX_Byte_Rising_c_260, 
            output o_STM32_RX_Byte_Rising_c_259, output o_STM32_RX_Byte_Rising_c_258, 
            output o_STM32_RX_Byte_Rising_c_257, output o_STM32_RX_Byte_Rising_c_256, 
            output o_STM32_RX_Byte_Rising_c_255, output o_STM32_RX_Byte_Rising_c_254, 
            output o_STM32_RX_Byte_Rising_c_253, output o_STM32_RX_Byte_Rising_c_252, 
            output o_STM32_RX_Byte_Rising_c_251, output o_STM32_RX_Byte_Rising_c_250, 
            output o_STM32_RX_Byte_Rising_c_249, output o_STM32_RX_Byte_Rising_c_248, 
            output o_STM32_RX_Byte_Rising_c_247, output o_STM32_RX_Byte_Rising_c_246, 
            output o_STM32_RX_Byte_Rising_c_245, output o_STM32_RX_Byte_Rising_c_244, 
            output o_STM32_RX_Byte_Rising_c_243, output o_STM32_RX_Byte_Rising_c_242, 
            output o_STM32_RX_Byte_Rising_c_241, output o_STM32_RX_Byte_Rising_c_240, 
            output o_STM32_RX_Byte_Rising_c_239, output o_STM32_RX_Byte_Rising_c_238, 
            output o_STM32_RX_Byte_Rising_c_237, output o_STM32_RX_Byte_Rising_c_236, 
            output o_STM32_RX_Byte_Rising_c_235, output o_STM32_RX_Byte_Rising_c_234, 
            output o_STM32_RX_Byte_Rising_c_233, output o_STM32_RX_Byte_Rising_c_232, 
            output o_STM32_RX_Byte_Rising_c_231, output o_STM32_RX_Byte_Rising_c_230, 
            output o_STM32_RX_Byte_Rising_c_229, output o_STM32_RX_Byte_Rising_c_228, 
            output o_STM32_RX_Byte_Rising_c_227, output o_STM32_RX_Byte_Rising_c_226, 
            output o_STM32_RX_Byte_Rising_c_225, output o_STM32_RX_Byte_Rising_c_224, 
            output o_STM32_RX_Byte_Rising_c_223, output o_STM32_RX_Byte_Rising_c_222, 
            output o_STM32_RX_Byte_Rising_c_221, output o_STM32_RX_Byte_Rising_c_220, 
            output o_STM32_RX_Byte_Rising_c_219, output o_STM32_RX_Byte_Rising_c_218, 
            output o_STM32_RX_Byte_Rising_c_217, output o_STM32_RX_Byte_Rising_c_216, 
            output o_STM32_RX_Byte_Rising_c_215, output o_STM32_RX_Byte_Rising_c_214, 
            output o_STM32_RX_Byte_Rising_c_213, output o_STM32_RX_Byte_Rising_c_212, 
            output o_STM32_RX_Byte_Rising_c_211, output o_STM32_RX_Byte_Rising_c_210, 
            output o_STM32_RX_Byte_Rising_c_209, output o_STM32_RX_Byte_Rising_c_208, 
            output o_STM32_RX_Byte_Rising_c_207, output o_STM32_RX_Byte_Rising_c_206, 
            output o_STM32_RX_Byte_Rising_c_205, output o_STM32_RX_Byte_Rising_c_204, 
            output o_STM32_RX_Byte_Rising_c_203, output o_STM32_RX_Byte_Rising_c_202, 
            output o_STM32_RX_Byte_Rising_c_201, output o_STM32_RX_Byte_Rising_c_200, 
            output o_STM32_RX_Byte_Rising_c_199, output o_STM32_RX_Byte_Rising_c_198, 
            output o_STM32_RX_Byte_Rising_c_197, output o_STM32_RX_Byte_Rising_c_196, 
            output o_STM32_RX_Byte_Rising_c_195, output o_STM32_RX_Byte_Rising_c_194, 
            output o_STM32_RX_Byte_Rising_c_193, output o_STM32_RX_Byte_Rising_c_192, 
            output o_STM32_RX_Byte_Rising_c_191, output o_STM32_RX_Byte_Rising_c_190, 
            output o_STM32_RX_Byte_Rising_c_189, output o_STM32_RX_Byte_Rising_c_188, 
            output o_STM32_RX_Byte_Rising_c_187, output o_STM32_RX_Byte_Rising_c_186, 
            output o_STM32_RX_Byte_Rising_c_185, output o_STM32_RX_Byte_Rising_c_184, 
            output o_STM32_RX_Byte_Rising_c_183, output o_STM32_RX_Byte_Rising_c_182, 
            output o_STM32_RX_Byte_Rising_c_181, output o_STM32_RX_Byte_Rising_c_180, 
            output o_STM32_RX_Byte_Rising_c_179, output o_STM32_RX_Byte_Rising_c_178, 
            output o_STM32_RX_Byte_Rising_c_177, output o_STM32_RX_Byte_Rising_c_176, 
            output o_STM32_RX_Byte_Rising_c_175, output o_STM32_RX_Byte_Rising_c_174, 
            output o_STM32_RX_Byte_Rising_c_173, output o_STM32_RX_Byte_Rising_c_172, 
            output o_STM32_RX_Byte_Rising_c_171, output o_STM32_RX_Byte_Rising_c_170, 
            output o_STM32_RX_Byte_Rising_c_169, output o_STM32_RX_Byte_Rising_c_168, 
            output o_STM32_RX_Byte_Rising_c_167, output o_STM32_RX_Byte_Rising_c_166, 
            output o_STM32_RX_Byte_Rising_c_165, output o_STM32_RX_Byte_Rising_c_164, 
            output o_STM32_RX_Byte_Rising_c_163, output o_STM32_RX_Byte_Rising_c_162, 
            output o_STM32_RX_Byte_Rising_c_161, output o_STM32_RX_Byte_Rising_c_160, 
            output o_STM32_RX_Byte_Rising_c_159, output o_STM32_RX_Byte_Rising_c_158, 
            output o_STM32_RX_Byte_Rising_c_157, output o_STM32_RX_Byte_Rising_c_156, 
            output o_STM32_RX_Byte_Rising_c_155, output o_STM32_RX_Byte_Rising_c_154, 
            output o_STM32_RX_Byte_Rising_c_153, output o_STM32_RX_Byte_Rising_c_152, 
            output o_STM32_RX_Byte_Rising_c_151, output o_STM32_RX_Byte_Rising_c_150, 
            output o_STM32_RX_Byte_Rising_c_149, output o_STM32_RX_Byte_Rising_c_148, 
            output o_STM32_RX_Byte_Rising_c_147, output o_STM32_RX_Byte_Rising_c_146, 
            output o_STM32_RX_Byte_Rising_c_145, output o_STM32_RX_Byte_Rising_c_144, 
            output o_STM32_RX_Byte_Rising_c_143, output o_STM32_RX_Byte_Rising_c_142, 
            output o_STM32_RX_Byte_Rising_c_141, output o_STM32_RX_Byte_Rising_c_140, 
            output o_STM32_RX_Byte_Rising_c_139, output o_STM32_RX_Byte_Rising_c_138, 
            output o_STM32_RX_Byte_Rising_c_137, output o_STM32_RX_Byte_Rising_c_136, 
            output o_STM32_RX_Byte_Rising_c_135, output o_STM32_RX_Byte_Rising_c_134, 
            output o_STM32_RX_Byte_Rising_c_133, output o_STM32_RX_Byte_Rising_c_132, 
            output o_STM32_RX_Byte_Rising_c_131, output o_STM32_RX_Byte_Rising_c_130, 
            output o_STM32_RX_Byte_Rising_c_129, output o_STM32_RX_Byte_Rising_c_128, 
            output o_STM32_RX_Byte_Rising_c_127, output o_STM32_RX_Byte_Rising_c_126, 
            output o_STM32_RX_Byte_Rising_c_125, output o_STM32_RX_Byte_Rising_c_124, 
            output o_STM32_RX_Byte_Rising_c_123, output o_STM32_RX_Byte_Rising_c_122, 
            output o_STM32_RX_Byte_Rising_c_121, output o_STM32_RX_Byte_Rising_c_120, 
            output o_STM32_RX_Byte_Rising_c_119, output o_STM32_RX_Byte_Rising_c_118, 
            output o_STM32_RX_Byte_Rising_c_117, output o_STM32_RX_Byte_Rising_c_116, 
            output o_STM32_RX_Byte_Rising_c_115, output o_STM32_RX_Byte_Rising_c_114, 
            output o_STM32_RX_Byte_Rising_c_113, output o_STM32_RX_Byte_Rising_c_112, 
            output o_STM32_RX_Byte_Rising_c_111, output o_STM32_RX_Byte_Rising_c_110, 
            output o_STM32_RX_Byte_Rising_c_109, output o_STM32_RX_Byte_Rising_c_108, 
            output o_STM32_RX_Byte_Rising_c_107, output o_STM32_RX_Byte_Rising_c_106, 
            output o_STM32_RX_Byte_Rising_c_105, output o_STM32_RX_Byte_Rising_c_104, 
            output o_STM32_RX_Byte_Rising_c_103, output o_STM32_RX_Byte_Rising_c_102, 
            output o_STM32_RX_Byte_Rising_c_101, output o_STM32_RX_Byte_Rising_c_100, 
            output o_STM32_RX_Byte_Rising_c_99, output o_STM32_RX_Byte_Rising_c_98, 
            output o_STM32_RX_Byte_Rising_c_97, output o_STM32_RX_Byte_Rising_c_96, 
            output o_STM32_RX_Byte_Rising_c_95, output o_STM32_RX_Byte_Rising_c_94, 
            output o_STM32_RX_Byte_Rising_c_93, output o_STM32_RX_Byte_Rising_c_92, 
            output o_STM32_RX_Byte_Rising_c_91, output o_STM32_RX_Byte_Rising_c_90, 
            output o_STM32_RX_Byte_Rising_c_89, output o_STM32_RX_Byte_Rising_c_88, 
            output o_STM32_RX_Byte_Rising_c_87, output o_STM32_RX_Byte_Rising_c_86, 
            output o_STM32_RX_Byte_Rising_c_85, output o_STM32_RX_Byte_Rising_c_84, 
            output o_STM32_RX_Byte_Rising_c_83, output o_STM32_RX_Byte_Rising_c_82, 
            output o_STM32_RX_Byte_Rising_c_81, output o_STM32_RX_Byte_Rising_c_80, 
            output o_STM32_RX_Byte_Rising_c_79, output o_STM32_RX_Byte_Rising_c_78, 
            output o_STM32_RX_Byte_Rising_c_77, output o_STM32_RX_Byte_Rising_c_76, 
            output o_STM32_RX_Byte_Rising_c_75, output o_STM32_RX_Byte_Rising_c_74, 
            output o_STM32_RX_Byte_Rising_c_73, output o_STM32_RX_Byte_Rising_c_72, 
            output o_STM32_RX_Byte_Rising_c_71, output o_STM32_RX_Byte_Rising_c_70, 
            output o_STM32_RX_Byte_Rising_c_69, output o_STM32_RX_Byte_Rising_c_68, 
            output o_STM32_RX_Byte_Rising_c_67, output o_STM32_RX_Byte_Rising_c_66, 
            output o_STM32_RX_Byte_Rising_c_65, output o_STM32_RX_Byte_Rising_c_64, 
            output o_STM32_RX_Byte_Rising_c_63, output o_STM32_RX_Byte_Rising_c_62, 
            output o_STM32_RX_Byte_Rising_c_61, output o_STM32_RX_Byte_Rising_c_60, 
            output o_STM32_RX_Byte_Rising_c_59, output o_STM32_RX_Byte_Rising_c_58, 
            output o_STM32_RX_Byte_Rising_c_57, output o_STM32_RX_Byte_Rising_c_56, 
            output o_STM32_RX_Byte_Rising_c_55, output o_STM32_RX_Byte_Rising_c_54, 
            output o_STM32_RX_Byte_Rising_c_53, output o_STM32_RX_Byte_Rising_c_52, 
            output o_STM32_RX_Byte_Rising_c_51, output o_STM32_RX_Byte_Rising_c_50, 
            output o_STM32_RX_Byte_Rising_c_49, output o_STM32_RX_Byte_Rising_c_48, 
            output o_STM32_RX_Byte_Rising_c_47, output o_STM32_RX_Byte_Rising_c_46, 
            output o_STM32_RX_Byte_Rising_c_45, output o_STM32_RX_Byte_Rising_c_44, 
            output o_STM32_RX_Byte_Rising_c_43, output o_STM32_RX_Byte_Rising_c_42, 
            output o_STM32_RX_Byte_Rising_c_41, output o_STM32_RX_Byte_Rising_c_40, 
            output o_STM32_RX_Byte_Rising_c_39, output o_STM32_RX_Byte_Rising_c_38, 
            output o_STM32_RX_Byte_Rising_c_37, output o_STM32_RX_Byte_Rising_c_36, 
            output o_STM32_RX_Byte_Rising_c_35, output o_STM32_RX_Byte_Rising_c_34, 
            output o_STM32_RX_Byte_Rising_c_33, output o_STM32_RX_Byte_Rising_c_32, 
            output o_STM32_RX_Byte_Rising_c_31, output o_STM32_RX_Byte_Rising_c_30, 
            output o_STM32_RX_Byte_Rising_c_29, output o_STM32_RX_Byte_Rising_c_28, 
            output o_STM32_RX_Byte_Rising_c_27, output o_STM32_RX_Byte_Rising_c_26, 
            output o_STM32_RX_Byte_Rising_c_25, output o_STM32_RX_Byte_Rising_c_24, 
            output o_STM32_RX_Byte_Rising_c_23, output o_STM32_RX_Byte_Rising_c_22, 
            output o_STM32_RX_Byte_Rising_c_21, output o_STM32_RX_Byte_Rising_c_20, 
            output o_STM32_RX_Byte_Rising_c_19, output o_STM32_RX_Byte_Rising_c_18, 
            output o_STM32_RX_Byte_Rising_c_17, output o_STM32_RX_Byte_Rising_c_16, 
            output o_STM32_RX_Byte_Rising_c_15, output o_STM32_RX_Byte_Rising_c_14, 
            output o_STM32_RX_Byte_Rising_c_13, output o_STM32_RX_Byte_Rising_c_12, 
            output o_STM32_RX_Byte_Rising_c_11, output o_STM32_RX_Byte_Rising_c_10, 
            output o_STM32_RX_Byte_Rising_c_9, output o_STM32_RX_Byte_Rising_c_8, 
            output o_STM32_RX_Byte_Rising_c_7, output o_STM32_RX_Byte_Rising_c_6, 
            output o_STM32_RX_Byte_Rising_c_5, output o_STM32_RX_Byte_Rising_c_4, 
            output o_STM32_RX_Byte_Rising_c_3, output o_STM32_RX_Byte_Rising_c_2, 
            output o_STM32_RX_Byte_Rising_c_1, input o_STM32_TX_Byte_c_1023, 
            input o_STM32_TX_Byte_c_1022, input o_STM32_TX_Byte_c_1021, 
            input o_STM32_TX_Byte_c_1020, input o_STM32_TX_Byte_c_1019, 
            input o_STM32_TX_Byte_c_1018, input o_STM32_TX_Byte_c_1017, 
            input o_STM32_TX_Byte_c_1016, input o_STM32_TX_Byte_c_1015, 
            input o_STM32_TX_Byte_c_1014, input o_STM32_TX_Byte_c_1013, 
            input o_STM32_TX_Byte_c_1012, input o_STM32_TX_Byte_c_1011, 
            input o_STM32_TX_Byte_c_1010, input o_STM32_TX_Byte_c_1009, 
            input o_STM32_TX_Byte_c_1008, input o_STM32_TX_Byte_c_1007, 
            input o_STM32_TX_Byte_c_1006, input o_STM32_TX_Byte_c_1005, 
            input o_STM32_TX_Byte_c_1004, input o_STM32_TX_Byte_c_1003, 
            input o_STM32_TX_Byte_c_1002, input o_STM32_TX_Byte_c_1001, 
            input o_STM32_TX_Byte_c_1000, input o_STM32_TX_Byte_c_999, input o_STM32_TX_Byte_c_998, 
            input o_STM32_TX_Byte_c_997, input o_STM32_TX_Byte_c_996, input o_STM32_TX_Byte_c_995, 
            input o_STM32_TX_Byte_c_994, input o_STM32_TX_Byte_c_993, input o_STM32_TX_Byte_c_992, 
            input o_STM32_TX_Byte_c_991, input o_STM32_TX_Byte_c_990, input o_STM32_TX_Byte_c_989, 
            input o_STM32_TX_Byte_c_988, input o_STM32_TX_Byte_c_987, input o_STM32_TX_Byte_c_986, 
            input o_STM32_TX_Byte_c_985, input o_STM32_TX_Byte_c_984, input o_STM32_TX_Byte_c_983, 
            input o_STM32_TX_Byte_c_982, input o_STM32_TX_Byte_c_981, input o_STM32_TX_Byte_c_980, 
            input o_STM32_TX_Byte_c_979, input o_STM32_TX_Byte_c_978, input o_STM32_TX_Byte_c_977, 
            input o_STM32_TX_Byte_c_976, input o_STM32_TX_Byte_c_975, input o_STM32_TX_Byte_c_974, 
            input o_STM32_TX_Byte_c_973, input o_STM32_TX_Byte_c_972, input o_STM32_TX_Byte_c_971, 
            input o_STM32_TX_Byte_c_970, input o_STM32_TX_Byte_c_969, input o_STM32_TX_Byte_c_968, 
            input o_STM32_TX_Byte_c_967, input o_STM32_TX_Byte_c_966, input o_STM32_TX_Byte_c_965, 
            input o_STM32_TX_Byte_c_964, input o_STM32_TX_Byte_c_963, input o_STM32_TX_Byte_c_962, 
            input o_STM32_TX_Byte_c_961, input o_STM32_TX_Byte_c_960, input o_STM32_TX_Byte_c_959, 
            input o_STM32_TX_Byte_c_958, input o_STM32_TX_Byte_c_957, input o_STM32_TX_Byte_c_956, 
            input o_STM32_TX_Byte_c_955, input o_STM32_TX_Byte_c_954, input o_STM32_TX_Byte_c_953, 
            input o_STM32_TX_Byte_c_952, input o_STM32_TX_Byte_c_951, input o_STM32_TX_Byte_c_950, 
            input o_STM32_TX_Byte_c_949, input o_STM32_TX_Byte_c_948, input o_STM32_TX_Byte_c_947, 
            input o_STM32_TX_Byte_c_946, input o_STM32_TX_Byte_c_945, input o_STM32_TX_Byte_c_944, 
            input o_STM32_TX_Byte_c_943, input o_STM32_TX_Byte_c_942, input o_STM32_TX_Byte_c_941, 
            input o_STM32_TX_Byte_c_940, input o_STM32_TX_Byte_c_939, input o_STM32_TX_Byte_c_938, 
            input o_STM32_TX_Byte_c_937, input o_STM32_TX_Byte_c_936, input o_STM32_TX_Byte_c_935, 
            input o_STM32_TX_Byte_c_934, input o_STM32_TX_Byte_c_933, input o_STM32_TX_Byte_c_932, 
            input o_STM32_TX_Byte_c_931, input o_STM32_TX_Byte_c_930, input o_STM32_TX_Byte_c_929, 
            input o_STM32_TX_Byte_c_928, input o_STM32_TX_Byte_c_927, input o_STM32_TX_Byte_c_926, 
            input o_STM32_TX_Byte_c_925, input o_STM32_TX_Byte_c_924, input o_STM32_TX_Byte_c_923, 
            input o_STM32_TX_Byte_c_922, input o_STM32_TX_Byte_c_921, input o_STM32_TX_Byte_c_920, 
            input o_STM32_TX_Byte_c_919, input o_STM32_TX_Byte_c_918, input o_STM32_TX_Byte_c_917, 
            input o_STM32_TX_Byte_c_916, input o_STM32_TX_Byte_c_915, input o_STM32_TX_Byte_c_914, 
            input o_STM32_TX_Byte_c_913, input o_STM32_TX_Byte_c_912, input o_STM32_TX_Byte_c_911, 
            input o_STM32_TX_Byte_c_910, input o_STM32_TX_Byte_c_909, input o_STM32_TX_Byte_c_908, 
            input o_STM32_TX_Byte_c_907, input o_STM32_TX_Byte_c_906, input o_STM32_TX_Byte_c_905, 
            input o_STM32_TX_Byte_c_904, input o_STM32_TX_Byte_c_903, input o_STM32_TX_Byte_c_902, 
            input o_STM32_TX_Byte_c_901, input o_STM32_TX_Byte_c_900, input o_STM32_TX_Byte_c_899, 
            input o_STM32_TX_Byte_c_898, input o_STM32_TX_Byte_c_897, input o_STM32_TX_Byte_c_896, 
            input o_STM32_TX_Byte_c_895, input o_STM32_TX_Byte_c_894, input o_STM32_TX_Byte_c_893, 
            input o_STM32_TX_Byte_c_892, input o_STM32_TX_Byte_c_891, input o_STM32_TX_Byte_c_890, 
            input o_STM32_TX_Byte_c_889, input o_STM32_TX_Byte_c_888, input o_STM32_TX_Byte_c_887, 
            input o_STM32_TX_Byte_c_886, input o_STM32_TX_Byte_c_885, input o_STM32_TX_Byte_c_884, 
            input o_STM32_TX_Byte_c_883, input o_STM32_TX_Byte_c_882, input o_STM32_TX_Byte_c_881, 
            input o_STM32_TX_Byte_c_880, input n51851, input o_STM32_TX_Byte_c_879, 
            input o_STM32_TX_Byte_c_878, input o_STM32_TX_Byte_c_877, input o_STM32_TX_Byte_c_876, 
            input o_STM32_TX_Byte_c_875, input o_STM32_TX_Byte_c_874, input o_STM32_TX_Byte_c_873, 
            input o_STM32_TX_Byte_c_872, input o_STM32_TX_Byte_c_871, input o_STM32_TX_Byte_c_870, 
            input o_STM32_TX_Byte_c_869, input o_STM32_TX_Byte_c_868, input o_STM32_TX_Byte_c_867, 
            input o_STM32_TX_Byte_c_866, input o_STM32_TX_Byte_c_865, input o_STM32_TX_Byte_c_864, 
            input o_STM32_TX_Byte_c_863, input o_STM32_TX_Byte_c_862, input o_STM32_TX_Byte_c_861, 
            input o_STM32_TX_Byte_c_860, input o_STM32_TX_Byte_c_859, input o_STM32_TX_Byte_c_858, 
            input o_STM32_TX_Byte_c_857, input o_STM32_TX_Byte_c_856, input o_STM32_TX_Byte_c_855, 
            input o_STM32_TX_Byte_c_854, input o_STM32_TX_Byte_c_853, input o_STM32_TX_Byte_c_852, 
            input o_STM32_TX_Byte_c_851, input o_STM32_TX_Byte_c_850, input o_STM32_TX_Byte_c_849, 
            input o_STM32_TX_Byte_c_848, input o_STM32_TX_Byte_c_847, input o_STM32_TX_Byte_c_846, 
            input o_STM32_TX_Byte_c_845, input o_STM32_TX_Byte_c_844, input o_STM32_TX_Byte_c_843, 
            input o_STM32_TX_Byte_c_842, input o_STM32_TX_Byte_c_841, input o_STM32_TX_Byte_c_840, 
            input o_STM32_TX_Byte_c_839, input o_STM32_TX_Byte_c_838, input o_STM32_TX_Byte_c_837, 
            input o_STM32_TX_Byte_c_836, input o_STM32_TX_Byte_c_835, input o_STM32_TX_Byte_c_834, 
            input o_STM32_TX_Byte_c_833, input o_STM32_TX_Byte_c_832, input o_STM32_TX_Byte_c_831, 
            input o_STM32_TX_Byte_c_830, input o_STM32_TX_Byte_c_829, input o_STM32_TX_Byte_c_828, 
            input o_STM32_TX_Byte_c_827, input o_STM32_TX_Byte_c_826, input o_STM32_TX_Byte_c_825, 
            input o_STM32_TX_Byte_c_824, input o_STM32_TX_Byte_c_823, input o_STM32_TX_Byte_c_822, 
            input o_STM32_TX_Byte_c_821, input o_STM32_TX_Byte_c_820, input o_STM32_TX_Byte_c_819, 
            input o_STM32_TX_Byte_c_818, input o_STM32_TX_Byte_c_817, input o_STM32_TX_Byte_c_816, 
            input o_STM32_TX_Byte_c_815, input o_STM32_TX_Byte_c_814, input o_STM32_TX_Byte_c_813, 
            input o_STM32_TX_Byte_c_812, input o_STM32_TX_Byte_c_811, input o_STM32_TX_Byte_c_810, 
            input o_STM32_TX_Byte_c_809, input o_STM32_TX_Byte_c_808, input o_STM32_TX_Byte_c_807, 
            input o_STM32_TX_Byte_c_806, input o_STM32_TX_Byte_c_805, input o_STM32_TX_Byte_c_804, 
            input o_STM32_TX_Byte_c_803, input o_STM32_TX_Byte_c_802, input o_STM32_TX_Byte_c_801, 
            input o_STM32_TX_Byte_c_800, input o_STM32_TX_Byte_c_799, input o_STM32_TX_Byte_c_798, 
            input o_STM32_TX_Byte_c_797, input o_STM32_TX_Byte_c_796, input o_STM32_TX_Byte_c_795, 
            input o_STM32_TX_Byte_c_794, input o_STM32_TX_Byte_c_793, input o_STM32_TX_Byte_c_792, 
            input o_STM32_TX_Byte_c_791, input o_STM32_TX_Byte_c_790, input o_STM32_TX_Byte_c_789, 
            input o_STM32_TX_Byte_c_788, input o_STM32_TX_Byte_c_787, input o_STM32_TX_Byte_c_786, 
            input o_STM32_TX_Byte_c_785, input o_STM32_TX_Byte_c_784, input o_STM32_TX_Byte_c_783, 
            input o_STM32_TX_Byte_c_782, input o_STM32_TX_Byte_c_781, input o_STM32_TX_Byte_c_780, 
            input o_STM32_TX_Byte_c_779, input o_STM32_TX_Byte_c_778, input o_STM32_TX_Byte_c_777, 
            input o_STM32_TX_Byte_c_776, input o_STM32_TX_Byte_c_775, input o_STM32_TX_Byte_c_774, 
            input o_STM32_TX_Byte_c_773, input o_STM32_TX_Byte_c_772, input o_STM32_TX_Byte_c_771, 
            input o_STM32_TX_Byte_c_770, input o_STM32_TX_Byte_c_769, input o_STM32_TX_Byte_c_768, 
            input o_STM32_TX_Byte_c_767, input o_STM32_TX_Byte_c_766, input o_STM32_TX_Byte_c_765, 
            input o_STM32_TX_Byte_c_764, input o_STM32_TX_Byte_c_763, input o_STM32_TX_Byte_c_762, 
            input o_STM32_TX_Byte_c_761, input o_STM32_TX_Byte_c_760, input o_STM32_TX_Byte_c_759, 
            input o_STM32_TX_Byte_c_758, input o_STM32_TX_Byte_c_757, input o_STM32_TX_Byte_c_756, 
            input o_STM32_TX_Byte_c_755, input o_STM32_TX_Byte_c_754, input o_STM32_TX_Byte_c_753, 
            input o_STM32_TX_Byte_c_752, input o_STM32_TX_Byte_c_751, input o_STM32_TX_Byte_c_750, 
            input o_STM32_TX_Byte_c_749, input o_STM32_TX_Byte_c_748, input o_STM32_TX_Byte_c_747, 
            input o_STM32_TX_Byte_c_746, input o_STM32_TX_Byte_c_745, input o_STM32_TX_Byte_c_744, 
            input o_STM32_TX_Byte_c_743, input o_STM32_TX_Byte_c_742, input o_STM32_TX_Byte_c_741, 
            input o_STM32_TX_Byte_c_740, input o_STM32_TX_Byte_c_739, input o_STM32_TX_Byte_c_738, 
            input o_STM32_TX_Byte_c_737, input o_STM32_TX_Byte_c_736, input o_STM32_TX_Byte_c_735, 
            input o_STM32_TX_Byte_c_734, input o_STM32_TX_Byte_c_733, input o_STM32_TX_Byte_c_732, 
            input o_STM32_TX_Byte_c_731, input o_STM32_TX_Byte_c_730, input o_STM32_TX_Byte_c_729, 
            input o_STM32_TX_Byte_c_728, input o_STM32_TX_Byte_c_727, input o_STM32_TX_Byte_c_726, 
            input o_STM32_TX_Byte_c_725, input o_STM32_TX_Byte_c_724, input o_STM32_TX_Byte_c_723, 
            input o_STM32_TX_Byte_c_722, input o_STM32_TX_Byte_c_721, input o_STM32_TX_Byte_c_720, 
            input o_STM32_TX_Byte_c_719, input o_STM32_TX_Byte_c_718, input o_STM32_TX_Byte_c_717, 
            input o_STM32_TX_Byte_c_716, input o_STM32_TX_Byte_c_715, input o_STM32_TX_Byte_c_714, 
            input o_STM32_TX_Byte_c_713, input o_STM32_TX_Byte_c_712, input o_STM32_TX_Byte_c_711, 
            input o_STM32_TX_Byte_c_710, input o_STM32_TX_Byte_c_709, input o_STM32_TX_Byte_c_708, 
            input o_STM32_TX_Byte_c_707, input o_STM32_TX_Byte_c_706, input o_STM32_TX_Byte_c_705, 
            input o_STM32_TX_Byte_c_704, input o_STM32_TX_Byte_c_703, input o_STM32_TX_Byte_c_702, 
            input o_STM32_TX_Byte_c_701, input o_STM32_TX_Byte_c_700, input o_STM32_TX_Byte_c_699, 
            input o_STM32_TX_Byte_c_698, input o_STM32_TX_Byte_c_697, input o_STM32_TX_Byte_c_696, 
            input o_STM32_TX_Byte_c_695, input o_STM32_TX_Byte_c_694, input o_STM32_TX_Byte_c_693, 
            input o_STM32_TX_Byte_c_692, input o_STM32_TX_Byte_c_691, input o_STM32_TX_Byte_c_690, 
            input o_STM32_TX_Byte_c_689, input o_STM32_TX_Byte_c_688, input o_STM32_TX_Byte_c_687, 
            input o_STM32_TX_Byte_c_686, input o_STM32_TX_Byte_c_685, input o_STM32_TX_Byte_c_684, 
            input o_STM32_TX_Byte_c_683, input o_STM32_TX_Byte_c_682, input o_STM32_TX_Byte_c_681, 
            input o_STM32_TX_Byte_c_680, input o_STM32_TX_Byte_c_679, input o_STM32_TX_Byte_c_678, 
            input o_STM32_TX_Byte_c_677, input o_STM32_TX_Byte_c_676, input o_STM32_TX_Byte_c_675, 
            input o_STM32_TX_Byte_c_674, input o_STM32_TX_Byte_c_673, input o_STM32_TX_Byte_c_672, 
            input o_STM32_TX_Byte_c_671, input o_STM32_TX_Byte_c_670, input o_STM32_TX_Byte_c_669, 
            input o_STM32_TX_Byte_c_668, input o_STM32_TX_Byte_c_667, input o_STM32_TX_Byte_c_666, 
            input o_STM32_TX_Byte_c_665, input o_STM32_TX_Byte_c_664, input o_STM32_TX_Byte_c_663, 
            input o_STM32_TX_Byte_c_662, input o_STM32_TX_Byte_c_661, input o_STM32_TX_Byte_c_660, 
            input o_STM32_TX_Byte_c_659, input o_STM32_TX_Byte_c_658, input o_STM32_TX_Byte_c_657, 
            input o_STM32_TX_Byte_c_656, input o_STM32_TX_Byte_c_655, input o_STM32_TX_Byte_c_654, 
            input o_STM32_TX_Byte_c_653, input o_STM32_TX_Byte_c_652, input o_STM32_TX_Byte_c_651, 
            input o_STM32_TX_Byte_c_650, input o_STM32_TX_Byte_c_649, input o_STM32_TX_Byte_c_648, 
            input o_STM32_TX_Byte_c_647, input o_STM32_TX_Byte_c_646, input o_STM32_TX_Byte_c_645, 
            input o_STM32_TX_Byte_c_644, input o_STM32_TX_Byte_c_643, input o_STM32_TX_Byte_c_642, 
            input o_STM32_TX_Byte_c_641, input o_STM32_TX_Byte_c_640, input o_STM32_TX_Byte_c_639, 
            input o_STM32_TX_Byte_c_638, input o_STM32_TX_Byte_c_637, input o_STM32_TX_Byte_c_636, 
            input o_STM32_TX_Byte_c_635, input o_STM32_TX_Byte_c_634, input o_STM32_TX_Byte_c_633, 
            input o_STM32_TX_Byte_c_632, input o_STM32_TX_Byte_c_631, input o_STM32_TX_Byte_c_630, 
            input o_STM32_TX_Byte_c_629, input o_STM32_TX_Byte_c_628, input o_STM32_TX_Byte_c_627, 
            input o_STM32_TX_Byte_c_626, input o_STM32_TX_Byte_c_625, input o_STM32_TX_Byte_c_624, 
            input o_STM32_TX_Byte_c_623, input o_STM32_TX_Byte_c_622, input o_STM32_TX_Byte_c_621, 
            input o_STM32_TX_Byte_c_620, input o_STM32_TX_Byte_c_619, input o_STM32_TX_Byte_c_618, 
            input o_STM32_TX_Byte_c_617, input o_STM32_TX_Byte_c_616, input o_STM32_TX_Byte_c_615, 
            input o_STM32_TX_Byte_c_614, input o_STM32_TX_Byte_c_613, input o_STM32_TX_Byte_c_612, 
            input o_STM32_TX_Byte_c_611, input o_STM32_TX_Byte_c_610, input o_STM32_TX_Byte_c_609, 
            input o_STM32_TX_Byte_c_608, input o_STM32_TX_Byte_c_607, input o_STM32_TX_Byte_c_606, 
            input o_STM32_TX_Byte_c_605, input o_STM32_TX_Byte_c_604, input o_STM32_TX_Byte_c_603, 
            input o_STM32_TX_Byte_c_602, input o_STM32_TX_Byte_c_601, input o_STM32_TX_Byte_c_600, 
            input o_STM32_TX_Byte_c_599, input o_STM32_TX_Byte_c_598, input o_STM32_TX_Byte_c_597, 
            input o_STM32_TX_Byte_c_596, input o_STM32_TX_Byte_c_595, input o_STM32_TX_Byte_c_594, 
            input o_STM32_TX_Byte_c_593, input o_STM32_TX_Byte_c_592, input o_STM32_TX_Byte_c_591, 
            input o_STM32_TX_Byte_c_590, input o_STM32_TX_Byte_c_589, input o_STM32_TX_Byte_c_588, 
            input o_STM32_TX_Byte_c_587, input o_STM32_TX_Byte_c_586, input o_STM32_TX_Byte_c_585, 
            input o_STM32_TX_Byte_c_584, input o_STM32_TX_Byte_c_583, input o_STM32_TX_Byte_c_582, 
            input o_STM32_TX_Byte_c_581, input o_STM32_TX_Byte_c_580, input o_STM32_TX_Byte_c_579, 
            input o_STM32_TX_Byte_c_578, input o_STM32_TX_Byte_c_577, input o_STM32_TX_Byte_c_576, 
            input o_STM32_TX_Byte_c_575, input o_STM32_TX_Byte_c_574, input o_STM32_TX_Byte_c_573, 
            input o_STM32_TX_Byte_c_572, input o_STM32_TX_Byte_c_571, input o_STM32_TX_Byte_c_570, 
            input o_STM32_TX_Byte_c_569, input o_STM32_TX_Byte_c_568, input o_STM32_TX_Byte_c_567, 
            input o_STM32_TX_Byte_c_566, input o_STM32_TX_Byte_c_565, input o_STM32_TX_Byte_c_564, 
            input o_STM32_TX_Byte_c_563, input o_STM32_TX_Byte_c_562, input o_STM32_TX_Byte_c_561, 
            input o_STM32_TX_Byte_c_560, input o_STM32_TX_Byte_c_559, input o_STM32_TX_Byte_c_558, 
            input o_STM32_TX_Byte_c_557, input o_STM32_TX_Byte_c_556, input o_STM32_TX_Byte_c_555, 
            input o_STM32_TX_Byte_c_554, input o_STM32_TX_Byte_c_553, input o_STM32_TX_Byte_c_552, 
            input o_STM32_TX_Byte_c_551, input o_STM32_TX_Byte_c_550, input o_STM32_TX_Byte_c_549, 
            input o_STM32_TX_Byte_c_548, input o_STM32_TX_Byte_c_547, input o_STM32_TX_Byte_c_546, 
            input o_STM32_TX_Byte_c_545, input o_STM32_TX_Byte_c_544, input o_STM32_TX_Byte_c_543, 
            input o_STM32_TX_Byte_c_542, input o_STM32_TX_Byte_c_541, input o_STM32_TX_Byte_c_540, 
            input o_STM32_TX_Byte_c_539, input o_STM32_TX_Byte_c_538, input o_STM32_TX_Byte_c_537, 
            input o_STM32_TX_Byte_c_536, input o_STM32_TX_Byte_c_535, input o_STM32_TX_Byte_c_534, 
            input o_STM32_TX_Byte_c_533, input o_STM32_TX_Byte_c_532, input o_STM32_TX_Byte_c_531, 
            input o_STM32_TX_Byte_c_530, input o_STM32_TX_Byte_c_529, input o_STM32_TX_Byte_c_528, 
            input o_STM32_TX_Byte_c_527, input o_STM32_TX_Byte_c_526, input o_STM32_TX_Byte_c_525, 
            input o_STM32_TX_Byte_c_524, input o_STM32_TX_Byte_c_523, input o_STM32_TX_Byte_c_522, 
            input o_STM32_TX_Byte_c_521, input o_STM32_TX_Byte_c_520, input o_STM32_TX_Byte_c_519, 
            input o_STM32_TX_Byte_c_518, input o_STM32_TX_Byte_c_517, input o_STM32_TX_Byte_c_516, 
            input o_STM32_TX_Byte_c_515, input o_STM32_TX_Byte_c_514, input o_STM32_TX_Byte_c_513, 
            input o_STM32_TX_Byte_c_512, input o_STM32_TX_Byte_c_511, input o_STM32_TX_Byte_c_510, 
            input o_STM32_TX_Byte_c_509, input o_STM32_TX_Byte_c_508, input o_STM32_TX_Byte_c_507, 
            input o_STM32_TX_Byte_c_506, input o_STM32_TX_Byte_c_505, input o_STM32_TX_Byte_c_504, 
            input o_STM32_TX_Byte_c_503, input o_STM32_TX_Byte_c_502, input o_STM32_TX_Byte_c_501, 
            input o_STM32_TX_Byte_c_500, input o_STM32_TX_Byte_c_499, input o_STM32_TX_Byte_c_498, 
            input o_STM32_TX_Byte_c_497, input o_STM32_TX_Byte_c_496, input o_STM32_TX_Byte_c_495, 
            input o_STM32_TX_Byte_c_494, input o_STM32_TX_Byte_c_493, input o_STM32_TX_Byte_c_492, 
            input o_STM32_TX_Byte_c_491, input o_STM32_TX_Byte_c_490, input o_STM32_TX_Byte_c_489, 
            input o_STM32_TX_Byte_c_488, input o_STM32_TX_Byte_c_487, input o_STM32_TX_Byte_c_486, 
            input o_STM32_TX_Byte_c_485, input o_STM32_TX_Byte_c_484, input o_STM32_TX_Byte_c_483, 
            input o_STM32_TX_Byte_c_482, input o_STM32_TX_Byte_c_481, input o_STM32_TX_Byte_c_480, 
            input o_STM32_TX_Byte_c_479, input o_STM32_TX_Byte_c_478, input o_STM32_TX_Byte_c_477, 
            input o_STM32_TX_Byte_c_476, input o_STM32_TX_Byte_c_475, input o_STM32_TX_Byte_c_474, 
            input o_STM32_TX_Byte_c_473, input o_STM32_TX_Byte_c_472, input o_STM32_TX_Byte_c_471, 
            input o_STM32_TX_Byte_c_470, input o_STM32_TX_Byte_c_469, input o_STM32_TX_Byte_c_468, 
            input o_STM32_TX_Byte_c_467, input o_STM32_TX_Byte_c_466, input o_STM32_TX_Byte_c_465, 
            input o_STM32_TX_Byte_c_464, input o_STM32_TX_Byte_c_463, input o_STM32_TX_Byte_c_462, 
            input o_STM32_TX_Byte_c_461, input o_STM32_TX_Byte_c_460, input o_STM32_TX_Byte_c_459, 
            input o_STM32_TX_Byte_c_458, input o_STM32_TX_Byte_c_457, input o_STM32_TX_Byte_c_456, 
            input o_STM32_TX_Byte_c_455, input o_STM32_TX_Byte_c_454, input o_STM32_TX_Byte_c_453, 
            input o_STM32_TX_Byte_c_452, input o_STM32_TX_Byte_c_451, input o_STM32_TX_Byte_c_450, 
            input o_STM32_TX_Byte_c_449, input o_STM32_TX_Byte_c_448, input o_STM32_TX_Byte_c_447, 
            input o_STM32_TX_Byte_c_446, input o_STM32_TX_Byte_c_445, input o_STM32_TX_Byte_c_444, 
            input o_STM32_TX_Byte_c_443, input o_STM32_TX_Byte_c_442, input o_STM32_TX_Byte_c_441, 
            input o_STM32_TX_Byte_c_440, input o_STM32_TX_Byte_c_439, input o_STM32_TX_Byte_c_438, 
            input o_STM32_TX_Byte_c_437, input o_STM32_TX_Byte_c_436, input o_STM32_TX_Byte_c_435, 
            input o_STM32_TX_Byte_c_434, input o_STM32_TX_Byte_c_433, input o_STM32_TX_Byte_c_432, 
            input o_STM32_TX_Byte_c_431, input o_STM32_TX_Byte_c_430, input o_STM32_TX_Byte_c_429, 
            input o_STM32_TX_Byte_c_428, input o_STM32_TX_Byte_c_427, input o_STM32_TX_Byte_c_426, 
            input o_STM32_TX_Byte_c_425, input o_STM32_TX_Byte_c_424, input o_STM32_TX_Byte_c_423, 
            input o_STM32_TX_Byte_c_422, input o_STM32_TX_Byte_c_421, input o_STM32_TX_Byte_c_420, 
            input o_STM32_TX_Byte_c_419, input o_STM32_TX_Byte_c_418, input o_STM32_TX_Byte_c_417, 
            input o_STM32_TX_Byte_c_416, input o_STM32_TX_Byte_c_415, input o_STM32_TX_Byte_c_414, 
            input o_STM32_TX_Byte_c_413, input o_STM32_TX_Byte_c_412, input o_STM32_TX_Byte_c_411, 
            input o_STM32_TX_Byte_c_410, input o_STM32_TX_Byte_c_409, input o_STM32_TX_Byte_c_408, 
            input o_STM32_TX_Byte_c_407, input o_STM32_TX_Byte_c_406, input o_STM32_TX_Byte_c_405, 
            input o_STM32_TX_Byte_c_404, input o_STM32_TX_Byte_c_403, input o_STM32_TX_Byte_c_402, 
            input o_STM32_TX_Byte_c_401, input o_STM32_TX_Byte_c_400, input o_STM32_TX_Byte_c_399, 
            input o_STM32_TX_Byte_c_398, input o_STM32_TX_Byte_c_397, input o_STM32_TX_Byte_c_396, 
            input o_STM32_TX_Byte_c_395, input o_STM32_TX_Byte_c_394, input o_STM32_TX_Byte_c_393, 
            input o_STM32_TX_Byte_c_392, input o_STM32_TX_Byte_c_391, input o_STM32_TX_Byte_c_390, 
            input o_STM32_TX_Byte_c_389, input o_STM32_TX_Byte_c_388, input o_STM32_TX_Byte_c_387, 
            input o_STM32_TX_Byte_c_386, input o_STM32_TX_Byte_c_385, input o_STM32_TX_Byte_c_384, 
            input o_STM32_TX_Byte_c_383, input o_STM32_TX_Byte_c_382, input o_STM32_TX_Byte_c_381, 
            input o_STM32_TX_Byte_c_380, input o_STM32_TX_Byte_c_379, input o_STM32_TX_Byte_c_378, 
            input o_STM32_TX_Byte_c_377, input o_STM32_TX_Byte_c_376, input o_STM32_TX_Byte_c_375, 
            input o_STM32_TX_Byte_c_374, input o_STM32_TX_Byte_c_373, input o_STM32_TX_Byte_c_372, 
            input o_STM32_TX_Byte_c_371, input o_STM32_TX_Byte_c_370, input o_STM32_TX_Byte_c_369, 
            input o_STM32_TX_Byte_c_368, input o_STM32_TX_Byte_c_367, input o_STM32_TX_Byte_c_366, 
            input o_STM32_TX_Byte_c_365, input o_STM32_TX_Byte_c_364, input o_STM32_TX_Byte_c_363, 
            input o_STM32_TX_Byte_c_362, input o_STM32_TX_Byte_c_361, input o_STM32_TX_Byte_c_360, 
            input o_STM32_TX_Byte_c_359, input o_STM32_TX_Byte_c_358, input o_STM32_TX_Byte_c_357, 
            input o_STM32_TX_Byte_c_356, input o_STM32_TX_Byte_c_355, input o_STM32_TX_Byte_c_354, 
            input o_STM32_TX_Byte_c_353, input o_STM32_TX_Byte_c_352, input o_STM32_TX_Byte_c_351, 
            input o_STM32_TX_Byte_c_350, input o_STM32_TX_Byte_c_349, input o_STM32_TX_Byte_c_348, 
            input o_STM32_TX_Byte_c_347, input o_STM32_TX_Byte_c_346, input o_STM32_TX_Byte_c_345, 
            input o_STM32_TX_Byte_c_344, input o_STM32_TX_Byte_c_343, input o_STM32_TX_Byte_c_342, 
            input o_STM32_TX_Byte_c_341, input o_STM32_TX_Byte_c_340, input o_STM32_TX_Byte_c_339, 
            input o_STM32_TX_Byte_c_338, input o_STM32_TX_Byte_c_337, input o_STM32_TX_Byte_c_336, 
            input o_STM32_TX_Byte_c_335, input o_STM32_TX_Byte_c_334, input o_STM32_TX_Byte_c_333, 
            input o_STM32_TX_Byte_c_332, input o_STM32_TX_Byte_c_331, input o_STM32_TX_Byte_c_330, 
            input o_STM32_TX_Byte_c_329, input o_STM32_TX_Byte_c_328, input o_STM32_TX_Byte_c_327, 
            input o_STM32_TX_Byte_c_326, input o_STM32_TX_Byte_c_325, input o_STM32_TX_Byte_c_324, 
            input o_STM32_TX_Byte_c_323, input o_STM32_TX_Byte_c_322, input o_STM32_TX_Byte_c_321, 
            input o_STM32_TX_Byte_c_320, input o_STM32_TX_Byte_c_319, input o_STM32_TX_Byte_c_318, 
            input o_STM32_TX_Byte_c_317, input o_STM32_TX_Byte_c_316, input o_STM32_TX_Byte_c_315, 
            input o_STM32_TX_Byte_c_314, input o_STM32_TX_Byte_c_313, input o_STM32_TX_Byte_c_312, 
            input o_STM32_TX_Byte_c_311, input o_STM32_TX_Byte_c_310, input o_STM32_TX_Byte_c_309, 
            input o_STM32_TX_Byte_c_308, input o_STM32_TX_Byte_c_307, input o_STM32_TX_Byte_c_306, 
            input o_STM32_TX_Byte_c_305, input o_STM32_TX_Byte_c_304, input o_STM32_TX_Byte_c_303, 
            input o_STM32_TX_Byte_c_302, input o_STM32_TX_Byte_c_301, input o_STM32_TX_Byte_c_300, 
            input o_STM32_TX_Byte_c_299, input o_STM32_TX_Byte_c_298, input o_STM32_TX_Byte_c_297, 
            input o_STM32_TX_Byte_c_296, input o_STM32_TX_Byte_c_295, input o_STM32_TX_Byte_c_294, 
            input o_STM32_TX_Byte_c_293, input o_STM32_TX_Byte_c_292, input o_STM32_TX_Byte_c_291, 
            input o_STM32_TX_Byte_c_290, input o_STM32_TX_Byte_c_289, input o_STM32_TX_Byte_c_288, 
            input o_STM32_TX_Byte_c_287, input o_STM32_TX_Byte_c_286, input o_STM32_TX_Byte_c_285, 
            input o_STM32_TX_Byte_c_284, input o_STM32_TX_Byte_c_283, input o_STM32_TX_Byte_c_282, 
            input o_STM32_TX_Byte_c_281, input o_STM32_TX_Byte_c_280, input o_STM32_TX_Byte_c_279, 
            input o_STM32_TX_Byte_c_278, input o_STM32_TX_Byte_c_277, input o_STM32_TX_Byte_c_276, 
            input o_STM32_TX_Byte_c_275, input o_STM32_TX_Byte_c_274, input o_STM32_TX_Byte_c_273, 
            input o_STM32_TX_Byte_c_272, input o_STM32_TX_Byte_c_271, input o_STM32_TX_Byte_c_270, 
            input o_STM32_TX_Byte_c_269, input o_STM32_TX_Byte_c_268, input o_STM32_TX_Byte_c_267, 
            input o_STM32_TX_Byte_c_266, input o_STM32_TX_Byte_c_265, input o_STM32_TX_Byte_c_264, 
            input o_STM32_TX_Byte_c_263, input o_STM32_TX_Byte_c_262, input o_STM32_TX_Byte_c_261, 
            input o_STM32_TX_Byte_c_260, input o_STM32_TX_Byte_c_259, input o_STM32_TX_Byte_c_258, 
            input o_STM32_TX_Byte_c_257, input o_STM32_TX_Byte_c_256, input o_STM32_TX_Byte_c_255, 
            input o_STM32_TX_Byte_c_254, input o_STM32_TX_Byte_c_253, input o_STM32_TX_Byte_c_252, 
            input o_STM32_TX_Byte_c_251, input o_STM32_TX_Byte_c_250, input o_STM32_TX_Byte_c_249, 
            input o_STM32_TX_Byte_c_248, input o_STM32_TX_Byte_c_247, input o_STM32_TX_Byte_c_246, 
            input o_STM32_TX_Byte_c_245, input o_STM32_TX_Byte_c_244, input o_STM32_TX_Byte_c_243, 
            input o_STM32_TX_Byte_c_242, input o_STM32_TX_Byte_c_241, input o_STM32_TX_Byte_c_240, 
            input o_STM32_TX_Byte_c_239, input o_STM32_TX_Byte_c_238, input o_STM32_TX_Byte_c_237, 
            input o_STM32_TX_Byte_c_236, input o_STM32_TX_Byte_c_235, input o_STM32_TX_Byte_c_234, 
            input o_STM32_TX_Byte_c_233, input o_STM32_TX_Byte_c_232, input o_STM32_TX_Byte_c_231, 
            input o_STM32_TX_Byte_c_230, input o_STM32_TX_Byte_c_229, input o_STM32_TX_Byte_c_228, 
            input o_STM32_TX_Byte_c_227, input o_STM32_TX_Byte_c_226, input o_STM32_TX_Byte_c_225, 
            input o_STM32_TX_Byte_c_224, input o_STM32_TX_Byte_c_223, input o_STM32_TX_Byte_c_222, 
            input o_STM32_TX_Byte_c_221, input o_STM32_TX_Byte_c_220, input o_STM32_TX_Byte_c_219, 
            input o_STM32_TX_Byte_c_218, input o_STM32_TX_Byte_c_217, input o_STM32_TX_Byte_c_216, 
            input o_STM32_TX_Byte_c_215, input o_STM32_TX_Byte_c_214, input o_STM32_TX_Byte_c_213, 
            input o_STM32_TX_Byte_c_212, input o_STM32_TX_Byte_c_211, input o_STM32_TX_Byte_c_210, 
            input o_STM32_TX_Byte_c_209, input o_STM32_TX_Byte_c_208, input o_STM32_TX_Byte_c_207, 
            input o_STM32_TX_Byte_c_206, input o_STM32_TX_Byte_c_205, input o_STM32_TX_Byte_c_204, 
            input o_STM32_TX_Byte_c_203, input o_STM32_TX_Byte_c_202, input o_STM32_TX_Byte_c_201, 
            input o_STM32_TX_Byte_c_200, input o_STM32_TX_Byte_c_199, input o_STM32_TX_Byte_c_198, 
            input o_STM32_TX_Byte_c_197, input o_STM32_TX_Byte_c_196, input o_STM32_TX_Byte_c_195, 
            input o_STM32_TX_Byte_c_194, input o_STM32_TX_Byte_c_193, input o_STM32_TX_Byte_c_192, 
            input o_STM32_TX_Byte_c_191, input o_STM32_TX_Byte_c_190, input o_STM32_TX_Byte_c_189, 
            input o_STM32_TX_Byte_c_188, input o_STM32_TX_Byte_c_187, input o_STM32_TX_Byte_c_186, 
            input o_STM32_TX_Byte_c_185, input o_STM32_TX_Byte_c_184, input o_STM32_TX_Byte_c_183, 
            input o_STM32_TX_Byte_c_182, input o_STM32_TX_Byte_c_181, input o_STM32_TX_Byte_c_180, 
            input o_STM32_TX_Byte_c_179, input o_STM32_TX_Byte_c_178, input o_STM32_TX_Byte_c_177, 
            input o_STM32_TX_Byte_c_176, input o_STM32_TX_Byte_c_175, input o_STM32_TX_Byte_c_174, 
            input o_STM32_TX_Byte_c_173, input o_STM32_TX_Byte_c_172, input o_STM32_TX_Byte_c_171, 
            input o_STM32_TX_Byte_c_170, input o_STM32_TX_Byte_c_169, input o_STM32_TX_Byte_c_168, 
            input o_STM32_TX_Byte_c_167, input o_STM32_TX_Byte_c_166, input o_STM32_TX_Byte_c_165, 
            input o_STM32_TX_Byte_c_164, input o_STM32_TX_Byte_c_163, input o_STM32_TX_Byte_c_162, 
            input o_STM32_TX_Byte_c_161, input o_STM32_TX_Byte_c_160, input o_STM32_TX_Byte_c_159, 
            input o_STM32_TX_Byte_c_158, input o_STM32_TX_Byte_c_157, input o_STM32_TX_Byte_c_156, 
            input o_STM32_TX_Byte_c_155, input o_STM32_TX_Byte_c_154, input o_STM32_TX_Byte_c_153, 
            input o_STM32_TX_Byte_c_152, input o_STM32_TX_Byte_c_151, input o_STM32_TX_Byte_c_150, 
            input o_STM32_TX_Byte_c_149, input o_STM32_TX_Byte_c_148, input o_STM32_TX_Byte_c_147, 
            input o_STM32_TX_Byte_c_146, input o_STM32_TX_Byte_c_145, input o_STM32_TX_Byte_c_144, 
            input o_STM32_TX_Byte_c_143, input o_STM32_TX_Byte_c_142, output o_STM32_SPI_Clk_c, 
            input o_STM32_TX_Byte_c_141, input o_STM32_TX_Byte_c_140, input o_STM32_TX_Byte_c_139, 
            input o_STM32_TX_Byte_c_138, input o_STM32_TX_Byte_c_137, input o_STM32_TX_Byte_c_136, 
            input o_STM32_TX_Byte_c_135, input o_STM32_TX_Byte_c_134, input o_STM32_TX_Byte_c_133, 
            input o_STM32_TX_Byte_c_132, input o_STM32_TX_Byte_c_131, input o_STM32_TX_Byte_c_130, 
            input o_STM32_TX_Byte_c_129, input o_STM32_TX_Byte_c_128, input o_STM32_TX_Byte_c_127, 
            input o_STM32_TX_Byte_c_126, input o_STM32_TX_Byte_c_125, input o_STM32_TX_Byte_c_124, 
            input o_STM32_TX_Byte_c_123, input o_STM32_TX_Byte_c_122, input o_STM32_TX_Byte_c_121, 
            input o_STM32_TX_Byte_c_120, input o_STM32_TX_Byte_c_119, input o_STM32_TX_Byte_c_118, 
            input o_STM32_TX_Byte_c_117, input o_STM32_TX_Byte_c_116, input o_STM32_TX_Byte_c_115, 
            input o_STM32_TX_Byte_c_114, input o_STM32_TX_Byte_c_113, input o_STM32_TX_Byte_c_112, 
            input o_STM32_TX_Byte_c_111, input o_STM32_TX_Byte_c_110, input o_STM32_TX_Byte_c_109, 
            input o_STM32_TX_Byte_c_108, input o_STM32_TX_Byte_c_107, input o_STM32_TX_Byte_c_106, 
            input o_STM32_TX_Byte_c_105, input o_STM32_TX_Byte_c_104, input o_STM32_TX_Byte_c_103, 
            input o_STM32_TX_Byte_c_102, input o_STM32_TX_Byte_c_101, input o_STM32_TX_Byte_c_100, 
            input o_STM32_TX_Byte_c_99, input o_STM32_TX_Byte_c_98, input o_STM32_TX_Byte_c_97, 
            input o_STM32_TX_Byte_c_96, input o_STM32_TX_Byte_c_95, input o_STM32_TX_Byte_c_94, 
            input o_STM32_TX_Byte_c_93, input o_STM32_TX_Byte_c_92, input o_STM32_TX_Byte_c_91, 
            input o_STM32_TX_Byte_c_90, input o_STM32_TX_Byte_c_89, input o_STM32_TX_Byte_c_88, 
            input o_STM32_TX_Byte_c_87, input o_STM32_TX_Byte_c_86, input o_STM32_TX_Byte_c_85, 
            input o_STM32_TX_Byte_c_84, input o_STM32_TX_Byte_c_83, input o_STM32_TX_Byte_c_82, 
            input o_STM32_TX_Byte_c_81, input o_STM32_TX_Byte_c_80, input o_STM32_TX_Byte_c_79, 
            input o_STM32_TX_Byte_c_78, input o_STM32_TX_Byte_c_77, input o_STM32_TX_Byte_c_76, 
            input o_STM32_TX_Byte_c_75, input o_STM32_TX_Byte_c_74, input o_STM32_TX_Byte_c_73, 
            input o_STM32_TX_Byte_c_72, input o_STM32_TX_Byte_c_71, input o_STM32_TX_Byte_c_70, 
            input o_STM32_TX_Byte_c_69, input o_STM32_TX_Byte_c_68, input o_STM32_TX_Byte_c_67, 
            input o_STM32_TX_Byte_c_66, input o_STM32_TX_Byte_c_65, input o_STM32_TX_Byte_c_64, 
            input o_STM32_TX_Byte_c_63, input o_STM32_TX_Byte_c_62, input o_STM32_TX_Byte_c_61, 
            input o_STM32_TX_Byte_c_60, input o_STM32_TX_Byte_c_59, input o_STM32_TX_Byte_c_58, 
            input o_STM32_TX_Byte_c_57, input o_STM32_TX_Byte_c_56, input o_STM32_TX_Byte_c_55, 
            input o_STM32_TX_Byte_c_54, input o_STM32_TX_Byte_c_53, input o_STM32_TX_Byte_c_52, 
            input o_STM32_TX_Byte_c_51, input o_STM32_TX_Byte_c_50, input o_STM32_TX_Byte_c_49, 
            input maxfan_replicated_net_49, input o_STM32_TX_Byte_c_48, 
            input o_STM32_TX_Byte_c_47, input o_STM32_TX_Byte_c_46, input o_STM32_TX_Byte_c_45, 
            input o_STM32_TX_Byte_c_44, input o_STM32_TX_Byte_c_43, input o_STM32_TX_Byte_c_42, 
            input o_STM32_TX_Byte_c_41, input o_STM32_TX_Byte_c_40, input o_STM32_TX_Byte_c_39, 
            input o_STM32_TX_Byte_c_38, input o_STM32_TX_Byte_c_37, input o_STM32_TX_Byte_c_36, 
            input o_STM32_TX_Byte_c_35, input o_STM32_TX_Byte_c_34, input o_STM32_TX_Byte_c_33, 
            input o_STM32_TX_Byte_c_32, input o_STM32_TX_Byte_c_31, input o_STM32_TX_Byte_c_30, 
            input o_STM32_TX_Byte_c_29, input o_STM32_TX_Byte_c_28, input o_STM32_TX_Byte_c_27, 
            input o_STM32_TX_Byte_c_26, input o_STM32_TX_Byte_c_25, input o_STM32_TX_Byte_c_24, 
            input o_STM32_TX_Byte_c_23, input o_STM32_TX_Byte_c_22, input o_STM32_TX_Byte_c_21, 
            input o_STM32_TX_Byte_c_20, input o_STM32_TX_Byte_c_19, input o_STM32_TX_Byte_c_18, 
            input o_STM32_TX_Byte_c_17, input o_STM32_TX_Byte_c_16, input o_STM32_TX_Byte_c_15, 
            input o_STM32_TX_Byte_c_14, input o_STM32_TX_Byte_c_13, input o_STM32_TX_Byte_c_12, 
            input o_STM32_TX_Byte_c_11, input o_STM32_TX_Byte_c_10, input o_STM32_TX_Byte_c_9, 
            input o_STM32_TX_Byte_c_8, input o_STM32_TX_Byte_c_7, input o_STM32_TX_Byte_c_6, 
            input o_STM32_TX_Byte_c_5, input o_STM32_TX_Byte_c_4, input o_STM32_TX_Byte_c_3, 
            input o_STM32_TX_Byte_c_2, input o_STM32_TX_Byte_c_1);
    
    (* is_clock=1, lineinfo="@6(21[5],21[10])" *) wire i_Clk_c;
    
    wire n49957;
    (* lineinfo="@8(49[10],49[19])" *) wire [1023:0]r_TX_Byte;
    (* lineinfo="@8(52[10],52[24])" *) wire [9:0]r_TX_Bit_Count;
    
    wire n49960;
    wire [10:0]n62;
    
    wire n33858, n18, n37325, n37339, n33856, n37357, n37371, 
        n33854, n33852, n36364, r_TX_DV, n33996, n37482;
    (* lineinfo="@8(51[10],51[24])" *) wire [10:0]r_RX_Bit_Count;
    
    wire n39641, n39646;
    (* lineinfo="@8(45[10],45[25])" *) wire [11:0]r_SPI_Clk_Edges;
    wire [9:0]r_TX_Bit_Count_9__N_17;
    
    wire n43760, n41106, n36474, n2245, n38520, n42917, n51838, 
        n42919;
    wire [11:0]n67;
    
    wire n49951, n49954, n42915, n51793, n51262, r_Leading_Edge, 
        n44127, r_Trailing_Edge, n39639, o_STM32_RX_DV_c_N_2454, n41164, 
        n42913, n51637, n372, n373, n376, n375, r_SPI_Clk;
    (* lineinfo="@8(43[10],43[25])" *) wire [1:0]r_SPI_Clk_Count;
    
    wire n45834, n499, n500, n503, n49945, n502, n49828, n50812, 
        n44944, n49846, n50764, n44950, n49870, n50656, n44962, 
        n49852, n50758, n44953, n685, n686, n689, n688, n50296, 
        n50302, n45184, n213, n214, n217, n216, n278, n279, 
        n282, n281, n677, n678, n681, n680, n492, n493, n496, 
        n495, n49840, n50800, n44947, n49972, n50368, n45013, 
        n365, n366, n369, n368, n670, n671, n674, n673, n837, 
        n838, n841, n840, n661, n662, n665, n664, n484, n485, 
        n488, n487, n357, n358, n361, n360, n50188, n50650, 
        n45124, n50218, n50494, n45145, n50284, n50404, n45178, 
        n50236, n50476, n45154, n135, n136, n139, n138, n287, 
        n288, n291, n290, n50398, n45004, n244, n245, n248, 
        n247, n49876, n50626, n44965, n49894, n50608, n44971, 
        n49912, n50542, n44986, n49900, n50596, n44974, n174, 
        n175, n178, n177, n709, n710, n713, n712, n143, n144, 
        n147, n146, n49648, n50614, n44851, n49666, n50590, n44857, 
        n49690, n50524, n44869, n49672, n50584, n44860, n702, 
        n703, n706, n705, n383, n384, n387, n386, n692, n693, 
        n696, n695, n512, n513, n516, n515, n845, n846, n849, 
        n848, n222, n223, n226, n225, n50230, n50482, n45151, 
        n50248, n50446, n45160, n50290, n50380, n45181, n50272, 
        n50428, n45172, n646, n647, n650, n649, n50206, n50566, 
        n45133, n50266, n50434, n45169, n50176, n50680, n45118, 
        n49720, n50410, n44884, n350, n351, n354, n353, n206, 
        n207, n210, n209, n50638, n51004, n44829, n49948, n50416, 
        n45001, n49516, n45069, n50080, n50854, n45073, n49438, 
        n45140, n50326, n50908, n45283, n49420, n44885, n49618, 
        n50818, n44833, n49798, n45126, n50128, n50788, n45091, 
        n49450, n45162, n50254, n45163, n50032, n45137, n50170, 
        n50686, n45115, n49624, n50770, n44836, n50122, n49510, 
        n44838, n50056, n50860, n45067, n49792, n50938, n44929, 
        n49678, n50560, n44863, n49444, n44976, n49636, n50716, 
        n44842, n49432, n44975, n40912, n40938, n13, n41051, n36589, 
        n15, n36592, n36426, n36429, n36493, n36496, n36525, n36528, 
        n36557, n36560, n36621, n36624, n36653, n36656, n36685, 
        n36688, n36329, n36332, n36717, n36720, n36749, n36752, 
        n36781, n36784, n36813, n36816, n36845, n36848, n36877, 
        n36880, n36909, n36912, n36941, n36944, n36973, n36976, 
        n37005, n37008, n37037, n37040, n49738, n50026, n44896, 
        n49762, n51022, n44914, n37069, n37072, n36394, n36397, 
        n37101, n37104, n37133, n37136, n37165, n37168, n37197, 
        n37200, n37229, n37232, n37261, n37264, n37293, n37296, 
        n37328, n37360, n36464, n15_adj_4676, n36593, n36438, n36494, 
        n36526, n36558, n36625, n36657, n36689, n36333, n36721, 
        n36753, n36785, n36817, n36849, n36881, n36913, n36945, 
        n36977, n37009, n37041, n37073, n36398, n37105, n37137, 
        n37169, n37201, n37233, n37265, n37297, n37329, n37361, 
        n36465, n15_adj_4677, n36594, n36430, n36497, n36529, n36561, 
        n36626, n36659, n36690, n36334, n16, n36722, n36754, n36786, 
        n36818, n36850, n36882, n36914, n36946, n36978, n17, n37010, 
        n37042, n37074, n36395, n37106, n37138, n37170, n37202, 
        n37234, n37266, n20, n19, n37330, n37362, n37298, n36462, 
        n50320, n50944, n45277, n11, n11_adj_4678, n11_adj_4679, 
        n50308, n51034, n45268, n1003, n13_adj_4680, n13_adj_4681, 
        n1004, n1007, n1006, n13_adj_4682, n13_adj_4683, n50038, 
        n50890, n45061, n50092, n50830, n45079, n50044, n50884, 
        n45064, n13_adj_4684, n13_adj_4685, n39645, n49750, n50914, 
        n45156, n36401, n36820, n49930, n49396, n45174, n36726, 
        n36757, n37140, n37078, n37237, n36692, n36565, n36629, 
        n37300, n37206, n37013, n36916, n36822, n36853, n37076, 
        n36982, n37333, n36563, n36434, n36596, n36500, n36467, 
        n37109, n36788, n36338, n36725, n37172, n36402, n37205, 
        n36336, n36630, n36662, n37268, n37174, n36981, n36948, 
        n36854, n36885, n37044, n36950, n37365, n36531, n36598, 
        n36432, n36433, n36597, n37077, n23, n36852, n36758, n36789, 
        n37108, n37046, n37269, n36661, n24, n36533, n36564, n37332, 
        n37238, n37045, n36884, n36790, n36821, n36400, n27, n26, 
        n37014, n37301, n36628, n36501, n36532, n37364, n37270, 
        n37141, n36756, n36694, n36337, n37204, n37110, n37173, 
        n36724, n36663, n36693, n37236, n37142, n36949, n36980, 
        n36886, n36917, n37012, n36918, n49702, n50464, n44875, 
        n36468, n37334, n36469, n36499, n37366, n37302, n16_adj_4686, 
        n36413, n36832, n36738, n36769, n37152, n37090, n37249, 
        n36704, n36577, n36641, n37312, n37218, n37025, n39615, 
        n36928, n36834, n36865, n37088, n36994, n37345, n36575, 
        n36446, n36608, n36512, n36479;
    wire [11:0]r_SPI_Clk_Edges_11__N_1062;
    
    wire n37121, n36800, n36349, n36737, n37184, n36414, n37217, 
        n36347, n36642, n36673, n37280, n37186, n36993, n36960, 
        n36866, n36897, n37056, n36962, n37377, n36543, n36610, 
        n36444, n36445, n36609, n37089, n36864, n36770, n36801, 
        n37120, n37058, n37281, n36672, n36545, n36576, n37344, 
        n37250, n37057, n36896, n36802, n36833, n36412, n37026, 
        n37313, n36640, n36513, n36544, n37376, n37282, n37153, 
        n36768, n36706, n36348, n37216, n37122, n37185, n36736, 
        n36674;
    wire [1:0]r_SPI_Clk_Count_1__N_1074;
    
    wire n36705, n37248, n37154, n36961, n36992, n36898, n36929, 
        n37024, n36930, n36480, n37346, n36481, n36511, n37378, 
        n37314, n49939, n49942, n49933, n49936, n44968, n44992, 
        n49927, n44959, n44938, n49921, n49924, n49915, n49918, 
        n49909, n39637, n39635, n37462, n33860, n33862, n33864, 
        n33866, n33868, n33870, n39633, n39631, n39629, n39627, 
        n49816, n50866, n49864, n50704, n50512, n49888, n50620, 
        n49903, n42911, n51634, n49906, n36417, n3, n44401, n18_adj_4687, 
        n36615, n43766, n36836, n44407, n17_adj_4688, n49897, n36742, 
        n36451, n51631, n42908, n51820;
    wire [9:0]n57;
    
    wire n36773, n29639, n37156, n37094, n36518, n36550, n36582, 
        n36647, n37253, n36679, n36711, n36708, n36581, n36645, 
        n36354, n37316, n42906, n51817, n37222, n36743, n36775, 
        n37029, n36932, n36838, n36869, n37092, n36998, n36807, 
        n49891, n36839, n36871, n36903, n36935, n37349, n36579, 
        n36967, n36450, n36612, n36516, n42904, n51814, n36483, 
        n36999, n37031, n42902, n51811, n37063, n37095, n49885, 
        n36419, n37127, n37159, n37125, n36804, n36353, n37191, 
        n37223, n37255, n36741, n37188, n37287, n37319, n657, 
        n658, n49879, n36418, n37351, n37221, n37383, n36351, 
        n36646, n36677, n37284, n37190, n36997, n36964, n36870, 
        n36901, n36486, n37060, n36966, n37381, n36547, n36614, 
        n36448, n36449, n655, n654, n45202, n36613, n49873, n37093, 
        n36868, n36774, n36805, n37124, n37062, n37285, n36676, 
        n36549, n36580, n37348, n37254, n37061, n36900, n36806, 
        n36837, n36416, n37030, n37317, n36644, n36517, n36548, 
        n37380, n37286, n37157, n36772, n36710, n36352, n37220, 
        n49867, n37126, n37189, n36740, n36678, n36709, n37252, 
        n44343, n44347, n37158, n44353, n36965, n36996, n38556, 
        n36902, n1013, n45832, n36933, n45833, n37028, n36934, 
        n51040, n45087, n50668, n45088, n50116, n45243, n36484, 
        n50086, n50848, n45076, n37350, n45244, n36485, n36515, 
        n37382, n49492, n49402, n45242, n45288, n49861, n49534, 
        n45289, n37318, n50014, n49834, n45287, n2210, n50314, 
        n50956, n45274, n44509, n44505, n44507, n16_adj_4693, n49726, 
        n44889, n49855, n44865, n49684, n49858, n18_adj_4694, n36595, 
        n36431, n36498, n36530, n36562, n49849, n36627, n36660, 
        n36691, n36335, n36723, n36755, n36787, n36819, n36851, 
        n36883, n36915, n36947, n41122, n37359, n37327, n37295, 
        n37263, n37231, n37199, n37167, n37135, n37103, n36396, 
        n37071, n37039, n37007, n36975, n36943, n36911, n36879, 
        n36847, n36815, n36783, n36751, n36719, n36331, n36687, 
        n36655, n36623, n36559, n36527, n36495, n36428, n36591, 
        n36466, n37363, n37331, n37299, n37267, n37235, n37203, 
        n37171, n37139, n37107, n36399, n37075, n37043, n37011, 
        n36979, n36470, n37367, n37335, n37303, n18_adj_4695, n36611, 
        n37271, n37239, n37207, n37175, n37143, n37111, n36403, 
        n37079, n37047, n37015, n36447, n36514, n36983, n36951, 
        n36919, n36887, n36855, n36823, n36791, n36759, n36727, 
        n36339, n36695, n36546, n36664, n36631, n36566, n36534, 
        n36502, n36435, n36599, n36471, n37368, n37336, n37304, 
        n36578, n36643, n37272, n37240, n37208, n37176, n37144, 
        n37112, n36404, n37080, n37048, n37016, n36675, n36984, 
        n36952, n36920, n36888, n36856, n36824, n36792, n36760, 
        n36728, n36340, n36707, n36350, n36696, n36665, n36632, 
        n36567, n36535, n36503, n36436, n36600, n36472, n37369, 
        n37337, n36739, n37305, n37273, n37241, n37209, n37177, 
        n37145, n37113, n36405, n37081, n37049, n37017, n36771, 
        n36803, n36985, n36953, n36921, n36889, n36857, n36825, 
        n36793, n36761, n36729, n36341, n36835, n36697, n36666, 
        n36633, n36568, n36536, n36504, n36437, n36601, n36473, 
        n37370, n37338, n36867, n36899, n37306, n37274, n37242, 
        n37210, n37178, n37146, n37114, n36406, n37082, n37050, 
        n37018, n36986, n36931, n36954, n36922, n36890, n36858, 
        n36826, n36794, n36762, n36730, n36330, n36698, n36658, 
        n36634, n36963, n36995, n36569, n36537, n36505, n36427, 
        n36602, n37307, n37275, n37243, n37027, n37211, n37179, 
        n37147, n37115, n36407, n37083, n37051, n37019, n36987, 
        n36955, n37059, n37091, n36923, n36891, n36859, n36827, 
        n36795, n36763, n36731, n36342, n36699, n36667, n36635, 
        n36415, n36570, n36538, n36506, n36439, n36603, n36475, 
        n37372, n37340, n37308, n37276, n37244, n37123, n37155, 
        n37212, n37180, n37148, n37116, n36408, n37084, n37052, 
        n37020, n36988, n36956, n37187, n36924, n36892, n36860, 
        n36828, n36796, n36764, n36732, n36343, n36700, n36668, 
        n36636, n37219, n37251, n36571, n36539, n36507, n36440, 
        n36604, n36476, n37373, n37341, n37309, n37277, n37245, 
        n37213, n37283, n37181, n37149, n37117, n36409, n37085, 
        n37053, n37021, n36989, n36957, n36925, n36893, n36861, 
        n37315, n37347, n36829, n36797, n36765, n36733, n36344, 
        n36701, n36669, n36637, n36572, n36540, n36508, n37379, 
        n36441, n36605, n36477, n37374, n37342, n37310, n37278, 
        n37246, n37214, n37182, n37150, n37118, n36410, n37086, 
        n37054, n37022, n36990, n36958, n36926, n36894, n36862, 
        n36830, n36798, n36766, n36734, n36345, n36702, n36670, 
        n36638, n36573, n36541, n36509, n36442, n36606, n36478, 
        n36482, n37375, n37343, n37311, n37279, n37247, n37215, 
        n37183, n37151, n37119, n36411, n37087, n37055, n37023, 
        n36991, n36959, n36927, n36895, n36863, n36831, n36799, 
        n36767, n36735, n36346, n36703, n36671, n36639, n36574, 
        n36542, n36510, n36443, n36607, n36487, n37384, n37352, 
        n37320, n37288, n37256, n37224, n37192, n37160, n37128, 
        n36420, n37096, n37064, n37032, n37000, n36968, n36936, 
        n36904, n36872, n36840, n36808, n36776, n36744, n36355, 
        n36712, n36680, n36648, n36583, n36551, n36519, n36452, 
        n36616, n36488, n37385, n37353, n37321, n37289, n37257, 
        n37225, n37193, n37161, n37129, n36421, n37097, n37065, 
        n37033, n37001, n36969, n36937, n36905, n36873, n36841, 
        n36809, n36777, n36745, n36356, n36713, n36681, n36649, 
        n36584, n36552, n36520, n36453, n36617, n36489, n37386, 
        n37354, n37322, n37290, n37258, n37226, n37194, n37162, 
        n37130, n36422, n37098, n37066, n37034, n37002, n36970, 
        n36938, n36906, n36874, n36842, n36810, n36778, n36746, 
        n36357, n36714, n36682, n36650, n36585, n36553, n36521, 
        n36454, n36618, n36490, n37387, n37355, n37323, n37291, 
        n37259, n37227, n37195, n37163, n37131, n36423, n37099, 
        n37067, n37035, n37003, n36971, n36939, n36907, n36875, 
        n36843, n36811, n36779, n36747, n36358, n36715, n36683, 
        n36651, n36586, n36554, n36522, n36455, n36619, n36491, 
        n37388, n37356, n37324, n37292, n37260, n37228, n37196, 
        n37164, n37132, n36424, n37100, n37068, n37036, n37004, 
        n36972, n36940, n36908, n36876, n36844, n36812, n36780, 
        n36748, n36359, n36716, n36684, n36652, n36587, n36555, 
        n36523, n36456, n36620, n36492, n37358, n37326, n37294, 
        n37262, n37230, n37198, n37166, n37134, n37102, n36425, 
        n37070, n37038, n37006, n36974, n36942, n36910, n36878, 
        n36846, n36814, n36782, n36750, n36718, n36360, n36686, 
        n36654, n36622, n36588, n36556, n36524, n36457, n36590, 
        n36365, n36366, n36367, n36368, n36369, n36370, n36371, 
        n36372, n36373, n36374, n36375, n36376, n36377, n36378, 
        n36379, n36380, n36381, n36382, n36383, n36384, n36385, 
        n36386, n36387, n36361, n36388, n36389, n36363, n36390, 
        n36391, n36392, n36393, n36362, n18_adj_4696, n18_adj_4697, 
        n18_adj_4698, n18_adj_4699, n49843, n42900, n51808, n51640, 
        n42896, n51835, n42894, n51832, n49708, n44877, n49837, 
        n44871, n49696, n44845, n49831, n45271, n49504, n51037, 
        n51031, n49498, n49468, n51025, n49522, n49546, n51019, 
        n51013, n45311, n51007, n44916, n49825, n51001, n50995, 
        n44919, n42892, n51829, n42890, n51826, n50989, n44808, 
        n50983, n44922, n49819, n42888, n51823, n50977, n44811, 
        n50971, n45305, n51628, n50164, n50692, n50959, n50932, 
        n49588, n44814, n49822, n50278, n50953, n50242, n50947, 
        n44925, n50941, n50935, n50929, n49813, n50923, n44931, 
        n50917, n44820, n49540, n49480, n50911, n49654, n50098, 
        n50905, n50899, n44934, n50893, n44823, n50887, n50881, 
        n50875, n45285, n50869, n44826, n50863, n49807, n50857, 
        n50851, n50386, n50845, n50458, n50839, n45291, n50833, 
        n45294, n50827, n50821, n44940, n49990, n50050, n50815, 
        n49600, n50809, n50803, n45081, n49732, n50068, n50797, 
        n50422, n49714, n50791, n45084, n50785, n50779, n45297, 
        n50767, n50761, n50755, n50749, n49426, n45094, n50743, 
        n45096, n50737, n45099, n50731, n45102, n50725, n45105, 
        n50719, n45306, n50713, n49774, n50707, n50008, n49744, 
        n44955, n50701, n50695, n45108, n50689, n50683, n50677, 
        n50671, n45120, n50665, n50659, n45312, n50653, n50647, 
        n50641, n49408, n49462, n50635, n50629, n44847, n40942, 
        n50623, n17_adj_4707, n50617, n50611, n50605, n50599, n44853, 
        n50593, n50587, n50581, n50575, n45129, n50569, n44979, 
        n50152, n50563, n50140, n50557, n49810, n49474, n50551, 
        n49552, n44983, n50545, n49801, n50539, n50533, n45135, 
        n49804, n50527, n49795, n49630, n45138, n50521, n50515, 
        n44988, n50509, n50503, n50146, n50497, n50104, n45141, 
        n50491, n50485, n45147, n50479, n50473, n50467, n44994, 
        n49642, n50461, n50062, n49984, n50455, n50449, n50443, 
        n50437, n45165, n50224, n50431, n50212, n50425, n49789, 
        n50419, n41104, n50413, n50407, n50401, n50395, n49660, 
        n50389, n50338, n44886, n50383, n50377, n50371, n45009, 
        n50365, n49783, n49786, n50359, n50347, n45296, n50341, 
        n45293, n50335, n50329, n45284, n50323, n50317, n49777, 
        n50311, n50194, n50305, n49780, n50299, n50293, n50287, 
        n50281, n50275, n50269, n50200, n50263, n50158, n50257, 
        n45164, n50002, n50020, n50251, n50245, n50239, n50074, 
        n50233, n50227, n50221, n50215, n50209, n50134, n50203, 
        n50110, n49771, n50197, n49582, n50191, n49612, n50185, 
        n50179, n45119, n50173, n50167, n50161, n50155, n50149, 
        n50143, n50137, n50131, n50125, n50119, n50113, n49966, 
        n50107, n50101, n49765, n50095, n50089, n50083, n50077, 
        n50071, n50065, n49768, n50059, n50053, n50047, n50041, 
        n50035, n49456, n50029, n49756, n50023, n50017, n49978, 
        n50011, n50005, n49999, n49993, n45196, n49987, n49981, 
        n49975, n49969, n49963, n49429, n49471, n49423, n49465, 
        n49417, n49459, n49411, n49414, n49453, n49405, n49447, 
        n49399, n49441, n45034, n45043, n49393, n45031, n49435, 
        n49759, n49753, n49747, n49741, n49735, n49729, n49723, 
        n49717, n49711, n49705, n49699, n49693, n49687, n49681, 
        n49675, n49669, n49663, n49657, n49651, n49645, n49639, 
        n49633, n49627, n49621, n49594, n49615, n49576, n49609, 
        n49603, n44825, n49597, n49591, n49585, n49570, n49579, 
        n49573, n49567, n49561, n49555, n45220, n49549, n49543, 
        n49537, n49531, n49525, n49519, n49513, n49507, n49501, 
        n49495, n49489, n49483, n42921, n51844, n39643, n51841, 
        n49477, VCC_net_2;
    
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49957_bdd_4_lut (.A(n49957), 
            .B(r_TX_Byte[985]), .C(r_TX_Byte[984]), .D(r_TX_Bit_Count[1]), 
            .Z(n49960));
    defparam n49957_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B))", lineinfo="@8(153[3],176[10])" *) LUT4 i20861_2_lut (.A(n62[7]), 
            .B(w_Master_Ready), .Z(n33858));
    defparam i20861_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26799_2_lut (.A(n18), 
            .B(n37325), .Z(n37339));
    defparam i26799_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B))", lineinfo="@8(153[3],176[10])" *) LUT4 i20862_2_lut (.A(n62[8]), 
            .B(w_Master_Ready), .Z(n33856));
    defparam i20862_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26802_2_lut (.A(n18), 
            .B(n37357), .Z(n37371));
    defparam i26802_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B))", lineinfo="@8(153[3],176[10])" *) LUT4 i20863_2_lut (.A(n62[9]), 
            .B(w_Master_Ready), .Z(n33854));
    defparam i20863_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1 (.D(n51849), 
            .SP(n36364), .CK(i_Clk_c), .SR(n51850), .Q(o_STM32_RX_Byte_Rising_c_0));
    defparam o_RX_Byte_Rising_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@8(153[3],176[10])" *) LUT4 i20864_2_lut (.A(n62[10]), 
            .B(w_Master_Ready), .Z(n33852));
    defparam i20864_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(o_STM32_TX_DV_c), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51853), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n33996), 
            .SP(n37482), .CK(i_Clk_c), .SR(n51853), .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n39641), 
            .SP(n39646), .CK(i_Clk_c), .SR(n51853), .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_9__N_17[0]), 
            .SP(n43760), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n2245), 
            .SP(n38520), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_SPI_MOSI_c));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26804_2_lut (.A(n18), 
            .B(n41106), .Z(n36474));
    defparam i26804_2_lut.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(n51262), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51850), .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    (* lineinfo="@8(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_9 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[7]), .C0(VCC_net), .D0(n42917), .CI0(n42917), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[8]), .C1(VCC_net), .D1(n51838), 
            .CI1(n51838), .CO0(n51838), .CO1(n42919), .S0(n67[7]), .S1(n67[8]));
    defparam sub_2147_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_52  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[482]), .C(r_TX_Byte[483]), .D(r_TX_Bit_Count[1]), 
            .Z(n49951));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_52 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49951_bdd_4_lut (.A(n49951), 
            .B(r_TX_Byte[481]), .C(r_TX_Byte[480]), .D(r_TX_Bit_Count[1]), 
            .Z(n49954));
    defparam n49951_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@8(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n42915), .CI0(n42915), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[6]), .C1(VCC_net), .D1(n51793), 
            .CI1(n51793), .CO0(n51793), .CO1(n42917), .S0(n67[5]), .S1(n67[6]));
    defparam sub_2147_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(n44127), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51850), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n39639), 
            .SP(n39646), .CK(i_Clk_c), .SR(n51850), .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_STM32_RX_DV_c_N_2454), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_DV_c));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n41164), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* lineinfo="@8(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_3867__i1 (.D(r_SPI_Clk_Count_1__N_1074[1]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51854), .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_3867__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_3867__i1.SRMODE = "ASYNC";
    (* lineinfo="@8(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n42913), .CI0(n42913), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n51637), 
            .CI1(n51637), .CO0(n51637), .CO1(n42915), .S0(n67[3]), .S1(n67[4]));
    defparam sub_2147_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i372_3_lut (.A(r_TX_Byte[376]), 
            .B(r_TX_Byte[377]), .C(r_TX_Bit_Count[0]), .Z(n372));
    defparam Mux_50_i372_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i373_3_lut (.A(r_TX_Byte[378]), 
            .B(r_TX_Byte[379]), .C(r_TX_Bit_Count[0]), .Z(n373));
    defparam Mux_50_i373_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i376_3_lut (.A(r_TX_Byte[382]), 
            .B(r_TX_Byte[383]), .C(r_TX_Bit_Count[0]), .Z(n376));
    defparam Mux_50_i376_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i375_3_lut (.A(r_TX_Byte[380]), 
            .B(r_TX_Byte[381]), .C(r_TX_Bit_Count[0]), .Z(n375));
    defparam Mux_50_i375_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@8(90[9],102[16])" *) LUT4 i24721_2_lut (.A(r_SPI_Clk), 
            .B(r_SPI_Clk_Count[0]), .Z(n45834));
    defparam i24721_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i499_3_lut (.A(r_TX_Byte[504]), 
            .B(r_TX_Byte[505]), .C(r_TX_Bit_Count[0]), .Z(n499));
    defparam Mux_50_i499_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i500_3_lut (.A(r_TX_Byte[506]), 
            .B(r_TX_Byte[507]), .C(r_TX_Bit_Count[0]), .Z(n500));
    defparam Mux_50_i500_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i503_3_lut (.A(r_TX_Byte[510]), 
            .B(r_TX_Byte[511]), .C(r_TX_Bit_Count[0]), .Z(n503));
    defparam Mux_50_i503_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_51  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[274]), .C(r_TX_Byte[275]), .D(r_TX_Bit_Count[1]), 
            .Z(n49945));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_51 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i502_3_lut (.A(r_TX_Byte[508]), 
            .B(r_TX_Byte[509]), .C(r_TX_Bit_Count[0]), .Z(n502));
    defparam Mux_50_i502_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23977_3_lut (.A(n49828), 
            .B(n50812), .C(r_TX_Bit_Count[2]), .Z(n44944));
    defparam i23977_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23983_3_lut (.A(n49846), 
            .B(n50764), .C(r_TX_Bit_Count[2]), .Z(n44950));
    defparam i23983_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23995_3_lut (.A(n49870), 
            .B(n50656), .C(r_TX_Bit_Count[2]), .Z(n44962));
    defparam i23995_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23986_3_lut (.A(n49852), 
            .B(n50758), .C(r_TX_Bit_Count[2]), .Z(n44953));
    defparam i23986_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i685_3_lut (.A(r_TX_Byte[688]), 
            .B(r_TX_Byte[689]), .C(r_TX_Bit_Count[0]), .Z(n685));
    defparam Mux_50_i685_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i686_3_lut (.A(r_TX_Byte[690]), 
            .B(r_TX_Byte[691]), .C(r_TX_Bit_Count[0]), .Z(n686));
    defparam Mux_50_i686_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i689_3_lut (.A(r_TX_Byte[694]), 
            .B(r_TX_Byte[695]), .C(r_TX_Bit_Count[0]), .Z(n689));
    defparam Mux_50_i689_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i688_3_lut (.A(r_TX_Byte[692]), 
            .B(r_TX_Byte[693]), .C(r_TX_Bit_Count[0]), .Z(n688));
    defparam Mux_50_i688_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24217_3_lut (.A(n50296), 
            .B(n50302), .C(r_TX_Bit_Count[2]), .Z(n45184));
    defparam i24217_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i213_3_lut (.A(r_TX_Byte[216]), 
            .B(r_TX_Byte[217]), .C(r_TX_Bit_Count[0]), .Z(n213));
    defparam Mux_50_i213_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i214_3_lut (.A(r_TX_Byte[218]), 
            .B(r_TX_Byte[219]), .C(r_TX_Bit_Count[0]), .Z(n214));
    defparam Mux_50_i214_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i217_3_lut (.A(r_TX_Byte[222]), 
            .B(r_TX_Byte[223]), .C(r_TX_Bit_Count[0]), .Z(n217));
    defparam Mux_50_i217_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i216_3_lut (.A(r_TX_Byte[220]), 
            .B(r_TX_Byte[221]), .C(r_TX_Bit_Count[0]), .Z(n216));
    defparam Mux_50_i216_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i278_3_lut (.A(r_TX_Byte[280]), 
            .B(r_TX_Byte[281]), .C(r_TX_Bit_Count[0]), .Z(n278));
    defparam Mux_50_i278_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i279_3_lut (.A(r_TX_Byte[282]), 
            .B(r_TX_Byte[283]), .C(r_TX_Bit_Count[0]), .Z(n279));
    defparam Mux_50_i279_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i282_3_lut (.A(r_TX_Byte[286]), 
            .B(r_TX_Byte[287]), .C(r_TX_Bit_Count[0]), .Z(n282));
    defparam Mux_50_i282_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i281_3_lut (.A(r_TX_Byte[284]), 
            .B(r_TX_Byte[285]), .C(r_TX_Bit_Count[0]), .Z(n281));
    defparam Mux_50_i281_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i677_3_lut (.A(r_TX_Byte[680]), 
            .B(r_TX_Byte[681]), .C(r_TX_Bit_Count[0]), .Z(n677));
    defparam Mux_50_i677_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i678_3_lut (.A(r_TX_Byte[682]), 
            .B(r_TX_Byte[683]), .C(r_TX_Bit_Count[0]), .Z(n678));
    defparam Mux_50_i678_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i681_3_lut (.A(r_TX_Byte[686]), 
            .B(r_TX_Byte[687]), .C(r_TX_Bit_Count[0]), .Z(n681));
    defparam Mux_50_i681_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i680_3_lut (.A(r_TX_Byte[684]), 
            .B(r_TX_Byte[685]), .C(r_TX_Bit_Count[0]), .Z(n680));
    defparam Mux_50_i680_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i492_3_lut (.A(r_TX_Byte[496]), 
            .B(r_TX_Byte[497]), .C(r_TX_Bit_Count[0]), .Z(n492));
    defparam Mux_50_i492_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i493_3_lut (.A(r_TX_Byte[498]), 
            .B(r_TX_Byte[499]), .C(r_TX_Bit_Count[0]), .Z(n493));
    defparam Mux_50_i493_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i496_3_lut (.A(r_TX_Byte[502]), 
            .B(r_TX_Byte[503]), .C(r_TX_Bit_Count[0]), .Z(n496));
    defparam Mux_50_i496_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i495_3_lut (.A(r_TX_Byte[500]), 
            .B(r_TX_Byte[501]), .C(r_TX_Bit_Count[0]), .Z(n495));
    defparam Mux_50_i495_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23980_3_lut (.A(n49840), 
            .B(n50800), .C(r_TX_Bit_Count[4]), .Z(n44947));
    defparam i23980_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24046_3_lut (.A(n49972), 
            .B(n50368), .C(r_TX_Bit_Count[4]), .Z(n45013));
    defparam i24046_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i365_3_lut (.A(r_TX_Byte[368]), 
            .B(r_TX_Byte[369]), .C(r_TX_Bit_Count[0]), .Z(n365));
    defparam Mux_50_i365_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i366_3_lut (.A(r_TX_Byte[370]), 
            .B(r_TX_Byte[371]), .C(r_TX_Bit_Count[0]), .Z(n366));
    defparam Mux_50_i366_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i369_3_lut (.A(r_TX_Byte[374]), 
            .B(r_TX_Byte[375]), .C(r_TX_Bit_Count[0]), .Z(n369));
    defparam Mux_50_i369_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i368_3_lut (.A(r_TX_Byte[372]), 
            .B(r_TX_Byte[373]), .C(r_TX_Bit_Count[0]), .Z(n368));
    defparam Mux_50_i368_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i670_3_lut (.A(r_TX_Byte[672]), 
            .B(r_TX_Byte[673]), .C(r_TX_Bit_Count[0]), .Z(n670));
    defparam Mux_50_i670_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i671_3_lut (.A(r_TX_Byte[674]), 
            .B(r_TX_Byte[675]), .C(r_TX_Bit_Count[0]), .Z(n671));
    defparam Mux_50_i671_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i674_3_lut (.A(r_TX_Byte[678]), 
            .B(r_TX_Byte[679]), .C(r_TX_Bit_Count[0]), .Z(n674));
    defparam Mux_50_i674_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i673_3_lut (.A(r_TX_Byte[676]), 
            .B(r_TX_Byte[677]), .C(r_TX_Bit_Count[0]), .Z(n673));
    defparam Mux_50_i673_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i837_3_lut (.A(r_TX_Byte[840]), 
            .B(r_TX_Byte[841]), .C(r_TX_Bit_Count[0]), .Z(n837));
    defparam Mux_50_i837_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i838_3_lut (.A(r_TX_Byte[842]), 
            .B(r_TX_Byte[843]), .C(r_TX_Bit_Count[0]), .Z(n838));
    defparam Mux_50_i838_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i841_3_lut (.A(r_TX_Byte[846]), 
            .B(r_TX_Byte[847]), .C(r_TX_Bit_Count[0]), .Z(n841));
    defparam Mux_50_i841_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i840_3_lut (.A(r_TX_Byte[844]), 
            .B(r_TX_Byte[845]), .C(r_TX_Bit_Count[0]), .Z(n840));
    defparam Mux_50_i840_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i661_3_lut (.A(r_TX_Byte[664]), 
            .B(r_TX_Byte[665]), .C(r_TX_Bit_Count[0]), .Z(n661));
    defparam Mux_50_i661_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i662_3_lut (.A(r_TX_Byte[666]), 
            .B(r_TX_Byte[667]), .C(r_TX_Bit_Count[0]), .Z(n662));
    defparam Mux_50_i662_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i665_3_lut (.A(r_TX_Byte[670]), 
            .B(r_TX_Byte[671]), .C(r_TX_Bit_Count[0]), .Z(n665));
    defparam Mux_50_i665_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i664_3_lut (.A(r_TX_Byte[668]), 
            .B(r_TX_Byte[669]), .C(r_TX_Bit_Count[0]), .Z(n664));
    defparam Mux_50_i664_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i484_3_lut (.A(r_TX_Byte[488]), 
            .B(r_TX_Byte[489]), .C(r_TX_Bit_Count[0]), .Z(n484));
    defparam Mux_50_i484_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i485_3_lut (.A(r_TX_Byte[490]), 
            .B(r_TX_Byte[491]), .C(r_TX_Bit_Count[0]), .Z(n485));
    defparam Mux_50_i485_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i488_3_lut (.A(r_TX_Byte[494]), 
            .B(r_TX_Byte[495]), .C(r_TX_Bit_Count[0]), .Z(n488));
    defparam Mux_50_i488_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i487_3_lut (.A(r_TX_Byte[492]), 
            .B(r_TX_Byte[493]), .C(r_TX_Bit_Count[0]), .Z(n487));
    defparam Mux_50_i487_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i357_3_lut (.A(r_TX_Byte[360]), 
            .B(r_TX_Byte[361]), .C(r_TX_Bit_Count[0]), .Z(n357));
    defparam Mux_50_i357_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i358_3_lut (.A(r_TX_Byte[362]), 
            .B(r_TX_Byte[363]), .C(r_TX_Bit_Count[0]), .Z(n358));
    defparam Mux_50_i358_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i361_3_lut (.A(r_TX_Byte[366]), 
            .B(r_TX_Byte[367]), .C(r_TX_Bit_Count[0]), .Z(n361));
    defparam Mux_50_i361_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i360_3_lut (.A(r_TX_Byte[364]), 
            .B(r_TX_Byte[365]), .C(r_TX_Bit_Count[0]), .Z(n360));
    defparam Mux_50_i360_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24157_3_lut (.A(n50188), 
            .B(n50650), .C(r_TX_Bit_Count[2]), .Z(n45124));
    defparam i24157_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24178_3_lut (.A(n50218), 
            .B(n50494), .C(r_TX_Bit_Count[2]), .Z(n45145));
    defparam i24178_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24211_3_lut (.A(n50284), 
            .B(n50404), .C(r_TX_Bit_Count[2]), .Z(n45178));
    defparam i24211_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24187_3_lut (.A(n50236), 
            .B(n50476), .C(r_TX_Bit_Count[2]), .Z(n45154));
    defparam i24187_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i135_3_lut (.A(r_TX_Byte[136]), 
            .B(r_TX_Byte[137]), .C(r_TX_Bit_Count[0]), .Z(n135));
    defparam Mux_50_i135_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i136_3_lut (.A(r_TX_Byte[138]), 
            .B(r_TX_Byte[139]), .C(r_TX_Bit_Count[0]), .Z(n136));
    defparam Mux_50_i136_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i139_3_lut (.A(r_TX_Byte[142]), 
            .B(r_TX_Byte[143]), .C(r_TX_Bit_Count[0]), .Z(n139));
    defparam Mux_50_i139_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i138_3_lut (.A(r_TX_Byte[140]), 
            .B(r_TX_Byte[141]), .C(r_TX_Bit_Count[0]), .Z(n138));
    defparam Mux_50_i138_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i287_3_lut (.A(r_TX_Byte[288]), 
            .B(r_TX_Byte[289]), .C(r_TX_Bit_Count[0]), .Z(n287));
    defparam Mux_50_i287_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i288_3_lut (.A(r_TX_Byte[290]), 
            .B(r_TX_Byte[291]), .C(r_TX_Bit_Count[0]), .Z(n288));
    defparam Mux_50_i288_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i291_3_lut (.A(r_TX_Byte[294]), 
            .B(r_TX_Byte[295]), .C(r_TX_Bit_Count[0]), .Z(n291));
    defparam Mux_50_i291_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i290_3_lut (.A(r_TX_Byte[292]), 
            .B(r_TX_Byte[293]), .C(r_TX_Bit_Count[0]), .Z(n290));
    defparam Mux_50_i290_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24037_3_lut (.A(n49954), 
            .B(n50398), .C(r_TX_Bit_Count[2]), .Z(n45004));
    defparam i24037_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i244_3_lut (.A(r_TX_Byte[248]), 
            .B(r_TX_Byte[249]), .C(r_TX_Bit_Count[0]), .Z(n244));
    defparam Mux_50_i244_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i245_3_lut (.A(r_TX_Byte[250]), 
            .B(r_TX_Byte[251]), .C(r_TX_Bit_Count[0]), .Z(n245));
    defparam Mux_50_i245_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i248_3_lut (.A(r_TX_Byte[254]), 
            .B(r_TX_Byte[255]), .C(r_TX_Bit_Count[0]), .Z(n248));
    defparam Mux_50_i248_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i247_3_lut (.A(r_TX_Byte[252]), 
            .B(r_TX_Byte[253]), .C(r_TX_Bit_Count[0]), .Z(n247));
    defparam Mux_50_i247_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23998_3_lut (.A(n49876), 
            .B(n50626), .C(r_TX_Bit_Count[2]), .Z(n44965));
    defparam i23998_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24004_3_lut (.A(n49894), 
            .B(n50608), .C(r_TX_Bit_Count[2]), .Z(n44971));
    defparam i24004_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24019_3_lut (.A(n49912), 
            .B(n50542), .C(r_TX_Bit_Count[2]), .Z(n44986));
    defparam i24019_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24007_3_lut (.A(n49900), 
            .B(n50596), .C(r_TX_Bit_Count[2]), .Z(n44974));
    defparam i24007_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i174_3_lut (.A(r_TX_Byte[176]), 
            .B(r_TX_Byte[177]), .C(r_TX_Bit_Count[0]), .Z(n174));
    defparam Mux_50_i174_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i175_3_lut (.A(r_TX_Byte[178]), 
            .B(r_TX_Byte[179]), .C(r_TX_Bit_Count[0]), .Z(n175));
    defparam Mux_50_i175_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i178_3_lut (.A(r_TX_Byte[182]), 
            .B(r_TX_Byte[183]), .C(r_TX_Bit_Count[0]), .Z(n178));
    defparam Mux_50_i178_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i177_3_lut (.A(r_TX_Byte[180]), 
            .B(r_TX_Byte[181]), .C(r_TX_Bit_Count[0]), .Z(n177));
    defparam Mux_50_i177_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i709_3_lut (.A(r_TX_Byte[712]), 
            .B(r_TX_Byte[713]), .C(r_TX_Bit_Count[0]), .Z(n709));
    defparam Mux_50_i709_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i710_3_lut (.A(r_TX_Byte[714]), 
            .B(r_TX_Byte[715]), .C(r_TX_Bit_Count[0]), .Z(n710));
    defparam Mux_50_i710_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i713_3_lut (.A(r_TX_Byte[718]), 
            .B(r_TX_Byte[719]), .C(r_TX_Bit_Count[0]), .Z(n713));
    defparam Mux_50_i713_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i712_3_lut (.A(r_TX_Byte[716]), 
            .B(r_TX_Byte[717]), .C(r_TX_Bit_Count[0]), .Z(n712));
    defparam Mux_50_i712_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i143_3_lut (.A(r_TX_Byte[144]), 
            .B(r_TX_Byte[145]), .C(r_TX_Bit_Count[0]), .Z(n143));
    defparam Mux_50_i143_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i144_3_lut (.A(r_TX_Byte[146]), 
            .B(r_TX_Byte[147]), .C(r_TX_Bit_Count[0]), .Z(n144));
    defparam Mux_50_i144_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i147_3_lut (.A(r_TX_Byte[150]), 
            .B(r_TX_Byte[151]), .C(r_TX_Bit_Count[0]), .Z(n147));
    defparam Mux_50_i147_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i146_3_lut (.A(r_TX_Byte[148]), 
            .B(r_TX_Byte[149]), .C(r_TX_Bit_Count[0]), .Z(n146));
    defparam Mux_50_i146_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23884_3_lut (.A(n49648), 
            .B(n50614), .C(r_TX_Bit_Count[2]), .Z(n44851));
    defparam i23884_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23890_3_lut (.A(n49666), 
            .B(n50590), .C(r_TX_Bit_Count[2]), .Z(n44857));
    defparam i23890_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23902_3_lut (.A(n49690), 
            .B(n50524), .C(r_TX_Bit_Count[2]), .Z(n44869));
    defparam i23902_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23893_3_lut (.A(n49672), 
            .B(n50584), .C(r_TX_Bit_Count[2]), .Z(n44860));
    defparam i23893_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i702_3_lut (.A(r_TX_Byte[704]), 
            .B(r_TX_Byte[705]), .C(r_TX_Bit_Count[0]), .Z(n702));
    defparam Mux_50_i702_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i703_3_lut (.A(r_TX_Byte[706]), 
            .B(r_TX_Byte[707]), .C(r_TX_Bit_Count[0]), .Z(n703));
    defparam Mux_50_i703_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i706_3_lut (.A(r_TX_Byte[710]), 
            .B(r_TX_Byte[711]), .C(r_TX_Bit_Count[0]), .Z(n706));
    defparam Mux_50_i706_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i705_3_lut (.A(r_TX_Byte[708]), 
            .B(r_TX_Byte[709]), .C(r_TX_Bit_Count[0]), .Z(n705));
    defparam Mux_50_i705_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i383_3_lut (.A(r_TX_Byte[384]), 
            .B(r_TX_Byte[385]), .C(r_TX_Bit_Count[0]), .Z(n383));
    defparam Mux_50_i383_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i384_3_lut (.A(r_TX_Byte[386]), 
            .B(r_TX_Byte[387]), .C(r_TX_Bit_Count[0]), .Z(n384));
    defparam Mux_50_i384_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i387_3_lut (.A(r_TX_Byte[390]), 
            .B(r_TX_Byte[391]), .C(r_TX_Bit_Count[0]), .Z(n387));
    defparam Mux_50_i387_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i386_3_lut (.A(r_TX_Byte[388]), 
            .B(r_TX_Byte[389]), .C(r_TX_Bit_Count[0]), .Z(n386));
    defparam Mux_50_i386_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i692_3_lut (.A(r_TX_Byte[696]), 
            .B(r_TX_Byte[697]), .C(r_TX_Bit_Count[0]), .Z(n692));
    defparam Mux_50_i692_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i693_3_lut (.A(r_TX_Byte[698]), 
            .B(r_TX_Byte[699]), .C(r_TX_Bit_Count[0]), .Z(n693));
    defparam Mux_50_i693_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i696_3_lut (.A(r_TX_Byte[702]), 
            .B(r_TX_Byte[703]), .C(r_TX_Bit_Count[0]), .Z(n696));
    defparam Mux_50_i696_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i695_3_lut (.A(r_TX_Byte[700]), 
            .B(r_TX_Byte[701]), .C(r_TX_Bit_Count[0]), .Z(n695));
    defparam Mux_50_i695_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i512_3_lut (.A(r_TX_Byte[512]), 
            .B(r_TX_Byte[513]), .C(r_TX_Bit_Count[0]), .Z(n512));
    defparam Mux_50_i512_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i513_3_lut (.A(r_TX_Byte[514]), 
            .B(r_TX_Byte[515]), .C(r_TX_Bit_Count[0]), .Z(n513));
    defparam Mux_50_i513_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i516_3_lut (.A(r_TX_Byte[518]), 
            .B(r_TX_Byte[519]), .C(r_TX_Bit_Count[0]), .Z(n516));
    defparam Mux_50_i516_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i515_3_lut (.A(r_TX_Byte[516]), 
            .B(r_TX_Byte[517]), .C(r_TX_Bit_Count[0]), .Z(n515));
    defparam Mux_50_i515_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i845_3_lut (.A(r_TX_Byte[848]), 
            .B(r_TX_Byte[849]), .C(r_TX_Bit_Count[0]), .Z(n845));
    defparam Mux_50_i845_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i846_3_lut (.A(r_TX_Byte[850]), 
            .B(r_TX_Byte[851]), .C(r_TX_Bit_Count[0]), .Z(n846));
    defparam Mux_50_i846_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i849_3_lut (.A(r_TX_Byte[854]), 
            .B(r_TX_Byte[855]), .C(r_TX_Bit_Count[0]), .Z(n849));
    defparam Mux_50_i849_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i848_3_lut (.A(r_TX_Byte[852]), 
            .B(r_TX_Byte[853]), .C(r_TX_Bit_Count[0]), .Z(n848));
    defparam Mux_50_i848_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i222_3_lut (.A(r_TX_Byte[224]), 
            .B(r_TX_Byte[225]), .C(r_TX_Bit_Count[0]), .Z(n222));
    defparam Mux_50_i222_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i223_3_lut (.A(r_TX_Byte[226]), 
            .B(r_TX_Byte[227]), .C(r_TX_Bit_Count[0]), .Z(n223));
    defparam Mux_50_i223_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i226_3_lut (.A(r_TX_Byte[230]), 
            .B(r_TX_Byte[231]), .C(r_TX_Bit_Count[0]), .Z(n226));
    defparam Mux_50_i226_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i225_3_lut (.A(r_TX_Byte[228]), 
            .B(r_TX_Byte[229]), .C(r_TX_Bit_Count[0]), .Z(n225));
    defparam Mux_50_i225_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24184_3_lut (.A(n50230), 
            .B(n50482), .C(r_TX_Bit_Count[2]), .Z(n45151));
    defparam i24184_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24193_3_lut (.A(n50248), 
            .B(n50446), .C(r_TX_Bit_Count[2]), .Z(n45160));
    defparam i24193_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24214_3_lut (.A(n50290), 
            .B(n50380), .C(r_TX_Bit_Count[2]), .Z(n45181));
    defparam i24214_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24205_3_lut (.A(n50272), 
            .B(n50428), .C(r_TX_Bit_Count[2]), .Z(n45172));
    defparam i24205_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i646_3_lut (.A(r_TX_Byte[648]), 
            .B(r_TX_Byte[649]), .C(r_TX_Bit_Count[0]), .Z(n646));
    defparam Mux_50_i646_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i647_3_lut (.A(r_TX_Byte[650]), 
            .B(r_TX_Byte[651]), .C(r_TX_Bit_Count[0]), .Z(n647));
    defparam Mux_50_i647_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i650_3_lut (.A(r_TX_Byte[654]), 
            .B(r_TX_Byte[655]), .C(r_TX_Bit_Count[0]), .Z(n650));
    defparam Mux_50_i650_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i649_3_lut (.A(r_TX_Byte[652]), 
            .B(r_TX_Byte[653]), .C(r_TX_Bit_Count[0]), .Z(n649));
    defparam Mux_50_i649_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24166_3_lut (.A(n50206), 
            .B(n50566), .C(r_TX_Bit_Count[4]), .Z(n45133));
    defparam i24166_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24202_3_lut (.A(n50266), 
            .B(n50434), .C(r_TX_Bit_Count[4]), .Z(n45169));
    defparam i24202_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24151_3_lut (.A(n50176), 
            .B(n50680), .C(r_TX_Bit_Count[2]), .Z(n45118));
    defparam i24151_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23917_3_lut (.A(n49720), 
            .B(n50410), .C(r_TX_Bit_Count[2]), .Z(n44884));
    defparam i23917_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i350_3_lut (.A(r_TX_Byte[352]), 
            .B(r_TX_Byte[353]), .C(r_TX_Bit_Count[0]), .Z(n350));
    defparam Mux_50_i350_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i351_3_lut (.A(r_TX_Byte[354]), 
            .B(r_TX_Byte[355]), .C(r_TX_Bit_Count[0]), .Z(n351));
    defparam Mux_50_i351_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i354_3_lut (.A(r_TX_Byte[358]), 
            .B(r_TX_Byte[359]), .C(r_TX_Bit_Count[0]), .Z(n354));
    defparam Mux_50_i354_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i353_3_lut (.A(r_TX_Byte[356]), 
            .B(r_TX_Byte[357]), .C(r_TX_Bit_Count[0]), .Z(n353));
    defparam Mux_50_i353_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i206_3_lut (.A(r_TX_Byte[208]), 
            .B(r_TX_Byte[209]), .C(r_TX_Bit_Count[0]), .Z(n206));
    defparam Mux_50_i206_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i207_3_lut (.A(r_TX_Byte[210]), 
            .B(r_TX_Byte[211]), .C(r_TX_Bit_Count[0]), .Z(n207));
    defparam Mux_50_i207_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i210_3_lut (.A(r_TX_Byte[214]), 
            .B(r_TX_Byte[215]), .C(r_TX_Bit_Count[0]), .Z(n210));
    defparam Mux_50_i210_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i209_3_lut (.A(r_TX_Byte[212]), 
            .B(r_TX_Byte[213]), .C(r_TX_Bit_Count[0]), .Z(n209));
    defparam Mux_50_i209_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23862_3_lut (.A(n50638), 
            .B(n51004), .C(r_TX_Bit_Count[3]), .Z(n44829));
    defparam i23862_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24034_3_lut (.A(n49948), 
            .B(n50416), .C(r_TX_Bit_Count[2]), .Z(n45001));
    defparam i24034_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24102_3_lut (.A(n45001), 
            .B(n49516), .C(r_TX_Bit_Count[3]), .Z(n45069));
    defparam i24102_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24106_3_lut (.A(n50080), 
            .B(n50854), .C(r_TX_Bit_Count[2]), .Z(n45073));
    defparam i24106_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24173_3_lut (.A(n49438), 
            .B(n45073), .C(r_TX_Bit_Count[3]), .Z(n45140));
    defparam i24173_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24316_3_lut (.A(n50326), 
            .B(n50908), .C(r_TX_Bit_Count[2]), .Z(n45283));
    defparam i24316_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23918_3_lut (.A(n49420), 
            .B(n45283), .C(r_TX_Bit_Count[3]), .Z(n44885));
    defparam i23918_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23866_3_lut (.A(n49618), 
            .B(n50818), .C(r_TX_Bit_Count[4]), .Z(n44833));
    defparam i23866_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24159_3_lut (.A(n44833), 
            .B(n49798), .C(r_TX_Bit_Count[5]), .Z(n45126));
    defparam i24159_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24124_3_lut (.A(n50128), 
            .B(n50788), .C(r_TX_Bit_Count[2]), .Z(n45091));
    defparam i24124_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24195_3_lut (.A(n49450), 
            .B(n45091), .C(r_TX_Bit_Count[3]), .Z(n45162));
    defparam i24195_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24196_3_lut (.A(n50254), 
            .B(n45162), .C(r_TX_Bit_Count[4]), .Z(n45163));
    defparam i24196_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24170_3_lut (.A(n50032), 
            .B(n45163), .C(r_TX_Bit_Count[5]), .Z(n45137));
    defparam i24170_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24148_3_lut (.A(n50170), 
            .B(n50686), .C(r_TX_Bit_Count[2]), .Z(n45115));
    defparam i24148_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23869_3_lut (.A(n49624), 
            .B(n50770), .C(r_TX_Bit_Count[2]), .Z(n44836));
    defparam i23869_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23871_3_lut (.A(n50122), 
            .B(n49510), .C(r_TX_Bit_Count[3]), .Z(n44838));
    defparam i23871_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24100_3_lut (.A(n50056), 
            .B(n50860), .C(r_TX_Bit_Count[2]), .Z(n45067));
    defparam i24100_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23962_3_lut (.A(n49792), 
            .B(n50938), .C(r_TX_Bit_Count[2]), .Z(n44929));
    defparam i23962_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23896_3_lut (.A(n49678), 
            .B(n50560), .C(r_TX_Bit_Count[2]), .Z(n44863));
    defparam i23896_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24009_3_lut (.A(n44863), 
            .B(n49444), .C(r_TX_Bit_Count[3]), .Z(n44976));
    defparam i24009_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23875_3_lut (.A(n49636), 
            .B(n50716), .C(r_TX_Bit_Count[2]), .Z(n44842));
    defparam i23875_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24008_3_lut (.A(n49432), 
            .B(n44842), .C(r_TX_Bit_Count[3]), .Z(n44975));
    defparam i24008_3_lut.INIT = "0xcaca";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i20919_2_lut_3_lut_4_lut (.A(n40912), 
            .B(n40938), .C(w_Master_Ready), .D(r_Leading_Edge), .Z(n41106));
    defparam i20919_2_lut_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 equal_3192_i13_2_lut_3_lut (.A(r_RX_Bit_Count[4]), 
            .B(r_RX_Bit_Count[5]), .C(r_RX_Bit_Count[3]), .Z(n13));
    defparam equal_3192_i13_2_lut_3_lut.INIT = "0xf7f7";
    (* lut_function="(A (B (C)))" *) LUT4 i20754_2_lut_3_lut (.A(r_RX_Bit_Count[4]), 
            .B(r_RX_Bit_Count[5]), .C(r_RX_Bit_Count[3]), .Z(n40938));
    defparam i20754_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27836_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36589), .D(n15), .Z(n36592));
    defparam i27836_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27839_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36426), .D(n15), .Z(n36429));
    defparam i27839_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27842_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36493), .D(n15), .Z(n36496));
    defparam i27842_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27845_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36525), .D(n15), .Z(n36528));
    defparam i27845_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27848_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36557), .D(n15), .Z(n36560));
    defparam i27848_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27851_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36621), .D(n15), .Z(n36624));
    defparam i27851_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27854_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36653), .D(n15), .Z(n36656));
    defparam i27854_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27857_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36685), .D(n15), .Z(n36688));
    defparam i27857_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27860_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36329), .D(n15), .Z(n36332));
    defparam i27860_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27863_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36717), .D(n15), .Z(n36720));
    defparam i27863_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27866_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36749), .D(n15), .Z(n36752));
    defparam i27866_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27869_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36781), .D(n15), .Z(n36784));
    defparam i27869_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27872_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36813), .D(n15), .Z(n36816));
    defparam i27872_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27875_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36845), .D(n15), .Z(n36848));
    defparam i27875_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27878_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36877), .D(n15), .Z(n36880));
    defparam i27878_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27881_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36909), .D(n15), .Z(n36912));
    defparam i27881_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27884_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36941), .D(n15), .Z(n36944));
    defparam i27884_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27887_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36973), .D(n15), .Z(n36976));
    defparam i27887_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27890_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37005), .D(n15), .Z(n37008));
    defparam i27890_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27893_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37037), .D(n15), .Z(n37040));
    defparam i27893_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23929_3_lut (.A(n49738), 
            .B(n50026), .C(r_TX_Bit_Count[2]), .Z(n44896));
    defparam i23929_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23947_3_lut (.A(n49762), 
            .B(n51022), .C(r_TX_Bit_Count[2]), .Z(n44914));
    defparam i23947_3_lut.INIT = "0xcaca";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27896_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37069), .D(n15), .Z(n37072));
    defparam i27896_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27899_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36394), .D(n15), .Z(n36397));
    defparam i27899_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27902_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37101), .D(n15), .Z(n37104));
    defparam i27902_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27905_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37133), .D(n15), .Z(n37136));
    defparam i27905_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27908_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37165), .D(n15), .Z(n37168));
    defparam i27908_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27911_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37197), .D(n15), .Z(n37200));
    defparam i27911_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27914_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37229), .D(n15), .Z(n37232));
    defparam i27914_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27917_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37261), .D(n15), .Z(n37264));
    defparam i27917_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27920_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37293), .D(n15), .Z(n37296));
    defparam i27920_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27923_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37325), .D(n15), .Z(n37328));
    defparam i27923_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27926_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37357), .D(n15), .Z(n37360));
    defparam i27926_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i27928_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n41106), .D(n15), .Z(n36464));
    defparam i27928_2_lut_3_lut_4_lut.INIT = "0x0080";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27738_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36589), .D(n15_adj_4676), .Z(n36593));
    defparam i27738_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27741_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36426), .D(n15_adj_4676), .Z(n36438));
    defparam i27741_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27744_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36493), .D(n15_adj_4676), .Z(n36494));
    defparam i27744_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27747_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36525), .D(n15_adj_4676), .Z(n36526));
    defparam i27747_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27750_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36557), .D(n15_adj_4676), .Z(n36558));
    defparam i27750_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27753_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36621), .D(n15_adj_4676), .Z(n36625));
    defparam i27753_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27756_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36653), .D(n15_adj_4676), .Z(n36657));
    defparam i27756_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27759_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36685), .D(n15_adj_4676), .Z(n36689));
    defparam i27759_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27762_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36329), .D(n15_adj_4676), .Z(n36333));
    defparam i27762_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27765_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36717), .D(n15_adj_4676), .Z(n36721));
    defparam i27765_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27768_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36749), .D(n15_adj_4676), .Z(n36753));
    defparam i27768_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27774_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36781), .D(n15_adj_4676), .Z(n36785));
    defparam i27774_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27777_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36813), .D(n15_adj_4676), .Z(n36817));
    defparam i27777_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27780_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36845), .D(n15_adj_4676), .Z(n36849));
    defparam i27780_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27783_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36877), .D(n15_adj_4676), .Z(n36881));
    defparam i27783_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27786_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36909), .D(n15_adj_4676), .Z(n36913));
    defparam i27786_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27789_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36941), .D(n15_adj_4676), .Z(n36945));
    defparam i27789_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27792_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36973), .D(n15_adj_4676), .Z(n36977));
    defparam i27792_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27795_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37005), .D(n15_adj_4676), .Z(n37009));
    defparam i27795_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27798_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37037), .D(n15_adj_4676), .Z(n37041));
    defparam i27798_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27801_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37069), .D(n15_adj_4676), .Z(n37073));
    defparam i27801_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27804_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36394), .D(n15_adj_4676), .Z(n36398));
    defparam i27804_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27807_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37101), .D(n15_adj_4676), .Z(n37105));
    defparam i27807_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27810_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37133), .D(n15_adj_4676), .Z(n37137));
    defparam i27810_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27813_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37165), .D(n15_adj_4676), .Z(n37169));
    defparam i27813_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27816_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37197), .D(n15_adj_4676), .Z(n37201));
    defparam i27816_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27819_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37229), .D(n15_adj_4676), .Z(n37233));
    defparam i27819_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27822_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37261), .D(n15_adj_4676), .Z(n37265));
    defparam i27822_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27825_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37293), .D(n15_adj_4676), .Z(n37297));
    defparam i27825_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27828_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37325), .D(n15_adj_4676), .Z(n37329));
    defparam i27828_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27831_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37357), .D(n15_adj_4676), .Z(n37361));
    defparam i27831_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i27833_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n41106), .D(n15_adj_4676), .Z(n36465));
    defparam i27833_2_lut_3_lut_4_lut.INIT = "0x0080";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27643_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36589), .D(n15_adj_4677), .Z(n36594));
    defparam i27643_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27646_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36426), .D(n15_adj_4677), .Z(n36430));
    defparam i27646_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27649_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36493), .D(n15_adj_4677), .Z(n36497));
    defparam i27649_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27652_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36525), .D(n15_adj_4677), .Z(n36529));
    defparam i27652_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27655_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36557), .D(n15_adj_4677), .Z(n36561));
    defparam i27655_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27658_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36621), .D(n15_adj_4677), .Z(n36626));
    defparam i27658_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27661_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36653), .D(n15_adj_4677), .Z(n36659));
    defparam i27661_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27664_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36685), .D(n15_adj_4677), .Z(n36690));
    defparam i27664_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27667_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36329), .D(n15_adj_4677), .Z(n36334));
    defparam i27667_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i16_3_lut (.A(r_TX_Byte[16]), 
            .B(r_TX_Byte[17]), .C(r_TX_Bit_Count[0]), .Z(n16));
    defparam Mux_50_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27670_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36717), .D(n15_adj_4677), .Z(n36722));
    defparam i27670_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27673_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36749), .D(n15_adj_4677), .Z(n36754));
    defparam i27673_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27676_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36781), .D(n15_adj_4677), .Z(n36786));
    defparam i27676_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27679_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36813), .D(n15_adj_4677), .Z(n36818));
    defparam i27679_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27682_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36845), .D(n15_adj_4677), .Z(n36850));
    defparam i27682_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27685_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36877), .D(n15_adj_4677), .Z(n36882));
    defparam i27685_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27688_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36909), .D(n15_adj_4677), .Z(n36914));
    defparam i27688_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27691_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36941), .D(n15_adj_4677), .Z(n36946));
    defparam i27691_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27694_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36973), .D(n15_adj_4677), .Z(n36978));
    defparam i27694_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i17_3_lut (.A(r_TX_Byte[18]), 
            .B(r_TX_Byte[19]), .C(r_TX_Bit_Count[0]), .Z(n17));
    defparam Mux_50_i17_3_lut.INIT = "0xcaca";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27697_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37005), .D(n15_adj_4677), .Z(n37010));
    defparam i27697_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27700_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37037), .D(n15_adj_4677), .Z(n37042));
    defparam i27700_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27703_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37069), .D(n15_adj_4677), .Z(n37074));
    defparam i27703_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27706_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36394), .D(n15_adj_4677), .Z(n36395));
    defparam i27706_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27709_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37101), .D(n15_adj_4677), .Z(n37106));
    defparam i27709_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27712_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37133), .D(n15_adj_4677), .Z(n37138));
    defparam i27712_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27715_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37165), .D(n15_adj_4677), .Z(n37170));
    defparam i27715_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27718_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37197), .D(n15_adj_4677), .Z(n37202));
    defparam i27718_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27721_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37229), .D(n15_adj_4677), .Z(n37234));
    defparam i27721_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27724_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37261), .D(n15_adj_4677), .Z(n37266));
    defparam i27724_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i20_3_lut (.A(r_TX_Byte[22]), 
            .B(r_TX_Byte[23]), .C(r_TX_Bit_Count[0]), .Z(n20));
    defparam Mux_50_i20_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i19_3_lut (.A(r_TX_Byte[20]), 
            .B(r_TX_Byte[21]), .C(r_TX_Bit_Count[0]), .Z(n19));
    defparam Mux_50_i19_3_lut.INIT = "0xcaca";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27730_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37325), .D(n15_adj_4677), .Z(n37330));
    defparam i27730_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27733_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37357), .D(n15_adj_4677), .Z(n37362));
    defparam i27733_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i27727_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37293), .D(n15_adj_4677), .Z(n37298));
    defparam i27727_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i27735_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n41106), .D(n15_adj_4677), .Z(n36462));
    defparam i27735_2_lut_3_lut_4_lut.INIT = "0x0080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24310_3_lut (.A(n50320), 
            .B(n50944), .C(r_TX_Bit_Count[2]), .Z(n45277));
    defparam i24310_3_lut.INIT = "0xcaca";
    (* lut_function="(A+((C+!(D))+!B))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n11), 
            .B(n40938), .C(w_Master_Ready), .D(r_Leading_Edge), .Z(n37357));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfbff";
    (* lut_function="(A+((C+!(D))+!B))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_3 (.A(n11_adj_4678), 
            .B(n40938), .C(w_Master_Ready), .D(r_Leading_Edge), .Z(n37325));
    defparam i1_2_lut_3_lut_4_lut_adj_3.INIT = "0xfbff";
    (* lut_function="(A+((C+!(D))+!B))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_4 (.A(n11_adj_4679), 
            .B(n40938), .C(w_Master_Ready), .D(r_Leading_Edge), .Z(n37293));
    defparam i1_2_lut_3_lut_4_lut_adj_4.INIT = "0xfbff";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_5 (.A(n40912), 
            .B(n13), .C(w_Master_Ready), .D(r_Leading_Edge), .Z(n37261));
    defparam i1_2_lut_3_lut_4_lut_adj_5.INIT = "0xfdff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_6 (.A(n11), 
            .B(n13), .C(w_Master_Ready), .D(r_Leading_Edge), .Z(n37229));
    defparam i1_2_lut_3_lut_4_lut_adj_6.INIT = "0xfeff";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24301_3_lut (.A(n50308), 
            .B(n51034), .C(r_TX_Bit_Count[2]), .Z(n45268));
    defparam i24301_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i1003_3_lut (.A(r_TX_Byte[1008]), 
            .B(r_TX_Byte[1009]), .C(r_TX_Bit_Count[0]), .Z(n1003));
    defparam Mux_50_i1003_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_7 (.A(n11_adj_4678), 
            .B(n13), .C(w_Master_Ready), .D(r_Leading_Edge), .Z(n37197));
    defparam i1_2_lut_3_lut_4_lut_adj_7.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_8 (.A(n11_adj_4679), 
            .B(n13), .C(w_Master_Ready), .D(r_Leading_Edge), .Z(n37165));
    defparam i1_2_lut_3_lut_4_lut_adj_8.INIT = "0xfeff";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_9 (.A(n40912), 
            .B(n13_adj_4680), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n37133));
    defparam i1_2_lut_3_lut_4_lut_adj_9.INIT = "0xfdff";
    (* lut_function="(A+((C)+!B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3200_i13_2_lut_3_lut (.A(r_RX_Bit_Count[4]), 
            .B(r_RX_Bit_Count[5]), .C(r_RX_Bit_Count[3]), .Z(n13_adj_4681));
    defparam equal_3200_i13_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(A+!(B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3196_i13_2_lut_3_lut (.A(r_RX_Bit_Count[4]), 
            .B(r_RX_Bit_Count[5]), .C(r_RX_Bit_Count[3]), .Z(n13_adj_4680));
    defparam equal_3196_i13_2_lut_3_lut.INIT = "0xbfbf";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i1004_3_lut (.A(r_TX_Byte[1010]), 
            .B(r_TX_Byte[1011]), .C(r_TX_Bit_Count[0]), .Z(n1004));
    defparam Mux_50_i1004_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_10 (.A(n11), 
            .B(n13_adj_4680), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n37101));
    defparam i1_2_lut_3_lut_4_lut_adj_10.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_11 (.A(n11_adj_4678), 
            .B(n13_adj_4680), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36394));
    defparam i1_2_lut_3_lut_4_lut_adj_11.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_12 (.A(n11_adj_4679), 
            .B(n13_adj_4680), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n37069));
    defparam i1_2_lut_3_lut_4_lut_adj_12.INIT = "0xfeff";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_13 (.A(n40912), 
            .B(n13_adj_4681), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n37037));
    defparam i1_2_lut_3_lut_4_lut_adj_13.INIT = "0xfdff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_14 (.A(n11), 
            .B(n13_adj_4681), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n37005));
    defparam i1_2_lut_3_lut_4_lut_adj_14.INIT = "0xfeff";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i1007_3_lut (.A(r_TX_Byte[1014]), 
            .B(r_TX_Byte[1015]), .C(r_TX_Bit_Count[0]), .Z(n1007));
    defparam Mux_50_i1007_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i1006_3_lut (.A(r_TX_Byte[1012]), 
            .B(r_TX_Byte[1013]), .C(r_TX_Bit_Count[0]), .Z(n1006));
    defparam Mux_50_i1006_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_15 (.A(n11_adj_4678), 
            .B(n13_adj_4681), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36973));
    defparam i1_2_lut_3_lut_4_lut_adj_15.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_16 (.A(n11_adj_4679), 
            .B(n13_adj_4681), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36941));
    defparam i1_2_lut_3_lut_4_lut_adj_16.INIT = "0xfeff";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_17 (.A(n40912), 
            .B(n13_adj_4682), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36909));
    defparam i1_2_lut_3_lut_4_lut_adj_17.INIT = "0xfdff";
    (* lut_function="((B+(C))+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3208_i13_2_lut_3_lut (.A(r_RX_Bit_Count[4]), 
            .B(r_RX_Bit_Count[5]), .C(r_RX_Bit_Count[3]), .Z(n13_adj_4683));
    defparam equal_3208_i13_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="((B+!(C))+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3204_i13_2_lut_3_lut (.A(r_RX_Bit_Count[4]), 
            .B(r_RX_Bit_Count[5]), .C(r_RX_Bit_Count[3]), .Z(n13_adj_4682));
    defparam equal_3204_i13_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24094_3_lut (.A(n50038), 
            .B(n50890), .C(r_TX_Bit_Count[2]), .Z(n45061));
    defparam i24094_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_18 (.A(n11), 
            .B(n13_adj_4682), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36877));
    defparam i1_2_lut_3_lut_4_lut_adj_18.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_19 (.A(n11_adj_4678), 
            .B(n13_adj_4682), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36845));
    defparam i1_2_lut_3_lut_4_lut_adj_19.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_20 (.A(n11_adj_4679), 
            .B(n13_adj_4682), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36813));
    defparam i1_2_lut_3_lut_4_lut_adj_20.INIT = "0xfeff";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_21 (.A(n40912), 
            .B(n13_adj_4683), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36781));
    defparam i1_2_lut_3_lut_4_lut_adj_21.INIT = "0xfdff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_22 (.A(n11), 
            .B(n13_adj_4683), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36749));
    defparam i1_2_lut_3_lut_4_lut_adj_22.INIT = "0xfeff";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24112_3_lut (.A(n50092), 
            .B(n50830), .C(r_TX_Bit_Count[2]), .Z(n45079));
    defparam i24112_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24097_3_lut (.A(n50044), 
            .B(n50884), .C(r_TX_Bit_Count[2]), .Z(n45064));
    defparam i24097_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_23 (.A(n11_adj_4678), 
            .B(n13_adj_4683), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36717));
    defparam i1_2_lut_3_lut_4_lut_adj_23.INIT = "0xfeff";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_24 (.A(n40912), 
            .B(n13_adj_4684), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36685));
    defparam i1_2_lut_3_lut_4_lut_adj_24.INIT = "0xfdff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_25 (.A(n11), 
            .B(n13_adj_4684), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36653));
    defparam i1_2_lut_3_lut_4_lut_adj_25.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_26 (.A(n11_adj_4678), 
            .B(n13_adj_4684), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36621));
    defparam i1_2_lut_3_lut_4_lut_adj_26.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_27 (.A(n11_adj_4679), 
            .B(n13_adj_4684), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36557));
    defparam i1_2_lut_3_lut_4_lut_adj_27.INIT = "0xfeff";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_28 (.A(n40912), 
            .B(n13_adj_4685), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36525));
    defparam i1_2_lut_3_lut_4_lut_adj_28.INIT = "0xfdff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_29 (.A(n11), 
            .B(n13_adj_4685), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36493));
    defparam i1_2_lut_3_lut_4_lut_adj_29.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_30 (.A(n11_adj_4678), 
            .B(n13_adj_4685), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36426));
    defparam i1_2_lut_3_lut_4_lut_adj_30.INIT = "0xfeff";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20827_2_lut (.A(n67[1]), 
            .B(o_STM32_TX_DV_c), .Z(n39645));
    defparam i20827_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24189_3_lut (.A(n49750), 
            .B(n50914), .C(r_TX_Bit_Count[5]), .Z(n45156));
    defparam i24189_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27348_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36394), .D(n15_adj_4676), .Z(n36401));
    defparam i27348_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27469_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36813), .D(n15), .Z(n36820));
    defparam i27469_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24207_3_lut (.A(n49930), 
            .B(n49396), .C(r_TX_Bit_Count[5]), .Z(n45174));
    defparam i24207_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27217_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36717), .D(n15_adj_4677), .Z(n36726));
    defparam i27217_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27315_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36749), .D(n15_adj_4676), .Z(n36757));
    defparam i27315_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27508_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37133), .D(n15), .Z(n37140));
    defparam i27508_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27250_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37069), .D(n15_adj_4677), .Z(n37078));
    defparam i27250_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27363_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37229), .D(n15_adj_4676), .Z(n37237));
    defparam i27363_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27401_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36685), .D(n15), .Z(n36692));
    defparam i27401_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27202_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36557), .D(n15_adj_4677), .Z(n36565));
    defparam i27202_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27300_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36621), .D(n15_adj_4676), .Z(n36629));
    defparam i27300_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27525_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37293), .D(n15), .Z(n37300));
    defparam i27525_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27265_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37197), .D(n15_adj_4677), .Z(n37206));
    defparam i27265_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27339_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37005), .D(n15_adj_4676), .Z(n37013));
    defparam i27339_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27480_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36909), .D(n15), .Z(n36916));
    defparam i27480_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27226_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36813), .D(n15_adj_4677), .Z(n36822));
    defparam i27226_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27324_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36845), .D(n15_adj_4676), .Z(n36853));
    defparam i27324_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27495_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37069), .D(n15), .Z(n37076));
    defparam i27495_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27241_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36973), .D(n15_adj_4677), .Z(n36982));
    defparam i27241_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27372_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37325), .D(n15_adj_4676), .Z(n37333));
    defparam i27372_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27392_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36557), .D(n15), .Z(n36563));
    defparam i27392_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27193_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36426), .D(n15_adj_4677), .Z(n36434));
    defparam i27193_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27380_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36589), .D(n15), .Z(n36596));
    defparam i27380_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27291_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36493), .D(n15_adj_4676), .Z(n36500));
    defparam i27291_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(((D)+!C)+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27533_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n41106), .D(n15), .Z(n36467));
    defparam i27533_2_lut_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27351_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37101), .D(n15_adj_4676), .Z(n37109));
    defparam i27351_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27464_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36781), .D(n15), .Z(n36788));
    defparam i27464_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27214_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36329), .D(n15_adj_4677), .Z(n36338));
    defparam i27214_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27312_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36717), .D(n15_adj_4676), .Z(n36725));
    defparam i27312_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27513_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37165), .D(n15), .Z(n37172));
    defparam i27513_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27253_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36394), .D(n15_adj_4677), .Z(n36402));
    defparam i27253_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27360_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37197), .D(n15_adj_4676), .Z(n37205));
    defparam i27360_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27404_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36329), .D(n15), .Z(n36336));
    defparam i27404_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27205_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36621), .D(n15_adj_4677), .Z(n36630));
    defparam i27205_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27303_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36653), .D(n15_adj_4676), .Z(n36662));
    defparam i27303_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27522_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37261), .D(n15), .Z(n37268));
    defparam i27522_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27262_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37165), .D(n15_adj_4677), .Z(n37174));
    defparam i27262_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27336_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36973), .D(n15_adj_4676), .Z(n36981));
    defparam i27336_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27483_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36941), .D(n15), .Z(n36948));
    defparam i27483_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27229_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36845), .D(n15_adj_4677), .Z(n36854));
    defparam i27229_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27327_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36877), .D(n15_adj_4676), .Z(n36885));
    defparam i27327_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27492_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37037), .D(n15), .Z(n37044));
    defparam i27492_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27238_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36941), .D(n15_adj_4677), .Z(n36950));
    defparam i27238_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27375_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37357), .D(n15_adj_4676), .Z(n37365));
    defparam i27375_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27389_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36525), .D(n15), .Z(n36531));
    defparam i27389_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27190_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36589), .D(n15_adj_4677), .Z(n36598));
    defparam i27190_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27383_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36426), .D(n15), .Z(n36432));
    defparam i27383_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27288_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36426), .D(n15_adj_4676), .Z(n36433));
    defparam i27288_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27285_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36589), .D(n15_adj_4676), .Z(n36597));
    defparam i27285_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27345_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37069), .D(n15_adj_4676), .Z(n37077));
    defparam i27345_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i23_3_lut (.A(r_TX_Byte[24]), 
            .B(r_TX_Byte[25]), .C(r_TX_Bit_Count[0]), .Z(n23));
    defparam Mux_50_i23_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27472_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36845), .D(n15), .Z(n36852));
    defparam i27472_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27220_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36749), .D(n15_adj_4677), .Z(n36758));
    defparam i27220_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27318_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36781), .D(n15_adj_4676), .Z(n36789));
    defparam i27318_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27503_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37101), .D(n15), .Z(n37108));
    defparam i27503_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27247_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37037), .D(n15_adj_4677), .Z(n37046));
    defparam i27247_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27366_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37261), .D(n15_adj_4676), .Z(n37269));
    defparam i27366_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27398_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36653), .D(n15), .Z(n36661));
    defparam i27398_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i24_3_lut (.A(r_TX_Byte[26]), 
            .B(r_TX_Byte[27]), .C(r_TX_Bit_Count[0]), .Z(n24));
    defparam Mux_50_i24_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27199_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36525), .D(n15_adj_4677), .Z(n36533));
    defparam i27199_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27297_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36557), .D(n15_adj_4676), .Z(n36564));
    defparam i27297_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27528_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37325), .D(n15), .Z(n37332));
    defparam i27528_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27268_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37229), .D(n15_adj_4677), .Z(n37238));
    defparam i27268_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27342_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37037), .D(n15_adj_4676), .Z(n37045));
    defparam i27342_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27475_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36877), .D(n15), .Z(n36884));
    defparam i27475_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27223_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36781), .D(n15_adj_4677), .Z(n36790));
    defparam i27223_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27321_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36813), .D(n15_adj_4676), .Z(n36821));
    defparam i27321_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27498_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36394), .D(n15), .Z(n36400));
    defparam i27498_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i27_3_lut (.A(r_TX_Byte[30]), 
            .B(r_TX_Byte[31]), .C(r_TX_Bit_Count[0]), .Z(n27));
    defparam Mux_50_i27_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i26_3_lut (.A(r_TX_Byte[28]), 
            .B(r_TX_Byte[29]), .C(r_TX_Bit_Count[0]), .Z(n26));
    defparam Mux_50_i26_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27244_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37005), .D(n15_adj_4677), .Z(n37014));
    defparam i27244_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27369_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37293), .D(n15_adj_4676), .Z(n37301));
    defparam i27369_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27395_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36621), .D(n15), .Z(n36628));
    defparam i27395_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27196_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36493), .D(n15_adj_4677), .Z(n36501));
    defparam i27196_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27294_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36525), .D(n15_adj_4676), .Z(n36532));
    defparam i27294_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27531_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37357), .D(n15), .Z(n37364));
    defparam i27531_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27271_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37261), .D(n15_adj_4677), .Z(n37270));
    defparam i27271_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27354_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37133), .D(n15_adj_4676), .Z(n37141));
    defparam i27354_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27446_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36749), .D(n15), .Z(n36756));
    defparam i27446_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27211_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36685), .D(n15_adj_4677), .Z(n36694));
    defparam i27211_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27309_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36329), .D(n15_adj_4676), .Z(n36337));
    defparam i27309_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27516_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37197), .D(n15), .Z(n37204));
    defparam i27516_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27256_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37101), .D(n15_adj_4677), .Z(n37110));
    defparam i27256_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27357_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37165), .D(n15_adj_4676), .Z(n37173));
    defparam i27357_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27407_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36717), .D(n15), .Z(n36724));
    defparam i27407_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27208_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36653), .D(n15_adj_4677), .Z(n36663));
    defparam i27208_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27306_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36685), .D(n15_adj_4676), .Z(n36693));
    defparam i27306_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27519_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37229), .D(n15), .Z(n37236));
    defparam i27519_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27259_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37133), .D(n15_adj_4677), .Z(n37142));
    defparam i27259_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27333_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36941), .D(n15_adj_4676), .Z(n36949));
    defparam i27333_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27486_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36973), .D(n15), .Z(n36980));
    defparam i27486_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27232_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36877), .D(n15_adj_4677), .Z(n36886));
    defparam i27232_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27330_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36909), .D(n15_adj_4676), .Z(n36917));
    defparam i27330_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27489_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37005), .D(n15), .Z(n37012));
    defparam i27489_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27235_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36909), .D(n15_adj_4677), .Z(n36918));
    defparam i27235_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23908_3_lut (.A(n49702), 
            .B(n50464), .C(r_TX_Bit_Count[4]), .Z(n44875));
    defparam i23908_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(((D)+!C)+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27377_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n41106), .D(n15_adj_4676), .Z(n36468));
    defparam i27377_2_lut_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27277_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37325), .D(n15_adj_4677), .Z(n37334));
    defparam i27277_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(((D)+!C)+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27282_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n41106), .D(n15_adj_4677), .Z(n36469));
    defparam i27282_2_lut_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27386_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n36493), .D(n15), .Z(n36499));
    defparam i27386_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27280_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37357), .D(n15_adj_4677), .Z(n37366));
    defparam i27280_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27274_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n41051), .C(n37293), .D(n15_adj_4677), .Z(n37302));
    defparam i27274_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26203_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36394), .D(n15_adj_4676), .Z(n36413));
    defparam i26203_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26273_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36813), .D(n15), .Z(n36832));
    defparam i26273_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26048_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36717), .D(n15_adj_4677), .Z(n36738));
    defparam i26048_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26170_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36749), .D(n15_adj_4676), .Z(n36769));
    defparam i26170_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26306_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37133), .D(n15), .Z(n37152));
    defparam i26306_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26085_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37069), .D(n15_adj_4677), .Z(n37090));
    defparam i26085_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26218_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37229), .D(n15_adj_4676), .Z(n37249));
    defparam i26218_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26258_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36685), .D(n15), .Z(n36704));
    defparam i26258_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26033_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36557), .D(n15_adj_4677), .Z(n36577));
    defparam i26033_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26155_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36621), .D(n15_adj_4676), .Z(n36641));
    defparam i26155_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26321_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37293), .D(n15), .Z(n37312));
    defparam i26321_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26100_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37197), .D(n15_adj_4677), .Z(n37218));
    defparam i26100_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26194_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37005), .D(n15_adj_4676), .Z(n37025));
    defparam i26194_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20694_2_lut (.A(n67[0]), 
            .B(o_STM32_TX_DV_c), .Z(n39615));
    defparam i20694_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26282_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36909), .D(n15), .Z(n36928));
    defparam i26282_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26059_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36813), .D(n15_adj_4677), .Z(n36834));
    defparam i26059_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26179_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36845), .D(n15_adj_4676), .Z(n36865));
    defparam i26179_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26297_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37069), .D(n15), .Z(n37088));
    defparam i26297_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26076_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36973), .D(n15_adj_4677), .Z(n36994));
    defparam i26076_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26227_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37325), .D(n15_adj_4676), .Z(n37345));
    defparam i26227_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26247_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36557), .D(n15), .Z(n36575));
    defparam i26247_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26024_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36426), .D(n15_adj_4677), .Z(n36446));
    defparam i26024_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26235_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36589), .D(n15), .Z(n36608));
    defparam i26235_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26126_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36493), .D(n15_adj_4676), .Z(n36512));
    defparam i26126_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26329_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n41106), .D(n15), .Z(n36479));
    defparam i26329_2_lut_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(A+(B))", lineinfo="@8(84[7],105[14])" *) LUT4 i20828_2_lut (.A(n67[11]), 
            .B(o_STM32_TX_DV_c), .Z(r_SPI_Clk_Edges_11__N_1062[11]));
    defparam i20828_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26206_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37101), .D(n15_adj_4676), .Z(n37121));
    defparam i26206_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26270_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36781), .D(n15), .Z(n36800));
    defparam i26270_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26045_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36329), .D(n15_adj_4677), .Z(n36349));
    defparam i26045_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26167_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36717), .D(n15_adj_4676), .Z(n36737));
    defparam i26167_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26309_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37165), .D(n15), .Z(n37184));
    defparam i26309_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26088_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36394), .D(n15_adj_4677), .Z(n36414));
    defparam i26088_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26215_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37197), .D(n15_adj_4676), .Z(n37217));
    defparam i26215_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26261_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36329), .D(n15), .Z(n36347));
    defparam i26261_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26036_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36621), .D(n15_adj_4677), .Z(n36642));
    defparam i26036_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26158_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36653), .D(n15_adj_4676), .Z(n36673));
    defparam i26158_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26318_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37261), .D(n15), .Z(n37280));
    defparam i26318_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26097_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37165), .D(n15_adj_4677), .Z(n37186));
    defparam i26097_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26191_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36973), .D(n15_adj_4676), .Z(n36993));
    defparam i26191_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26285_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36941), .D(n15), .Z(n36960));
    defparam i26285_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26062_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36845), .D(n15_adj_4677), .Z(n36866));
    defparam i26062_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26182_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36877), .D(n15_adj_4676), .Z(n36897));
    defparam i26182_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26294_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37037), .D(n15), .Z(n37056));
    defparam i26294_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26073_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36941), .D(n15_adj_4677), .Z(n36962));
    defparam i26073_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26230_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37357), .D(n15_adj_4676), .Z(n37377));
    defparam i26230_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26244_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36525), .D(n15), .Z(n36543));
    defparam i26244_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26021_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36589), .D(n15_adj_4677), .Z(n36610));
    defparam i26021_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26238_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36426), .D(n15), .Z(n36444));
    defparam i26238_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26123_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36426), .D(n15_adj_4676), .Z(n36445));
    defparam i26123_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26120_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36589), .D(n15_adj_4676), .Z(n36609));
    defparam i26120_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26200_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37069), .D(n15_adj_4676), .Z(n37089));
    defparam i26200_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26276_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36845), .D(n15), .Z(n36864));
    defparam i26276_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26053_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36749), .D(n15_adj_4677), .Z(n36770));
    defparam i26053_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26173_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36781), .D(n15_adj_4676), .Z(n36801));
    defparam i26173_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26303_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37101), .D(n15), .Z(n37120));
    defparam i26303_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26082_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37037), .D(n15_adj_4677), .Z(n37058));
    defparam i26082_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26221_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37261), .D(n15_adj_4676), .Z(n37281));
    defparam i26221_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26253_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36653), .D(n15), .Z(n36672));
    defparam i26253_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26030_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36525), .D(n15_adj_4677), .Z(n36545));
    defparam i26030_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26150_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36557), .D(n15_adj_4676), .Z(n36576));
    defparam i26150_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26324_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37325), .D(n15), .Z(n37344));
    defparam i26324_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26103_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37229), .D(n15_adj_4677), .Z(n37250));
    defparam i26103_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26197_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37037), .D(n15_adj_4676), .Z(n37057));
    defparam i26197_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26279_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36877), .D(n15), .Z(n36896));
    defparam i26279_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26056_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36781), .D(n15_adj_4677), .Z(n36802));
    defparam i26056_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26176_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36813), .D(n15_adj_4676), .Z(n36833));
    defparam i26176_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26300_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36394), .D(n15), .Z(n36412));
    defparam i26300_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26079_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37005), .D(n15_adj_4677), .Z(n37026));
    defparam i26079_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26224_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37293), .D(n15_adj_4676), .Z(n37313));
    defparam i26224_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26250_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36621), .D(n15), .Z(n36640));
    defparam i26250_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26027_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36493), .D(n15_adj_4677), .Z(n36513));
    defparam i26027_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26129_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36525), .D(n15_adj_4676), .Z(n36544));
    defparam i26129_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26327_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37357), .D(n15), .Z(n37376));
    defparam i26327_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26106_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37261), .D(n15_adj_4677), .Z(n37282));
    defparam i26106_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26209_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37133), .D(n15_adj_4676), .Z(n37153));
    defparam i26209_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26267_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36749), .D(n15), .Z(n36768));
    defparam i26267_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26042_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36685), .D(n15_adj_4677), .Z(n36706));
    defparam i26042_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26164_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36329), .D(n15_adj_4676), .Z(n36348));
    defparam i26164_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26312_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37197), .D(n15), .Z(n37216));
    defparam i26312_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26091_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37101), .D(n15_adj_4677), .Z(n37122));
    defparam i26091_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26212_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37165), .D(n15_adj_4676), .Z(n37185));
    defparam i26212_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26264_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36717), .D(n15), .Z(n36736));
    defparam i26264_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26039_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36653), .D(n15_adj_4677), .Z(n36674));
    defparam i26039_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(n39637), 
            .SP(n39646), .CK(i_Clk_c), .SR(n51854), .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26161_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36685), .D(n15_adj_4676), .Z(n36705));
    defparam i26161_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26315_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37229), .D(n15), .Z(n37248));
    defparam i26315_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26094_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37133), .D(n15_adj_4677), .Z(n37154));
    defparam i26094_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26188_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36941), .D(n15_adj_4676), .Z(n36961));
    defparam i26188_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26288_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36973), .D(n15), .Z(n36992));
    defparam i26288_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26065_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36877), .D(n15_adj_4677), .Z(n36898));
    defparam i26065_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26185_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36909), .D(n15_adj_4676), .Z(n36929));
    defparam i26185_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26291_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37005), .D(n15), .Z(n37024));
    defparam i26291_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26070_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36909), .D(n15_adj_4677), .Z(n36930));
    defparam i26070_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26232_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n41106), .D(n15_adj_4676), .Z(n36480));
    defparam i26232_2_lut_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26112_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37325), .D(n15_adj_4677), .Z(n37346));
    defparam i26112_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26117_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n41106), .D(n15_adj_4677), .Z(n36481));
    defparam i26117_2_lut_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26241_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36493), .D(n15), .Z(n36511));
    defparam i26241_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26115_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37357), .D(n15_adj_4677), .Z(n37378));
    defparam i26115_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26109_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37293), .D(n15_adj_4677), .Z(n37314));
    defparam i26109_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49945_bdd_4_lut (.A(n49945), 
            .B(r_TX_Byte[273]), .C(r_TX_Byte[272]), .D(r_TX_Bit_Count[1]), 
            .Z(n49948));
    defparam n49945_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_50  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[978]), .C(r_TX_Byte[979]), .D(r_TX_Bit_Count[1]), 
            .Z(n49939));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_50 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49939_bdd_4_lut (.A(n49939), 
            .B(r_TX_Byte[977]), .C(r_TX_Byte[976]), .D(r_TX_Bit_Count[1]), 
            .Z(n49942));
    defparam n49939_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_49  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[970]), .C(r_TX_Byte[971]), .D(r_TX_Bit_Count[1]), 
            .Z(n49933));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_49 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49933_bdd_4_lut (.A(n49933), 
            .B(r_TX_Byte[969]), .C(r_TX_Byte[968]), .D(r_TX_Bit_Count[1]), 
            .Z(n49936));
    defparam n49933_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_9  (.A(r_TX_Bit_Count[3]), 
            .B(n44968), .C(n44992), .D(r_TX_Bit_Count[4]), .Z(n49927));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49927_bdd_4_lut (.A(n49927), 
            .B(n44959), .C(n44938), .D(r_TX_Bit_Count[4]), .Z(n49930));
    defparam n49927_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_48  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[474]), .C(r_TX_Byte[475]), .D(r_TX_Bit_Count[1]), 
            .Z(n49921));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_48 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49921_bdd_4_lut (.A(n49921), 
            .B(r_TX_Byte[473]), .C(r_TX_Byte[472]), .D(r_TX_Bit_Count[1]), 
            .Z(n49924));
    defparam n49921_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_47  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[962]), .C(r_TX_Byte[963]), .D(r_TX_Bit_Count[1]), 
            .Z(n49915));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_47 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49915_bdd_4_lut (.A(n49915), 
            .B(r_TX_Byte[961]), .C(r_TX_Byte[960]), .D(r_TX_Bit_Count[1]), 
            .Z(n49918));
    defparam n49915_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_46  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[954]), .C(r_TX_Byte[955]), .D(r_TX_Bit_Count[1]), 
            .Z(n49909));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_46 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49909_bdd_4_lut (.A(n49909), 
            .B(r_TX_Byte[953]), .C(r_TX_Byte[952]), .D(r_TX_Bit_Count[1]), 
            .Z(n49912));
    defparam n49909_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i6 (.D(n39635), 
            .SP(n39646), .CK(i_Clk_c), .SR(n51852), .Q(r_SPI_Clk_Edges[6]));
    defparam r_SPI_Clk_Edges_i6.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i9 (.D(r_TX_Bit_Count_9__N_17[9]), 
            .SP(n37462), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[9]));
    defparam r_TX_Bit_Count_i9.REGSET = "SET";
    defparam r_TX_Bit_Count_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i8 (.D(r_TX_Bit_Count_9__N_17[8]), 
            .SP(n37462), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[8]));
    defparam r_TX_Bit_Count_i8.REGSET = "SET";
    defparam r_TX_Bit_Count_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i7 (.D(r_TX_Bit_Count_9__N_17[7]), 
            .SP(n37462), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[7]));
    defparam r_TX_Bit_Count_i7.REGSET = "SET";
    defparam r_TX_Bit_Count_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i6 (.D(r_TX_Bit_Count_9__N_17[6]), 
            .SP(n37462), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[6]));
    defparam r_TX_Bit_Count_i6.REGSET = "SET";
    defparam r_TX_Bit_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i5 (.D(r_TX_Bit_Count_9__N_17[5]), 
            .SP(n37462), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[5]));
    defparam r_TX_Bit_Count_i5.REGSET = "SET";
    defparam r_TX_Bit_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i4 (.D(r_TX_Bit_Count_9__N_17[4]), 
            .SP(n37462), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[4]));
    defparam r_TX_Bit_Count_i4.REGSET = "SET";
    defparam r_TX_Bit_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_9__N_17[3]), 
            .SP(n37462), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_9__N_17[2]), 
            .SP(n37462), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_9__N_17[1]), 
            .SP(n37462), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i10 (.D(n33852), 
            .SP(n37482), .CK(i_Clk_c), .SR(n51854), .Q(r_RX_Bit_Count[10]));
    defparam r_RX_Bit_Count_i0_i10.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i9 (.D(n33854), 
            .SP(n37482), .CK(i_Clk_c), .SR(n51854), .Q(r_RX_Bit_Count[9]));
    defparam r_RX_Bit_Count_i0_i9.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i8 (.D(n33856), 
            .SP(n37482), .CK(i_Clk_c), .SR(n51853), .Q(r_RX_Bit_Count[8]));
    defparam r_RX_Bit_Count_i0_i8.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i7 (.D(n33858), 
            .SP(n37482), .CK(i_Clk_c), .SR(n51853), .Q(r_RX_Bit_Count[7]));
    defparam r_RX_Bit_Count_i0_i7.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i6 (.D(n33860), 
            .SP(n37482), .CK(i_Clk_c), .SR(n51853), .Q(r_RX_Bit_Count[6]));
    defparam r_RX_Bit_Count_i0_i6.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i5 (.D(n33862), 
            .SP(n37482), .CK(i_Clk_c), .SR(n51853), .Q(r_RX_Bit_Count[5]));
    defparam r_RX_Bit_Count_i0_i5.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n33864), 
            .SP(n37482), .CK(i_Clk_c), .SR(n51853), .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n33866), 
            .SP(n37482), .CK(i_Clk_c), .SR(n51853), .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n33868), 
            .SP(n37482), .CK(i_Clk_c), .SR(n51853), .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n33870), 
            .SP(n37482), .CK(i_Clk_c), .SR(n51853), .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i7 (.D(n39633), 
            .SP(n39646), .CK(i_Clk_c), .SR(n51853), .Q(r_SPI_Clk_Edges[7]));
    defparam r_SPI_Clk_Edges_i7.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i8 (.D(n39631), 
            .SP(n39646), .CK(i_Clk_c), .SR(n51852), .Q(r_SPI_Clk_Edges[8]));
    defparam r_SPI_Clk_Edges_i8.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i9 (.D(n39629), 
            .SP(n39646), .CK(i_Clk_c), .SR(n51852), .Q(r_SPI_Clk_Edges[9]));
    defparam r_SPI_Clk_Edges_i9.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i10 (.D(n39627), 
            .SP(n39646), .CK(i_Clk_c), .SR(n51852), .Q(r_SPI_Clk_Edges[10]));
    defparam r_SPI_Clk_Edges_i10.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1024 (.D(n51849), 
            .SP(n41122), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1023));
    defparam o_RX_Byte_Rising_i0_i1024.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1024.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20822_2_lut (.A(n67[6]), 
            .B(o_STM32_TX_DV_c), .Z(n39635));
    defparam i20822_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20823_2_lut (.A(n67[5]), 
            .B(o_STM32_TX_DV_c), .Z(n39637));
    defparam i20823_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23971_3_lut (.A(n49816), 
            .B(n50866), .C(r_TX_Bit_Count[2]), .Z(n44938));
    defparam i23971_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23992_3_lut (.A(n49864), 
            .B(n50704), .C(r_TX_Bit_Count[2]), .Z(n44959));
    defparam i23992_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24025_3_lut (.A(n49924), 
            .B(n50512), .C(r_TX_Bit_Count[2]), .Z(n44992));
    defparam i24025_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24001_3_lut (.A(n49888), 
            .B(n50620), .C(r_TX_Bit_Count[2]), .Z(n44968));
    defparam i24001_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_45  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[266]), .C(r_TX_Byte[267]), .D(r_TX_Bit_Count[1]), 
            .Z(n49903));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_45 .INIT = "0xe4aa";
    (* lineinfo="@8(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n42911), .CI0(n42911), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n51634), 
            .CI1(n51634), .CO0(n51634), .CO1(n42913), .S0(n67[1]), .S1(n67[2]));
    defparam sub_2147_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49903_bdd_4_lut (.A(n49903), 
            .B(r_TX_Byte[265]), .C(r_TX_Byte[264]), .D(r_TX_Bit_Count[1]), 
            .Z(n49906));
    defparam n49903_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25799_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36394), .D(n15_adj_4676), .Z(n36417));
    defparam i25799_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i24878_2_lut (.A(n3), .B(o_STM32_TX_DV_c), 
            .Z(n41164));
    defparam i24878_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@8(159[5],175[12])" *) LUT4 i1_4_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[0]), .C(r_RX_Bit_Count[4]), .D(r_RX_Bit_Count[5]), 
            .Z(n44401));
    defparam i1_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25546_2_lut (.A(n18_adj_4687), 
            .B(n36589), .Z(n36615));
    defparam i25546_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i22979_2_lut (.A(r_Leading_Edge), 
            .B(r_Trailing_Edge), .Z(n43766));
    defparam i22979_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25867_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36813), .D(n15), .Z(n36836));
    defparam i25867_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@8(159[5],175[12])" *) LUT4 i1_4_lut_adj_31 (.A(n43766), 
            .B(n15_adj_4677), .C(n44401), .D(n11_adj_4679), .Z(n44407));
    defparam i1_4_lut_adj_31.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A (B+(C+(D)))))", lineinfo="@8(153[3],176[10])" *) LUT4 i20710_4_lut (.A(o_STM32_RX_DV_c), 
            .B(w_Master_Ready), .C(n44407), .D(n17_adj_4688), .Z(o_STM32_RX_DV_c_N_2454));
    defparam i20710_4_lut.INIT = "0x2223";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_44  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[946]), .C(r_TX_Byte[947]), .D(r_TX_Bit_Count[1]), 
            .Z(n49897));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_44 .INIT = "0xe4aa";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25668_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36717), .D(n15_adj_4677), .Z(n36742));
    defparam i25668_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25549_2_lut (.A(n18_adj_4687), 
            .B(n36426), .Z(n36451));
    defparam i25549_2_lut.INIT = "0x1111";
    (* lineinfo="@8(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n51631), .CI1(n51631), .CO0(n51631), .CO1(n42911), 
            .S1(n67[0]));
    defparam sub_2147_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20824_2_lut (.A(n67[4]), 
            .B(o_STM32_TX_DV_c), .Z(n39639));
    defparam i20824_2_lut.INIT = "0x2222";
    FA2 sub_2148_add_2_add_5_11 (.A0(GND_net), .B0(r_TX_Bit_Count[9]), .C0(VCC_net), 
        .D0(n42908), .CI0(n42908), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n51820), .CI1(n51820), .CO0(n51820), .S0(n57[9]));
    defparam sub_2148_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_2148_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25766_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36749), .D(n15_adj_4676), .Z(n36773));
    defparam i25766_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i9456_2_lut (.A(n3), 
            .B(o_STM32_TX_DV_c), .Z(n29639));
    defparam i9456_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25900_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37133), .D(n15), .Z(n37156));
    defparam i25900_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25701_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37069), .D(n15_adj_4677), .Z(n37094));
    defparam i25701_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25552_2_lut (.A(n18_adj_4687), 
            .B(n36493), .Z(n36518));
    defparam i25552_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25555_2_lut (.A(n18_adj_4687), 
            .B(n36525), .Z(n36550));
    defparam i25555_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25558_2_lut (.A(n18_adj_4687), 
            .B(n36557), .Z(n36582));
    defparam i25558_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25561_2_lut (.A(n18_adj_4687), 
            .B(n36621), .Z(n36647));
    defparam i25561_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25814_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37229), .D(n15_adj_4676), .Z(n37253));
    defparam i25814_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25564_2_lut (.A(n18_adj_4687), 
            .B(n36653), .Z(n36679));
    defparam i25564_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25567_2_lut (.A(n18_adj_4687), 
            .B(n36685), .Z(n36711));
    defparam i25567_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i3_4_lut (.A(n3), .B(r_SPI_Clk_Count[1]), 
            .C(o_STM32_TX_DV_c), .D(r_SPI_Clk_Count[0]), .Z(n51262));
    defparam i3_4_lut.INIT = "0x0200";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25852_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36685), .D(n15), .Z(n36708));
    defparam i25852_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25653_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36557), .D(n15_adj_4677), .Z(n36581));
    defparam i25653_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25751_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36621), .D(n15_adj_4676), .Z(n36645));
    defparam i25751_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25570_2_lut (.A(n18_adj_4687), 
            .B(n36329), .Z(n36354));
    defparam i25570_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25915_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37293), .D(n15), .Z(n37316));
    defparam i25915_2_lut_3_lut_4_lut.INIT = "0x0001";
    FA2 sub_2148_add_2_add_5_9 (.A0(GND_net), .B0(r_TX_Bit_Count[7]), .C0(VCC_net), 
        .D0(n42906), .CI0(n42906), .A1(GND_net), .B1(r_TX_Bit_Count[8]), 
        .C1(VCC_net), .D1(n51817), .CI1(n51817), .CO0(n51817), .CO1(n42908), 
        .S0(n57[7]), .S1(n57[8]));
    defparam sub_2148_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_2148_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25716_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37197), .D(n15_adj_4677), .Z(n37222));
    defparam i25716_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49897_bdd_4_lut (.A(n49897), 
            .B(r_TX_Byte[945]), .C(r_TX_Byte[944]), .D(r_TX_Bit_Count[1]), 
            .Z(n49900));
    defparam n49897_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25573_2_lut (.A(n18_adj_4687), 
            .B(n36717), .Z(n36743));
    defparam i25573_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25576_2_lut (.A(n18_adj_4687), 
            .B(n36749), .Z(n36775));
    defparam i25576_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25790_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37005), .D(n15_adj_4676), .Z(n37029));
    defparam i25790_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25876_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36909), .D(n15), .Z(n36932));
    defparam i25876_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25677_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36813), .D(n15_adj_4677), .Z(n36838));
    defparam i25677_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25775_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36845), .D(n15_adj_4676), .Z(n36869));
    defparam i25775_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25891_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37069), .D(n15), .Z(n37092));
    defparam i25891_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25692_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36973), .D(n15_adj_4677), .Z(n36998));
    defparam i25692_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25579_2_lut (.A(n18_adj_4687), 
            .B(n36781), .Z(n36807));
    defparam i25579_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_43  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[938]), .C(r_TX_Byte[939]), .D(r_TX_Bit_Count[1]), 
            .Z(n49891));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_43 .INIT = "0xe4aa";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25582_2_lut (.A(n18_adj_4687), 
            .B(n36813), .Z(n36839));
    defparam i25582_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25585_2_lut (.A(n18_adj_4687), 
            .B(n36845), .Z(n36871));
    defparam i25585_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25588_2_lut (.A(n18_adj_4687), 
            .B(n36877), .Z(n36903));
    defparam i25588_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25591_2_lut (.A(n18_adj_4687), 
            .B(n36909), .Z(n36935));
    defparam i25591_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25823_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37325), .D(n15_adj_4676), .Z(n37349));
    defparam i25823_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25843_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36557), .D(n15), .Z(n36579));
    defparam i25843_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25594_2_lut (.A(n18_adj_4687), 
            .B(n36941), .Z(n36967));
    defparam i25594_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25644_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36426), .D(n15_adj_4677), .Z(n36450));
    defparam i25644_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25831_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36589), .D(n15), .Z(n36612));
    defparam i25831_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25742_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36493), .D(n15_adj_4676), .Z(n36516));
    defparam i25742_2_lut_3_lut_4_lut.INIT = "0x0001";
    FA2 sub_2148_add_2_add_5_7 (.A0(GND_net), .B0(r_TX_Bit_Count[5]), .C0(VCC_net), 
        .D0(n42904), .CI0(n42904), .A1(GND_net), .B1(r_TX_Bit_Count[6]), 
        .C1(VCC_net), .D1(n51814), .CI1(n51814), .CO0(n51814), .CO1(n42906), 
        .S0(n57[5]), .S1(n57[6]));
    defparam sub_2148_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_2148_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+((D)+!C))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25923_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n41106), .D(n15), .Z(n36483));
    defparam i25923_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25597_2_lut (.A(n18_adj_4687), 
            .B(n36973), .Z(n36999));
    defparam i25597_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25600_2_lut (.A(n18_adj_4687), 
            .B(n37005), .Z(n37031));
    defparam i25600_2_lut.INIT = "0x1111";
    FA2 sub_2148_add_2_add_5_5 (.A0(GND_net), .B0(r_TX_Bit_Count[3]), .C0(VCC_net), 
        .D0(n42902), .CI0(n42902), .A1(GND_net), .B1(r_TX_Bit_Count[4]), 
        .C1(VCC_net), .D1(n51811), .CI1(n51811), .CO0(n51811), .CO1(n42904), 
        .S0(n57[3]), .S1(n57[4]));
    defparam sub_2148_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_2148_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49891_bdd_4_lut (.A(n49891), 
            .B(r_TX_Byte[937]), .C(r_TX_Byte[936]), .D(r_TX_Bit_Count[1]), 
            .Z(n49894));
    defparam n49891_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25603_2_lut (.A(n18_adj_4687), 
            .B(n37037), .Z(n37063));
    defparam i25603_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25606_2_lut (.A(n18_adj_4687), 
            .B(n37069), .Z(n37095));
    defparam i25606_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_42  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[466]), .C(r_TX_Byte[467]), .D(r_TX_Bit_Count[1]), 
            .Z(n49885));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_42 .INIT = "0xe4aa";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25609_2_lut (.A(n18_adj_4687), 
            .B(n36394), .Z(n36419));
    defparam i25609_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25612_2_lut (.A(n18_adj_4687), 
            .B(n37101), .Z(n37127));
    defparam i25612_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25615_2_lut (.A(n18_adj_4687), 
            .B(n37133), .Z(n37159));
    defparam i25615_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25802_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37101), .D(n15_adj_4676), .Z(n37125));
    defparam i25802_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25864_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36781), .D(n15), .Z(n36804));
    defparam i25864_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25665_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36329), .D(n15_adj_4677), .Z(n36353));
    defparam i25665_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25618_2_lut (.A(n18_adj_4687), 
            .B(n37165), .Z(n37191));
    defparam i25618_2_lut.INIT = "0x1111";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49885_bdd_4_lut (.A(n49885), 
            .B(r_TX_Byte[465]), .C(r_TX_Byte[464]), .D(r_TX_Bit_Count[1]), 
            .Z(n49888));
    defparam n49885_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25621_2_lut (.A(n18_adj_4687), 
            .B(n37197), .Z(n37223));
    defparam i25621_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25624_2_lut (.A(n18_adj_4687), 
            .B(n37229), .Z(n37255));
    defparam i25624_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25763_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36717), .D(n15_adj_4676), .Z(n36741));
    defparam i25763_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25903_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37165), .D(n15), .Z(n37188));
    defparam i25903_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25627_2_lut (.A(n18_adj_4687), 
            .B(n37261), .Z(n37287));
    defparam i25627_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25630_2_lut (.A(n18_adj_4687), 
            .B(n37293), .Z(n37319));
    defparam i25630_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_27  (.A(r_TX_Bit_Count[1]), 
            .B(n657), .C(n658), .D(r_TX_Bit_Count[2]), .Z(n49879));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25704_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36394), .D(n15_adj_4677), .Z(n36418));
    defparam i25704_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25633_2_lut (.A(n18_adj_4687), 
            .B(n37325), .Z(n37351));
    defparam i25633_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25811_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37197), .D(n15_adj_4676), .Z(n37221));
    defparam i25811_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25636_2_lut (.A(n18_adj_4687), 
            .B(n37357), .Z(n37383));
    defparam i25636_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25855_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36329), .D(n15), .Z(n36351));
    defparam i25855_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25656_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36621), .D(n15_adj_4677), .Z(n36646));
    defparam i25656_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25754_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36653), .D(n15_adj_4676), .Z(n36677));
    defparam i25754_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25912_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37261), .D(n15), .Z(n37284));
    defparam i25912_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25713_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37165), .D(n15_adj_4677), .Z(n37190));
    defparam i25713_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25787_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36973), .D(n15_adj_4676), .Z(n36997));
    defparam i25787_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25879_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36941), .D(n15), .Z(n36964));
    defparam i25879_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25680_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36845), .D(n15_adj_4677), .Z(n36870));
    defparam i25680_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25778_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36877), .D(n15_adj_4676), .Z(n36901));
    defparam i25778_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+!(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25638_2_lut (.A(n18_adj_4687), 
            .B(n41106), .Z(n36486));
    defparam i25638_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25888_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37037), .D(n15), .Z(n37060));
    defparam i25888_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25689_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36941), .D(n15_adj_4677), .Z(n36966));
    defparam i25689_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25826_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37357), .D(n15_adj_4676), .Z(n37381));
    defparam i25826_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25840_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36525), .D(n15), .Z(n36547));
    defparam i25840_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25641_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36589), .D(n15_adj_4677), .Z(n36614));
    defparam i25641_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25834_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36426), .D(n15), .Z(n36448));
    defparam i25834_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25739_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36426), .D(n15_adj_4676), .Z(n36449));
    defparam i25739_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49879_bdd_4_lut (.A(n49879), 
            .B(n655), .C(n654), .D(r_TX_Bit_Count[2]), .Z(n45202));
    defparam n49879_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25736_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36589), .D(n15_adj_4676), .Z(n36613));
    defparam i25736_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_41  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[930]), .C(r_TX_Byte[931]), .D(r_TX_Bit_Count[1]), 
            .Z(n49873));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_41 .INIT = "0xe4aa";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25796_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37069), .D(n15_adj_4676), .Z(n37093));
    defparam i25796_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25870_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36845), .D(n15), .Z(n36868));
    defparam i25870_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49873_bdd_4_lut (.A(n49873), 
            .B(r_TX_Byte[929]), .C(r_TX_Byte[928]), .D(r_TX_Bit_Count[1]), 
            .Z(n49876));
    defparam n49873_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25671_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36749), .D(n15_adj_4677), .Z(n36774));
    defparam i25671_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25769_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36781), .D(n15_adj_4676), .Z(n36805));
    defparam i25769_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25897_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37101), .D(n15), .Z(n37124));
    defparam i25897_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25698_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37037), .D(n15_adj_4677), .Z(n37062));
    defparam i25698_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25817_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37261), .D(n15_adj_4676), .Z(n37285));
    defparam i25817_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25849_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36653), .D(n15), .Z(n36676));
    defparam i25849_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25650_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36525), .D(n15_adj_4677), .Z(n36549));
    defparam i25650_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25748_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36557), .D(n15_adj_4676), .Z(n36580));
    defparam i25748_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25918_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37325), .D(n15), .Z(n37348));
    defparam i25918_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25719_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37229), .D(n15_adj_4677), .Z(n37254));
    defparam i25719_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25793_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37037), .D(n15_adj_4676), .Z(n37061));
    defparam i25793_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25873_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36877), .D(n15), .Z(n36900));
    defparam i25873_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25674_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36781), .D(n15_adj_4677), .Z(n36806));
    defparam i25674_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25772_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36813), .D(n15_adj_4676), .Z(n36837));
    defparam i25772_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25894_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36394), .D(n15), .Z(n36416));
    defparam i25894_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25695_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37005), .D(n15_adj_4677), .Z(n37030));
    defparam i25695_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25820_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37293), .D(n15_adj_4676), .Z(n37317));
    defparam i25820_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25846_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36621), .D(n15), .Z(n36644));
    defparam i25846_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25647_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36493), .D(n15_adj_4677), .Z(n36517));
    defparam i25647_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25745_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36525), .D(n15_adj_4676), .Z(n36548));
    defparam i25745_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25921_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37357), .D(n15), .Z(n37380));
    defparam i25921_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25722_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37261), .D(n15_adj_4677), .Z(n37286));
    defparam i25722_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25805_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37133), .D(n15_adj_4676), .Z(n37157));
    defparam i25805_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25861_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36749), .D(n15), .Z(n36772));
    defparam i25861_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25662_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36685), .D(n15_adj_4677), .Z(n36710));
    defparam i25662_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25760_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36329), .D(n15_adj_4676), .Z(n36352));
    defparam i25760_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25906_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37197), .D(n15), .Z(n37220));
    defparam i25906_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_40  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[922]), .C(r_TX_Byte[923]), .D(r_TX_Bit_Count[1]), 
            .Z(n49867));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_40 .INIT = "0xe4aa";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25707_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37101), .D(n15_adj_4677), .Z(n37126));
    defparam i25707_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25808_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37165), .D(n15_adj_4676), .Z(n37189));
    defparam i25808_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25858_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36717), .D(n15), .Z(n36740));
    defparam i25858_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25659_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36653), .D(n15_adj_4677), .Z(n36678));
    defparam i25659_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25757_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36685), .D(n15_adj_4676), .Z(n36709));
    defparam i25757_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49867_bdd_4_lut (.A(n49867), 
            .B(r_TX_Byte[921]), .C(r_TX_Byte[920]), .D(r_TX_Bit_Count[1]), 
            .Z(n49870));
    defparam n49867_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25909_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37229), .D(n15), .Z(n37252));
    defparam i25909_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B))", lineinfo="@8(135[7],145[14])" *) LUT4 i1_2_lut (.A(r_TX_Bit_Count[4]), 
            .B(r_TX_Bit_Count[6]), .Z(n44343));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))", lineinfo="@8(135[7],145[14])" *) LUT4 i1_4_lut_adj_32 (.A(r_TX_Bit_Count[9]), 
            .B(r_TX_Bit_Count[7]), .C(r_TX_Bit_Count[5]), .D(r_TX_Bit_Count[8]), 
            .Z(n44347));
    defparam i1_4_lut_adj_32.INIT = "0x8000";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25710_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37133), .D(n15_adj_4677), .Z(n37158));
    defparam i25710_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B (C (D))))", lineinfo="@8(135[7],145[14])" *) LUT4 i1_4_lut_adj_33 (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_Bit_Count[3]), .C(n44347), .D(n44343), .Z(n44353));
    defparam i1_4_lut_adj_33.INIT = "0x8000";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25784_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36941), .D(n15_adj_4676), .Z(n36965));
    defparam i25784_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25882_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36973), .D(n15), .Z(n36996));
    defparam i25882_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i18367_4_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_DV), .C(r_TX_Bit_Count[0]), .D(n44353), .Z(n38556));
    defparam i18367_4_lut.INIT = "0xeccc";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25683_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36877), .D(n15_adj_4677), .Z(n36902));
    defparam i25683_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i1013_3_lut (.A(r_TX_Byte[1020]), 
            .B(r_TX_Byte[1021]), .C(r_TX_Bit_Count[0]), .Z(n1013));
    defparam Mux_50_i1013_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24719_3_lut (.A(n1013), 
            .B(r_TX_Byte[1022]), .C(r_TX_Bit_Count[1]), .Z(n45832));
    defparam i24719_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25781_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36909), .D(n15_adj_4676), .Z(n36933));
    defparam i25781_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24720_3_lut (.A(n45832), 
            .B(r_TX_Byte[1023]), .C(n38556), .Z(n45833));
    defparam i24720_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25885_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37005), .D(n15), .Z(n37028));
    defparam i25885_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25686_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36909), .D(n15_adj_4677), .Z(n36934));
    defparam i25686_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i24120_4_lut (.A(n51040), 
            .B(n45833), .C(n38556), .D(r_TX_Bit_Count[2]), .Z(n45087));
    defparam i24120_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i24121_4_lut (.A(n50668), 
            .B(n45087), .C(n38556), .D(r_TX_Bit_Count[3]), .Z(n45088));
    defparam i24121_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i24276_4_lut (.A(n50116), 
            .B(n45088), .C(n38556), .D(r_TX_Bit_Count[4]), .Z(n45243));
    defparam i24276_4_lut.INIT = "0xccca";
    (* lut_function="(!(A+(B+((D)+!C))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25828_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n41106), .D(n15_adj_4676), .Z(n36484));
    defparam i25828_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24109_3_lut (.A(n50086), 
            .B(n50848), .C(r_TX_Bit_Count[4]), .Z(n45076));
    defparam i24109_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25728_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37325), .D(n15_adj_4677), .Z(n37350));
    defparam i25728_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i24277_4_lut (.A(n45076), 
            .B(n45243), .C(n38556), .D(r_TX_Bit_Count[5]), .Z(n45244));
    defparam i24277_4_lut.INIT = "0xccca";
    (* lut_function="(!(A+(B+((D)+!C))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25733_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n41106), .D(n15_adj_4677), .Z(n36485));
    defparam i25733_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25837_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n36493), .D(n15), .Z(n36515));
    defparam i25837_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25731_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37357), .D(n15_adj_4677), .Z(n37382));
    defparam i25731_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24275_3_lut (.A(n49492), 
            .B(n49402), .C(r_TX_Bit_Count[5]), .Z(n45242));
    defparam i24275_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i24321_4_lut (.A(n45242), 
            .B(n45244), .C(n38556), .D(r_TX_Bit_Count[6]), .Z(n45288));
    defparam i24321_4_lut.INIT = "0xccca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_39  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[458]), .C(r_TX_Byte[459]), .D(r_TX_Bit_Count[1]), 
            .Z(n49861));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_39 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i24322_4_lut (.A(n49534), 
            .B(n45288), .C(n38556), .D(r_TX_Bit_Count[7]), .Z(n45289));
    defparam i24322_4_lut.INIT = "0xccca";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i25725_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4686), .C(n37293), .D(n15_adj_4677), .Z(n37318));
    defparam i25725_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24320_3_lut (.A(n50014), 
            .B(n49834), .C(r_TX_Bit_Count[7]), .Z(n45287));
    defparam i24320_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i21337179_i1_4_lut (.A(n45287), 
            .B(n45289), .C(n38556), .D(r_TX_Bit_Count[8]), .Z(n2210));
    defparam i21337179_i1_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i24307_3_lut (.A(n50314), 
            .B(n50956), .C(r_TX_Bit_Count[8]), .Z(n45274));
    defparam i24307_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@8(135[7],145[14])" *) LUT4 i56_4_lut (.A(n45274), 
            .B(n2210), .C(n38556), .D(r_TX_Bit_Count[9]), .Z(n2245));
    defparam i56_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@8(135[7],145[14])" *) LUT4 i20697_3_lut (.A(n57[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(r_TX_Bit_Count_9__N_17[0]));
    defparam i20697_3_lut.INIT = "0xcece";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_34 (.A(r_SPI_Clk_Edges[4]), 
            .B(r_SPI_Clk_Edges[10]), .C(r_SPI_Clk_Edges[3]), .D(r_SPI_Clk_Edges[1]), 
            .Z(n44509));
    defparam i1_4_lut_adj_34.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_35 (.A(r_SPI_Clk_Edges[0]), 
            .B(r_SPI_Clk_Edges[6]), .C(r_SPI_Clk_Edges[5]), .D(r_SPI_Clk_Edges[11]), 
            .Z(n44505));
    defparam i1_4_lut_adj_35.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_36 (.A(r_SPI_Clk_Edges[9]), 
            .B(r_SPI_Clk_Edges[2]), .C(r_SPI_Clk_Edges[8]), .D(r_SPI_Clk_Edges[7]), 
            .Z(n44507));
    defparam i1_4_lut_adj_36.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut (.A(n44507), .B(n44505), 
            .C(n44509), .Z(n3));
    defparam i1_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49861_bdd_4_lut (.A(n49861), 
            .B(r_TX_Byte[457]), .C(r_TX_Byte[456]), .D(r_TX_Bit_Count[1]), 
            .Z(n49864));
    defparam n49861_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B (C)))", lineinfo="@8(71[5],106[12])" *) LUT4 i19457_3_lut (.A(o_STM32_TX_DV_c), 
            .B(r_SPI_Clk_Count[0]), .C(n3), .Z(n39646));
    defparam i19457_3_lut.INIT = "0xeaea";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20825_2_lut (.A(n67[3]), 
            .B(o_STM32_TX_DV_c), .Z(n39641));
    defparam i20825_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(159[5],175[12])" *) LUT4 i1_3_lut_adj_37 (.A(w_Master_Ready), 
            .B(r_Trailing_Edge), .C(r_Leading_Edge), .Z(n37482));
    defparam i1_3_lut_adj_37.INIT = "0xfefe";
    (* lut_function="(A+(B))", lineinfo="@8(153[3],176[10])" *) LUT4 i20833_2_lut (.A(n62[0]), 
            .B(w_Master_Ready), .Z(n33996));
    defparam i20833_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3212_i11_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n11_adj_4679));
    defparam equal_3212_i11_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3212_i16_2_lut (.A(r_RX_Bit_Count[9]), 
            .B(r_RX_Bit_Count[10]), .Z(n16_adj_4693));
    defparam equal_3212_i16_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_8  (.A(r_TX_Bit_Count[2]), 
            .B(n49726), .C(n44889), .D(r_TX_Bit_Count[3]), .Z(n49855));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A+(B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3212_i15_2_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .Z(n15_adj_4677));
    defparam equal_3212_i15_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49855_bdd_4_lut (.A(n49855), 
            .B(n44865), .C(n49684), .D(r_TX_Bit_Count[3]), .Z(n49858));
    defparam n49855_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27536_2_lut (.A(n18_adj_4694), 
            .B(n36589), .Z(n36595));
    defparam i27536_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27539_2_lut (.A(n18_adj_4694), 
            .B(n36426), .Z(n36431));
    defparam i27539_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27544_2_lut (.A(n18_adj_4694), 
            .B(n36493), .Z(n36498));
    defparam i27544_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27547_2_lut (.A(n18_adj_4694), 
            .B(n36525), .Z(n36530));
    defparam i27547_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27550_2_lut (.A(n18_adj_4694), 
            .B(n36557), .Z(n36562));
    defparam i27550_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_38  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[914]), .C(r_TX_Byte[915]), .D(r_TX_Bit_Count[1]), 
            .Z(n49849));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_38 .INIT = "0xe4aa";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27553_2_lut (.A(n18_adj_4694), 
            .B(n36621), .Z(n36627));
    defparam i27553_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27556_2_lut (.A(n18_adj_4694), 
            .B(n36653), .Z(n36660));
    defparam i27556_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27561_2_lut (.A(n18_adj_4694), 
            .B(n36685), .Z(n36691));
    defparam i27561_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27564_2_lut (.A(n18_adj_4694), 
            .B(n36329), .Z(n36335));
    defparam i27564_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27567_2_lut (.A(n18_adj_4694), 
            .B(n36717), .Z(n36723));
    defparam i27567_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27570_2_lut (.A(n18_adj_4694), 
            .B(n36749), .Z(n36755));
    defparam i27570_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27573_2_lut (.A(n18_adj_4694), 
            .B(n36781), .Z(n36787));
    defparam i27573_2_lut.INIT = "0x1111";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49849_bdd_4_lut (.A(n49849), 
            .B(r_TX_Byte[913]), .C(r_TX_Byte[912]), .D(r_TX_Bit_Count[1]), 
            .Z(n49852));
    defparam n49849_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27576_2_lut (.A(n18_adj_4694), 
            .B(n36813), .Z(n36819));
    defparam i27576_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27579_2_lut (.A(n18_adj_4694), 
            .B(n36845), .Z(n36851));
    defparam i27579_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27582_2_lut (.A(n18_adj_4694), 
            .B(n36877), .Z(n36883));
    defparam i27582_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27587_2_lut (.A(n18_adj_4694), 
            .B(n36909), .Z(n36915));
    defparam i27587_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27590_2_lut (.A(n18_adj_4694), 
            .B(n36941), .Z(n36947));
    defparam i27590_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1023 (.D(n51849), 
            .SP(n37359), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1022));
    defparam o_RX_Byte_Rising_i0_i1023.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1023.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1022 (.D(n51849), 
            .SP(n37327), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1021));
    defparam o_RX_Byte_Rising_i0_i1022.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1022.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1021 (.D(n51849), 
            .SP(n37295), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1020));
    defparam o_RX_Byte_Rising_i0_i1021.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1021.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1020 (.D(n51849), 
            .SP(n37263), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1019));
    defparam o_RX_Byte_Rising_i0_i1020.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1020.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1019 (.D(n51849), 
            .SP(n37231), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1018));
    defparam o_RX_Byte_Rising_i0_i1019.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1019.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1018 (.D(n51849), 
            .SP(n37199), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1017));
    defparam o_RX_Byte_Rising_i0_i1018.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1018.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1017 (.D(n51849), 
            .SP(n37167), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1016));
    defparam o_RX_Byte_Rising_i0_i1017.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1017.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1016 (.D(n51849), 
            .SP(n37135), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1015));
    defparam o_RX_Byte_Rising_i0_i1016.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1016.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1015 (.D(n51849), 
            .SP(n37103), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1014));
    defparam o_RX_Byte_Rising_i0_i1015.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1015.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1014 (.D(n51849), 
            .SP(n36396), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1013));
    defparam o_RX_Byte_Rising_i0_i1014.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1014.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1013 (.D(n51849), 
            .SP(n37071), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1012));
    defparam o_RX_Byte_Rising_i0_i1013.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1013.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1012 (.D(n51849), 
            .SP(n37039), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1011));
    defparam o_RX_Byte_Rising_i0_i1012.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1012.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1011 (.D(n51849), 
            .SP(n37007), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1010));
    defparam o_RX_Byte_Rising_i0_i1011.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1011.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1010 (.D(n51849), 
            .SP(n36975), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1009));
    defparam o_RX_Byte_Rising_i0_i1010.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1010.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1009 (.D(n51849), 
            .SP(n36943), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1008));
    defparam o_RX_Byte_Rising_i0_i1009.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1009.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1008 (.D(n51849), 
            .SP(n36911), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1007));
    defparam o_RX_Byte_Rising_i0_i1008.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1008.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1007 (.D(n51849), 
            .SP(n36879), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1006));
    defparam o_RX_Byte_Rising_i0_i1007.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1007.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1006 (.D(n51849), 
            .SP(n36847), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1005));
    defparam o_RX_Byte_Rising_i0_i1006.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1006.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1005 (.D(n51849), 
            .SP(n36815), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1004));
    defparam o_RX_Byte_Rising_i0_i1005.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1005.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1004 (.D(n51849), 
            .SP(n36783), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1003));
    defparam o_RX_Byte_Rising_i0_i1004.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1004.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1003 (.D(n51849), 
            .SP(n36751), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1002));
    defparam o_RX_Byte_Rising_i0_i1003.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1003.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1002 (.D(n51849), 
            .SP(n36719), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1001));
    defparam o_RX_Byte_Rising_i0_i1002.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1002.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1001 (.D(n51848), 
            .SP(n36331), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_1000));
    defparam o_RX_Byte_Rising_i0_i1001.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1001.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i1000 (.D(n51848), 
            .SP(n36687), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_999));
    defparam o_RX_Byte_Rising_i0_i1000.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i1000.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i999 (.D(n51848), 
            .SP(n36655), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_998));
    defparam o_RX_Byte_Rising_i0_i999.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i999.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i998 (.D(n51848), 
            .SP(n36623), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_997));
    defparam o_RX_Byte_Rising_i0_i998.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i998.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i997 (.D(n51848), 
            .SP(n36559), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_996));
    defparam o_RX_Byte_Rising_i0_i997.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i997.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i996 (.D(n51848), 
            .SP(n36527), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_995));
    defparam o_RX_Byte_Rising_i0_i996.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i996.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i995 (.D(n51848), 
            .SP(n36495), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_994));
    defparam o_RX_Byte_Rising_i0_i995.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i995.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i994 (.D(n51848), 
            .SP(n36428), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_993));
    defparam o_RX_Byte_Rising_i0_i994.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i994.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i993 (.D(n51848), 
            .SP(n36591), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_992));
    defparam o_RX_Byte_Rising_i0_i993.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i993.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i992 (.D(n51848), 
            .SP(n36464), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_991));
    defparam o_RX_Byte_Rising_i0_i992.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i992.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i991 (.D(n51848), 
            .SP(n37360), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_990));
    defparam o_RX_Byte_Rising_i0_i991.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i991.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i990 (.D(n51848), 
            .SP(n37328), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_989));
    defparam o_RX_Byte_Rising_i0_i990.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i990.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i989 (.D(n51848), 
            .SP(n37296), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_988));
    defparam o_RX_Byte_Rising_i0_i989.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i989.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i988 (.D(n51848), 
            .SP(n37264), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_987));
    defparam o_RX_Byte_Rising_i0_i988.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i988.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i987 (.D(n51848), 
            .SP(n37232), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_986));
    defparam o_RX_Byte_Rising_i0_i987.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i987.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i986 (.D(n51848), 
            .SP(n37200), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_985));
    defparam o_RX_Byte_Rising_i0_i986.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i986.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i985 (.D(n51848), 
            .SP(n37168), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_984));
    defparam o_RX_Byte_Rising_i0_i985.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i985.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i984 (.D(n51848), 
            .SP(n37136), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_983));
    defparam o_RX_Byte_Rising_i0_i984.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i984.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i983 (.D(n51848), 
            .SP(n37104), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_982));
    defparam o_RX_Byte_Rising_i0_i983.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i983.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i982 (.D(n51848), 
            .SP(n36397), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_981));
    defparam o_RX_Byte_Rising_i0_i982.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i982.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i981 (.D(n51848), 
            .SP(n37072), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_980));
    defparam o_RX_Byte_Rising_i0_i981.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i981.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i980 (.D(n51848), 
            .SP(n37040), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_979));
    defparam o_RX_Byte_Rising_i0_i980.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i980.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i979 (.D(n51848), 
            .SP(n37008), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_978));
    defparam o_RX_Byte_Rising_i0_i979.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i979.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i978 (.D(n51848), 
            .SP(n36976), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_977));
    defparam o_RX_Byte_Rising_i0_i978.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i978.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i977 (.D(n51848), 
            .SP(n36944), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_976));
    defparam o_RX_Byte_Rising_i0_i977.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i977.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i976 (.D(n51848), 
            .SP(n36912), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_975));
    defparam o_RX_Byte_Rising_i0_i976.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i976.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i975 (.D(n51848), 
            .SP(n36880), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_974));
    defparam o_RX_Byte_Rising_i0_i975.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i975.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i974 (.D(n51848), 
            .SP(n36848), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_973));
    defparam o_RX_Byte_Rising_i0_i974.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i974.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i973 (.D(n51848), 
            .SP(n36816), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_972));
    defparam o_RX_Byte_Rising_i0_i973.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i973.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i972 (.D(n51848), 
            .SP(n36784), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_971));
    defparam o_RX_Byte_Rising_i0_i972.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i972.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i971 (.D(n51848), 
            .SP(n36752), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_970));
    defparam o_RX_Byte_Rising_i0_i971.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i971.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i970 (.D(n51848), 
            .SP(n36720), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_969));
    defparam o_RX_Byte_Rising_i0_i970.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i970.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i969 (.D(n51848), 
            .SP(n36332), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_968));
    defparam o_RX_Byte_Rising_i0_i969.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i969.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i968 (.D(n51848), 
            .SP(n36688), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_967));
    defparam o_RX_Byte_Rising_i0_i968.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i968.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i967 (.D(n51848), 
            .SP(n36656), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_966));
    defparam o_RX_Byte_Rising_i0_i967.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i967.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i966 (.D(n51848), 
            .SP(n36624), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_965));
    defparam o_RX_Byte_Rising_i0_i966.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i966.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i965 (.D(n51848), 
            .SP(n36560), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_964));
    defparam o_RX_Byte_Rising_i0_i965.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i965.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i964 (.D(n51848), 
            .SP(n36528), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_963));
    defparam o_RX_Byte_Rising_i0_i964.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i964.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i963 (.D(n51848), 
            .SP(n36496), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_962));
    defparam o_RX_Byte_Rising_i0_i963.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i963.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i962 (.D(n51848), 
            .SP(n36429), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_961));
    defparam o_RX_Byte_Rising_i0_i962.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i962.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i961 (.D(n51848), 
            .SP(n36592), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_960));
    defparam o_RX_Byte_Rising_i0_i961.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i961.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i960 (.D(n51848), 
            .SP(n36465), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_959));
    defparam o_RX_Byte_Rising_i0_i960.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i960.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i959 (.D(n51848), 
            .SP(n37361), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_958));
    defparam o_RX_Byte_Rising_i0_i959.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i959.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i958 (.D(n51848), 
            .SP(n37329), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_957));
    defparam o_RX_Byte_Rising_i0_i958.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i958.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i957 (.D(n51848), 
            .SP(n37297), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_956));
    defparam o_RX_Byte_Rising_i0_i957.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i957.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i956 (.D(n51848), 
            .SP(n37265), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_955));
    defparam o_RX_Byte_Rising_i0_i956.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i956.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i955 (.D(n51848), 
            .SP(n37233), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_954));
    defparam o_RX_Byte_Rising_i0_i955.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i955.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i954 (.D(n51848), 
            .SP(n37201), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_953));
    defparam o_RX_Byte_Rising_i0_i954.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i954.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i953 (.D(n51848), 
            .SP(n37169), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_952));
    defparam o_RX_Byte_Rising_i0_i953.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i953.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i952 (.D(n51848), 
            .SP(n37137), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_951));
    defparam o_RX_Byte_Rising_i0_i952.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i952.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i951 (.D(n51848), 
            .SP(n37105), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_950));
    defparam o_RX_Byte_Rising_i0_i951.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i951.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i950 (.D(n51848), 
            .SP(n36398), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_949));
    defparam o_RX_Byte_Rising_i0_i950.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i950.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i949 (.D(n51848), 
            .SP(n37073), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_948));
    defparam o_RX_Byte_Rising_i0_i949.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i949.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i948 (.D(n51848), 
            .SP(n37041), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_947));
    defparam o_RX_Byte_Rising_i0_i948.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i948.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i947 (.D(n51848), 
            .SP(n37009), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_946));
    defparam o_RX_Byte_Rising_i0_i947.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i947.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i946 (.D(n51848), 
            .SP(n36977), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_945));
    defparam o_RX_Byte_Rising_i0_i946.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i946.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i945 (.D(n51848), 
            .SP(n36945), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_944));
    defparam o_RX_Byte_Rising_i0_i945.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i945.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i944 (.D(n51848), 
            .SP(n36913), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_943));
    defparam o_RX_Byte_Rising_i0_i944.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i944.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i943 (.D(n51848), 
            .SP(n36881), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_942));
    defparam o_RX_Byte_Rising_i0_i943.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i943.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i942 (.D(n51848), 
            .SP(n36849), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_941));
    defparam o_RX_Byte_Rising_i0_i942.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i942.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i941 (.D(n51848), 
            .SP(n36817), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_940));
    defparam o_RX_Byte_Rising_i0_i941.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i941.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i940 (.D(n51848), 
            .SP(n36785), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_939));
    defparam o_RX_Byte_Rising_i0_i940.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i940.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i939 (.D(n51848), 
            .SP(n36753), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_938));
    defparam o_RX_Byte_Rising_i0_i939.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i939.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i938 (.D(n51848), 
            .SP(n36721), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_937));
    defparam o_RX_Byte_Rising_i0_i938.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i938.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i937 (.D(n51848), 
            .SP(n36333), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_936));
    defparam o_RX_Byte_Rising_i0_i937.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i937.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i936 (.D(n51848), 
            .SP(n36689), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_935));
    defparam o_RX_Byte_Rising_i0_i936.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i936.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i935 (.D(n51848), 
            .SP(n36657), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_934));
    defparam o_RX_Byte_Rising_i0_i935.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i935.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i934 (.D(n51848), 
            .SP(n36625), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_933));
    defparam o_RX_Byte_Rising_i0_i934.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i934.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i933 (.D(n51848), 
            .SP(n36558), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_932));
    defparam o_RX_Byte_Rising_i0_i933.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i933.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i932 (.D(n51848), 
            .SP(n36526), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_931));
    defparam o_RX_Byte_Rising_i0_i932.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i932.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i931 (.D(n51848), 
            .SP(n36494), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_930));
    defparam o_RX_Byte_Rising_i0_i931.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i931.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i930 (.D(n51848), 
            .SP(n36438), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_929));
    defparam o_RX_Byte_Rising_i0_i930.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i930.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i929 (.D(n51848), 
            .SP(n36593), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_928));
    defparam o_RX_Byte_Rising_i0_i929.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i929.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i928 (.D(n51848), 
            .SP(n36462), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_927));
    defparam o_RX_Byte_Rising_i0_i928.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i928.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i927 (.D(n51848), 
            .SP(n37362), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_926));
    defparam o_RX_Byte_Rising_i0_i927.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i927.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i926 (.D(n51848), 
            .SP(n37330), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_925));
    defparam o_RX_Byte_Rising_i0_i926.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i926.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i925 (.D(n51848), 
            .SP(n37298), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_924));
    defparam o_RX_Byte_Rising_i0_i925.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i925.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i924 (.D(n51848), 
            .SP(n37266), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_923));
    defparam o_RX_Byte_Rising_i0_i924.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i924.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i923 (.D(n51848), 
            .SP(n37234), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_922));
    defparam o_RX_Byte_Rising_i0_i923.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i923.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i922 (.D(n51848), 
            .SP(n37202), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_921));
    defparam o_RX_Byte_Rising_i0_i922.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i922.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i921 (.D(n51848), 
            .SP(n37170), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_920));
    defparam o_RX_Byte_Rising_i0_i921.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i921.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i920 (.D(n51848), 
            .SP(n37138), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_919));
    defparam o_RX_Byte_Rising_i0_i920.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i920.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i919 (.D(n51848), 
            .SP(n37106), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_918));
    defparam o_RX_Byte_Rising_i0_i919.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i919.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i918 (.D(n51848), 
            .SP(n36395), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_917));
    defparam o_RX_Byte_Rising_i0_i918.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i918.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i917 (.D(n51848), 
            .SP(n37074), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_916));
    defparam o_RX_Byte_Rising_i0_i917.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i917.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i916 (.D(n51848), 
            .SP(n37042), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_915));
    defparam o_RX_Byte_Rising_i0_i916.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i916.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i915 (.D(n51848), 
            .SP(n37010), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_914));
    defparam o_RX_Byte_Rising_i0_i915.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i915.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i914 (.D(n51848), 
            .SP(n36978), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_913));
    defparam o_RX_Byte_Rising_i0_i914.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i914.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i913 (.D(n51848), 
            .SP(n36946), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_912));
    defparam o_RX_Byte_Rising_i0_i913.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i913.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i912 (.D(n51848), 
            .SP(n36914), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_911));
    defparam o_RX_Byte_Rising_i0_i912.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i912.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i911 (.D(n51848), 
            .SP(n36882), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_910));
    defparam o_RX_Byte_Rising_i0_i911.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i911.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i910 (.D(n51848), 
            .SP(n36850), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_909));
    defparam o_RX_Byte_Rising_i0_i910.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i910.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i909 (.D(n51848), 
            .SP(n36818), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_908));
    defparam o_RX_Byte_Rising_i0_i909.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i909.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i908 (.D(n51848), 
            .SP(n36786), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_907));
    defparam o_RX_Byte_Rising_i0_i908.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i908.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i907 (.D(n51848), 
            .SP(n36754), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_906));
    defparam o_RX_Byte_Rising_i0_i907.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i907.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i906 (.D(n51848), 
            .SP(n36722), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_905));
    defparam o_RX_Byte_Rising_i0_i906.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i906.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i905 (.D(n51848), 
            .SP(n36334), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_904));
    defparam o_RX_Byte_Rising_i0_i905.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i905.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i904 (.D(n51848), 
            .SP(n36690), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_903));
    defparam o_RX_Byte_Rising_i0_i904.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i904.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i903 (.D(n51848), 
            .SP(n36659), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_902));
    defparam o_RX_Byte_Rising_i0_i903.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i903.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i902 (.D(n51848), 
            .SP(n36626), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_901));
    defparam o_RX_Byte_Rising_i0_i902.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i902.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i901 (.D(n51848), 
            .SP(n36561), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_900));
    defparam o_RX_Byte_Rising_i0_i901.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i901.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i900 (.D(n51848), 
            .SP(n36529), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_899));
    defparam o_RX_Byte_Rising_i0_i900.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i900.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i899 (.D(n51848), 
            .SP(n36497), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_898));
    defparam o_RX_Byte_Rising_i0_i899.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i899.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i898 (.D(n51848), 
            .SP(n36430), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_897));
    defparam o_RX_Byte_Rising_i0_i898.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i898.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i897 (.D(n51848), 
            .SP(n36594), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_896));
    defparam o_RX_Byte_Rising_i0_i897.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i897.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i896 (.D(n51848), 
            .SP(n36466), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_895));
    defparam o_RX_Byte_Rising_i0_i896.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i896.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i895 (.D(n51848), 
            .SP(n37363), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_894));
    defparam o_RX_Byte_Rising_i0_i895.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i895.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i894 (.D(n51848), 
            .SP(n37331), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_893));
    defparam o_RX_Byte_Rising_i0_i894.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i894.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i893 (.D(n51848), 
            .SP(n37299), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_892));
    defparam o_RX_Byte_Rising_i0_i893.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i893.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i892 (.D(n51848), 
            .SP(n37267), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_891));
    defparam o_RX_Byte_Rising_i0_i892.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i892.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i891 (.D(n51848), 
            .SP(n37235), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_890));
    defparam o_RX_Byte_Rising_i0_i891.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i891.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i890 (.D(n51848), 
            .SP(n37203), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_889));
    defparam o_RX_Byte_Rising_i0_i890.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i890.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i889 (.D(n51848), 
            .SP(n37171), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_888));
    defparam o_RX_Byte_Rising_i0_i889.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i889.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i888 (.D(n51848), 
            .SP(n37139), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_887));
    defparam o_RX_Byte_Rising_i0_i888.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i888.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i887 (.D(n51848), 
            .SP(n37107), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_886));
    defparam o_RX_Byte_Rising_i0_i887.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i887.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i886 (.D(n51848), 
            .SP(n36399), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_885));
    defparam o_RX_Byte_Rising_i0_i886.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i886.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i885 (.D(n51848), 
            .SP(n37075), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_884));
    defparam o_RX_Byte_Rising_i0_i885.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i885.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i884 (.D(n51848), 
            .SP(n37043), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_883));
    defparam o_RX_Byte_Rising_i0_i884.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i884.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i883 (.D(n51848), 
            .SP(n37011), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_882));
    defparam o_RX_Byte_Rising_i0_i883.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i883.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i882 (.D(n51848), 
            .SP(n36979), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_881));
    defparam o_RX_Byte_Rising_i0_i882.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i882.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i881 (.D(n51848), 
            .SP(n36947), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_880));
    defparam o_RX_Byte_Rising_i0_i881.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i881.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i880 (.D(n51848), 
            .SP(n36915), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_879));
    defparam o_RX_Byte_Rising_i0_i880.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i880.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i879 (.D(n51848), 
            .SP(n36883), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_878));
    defparam o_RX_Byte_Rising_i0_i879.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i879.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i878 (.D(n51848), 
            .SP(n36851), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_877));
    defparam o_RX_Byte_Rising_i0_i878.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i878.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i877 (.D(n51848), 
            .SP(n36819), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_876));
    defparam o_RX_Byte_Rising_i0_i877.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i877.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i876 (.D(n51848), 
            .SP(n36787), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_875));
    defparam o_RX_Byte_Rising_i0_i876.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i876.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i875 (.D(n51848), 
            .SP(n36755), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_874));
    defparam o_RX_Byte_Rising_i0_i875.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i875.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i874 (.D(n51848), 
            .SP(n36723), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_873));
    defparam o_RX_Byte_Rising_i0_i874.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i874.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i873 (.D(n51848), 
            .SP(n36335), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_872));
    defparam o_RX_Byte_Rising_i0_i873.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i873.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i872 (.D(n51848), 
            .SP(n36691), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_871));
    defparam o_RX_Byte_Rising_i0_i872.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i872.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i871 (.D(n51848), 
            .SP(n36660), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_870));
    defparam o_RX_Byte_Rising_i0_i871.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i871.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i870 (.D(n51848), 
            .SP(n36627), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_869));
    defparam o_RX_Byte_Rising_i0_i870.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i870.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i869 (.D(n51848), 
            .SP(n36562), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_868));
    defparam o_RX_Byte_Rising_i0_i869.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i869.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i868 (.D(n51848), 
            .SP(n36530), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_867));
    defparam o_RX_Byte_Rising_i0_i868.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i868.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i867 (.D(n51848), 
            .SP(n36498), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_866));
    defparam o_RX_Byte_Rising_i0_i867.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i867.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i866 (.D(n51848), 
            .SP(n36431), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_865));
    defparam o_RX_Byte_Rising_i0_i866.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i866.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i865 (.D(n51848), 
            .SP(n36595), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_864));
    defparam o_RX_Byte_Rising_i0_i865.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i865.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i864 (.D(n51848), 
            .SP(n36467), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_863));
    defparam o_RX_Byte_Rising_i0_i864.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i864.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i863 (.D(n51848), 
            .SP(n37364), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_862));
    defparam o_RX_Byte_Rising_i0_i863.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i863.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i862 (.D(n51848), 
            .SP(n37332), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_861));
    defparam o_RX_Byte_Rising_i0_i862.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i862.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i861 (.D(n51848), 
            .SP(n37300), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_860));
    defparam o_RX_Byte_Rising_i0_i861.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i861.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i860 (.D(n51848), 
            .SP(n37268), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_859));
    defparam o_RX_Byte_Rising_i0_i860.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i860.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i859 (.D(n51848), 
            .SP(n37236), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_858));
    defparam o_RX_Byte_Rising_i0_i859.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i859.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i858 (.D(n51848), 
            .SP(n37204), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_857));
    defparam o_RX_Byte_Rising_i0_i858.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i858.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i857 (.D(n51848), 
            .SP(n37172), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_856));
    defparam o_RX_Byte_Rising_i0_i857.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i857.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i856 (.D(n51848), 
            .SP(n37140), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_855));
    defparam o_RX_Byte_Rising_i0_i856.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i856.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i855 (.D(n51848), 
            .SP(n37108), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_854));
    defparam o_RX_Byte_Rising_i0_i855.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i855.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i854 (.D(n51848), 
            .SP(n36400), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_853));
    defparam o_RX_Byte_Rising_i0_i854.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i854.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i853 (.D(n51848), 
            .SP(n37076), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_852));
    defparam o_RX_Byte_Rising_i0_i853.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i853.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i852 (.D(n51848), 
            .SP(n37044), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_851));
    defparam o_RX_Byte_Rising_i0_i852.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i852.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i851 (.D(n51848), 
            .SP(n37012), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_850));
    defparam o_RX_Byte_Rising_i0_i851.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i851.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i850 (.D(n51848), 
            .SP(n36980), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_849));
    defparam o_RX_Byte_Rising_i0_i850.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i850.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i849 (.D(n51848), 
            .SP(n36948), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_848));
    defparam o_RX_Byte_Rising_i0_i849.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i849.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i848 (.D(n51848), 
            .SP(n36916), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_847));
    defparam o_RX_Byte_Rising_i0_i848.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i848.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i847 (.D(n51848), 
            .SP(n36884), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_846));
    defparam o_RX_Byte_Rising_i0_i847.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i847.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i846 (.D(n51848), 
            .SP(n36852), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_845));
    defparam o_RX_Byte_Rising_i0_i846.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i846.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i845 (.D(n51848), 
            .SP(n36820), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_844));
    defparam o_RX_Byte_Rising_i0_i845.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i845.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i844 (.D(n51848), 
            .SP(n36788), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_843));
    defparam o_RX_Byte_Rising_i0_i844.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i844.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i843 (.D(n51848), 
            .SP(n36756), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_842));
    defparam o_RX_Byte_Rising_i0_i843.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i843.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i842 (.D(n51848), 
            .SP(n36724), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_841));
    defparam o_RX_Byte_Rising_i0_i842.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i842.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i841 (.D(n51848), 
            .SP(n36336), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_840));
    defparam o_RX_Byte_Rising_i0_i841.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i841.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i840 (.D(n51848), 
            .SP(n36692), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_839));
    defparam o_RX_Byte_Rising_i0_i840.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i840.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i839 (.D(n51848), 
            .SP(n36661), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_838));
    defparam o_RX_Byte_Rising_i0_i839.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i839.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i838 (.D(n51848), 
            .SP(n36628), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_837));
    defparam o_RX_Byte_Rising_i0_i838.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i838.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i837 (.D(n51848), 
            .SP(n36563), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_836));
    defparam o_RX_Byte_Rising_i0_i837.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i837.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i836 (.D(n51848), 
            .SP(n36531), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_835));
    defparam o_RX_Byte_Rising_i0_i836.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i836.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i835 (.D(n51848), 
            .SP(n36499), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_834));
    defparam o_RX_Byte_Rising_i0_i835.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i835.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i834 (.D(n51848), 
            .SP(n36432), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_833));
    defparam o_RX_Byte_Rising_i0_i834.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i834.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i833 (.D(n51848), 
            .SP(n36596), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_832));
    defparam o_RX_Byte_Rising_i0_i833.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i833.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i832 (.D(n51848), 
            .SP(n36468), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_831));
    defparam o_RX_Byte_Rising_i0_i832.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i832.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i831 (.D(n51848), 
            .SP(n37365), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_830));
    defparam o_RX_Byte_Rising_i0_i831.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i831.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i830 (.D(n51848), 
            .SP(n37333), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_829));
    defparam o_RX_Byte_Rising_i0_i830.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i830.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i829 (.D(n51848), 
            .SP(n37301), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_828));
    defparam o_RX_Byte_Rising_i0_i829.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i829.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i828 (.D(n51848), 
            .SP(n37269), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_827));
    defparam o_RX_Byte_Rising_i0_i828.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i828.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i827 (.D(n51848), 
            .SP(n37237), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_826));
    defparam o_RX_Byte_Rising_i0_i827.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i827.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i826 (.D(n51848), 
            .SP(n37205), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_825));
    defparam o_RX_Byte_Rising_i0_i826.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i826.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i825 (.D(n51848), 
            .SP(n37173), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_824));
    defparam o_RX_Byte_Rising_i0_i825.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i825.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i824 (.D(n51848), 
            .SP(n37141), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_823));
    defparam o_RX_Byte_Rising_i0_i824.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i824.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i823 (.D(n51848), 
            .SP(n37109), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_822));
    defparam o_RX_Byte_Rising_i0_i823.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i823.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i822 (.D(n51848), 
            .SP(n36401), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_821));
    defparam o_RX_Byte_Rising_i0_i822.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i822.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i821 (.D(n51848), 
            .SP(n37077), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_820));
    defparam o_RX_Byte_Rising_i0_i821.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i821.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i820 (.D(n51848), 
            .SP(n37045), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_819));
    defparam o_RX_Byte_Rising_i0_i820.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i820.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i819 (.D(n51848), 
            .SP(n37013), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_818));
    defparam o_RX_Byte_Rising_i0_i819.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i819.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i818 (.D(n51848), 
            .SP(n36981), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_817));
    defparam o_RX_Byte_Rising_i0_i818.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i818.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i817 (.D(n51848), 
            .SP(n36949), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_816));
    defparam o_RX_Byte_Rising_i0_i817.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i817.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i816 (.D(n51848), 
            .SP(n36917), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_815));
    defparam o_RX_Byte_Rising_i0_i816.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i816.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i815 (.D(n51848), 
            .SP(n36885), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_814));
    defparam o_RX_Byte_Rising_i0_i815.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i815.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i814 (.D(n51848), 
            .SP(n36853), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_813));
    defparam o_RX_Byte_Rising_i0_i814.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i814.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i813 (.D(n51848), 
            .SP(n36821), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_812));
    defparam o_RX_Byte_Rising_i0_i813.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i813.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i812 (.D(n51848), 
            .SP(n36789), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_811));
    defparam o_RX_Byte_Rising_i0_i812.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i812.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i811 (.D(n51848), 
            .SP(n36757), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_810));
    defparam o_RX_Byte_Rising_i0_i811.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i811.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i810 (.D(n51848), 
            .SP(n36725), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_809));
    defparam o_RX_Byte_Rising_i0_i810.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i810.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i809 (.D(n51848), 
            .SP(n36337), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_808));
    defparam o_RX_Byte_Rising_i0_i809.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i809.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i808 (.D(n51848), 
            .SP(n36693), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_807));
    defparam o_RX_Byte_Rising_i0_i808.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i808.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i807 (.D(n51848), 
            .SP(n36662), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_806));
    defparam o_RX_Byte_Rising_i0_i807.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i807.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i806 (.D(n51848), 
            .SP(n36629), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_805));
    defparam o_RX_Byte_Rising_i0_i806.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i806.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i805 (.D(n51848), 
            .SP(n36564), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_804));
    defparam o_RX_Byte_Rising_i0_i805.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i805.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i804 (.D(n51848), 
            .SP(n36532), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_803));
    defparam o_RX_Byte_Rising_i0_i804.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i804.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i803 (.D(n51848), 
            .SP(n36500), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_802));
    defparam o_RX_Byte_Rising_i0_i803.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i803.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i802 (.D(n51848), 
            .SP(n36433), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_801));
    defparam o_RX_Byte_Rising_i0_i802.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i802.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i801 (.D(n51848), 
            .SP(n36597), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_800));
    defparam o_RX_Byte_Rising_i0_i801.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i801.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i800 (.D(n51848), 
            .SP(n36469), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_799));
    defparam o_RX_Byte_Rising_i0_i800.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i800.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i799 (.D(n51848), 
            .SP(n37366), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_798));
    defparam o_RX_Byte_Rising_i0_i799.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i799.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i798 (.D(n51848), 
            .SP(n37334), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_797));
    defparam o_RX_Byte_Rising_i0_i798.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i798.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i797 (.D(n51848), 
            .SP(n37302), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_796));
    defparam o_RX_Byte_Rising_i0_i797.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i797.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i796 (.D(n51848), 
            .SP(n37270), .CK(i_Clk_c), .SR(n51853), .Q(o_STM32_RX_Byte_Rising_c_795));
    defparam o_RX_Byte_Rising_i0_i796.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i796.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i795 (.D(n51848), 
            .SP(n37238), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_794));
    defparam o_RX_Byte_Rising_i0_i795.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i795.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i794 (.D(n51848), 
            .SP(n37206), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_793));
    defparam o_RX_Byte_Rising_i0_i794.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i794.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i793 (.D(n51848), 
            .SP(n37174), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_792));
    defparam o_RX_Byte_Rising_i0_i793.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i793.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i792 (.D(n51848), 
            .SP(n37142), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_791));
    defparam o_RX_Byte_Rising_i0_i792.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i792.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i791 (.D(n51848), 
            .SP(n37110), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_790));
    defparam o_RX_Byte_Rising_i0_i791.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i791.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i790 (.D(n51848), 
            .SP(n36402), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_789));
    defparam o_RX_Byte_Rising_i0_i790.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i790.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i789 (.D(n51848), 
            .SP(n37078), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_788));
    defparam o_RX_Byte_Rising_i0_i789.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i789.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i788 (.D(n51848), 
            .SP(n37046), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_787));
    defparam o_RX_Byte_Rising_i0_i788.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i788.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i787 (.D(n51848), 
            .SP(n37014), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_786));
    defparam o_RX_Byte_Rising_i0_i787.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i787.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i786 (.D(n51848), 
            .SP(n36982), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_785));
    defparam o_RX_Byte_Rising_i0_i786.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i786.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i785 (.D(n51848), 
            .SP(n36950), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_784));
    defparam o_RX_Byte_Rising_i0_i785.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i785.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i784 (.D(n51848), 
            .SP(n36918), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_783));
    defparam o_RX_Byte_Rising_i0_i784.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i784.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i783 (.D(n51848), 
            .SP(n36886), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_782));
    defparam o_RX_Byte_Rising_i0_i783.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i783.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i782 (.D(n51848), 
            .SP(n36854), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_781));
    defparam o_RX_Byte_Rising_i0_i782.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i782.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i781 (.D(n51848), 
            .SP(n36822), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_780));
    defparam o_RX_Byte_Rising_i0_i781.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i781.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i780 (.D(n51848), 
            .SP(n36790), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_779));
    defparam o_RX_Byte_Rising_i0_i780.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i780.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i779 (.D(n51848), 
            .SP(n36758), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_778));
    defparam o_RX_Byte_Rising_i0_i779.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i779.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i778 (.D(n51848), 
            .SP(n36726), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_777));
    defparam o_RX_Byte_Rising_i0_i778.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i778.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i777 (.D(n51848), 
            .SP(n36338), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_776));
    defparam o_RX_Byte_Rising_i0_i777.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i777.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i776 (.D(n51848), 
            .SP(n36694), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_775));
    defparam o_RX_Byte_Rising_i0_i776.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i776.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i775 (.D(n51848), 
            .SP(n36663), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_774));
    defparam o_RX_Byte_Rising_i0_i775.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i775.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i774 (.D(n51848), 
            .SP(n36630), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_773));
    defparam o_RX_Byte_Rising_i0_i774.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i774.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i773 (.D(n51848), 
            .SP(n36565), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_772));
    defparam o_RX_Byte_Rising_i0_i773.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i773.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i772 (.D(n51848), 
            .SP(n36533), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_771));
    defparam o_RX_Byte_Rising_i0_i772.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i772.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i771 (.D(n51848), 
            .SP(n36501), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_770));
    defparam o_RX_Byte_Rising_i0_i771.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i771.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i770 (.D(n51848), 
            .SP(n36434), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_769));
    defparam o_RX_Byte_Rising_i0_i770.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i770.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i769 (.D(n51848), 
            .SP(n36598), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_768));
    defparam o_RX_Byte_Rising_i0_i769.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i769.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i768 (.D(n51848), 
            .SP(n36470), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_767));
    defparam o_RX_Byte_Rising_i0_i768.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i768.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i767 (.D(n51848), 
            .SP(n37367), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_766));
    defparam o_RX_Byte_Rising_i0_i767.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i767.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i766 (.D(n51848), 
            .SP(n37335), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_765));
    defparam o_RX_Byte_Rising_i0_i766.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i766.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i765 (.D(n51848), 
            .SP(n37303), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_764));
    defparam o_RX_Byte_Rising_i0_i765.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i765.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i764 (.D(n51848), 
            .SP(n37271), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_763));
    defparam o_RX_Byte_Rising_i0_i764.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i764.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25926_2_lut (.A(n18_adj_4695), 
            .B(n36589), .Z(n36611));
    defparam i25926_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i763 (.D(n51848), 
            .SP(n37239), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_762));
    defparam o_RX_Byte_Rising_i0_i763.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i763.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i762 (.D(n51848), 
            .SP(n37207), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_761));
    defparam o_RX_Byte_Rising_i0_i762.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i762.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i761 (.D(n51848), 
            .SP(n37175), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_760));
    defparam o_RX_Byte_Rising_i0_i761.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i761.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i760 (.D(n51848), 
            .SP(n37143), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_759));
    defparam o_RX_Byte_Rising_i0_i760.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i760.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i759 (.D(n51848), 
            .SP(n37111), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_758));
    defparam o_RX_Byte_Rising_i0_i759.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i759.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i758 (.D(n51848), 
            .SP(n36403), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_757));
    defparam o_RX_Byte_Rising_i0_i758.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i758.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i757 (.D(n51848), 
            .SP(n37079), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_756));
    defparam o_RX_Byte_Rising_i0_i757.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i757.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i756 (.D(n51848), 
            .SP(n37047), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_755));
    defparam o_RX_Byte_Rising_i0_i756.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i756.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i755 (.D(n51848), 
            .SP(n37015), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_754));
    defparam o_RX_Byte_Rising_i0_i755.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i755.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i754 (.D(n51848), 
            .SP(n36983), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_753));
    defparam o_RX_Byte_Rising_i0_i754.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i754.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25929_2_lut (.A(n18_adj_4695), 
            .B(n36426), .Z(n36447));
    defparam i25929_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25932_2_lut (.A(n18_adj_4695), 
            .B(n36493), .Z(n36514));
    defparam i25932_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i753 (.D(n51848), 
            .SP(n36951), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_752));
    defparam o_RX_Byte_Rising_i0_i753.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i753.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i752 (.D(n51848), 
            .SP(n36919), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_751));
    defparam o_RX_Byte_Rising_i0_i752.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i752.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i751 (.D(n51848), 
            .SP(n36887), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_750));
    defparam o_RX_Byte_Rising_i0_i751.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i751.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i750 (.D(n51848), 
            .SP(n36855), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_749));
    defparam o_RX_Byte_Rising_i0_i750.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i750.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i749 (.D(n51848), 
            .SP(n36823), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_748));
    defparam o_RX_Byte_Rising_i0_i749.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i749.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i748 (.D(n51848), 
            .SP(n36791), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_747));
    defparam o_RX_Byte_Rising_i0_i748.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i748.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i747 (.D(n51848), 
            .SP(n36759), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_746));
    defparam o_RX_Byte_Rising_i0_i747.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i747.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i746 (.D(n51848), 
            .SP(n36727), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_745));
    defparam o_RX_Byte_Rising_i0_i746.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i746.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i745 (.D(n51848), 
            .SP(n36339), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_744));
    defparam o_RX_Byte_Rising_i0_i745.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i745.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i744 (.D(n51848), 
            .SP(n36695), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_743));
    defparam o_RX_Byte_Rising_i0_i744.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i744.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i743 (.D(n51848), 
            .SP(n36664), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_742));
    defparam o_RX_Byte_Rising_i0_i743.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i743.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25935_2_lut (.A(n18_adj_4695), 
            .B(n36525), .Z(n36546));
    defparam i25935_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i742 (.D(n51848), 
            .SP(n36631), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_741));
    defparam o_RX_Byte_Rising_i0_i742.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i742.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i741 (.D(n51848), 
            .SP(n36566), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_740));
    defparam o_RX_Byte_Rising_i0_i741.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i741.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i740 (.D(n51848), 
            .SP(n36534), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_739));
    defparam o_RX_Byte_Rising_i0_i740.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i740.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i739 (.D(n51848), 
            .SP(n36502), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_738));
    defparam o_RX_Byte_Rising_i0_i739.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i739.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i738 (.D(n51848), 
            .SP(n36435), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_737));
    defparam o_RX_Byte_Rising_i0_i738.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i738.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i737 (.D(n51848), 
            .SP(n36599), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_736));
    defparam o_RX_Byte_Rising_i0_i737.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i737.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i736 (.D(n51848), 
            .SP(n36471), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_735));
    defparam o_RX_Byte_Rising_i0_i736.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i736.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i735 (.D(n51848), 
            .SP(n37368), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_734));
    defparam o_RX_Byte_Rising_i0_i735.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i735.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i734 (.D(n51848), 
            .SP(n37336), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_733));
    defparam o_RX_Byte_Rising_i0_i734.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i734.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i733 (.D(n51848), 
            .SP(n37304), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_732));
    defparam o_RX_Byte_Rising_i0_i733.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i733.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i732 (.D(n51848), 
            .SP(n37272), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_731));
    defparam o_RX_Byte_Rising_i0_i732.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i732.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25938_2_lut (.A(n18_adj_4695), 
            .B(n36557), .Z(n36578));
    defparam i25938_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25941_2_lut (.A(n18_adj_4695), 
            .B(n36621), .Z(n36643));
    defparam i25941_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i731 (.D(n51848), 
            .SP(n37240), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_730));
    defparam o_RX_Byte_Rising_i0_i731.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i731.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i730 (.D(n51848), 
            .SP(n37208), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_729));
    defparam o_RX_Byte_Rising_i0_i730.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i730.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i729 (.D(n51848), 
            .SP(n37176), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_728));
    defparam o_RX_Byte_Rising_i0_i729.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i729.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i728 (.D(n51848), 
            .SP(n37144), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_727));
    defparam o_RX_Byte_Rising_i0_i728.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i728.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i727 (.D(n51848), 
            .SP(n37112), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_726));
    defparam o_RX_Byte_Rising_i0_i727.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i727.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i726 (.D(n51848), 
            .SP(n36404), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_725));
    defparam o_RX_Byte_Rising_i0_i726.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i726.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i725 (.D(n51848), 
            .SP(n37080), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_724));
    defparam o_RX_Byte_Rising_i0_i725.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i725.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i724 (.D(n51848), 
            .SP(n37048), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_723));
    defparam o_RX_Byte_Rising_i0_i724.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i724.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i723 (.D(n51848), 
            .SP(n37016), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_722));
    defparam o_RX_Byte_Rising_i0_i723.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i723.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i722 (.D(n51848), 
            .SP(n36984), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_721));
    defparam o_RX_Byte_Rising_i0_i722.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i722.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25944_2_lut (.A(n18_adj_4695), 
            .B(n36653), .Z(n36675));
    defparam i25944_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i721 (.D(n51848), 
            .SP(n36952), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_720));
    defparam o_RX_Byte_Rising_i0_i721.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i721.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i720 (.D(n51848), 
            .SP(n36920), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_719));
    defparam o_RX_Byte_Rising_i0_i720.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i720.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i719 (.D(n51848), 
            .SP(n36888), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_718));
    defparam o_RX_Byte_Rising_i0_i719.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i719.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i718 (.D(n51848), 
            .SP(n36856), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_717));
    defparam o_RX_Byte_Rising_i0_i718.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i718.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i717 (.D(n51848), 
            .SP(n36824), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_716));
    defparam o_RX_Byte_Rising_i0_i717.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i717.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i716 (.D(n51848), 
            .SP(n36792), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_715));
    defparam o_RX_Byte_Rising_i0_i716.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i716.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i715 (.D(n51848), 
            .SP(n36760), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_714));
    defparam o_RX_Byte_Rising_i0_i715.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i715.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i714 (.D(n51848), 
            .SP(n36728), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_713));
    defparam o_RX_Byte_Rising_i0_i714.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i714.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i713 (.D(n51848), 
            .SP(n36340), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_712));
    defparam o_RX_Byte_Rising_i0_i713.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i713.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i712 (.D(n51848), 
            .SP(n36696), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_711));
    defparam o_RX_Byte_Rising_i0_i712.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i712.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25947_2_lut (.A(n18_adj_4695), 
            .B(n36685), .Z(n36707));
    defparam i25947_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25950_2_lut (.A(n18_adj_4695), 
            .B(n36329), .Z(n36350));
    defparam i25950_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i711 (.D(n51848), 
            .SP(n36665), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_710));
    defparam o_RX_Byte_Rising_i0_i711.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i711.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i710 (.D(n51848), 
            .SP(n36632), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_709));
    defparam o_RX_Byte_Rising_i0_i710.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i710.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i709 (.D(n51848), 
            .SP(n36567), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_708));
    defparam o_RX_Byte_Rising_i0_i709.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i709.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i708 (.D(n51848), 
            .SP(n36535), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_707));
    defparam o_RX_Byte_Rising_i0_i708.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i708.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i707 (.D(n51848), 
            .SP(n36503), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_706));
    defparam o_RX_Byte_Rising_i0_i707.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i707.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i706 (.D(n51848), 
            .SP(n36436), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_705));
    defparam o_RX_Byte_Rising_i0_i706.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i706.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i705 (.D(n51848), 
            .SP(n36600), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_704));
    defparam o_RX_Byte_Rising_i0_i705.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i705.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i704 (.D(n51848), 
            .SP(n36472), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_703));
    defparam o_RX_Byte_Rising_i0_i704.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i704.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i703 (.D(n51848), 
            .SP(n37369), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_702));
    defparam o_RX_Byte_Rising_i0_i703.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i703.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i702 (.D(n51848), 
            .SP(n37337), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_701));
    defparam o_RX_Byte_Rising_i0_i702.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i702.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i701 (.D(n51848), 
            .SP(n37305), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_700));
    defparam o_RX_Byte_Rising_i0_i701.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i701.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25953_2_lut (.A(n18_adj_4695), 
            .B(n36717), .Z(n36739));
    defparam i25953_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i700 (.D(n51848), 
            .SP(n37273), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_699));
    defparam o_RX_Byte_Rising_i0_i700.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i700.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i699 (.D(n51848), 
            .SP(n37241), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_698));
    defparam o_RX_Byte_Rising_i0_i699.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i699.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i698 (.D(n51848), 
            .SP(n37209), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_697));
    defparam o_RX_Byte_Rising_i0_i698.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i698.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i697 (.D(n51848), 
            .SP(n37177), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_696));
    defparam o_RX_Byte_Rising_i0_i697.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i697.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i696 (.D(n51848), 
            .SP(n37145), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_695));
    defparam o_RX_Byte_Rising_i0_i696.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i696.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i695 (.D(n51848), 
            .SP(n37113), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_694));
    defparam o_RX_Byte_Rising_i0_i695.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i695.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i694 (.D(n51848), 
            .SP(n36405), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_693));
    defparam o_RX_Byte_Rising_i0_i694.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i694.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i693 (.D(n51848), 
            .SP(n37081), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_692));
    defparam o_RX_Byte_Rising_i0_i693.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i693.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i692 (.D(n51848), 
            .SP(n37049), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_691));
    defparam o_RX_Byte_Rising_i0_i692.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i692.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i691 (.D(n51848), 
            .SP(n37017), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_690));
    defparam o_RX_Byte_Rising_i0_i691.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i691.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i690 (.D(n51848), 
            .SP(n36985), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_689));
    defparam o_RX_Byte_Rising_i0_i690.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i690.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25956_2_lut (.A(n18_adj_4695), 
            .B(n36749), .Z(n36771));
    defparam i25956_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25959_2_lut (.A(n18_adj_4695), 
            .B(n36781), .Z(n36803));
    defparam i25959_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i689 (.D(n51848), 
            .SP(n36953), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_688));
    defparam o_RX_Byte_Rising_i0_i689.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i689.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i688 (.D(n51848), 
            .SP(n36921), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_687));
    defparam o_RX_Byte_Rising_i0_i688.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i688.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i687 (.D(n51848), 
            .SP(n36889), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_686));
    defparam o_RX_Byte_Rising_i0_i687.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i687.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i686 (.D(n51848), 
            .SP(n36857), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_685));
    defparam o_RX_Byte_Rising_i0_i686.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i686.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i685 (.D(n51848), 
            .SP(n36825), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_684));
    defparam o_RX_Byte_Rising_i0_i685.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i685.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i684 (.D(n51848), 
            .SP(n36793), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_683));
    defparam o_RX_Byte_Rising_i0_i684.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i684.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i683 (.D(n51848), 
            .SP(n36761), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_682));
    defparam o_RX_Byte_Rising_i0_i683.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i683.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i682 (.D(n51848), 
            .SP(n36729), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_681));
    defparam o_RX_Byte_Rising_i0_i682.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i682.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i681 (.D(n51848), 
            .SP(n36341), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_680));
    defparam o_RX_Byte_Rising_i0_i681.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i681.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i680 (.D(n51848), 
            .SP(n36697), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_679));
    defparam o_RX_Byte_Rising_i0_i680.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i680.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25962_2_lut (.A(n18_adj_4695), 
            .B(n36813), .Z(n36835));
    defparam i25962_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i679 (.D(n51848), 
            .SP(n36666), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_678));
    defparam o_RX_Byte_Rising_i0_i679.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i679.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i678 (.D(n51848), 
            .SP(n36633), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_677));
    defparam o_RX_Byte_Rising_i0_i678.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i678.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i677 (.D(n51848), 
            .SP(n36568), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_676));
    defparam o_RX_Byte_Rising_i0_i677.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i677.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i676 (.D(n51848), 
            .SP(n36536), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_675));
    defparam o_RX_Byte_Rising_i0_i676.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i676.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i675 (.D(n51848), 
            .SP(n36504), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_674));
    defparam o_RX_Byte_Rising_i0_i675.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i675.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i674 (.D(n51848), 
            .SP(n36437), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_673));
    defparam o_RX_Byte_Rising_i0_i674.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i674.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i673 (.D(n51848), 
            .SP(n36601), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_672));
    defparam o_RX_Byte_Rising_i0_i673.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i673.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i672 (.D(n51848), 
            .SP(n36473), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_671));
    defparam o_RX_Byte_Rising_i0_i672.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i672.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i671 (.D(n51848), 
            .SP(n37370), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_670));
    defparam o_RX_Byte_Rising_i0_i671.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i671.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i670 (.D(n51848), 
            .SP(n37338), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_669));
    defparam o_RX_Byte_Rising_i0_i670.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i670.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i669 (.D(n51848), 
            .SP(n37306), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_668));
    defparam o_RX_Byte_Rising_i0_i669.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i669.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25965_2_lut (.A(n18_adj_4695), 
            .B(n36845), .Z(n36867));
    defparam i25965_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25968_2_lut (.A(n18_adj_4695), 
            .B(n36877), .Z(n36899));
    defparam i25968_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i668 (.D(n51848), 
            .SP(n37274), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_667));
    defparam o_RX_Byte_Rising_i0_i668.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i668.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i667 (.D(n51848), 
            .SP(n37242), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_666));
    defparam o_RX_Byte_Rising_i0_i667.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i667.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i666 (.D(n51848), 
            .SP(n37210), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_665));
    defparam o_RX_Byte_Rising_i0_i666.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i666.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i665 (.D(n51848), 
            .SP(n37178), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_664));
    defparam o_RX_Byte_Rising_i0_i665.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i665.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i664 (.D(n51848), 
            .SP(n37146), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_663));
    defparam o_RX_Byte_Rising_i0_i664.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i664.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i663 (.D(n51848), 
            .SP(n37114), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_662));
    defparam o_RX_Byte_Rising_i0_i663.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i663.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i662 (.D(n51848), 
            .SP(n36406), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_661));
    defparam o_RX_Byte_Rising_i0_i662.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i662.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i661 (.D(n51848), 
            .SP(n37082), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_660));
    defparam o_RX_Byte_Rising_i0_i661.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i661.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i660 (.D(n51848), 
            .SP(n37050), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_659));
    defparam o_RX_Byte_Rising_i0_i660.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i660.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i659 (.D(n51848), 
            .SP(n37018), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_658));
    defparam o_RX_Byte_Rising_i0_i659.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i659.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i658 (.D(n51848), 
            .SP(n36986), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_657));
    defparam o_RX_Byte_Rising_i0_i658.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i658.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i657 (.D(n51848), 
            .SP(n36954), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_656));
    defparam o_RX_Byte_Rising_i0_i657.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i657.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25971_2_lut (.A(n18_adj_4695), 
            .B(n36909), .Z(n36931));
    defparam i25971_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i656 (.D(n51848), 
            .SP(n36922), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_655));
    defparam o_RX_Byte_Rising_i0_i656.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i656.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i655 (.D(n51848), 
            .SP(n36890), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_654));
    defparam o_RX_Byte_Rising_i0_i655.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i655.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i654 (.D(n51848), 
            .SP(n36858), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_653));
    defparam o_RX_Byte_Rising_i0_i654.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i654.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i653 (.D(n51848), 
            .SP(n36826), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_652));
    defparam o_RX_Byte_Rising_i0_i653.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i653.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i652 (.D(n51848), 
            .SP(n36794), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_651));
    defparam o_RX_Byte_Rising_i0_i652.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i652.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i651 (.D(n51848), 
            .SP(n36762), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_650));
    defparam o_RX_Byte_Rising_i0_i651.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i651.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i650 (.D(n51848), 
            .SP(n36730), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_649));
    defparam o_RX_Byte_Rising_i0_i650.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i650.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i649 (.D(n51848), 
            .SP(n36330), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_648));
    defparam o_RX_Byte_Rising_i0_i649.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i649.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i648 (.D(n51848), 
            .SP(n36698), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_647));
    defparam o_RX_Byte_Rising_i0_i648.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i648.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i647 (.D(n51848), 
            .SP(n36658), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_646));
    defparam o_RX_Byte_Rising_i0_i647.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i647.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i646 (.D(n51848), 
            .SP(n36634), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_645));
    defparam o_RX_Byte_Rising_i0_i646.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i646.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i645 (.D(n51848), 
            .SP(n36569), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_644));
    defparam o_RX_Byte_Rising_i0_i645.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i645.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25974_2_lut (.A(n18_adj_4695), 
            .B(n36941), .Z(n36963));
    defparam i25974_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25977_2_lut (.A(n18_adj_4695), 
            .B(n36973), .Z(n36995));
    defparam i25977_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i644 (.D(n51848), 
            .SP(n36537), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_643));
    defparam o_RX_Byte_Rising_i0_i644.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i644.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i643 (.D(n51848), 
            .SP(n36505), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_642));
    defparam o_RX_Byte_Rising_i0_i643.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i643.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i642 (.D(n51848), 
            .SP(n36427), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_641));
    defparam o_RX_Byte_Rising_i0_i642.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i642.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i641 (.D(n51848), 
            .SP(n36602), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_640));
    defparam o_RX_Byte_Rising_i0_i641.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i641.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i640 (.D(n51848), 
            .SP(n36474), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_639));
    defparam o_RX_Byte_Rising_i0_i640.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i640.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i639 (.D(n51848), 
            .SP(n37371), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_638));
    defparam o_RX_Byte_Rising_i0_i639.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i639.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i638 (.D(n51848), 
            .SP(n37339), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_637));
    defparam o_RX_Byte_Rising_i0_i638.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i638.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i637 (.D(n51848), 
            .SP(n37307), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_636));
    defparam o_RX_Byte_Rising_i0_i637.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i637.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i636 (.D(n51848), 
            .SP(n37275), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_635));
    defparam o_RX_Byte_Rising_i0_i636.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i636.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i635 (.D(n51848), 
            .SP(n37243), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_634));
    defparam o_RX_Byte_Rising_i0_i635.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i635.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i634 (.D(n51848), 
            .SP(n37211), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_633));
    defparam o_RX_Byte_Rising_i0_i634.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i634.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25980_2_lut (.A(n18_adj_4695), 
            .B(n37005), .Z(n37027));
    defparam i25980_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i633 (.D(n51848), 
            .SP(n37179), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_632));
    defparam o_RX_Byte_Rising_i0_i633.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i633.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i632 (.D(n51848), 
            .SP(n37147), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_631));
    defparam o_RX_Byte_Rising_i0_i632.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i632.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i631 (.D(n51848), 
            .SP(n37115), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_630));
    defparam o_RX_Byte_Rising_i0_i631.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i631.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i630 (.D(n51848), 
            .SP(n36407), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_629));
    defparam o_RX_Byte_Rising_i0_i630.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i630.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i629 (.D(n51848), 
            .SP(n37083), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_628));
    defparam o_RX_Byte_Rising_i0_i629.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i629.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i628 (.D(n51848), 
            .SP(n37051), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_627));
    defparam o_RX_Byte_Rising_i0_i628.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i628.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i627 (.D(n51848), 
            .SP(n37019), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_626));
    defparam o_RX_Byte_Rising_i0_i627.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i627.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i626 (.D(n51848), 
            .SP(n36987), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_625));
    defparam o_RX_Byte_Rising_i0_i626.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i626.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i625 (.D(n51848), 
            .SP(n36955), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_624));
    defparam o_RX_Byte_Rising_i0_i625.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i625.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i624 (.D(n51848), 
            .SP(n36923), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_623));
    defparam o_RX_Byte_Rising_i0_i624.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i624.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25983_2_lut (.A(n18_adj_4695), 
            .B(n37037), .Z(n37059));
    defparam i25983_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25986_2_lut (.A(n18_adj_4695), 
            .B(n37069), .Z(n37091));
    defparam i25986_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i623 (.D(n51848), 
            .SP(n36891), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_622));
    defparam o_RX_Byte_Rising_i0_i623.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i623.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i622 (.D(n51848), 
            .SP(n36859), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_621));
    defparam o_RX_Byte_Rising_i0_i622.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i622.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i621 (.D(n51848), 
            .SP(n36827), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_620));
    defparam o_RX_Byte_Rising_i0_i621.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i621.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i620 (.D(n51848), 
            .SP(n36795), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_619));
    defparam o_RX_Byte_Rising_i0_i620.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i620.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i619 (.D(n51848), 
            .SP(n36763), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_618));
    defparam o_RX_Byte_Rising_i0_i619.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i619.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i618 (.D(n51848), 
            .SP(n36731), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_617));
    defparam o_RX_Byte_Rising_i0_i618.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i618.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i617 (.D(n51848), 
            .SP(n36342), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_616));
    defparam o_RX_Byte_Rising_i0_i617.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i617.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i616 (.D(n51848), 
            .SP(n36699), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_615));
    defparam o_RX_Byte_Rising_i0_i616.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i616.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i615 (.D(n51848), 
            .SP(n36667), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_614));
    defparam o_RX_Byte_Rising_i0_i615.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i615.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i614 (.D(n51848), 
            .SP(n36635), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_613));
    defparam o_RX_Byte_Rising_i0_i614.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i614.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i613 (.D(n51848), 
            .SP(n36570), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_612));
    defparam o_RX_Byte_Rising_i0_i613.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i613.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25989_2_lut (.A(n18_adj_4695), 
            .B(n36394), .Z(n36415));
    defparam i25989_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i612 (.D(n51848), 
            .SP(n36538), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_611));
    defparam o_RX_Byte_Rising_i0_i612.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i612.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i611 (.D(n51848), 
            .SP(n36506), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_610));
    defparam o_RX_Byte_Rising_i0_i611.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i611.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i610 (.D(n51848), 
            .SP(n36439), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_609));
    defparam o_RX_Byte_Rising_i0_i610.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i610.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i609 (.D(n51848), 
            .SP(n36603), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_608));
    defparam o_RX_Byte_Rising_i0_i609.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i609.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i608 (.D(n51848), 
            .SP(n36475), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_607));
    defparam o_RX_Byte_Rising_i0_i608.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i608.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i607 (.D(n51848), 
            .SP(n37372), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_606));
    defparam o_RX_Byte_Rising_i0_i607.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i607.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i606 (.D(n51848), 
            .SP(n37340), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_605));
    defparam o_RX_Byte_Rising_i0_i606.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i606.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i605 (.D(n51848), 
            .SP(n37308), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_604));
    defparam o_RX_Byte_Rising_i0_i605.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i605.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i604 (.D(n51848), 
            .SP(n37276), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_603));
    defparam o_RX_Byte_Rising_i0_i604.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i604.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i603 (.D(n51848), 
            .SP(n37244), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_602));
    defparam o_RX_Byte_Rising_i0_i603.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i603.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i602 (.D(n51848), 
            .SP(n37212), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_601));
    defparam o_RX_Byte_Rising_i0_i602.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i602.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25992_2_lut (.A(n18_adj_4695), 
            .B(n37101), .Z(n37123));
    defparam i25992_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25995_2_lut (.A(n18_adj_4695), 
            .B(n37133), .Z(n37155));
    defparam i25995_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i601 (.D(n51848), 
            .SP(n37180), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_600));
    defparam o_RX_Byte_Rising_i0_i601.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i601.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i600 (.D(n51848), 
            .SP(n37148), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_599));
    defparam o_RX_Byte_Rising_i0_i600.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i600.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i599 (.D(n51848), 
            .SP(n37116), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_598));
    defparam o_RX_Byte_Rising_i0_i599.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i599.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i598 (.D(n51848), 
            .SP(n36408), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_597));
    defparam o_RX_Byte_Rising_i0_i598.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i598.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i597 (.D(n51848), 
            .SP(n37084), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_596));
    defparam o_RX_Byte_Rising_i0_i597.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i597.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i596 (.D(n51848), 
            .SP(n37052), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_595));
    defparam o_RX_Byte_Rising_i0_i596.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i596.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i595 (.D(n51848), 
            .SP(n37020), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_594));
    defparam o_RX_Byte_Rising_i0_i595.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i595.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i594 (.D(n51848), 
            .SP(n36988), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_593));
    defparam o_RX_Byte_Rising_i0_i594.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i594.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i593 (.D(n51848), 
            .SP(n36956), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_592));
    defparam o_RX_Byte_Rising_i0_i593.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i593.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i592 (.D(n51848), 
            .SP(n36924), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_591));
    defparam o_RX_Byte_Rising_i0_i592.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i592.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i25998_2_lut (.A(n18_adj_4695), 
            .B(n37165), .Z(n37187));
    defparam i25998_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i591 (.D(n51848), 
            .SP(n36892), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_590));
    defparam o_RX_Byte_Rising_i0_i591.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i591.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i590 (.D(n51848), 
            .SP(n36860), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_589));
    defparam o_RX_Byte_Rising_i0_i590.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i590.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i589 (.D(n51848), 
            .SP(n36828), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_588));
    defparam o_RX_Byte_Rising_i0_i589.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i589.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i588 (.D(n51848), 
            .SP(n36796), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_587));
    defparam o_RX_Byte_Rising_i0_i588.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i588.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i587 (.D(n51848), 
            .SP(n36764), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_586));
    defparam o_RX_Byte_Rising_i0_i587.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i587.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i586 (.D(n51848), 
            .SP(n36732), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_585));
    defparam o_RX_Byte_Rising_i0_i586.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i586.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i585 (.D(n51848), 
            .SP(n36343), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_584));
    defparam o_RX_Byte_Rising_i0_i585.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i585.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i584 (.D(n51848), 
            .SP(n36700), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_583));
    defparam o_RX_Byte_Rising_i0_i584.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i584.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i583 (.D(n51848), 
            .SP(n36668), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_582));
    defparam o_RX_Byte_Rising_i0_i583.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i583.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i582 (.D(n51848), 
            .SP(n36636), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_581));
    defparam o_RX_Byte_Rising_i0_i582.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i582.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i581 (.D(n51848), 
            .SP(n36571), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_580));
    defparam o_RX_Byte_Rising_i0_i581.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i581.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26001_2_lut (.A(n18_adj_4695), 
            .B(n37197), .Z(n37219));
    defparam i26001_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26004_2_lut (.A(n18_adj_4695), 
            .B(n37229), .Z(n37251));
    defparam i26004_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i580 (.D(n51848), 
            .SP(n36539), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_579));
    defparam o_RX_Byte_Rising_i0_i580.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i580.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i579 (.D(n51848), 
            .SP(n36507), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_578));
    defparam o_RX_Byte_Rising_i0_i579.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i579.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i578 (.D(n51848), 
            .SP(n36440), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_577));
    defparam o_RX_Byte_Rising_i0_i578.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i578.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i577 (.D(n51848), 
            .SP(n36604), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_576));
    defparam o_RX_Byte_Rising_i0_i577.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i577.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i576 (.D(n51848), 
            .SP(n36476), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_575));
    defparam o_RX_Byte_Rising_i0_i576.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i576.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i575 (.D(n51848), 
            .SP(n37373), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_574));
    defparam o_RX_Byte_Rising_i0_i575.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i575.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i574 (.D(n51848), 
            .SP(n37341), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_573));
    defparam o_RX_Byte_Rising_i0_i574.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i574.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i573 (.D(n51848), 
            .SP(n37309), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_572));
    defparam o_RX_Byte_Rising_i0_i573.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i573.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i572 (.D(n51848), 
            .SP(n37277), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_571));
    defparam o_RX_Byte_Rising_i0_i572.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i572.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i571 (.D(n51848), 
            .SP(n37245), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_570));
    defparam o_RX_Byte_Rising_i0_i571.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i571.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i570 (.D(n51848), 
            .SP(n37213), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_569));
    defparam o_RX_Byte_Rising_i0_i570.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i570.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i569 (.D(n51848), 
            .SP(n37181), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_568));
    defparam o_RX_Byte_Rising_i0_i569.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i569.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26007_2_lut (.A(n18_adj_4695), 
            .B(n37261), .Z(n37283));
    defparam i26007_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i568 (.D(n51848), 
            .SP(n37149), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_567));
    defparam o_RX_Byte_Rising_i0_i568.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i568.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i567 (.D(n51848), 
            .SP(n37117), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_566));
    defparam o_RX_Byte_Rising_i0_i567.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i567.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i566 (.D(n51848), 
            .SP(n36409), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_565));
    defparam o_RX_Byte_Rising_i0_i566.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i566.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i565 (.D(n51848), 
            .SP(n37085), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_564));
    defparam o_RX_Byte_Rising_i0_i565.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i565.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i564 (.D(n51848), 
            .SP(n37053), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_563));
    defparam o_RX_Byte_Rising_i0_i564.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i564.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i563 (.D(n51848), 
            .SP(n37021), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_562));
    defparam o_RX_Byte_Rising_i0_i563.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i563.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i562 (.D(n51848), 
            .SP(n36989), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_561));
    defparam o_RX_Byte_Rising_i0_i562.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i562.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i561 (.D(n51848), 
            .SP(n36957), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_560));
    defparam o_RX_Byte_Rising_i0_i561.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i561.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i560 (.D(n51848), 
            .SP(n36925), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_559));
    defparam o_RX_Byte_Rising_i0_i560.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i560.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i559 (.D(n51848), 
            .SP(n36893), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_558));
    defparam o_RX_Byte_Rising_i0_i559.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i559.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i558 (.D(n51848), 
            .SP(n36861), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_557));
    defparam o_RX_Byte_Rising_i0_i558.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i558.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i557 (.D(n51848), 
            .SP(n36829), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_556));
    defparam o_RX_Byte_Rising_i0_i557.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i557.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26010_2_lut (.A(n18_adj_4695), 
            .B(n37293), .Z(n37315));
    defparam i26010_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26013_2_lut (.A(n18_adj_4695), 
            .B(n37325), .Z(n37347));
    defparam i26013_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i556 (.D(n51848), 
            .SP(n36797), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_555));
    defparam o_RX_Byte_Rising_i0_i556.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i556.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i555 (.D(n51848), 
            .SP(n36765), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_554));
    defparam o_RX_Byte_Rising_i0_i555.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i555.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i554 (.D(n51848), 
            .SP(n36733), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_553));
    defparam o_RX_Byte_Rising_i0_i554.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i554.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i553 (.D(n51848), 
            .SP(n36344), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_552));
    defparam o_RX_Byte_Rising_i0_i553.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i553.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i552 (.D(n51848), 
            .SP(n36701), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_551));
    defparam o_RX_Byte_Rising_i0_i552.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i552.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i551 (.D(n51848), 
            .SP(n36669), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_550));
    defparam o_RX_Byte_Rising_i0_i551.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i551.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i550 (.D(n51848), 
            .SP(n36637), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_549));
    defparam o_RX_Byte_Rising_i0_i550.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i550.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i549 (.D(n51848), 
            .SP(n36572), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_548));
    defparam o_RX_Byte_Rising_i0_i549.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i549.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i548 (.D(n51848), 
            .SP(n36540), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_547));
    defparam o_RX_Byte_Rising_i0_i548.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i548.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i547 (.D(n51848), 
            .SP(n36508), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_546));
    defparam o_RX_Byte_Rising_i0_i547.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i547.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i546 (.D(n51848), 
            .SP(n36441), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_545));
    defparam o_RX_Byte_Rising_i0_i546.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i546.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26016_2_lut (.A(n18_adj_4695), 
            .B(n37357), .Z(n37379));
    defparam i26016_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i545 (.D(n51848), 
            .SP(n36605), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_544));
    defparam o_RX_Byte_Rising_i0_i545.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i545.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i544 (.D(n51848), 
            .SP(n36477), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_543));
    defparam o_RX_Byte_Rising_i0_i544.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i544.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i543 (.D(n51848), 
            .SP(n37374), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_542));
    defparam o_RX_Byte_Rising_i0_i543.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i543.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i542 (.D(n51848), 
            .SP(n37342), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_541));
    defparam o_RX_Byte_Rising_i0_i542.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i542.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i541 (.D(n51848), 
            .SP(n37310), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_540));
    defparam o_RX_Byte_Rising_i0_i541.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i541.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i540 (.D(n51848), 
            .SP(n37278), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_539));
    defparam o_RX_Byte_Rising_i0_i540.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i540.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i539 (.D(n51848), 
            .SP(n37246), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_538));
    defparam o_RX_Byte_Rising_i0_i539.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i539.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i538 (.D(n51848), 
            .SP(n37214), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_537));
    defparam o_RX_Byte_Rising_i0_i538.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i538.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i537 (.D(n51848), 
            .SP(n37182), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_536));
    defparam o_RX_Byte_Rising_i0_i537.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i537.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i536 (.D(n51848), 
            .SP(n37150), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_535));
    defparam o_RX_Byte_Rising_i0_i536.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i536.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i535 (.D(n51848), 
            .SP(n37118), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_534));
    defparam o_RX_Byte_Rising_i0_i535.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i535.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i534 (.D(n51848), 
            .SP(n36410), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_533));
    defparam o_RX_Byte_Rising_i0_i534.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i534.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i533 (.D(n51848), 
            .SP(n37086), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_532));
    defparam o_RX_Byte_Rising_i0_i533.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i533.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i532 (.D(n51848), 
            .SP(n37054), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_531));
    defparam o_RX_Byte_Rising_i0_i532.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i532.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i531 (.D(n51848), 
            .SP(n37022), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_530));
    defparam o_RX_Byte_Rising_i0_i531.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i531.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i530 (.D(n51848), 
            .SP(n36990), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_529));
    defparam o_RX_Byte_Rising_i0_i530.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i530.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i529 (.D(n51848), 
            .SP(n36958), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_528));
    defparam o_RX_Byte_Rising_i0_i529.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i529.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i528 (.D(n51848), 
            .SP(n36926), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_527));
    defparam o_RX_Byte_Rising_i0_i528.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i528.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i527 (.D(n51848), 
            .SP(n36894), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_526));
    defparam o_RX_Byte_Rising_i0_i527.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i527.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i526 (.D(n51848), 
            .SP(n36862), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_525));
    defparam o_RX_Byte_Rising_i0_i526.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i526.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i525 (.D(n51848), 
            .SP(n36830), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_524));
    defparam o_RX_Byte_Rising_i0_i525.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i525.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i524 (.D(n51848), 
            .SP(n36798), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_523));
    defparam o_RX_Byte_Rising_i0_i524.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i524.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i523 (.D(n51848), 
            .SP(n36766), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_522));
    defparam o_RX_Byte_Rising_i0_i523.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i523.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i522 (.D(n51848), 
            .SP(n36734), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_521));
    defparam o_RX_Byte_Rising_i0_i522.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i522.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i521 (.D(n51848), 
            .SP(n36345), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_520));
    defparam o_RX_Byte_Rising_i0_i521.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i521.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i520 (.D(n51848), 
            .SP(n36702), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_519));
    defparam o_RX_Byte_Rising_i0_i520.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i520.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i519 (.D(n51848), 
            .SP(n36670), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_518));
    defparam o_RX_Byte_Rising_i0_i519.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i519.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i518 (.D(n51848), 
            .SP(n36638), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_517));
    defparam o_RX_Byte_Rising_i0_i518.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i518.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i517 (.D(n51848), 
            .SP(n36573), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_516));
    defparam o_RX_Byte_Rising_i0_i517.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i517.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i516 (.D(n51848), 
            .SP(n36541), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_515));
    defparam o_RX_Byte_Rising_i0_i516.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i516.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i515 (.D(n51848), 
            .SP(n36509), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_514));
    defparam o_RX_Byte_Rising_i0_i515.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i515.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i514 (.D(n51848), 
            .SP(n36442), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_513));
    defparam o_RX_Byte_Rising_i0_i514.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i514.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i513 (.D(n51848), 
            .SP(n36606), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_512));
    defparam o_RX_Byte_Rising_i0_i513.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i513.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i512 (.D(n51848), 
            .SP(n36478), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_511));
    defparam o_RX_Byte_Rising_i0_i512.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i512.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i511 (.D(n51848), 
            .SP(n37375), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_510));
    defparam o_RX_Byte_Rising_i0_i511.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i511.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26018_2_lut (.A(n18_adj_4695), 
            .B(n41106), .Z(n36482));
    defparam i26018_2_lut.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i510 (.D(n51848), 
            .SP(n37343), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_509));
    defparam o_RX_Byte_Rising_i0_i510.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i509 (.D(n51848), 
            .SP(n37311), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_508));
    defparam o_RX_Byte_Rising_i0_i509.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i508 (.D(n51848), 
            .SP(n37279), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_507));
    defparam o_RX_Byte_Rising_i0_i508.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i507 (.D(n51848), 
            .SP(n37247), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_506));
    defparam o_RX_Byte_Rising_i0_i507.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i506 (.D(n51848), 
            .SP(n37215), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_505));
    defparam o_RX_Byte_Rising_i0_i506.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i505 (.D(n51848), 
            .SP(n37183), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_504));
    defparam o_RX_Byte_Rising_i0_i505.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i504 (.D(n51848), 
            .SP(n37151), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_503));
    defparam o_RX_Byte_Rising_i0_i504.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i503 (.D(n51848), 
            .SP(n37119), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_502));
    defparam o_RX_Byte_Rising_i0_i503.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i502 (.D(n51848), 
            .SP(n36411), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_501));
    defparam o_RX_Byte_Rising_i0_i502.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i501 (.D(n51848), 
            .SP(n37087), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_500));
    defparam o_RX_Byte_Rising_i0_i501.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i500 (.D(n51848), 
            .SP(n37055), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_499));
    defparam o_RX_Byte_Rising_i0_i500.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i499 (.D(n51848), 
            .SP(n37023), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_498));
    defparam o_RX_Byte_Rising_i0_i499.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i498 (.D(n51848), 
            .SP(n36991), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_497));
    defparam o_RX_Byte_Rising_i0_i498.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i497 (.D(n51848), 
            .SP(n36959), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_496));
    defparam o_RX_Byte_Rising_i0_i497.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i496 (.D(n51848), 
            .SP(n36927), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_495));
    defparam o_RX_Byte_Rising_i0_i496.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i495 (.D(n51848), 
            .SP(n36895), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_494));
    defparam o_RX_Byte_Rising_i0_i495.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i494 (.D(n51848), 
            .SP(n36863), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_493));
    defparam o_RX_Byte_Rising_i0_i494.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i493 (.D(n51848), 
            .SP(n36831), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_492));
    defparam o_RX_Byte_Rising_i0_i493.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i492 (.D(n51848), 
            .SP(n36799), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_491));
    defparam o_RX_Byte_Rising_i0_i492.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i491 (.D(n51848), 
            .SP(n36767), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_490));
    defparam o_RX_Byte_Rising_i0_i491.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i490 (.D(n51848), 
            .SP(n36735), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_489));
    defparam o_RX_Byte_Rising_i0_i490.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i489 (.D(n51848), 
            .SP(n36346), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_488));
    defparam o_RX_Byte_Rising_i0_i489.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i488 (.D(n51848), 
            .SP(n36703), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_487));
    defparam o_RX_Byte_Rising_i0_i488.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i487 (.D(n51848), 
            .SP(n36671), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_486));
    defparam o_RX_Byte_Rising_i0_i487.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i486 (.D(n51848), 
            .SP(n36639), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_485));
    defparam o_RX_Byte_Rising_i0_i486.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i485 (.D(n51848), 
            .SP(n36574), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_484));
    defparam o_RX_Byte_Rising_i0_i485.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i484 (.D(n51848), 
            .SP(n36542), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_483));
    defparam o_RX_Byte_Rising_i0_i484.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i483 (.D(n51848), 
            .SP(n36510), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_482));
    defparam o_RX_Byte_Rising_i0_i483.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i482 (.D(n51848), 
            .SP(n36443), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_481));
    defparam o_RX_Byte_Rising_i0_i482.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i481 (.D(n51848), 
            .SP(n36607), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_480));
    defparam o_RX_Byte_Rising_i0_i481.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i480 (.D(n51848), 
            .SP(n36479), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_479));
    defparam o_RX_Byte_Rising_i0_i480.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i479 (.D(n51848), 
            .SP(n37376), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_478));
    defparam o_RX_Byte_Rising_i0_i479.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i478 (.D(n51848), 
            .SP(n37344), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_477));
    defparam o_RX_Byte_Rising_i0_i478.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i477 (.D(n51848), 
            .SP(n37312), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_476));
    defparam o_RX_Byte_Rising_i0_i477.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i476 (.D(n51848), 
            .SP(n37280), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_475));
    defparam o_RX_Byte_Rising_i0_i476.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i475 (.D(n51848), 
            .SP(n37248), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_474));
    defparam o_RX_Byte_Rising_i0_i475.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i474 (.D(n51848), 
            .SP(n37216), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_473));
    defparam o_RX_Byte_Rising_i0_i474.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i473 (.D(n51848), 
            .SP(n37184), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_472));
    defparam o_RX_Byte_Rising_i0_i473.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i472 (.D(n51848), 
            .SP(n37152), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_471));
    defparam o_RX_Byte_Rising_i0_i472.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i471 (.D(n51848), 
            .SP(n37120), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_470));
    defparam o_RX_Byte_Rising_i0_i471.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i470 (.D(n51848), 
            .SP(n36412), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_469));
    defparam o_RX_Byte_Rising_i0_i470.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i469 (.D(n51848), 
            .SP(n37088), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_468));
    defparam o_RX_Byte_Rising_i0_i469.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i468 (.D(n51848), 
            .SP(n37056), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_467));
    defparam o_RX_Byte_Rising_i0_i468.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i467 (.D(n51848), 
            .SP(n37024), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_466));
    defparam o_RX_Byte_Rising_i0_i467.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i466 (.D(n51848), 
            .SP(n36992), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_465));
    defparam o_RX_Byte_Rising_i0_i466.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i465 (.D(n51848), 
            .SP(n36960), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_464));
    defparam o_RX_Byte_Rising_i0_i465.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i464 (.D(n51848), 
            .SP(n36928), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_463));
    defparam o_RX_Byte_Rising_i0_i464.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i463 (.D(n51848), 
            .SP(n36896), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_462));
    defparam o_RX_Byte_Rising_i0_i463.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i462 (.D(n51848), 
            .SP(n36864), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_461));
    defparam o_RX_Byte_Rising_i0_i462.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i461 (.D(n51848), 
            .SP(n36832), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_460));
    defparam o_RX_Byte_Rising_i0_i461.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i460 (.D(n51848), 
            .SP(n36800), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_459));
    defparam o_RX_Byte_Rising_i0_i460.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i459 (.D(n51848), 
            .SP(n36768), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_458));
    defparam o_RX_Byte_Rising_i0_i459.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i458 (.D(n51848), 
            .SP(n36736), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_457));
    defparam o_RX_Byte_Rising_i0_i458.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i457 (.D(n51848), 
            .SP(n36347), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_456));
    defparam o_RX_Byte_Rising_i0_i457.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i456 (.D(n51848), 
            .SP(n36704), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_455));
    defparam o_RX_Byte_Rising_i0_i456.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i455 (.D(n51848), 
            .SP(n36672), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_454));
    defparam o_RX_Byte_Rising_i0_i455.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i454 (.D(n51848), 
            .SP(n36640), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_453));
    defparam o_RX_Byte_Rising_i0_i454.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i453 (.D(n51848), 
            .SP(n36575), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_452));
    defparam o_RX_Byte_Rising_i0_i453.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i452 (.D(n51848), 
            .SP(n36543), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_451));
    defparam o_RX_Byte_Rising_i0_i452.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i451 (.D(n51848), 
            .SP(n36511), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_450));
    defparam o_RX_Byte_Rising_i0_i451.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i450 (.D(n51848), 
            .SP(n36444), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_449));
    defparam o_RX_Byte_Rising_i0_i450.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i449 (.D(n51848), 
            .SP(n36608), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_448));
    defparam o_RX_Byte_Rising_i0_i449.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i448 (.D(n51848), 
            .SP(n36480), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_447));
    defparam o_RX_Byte_Rising_i0_i448.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i447 (.D(n51848), 
            .SP(n37377), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_446));
    defparam o_RX_Byte_Rising_i0_i447.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i446 (.D(n51848), 
            .SP(n37345), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_445));
    defparam o_RX_Byte_Rising_i0_i446.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i445 (.D(n51848), 
            .SP(n37313), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_444));
    defparam o_RX_Byte_Rising_i0_i445.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i444 (.D(n51848), 
            .SP(n37281), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_443));
    defparam o_RX_Byte_Rising_i0_i444.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i443 (.D(n51848), 
            .SP(n37249), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_442));
    defparam o_RX_Byte_Rising_i0_i443.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i442 (.D(n51848), 
            .SP(n37217), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_441));
    defparam o_RX_Byte_Rising_i0_i442.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i441 (.D(n51848), 
            .SP(n37185), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_440));
    defparam o_RX_Byte_Rising_i0_i441.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i440 (.D(n51848), 
            .SP(n37153), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_439));
    defparam o_RX_Byte_Rising_i0_i440.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i439 (.D(n51848), 
            .SP(n37121), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_438));
    defparam o_RX_Byte_Rising_i0_i439.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i438 (.D(n51848), 
            .SP(n36413), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_437));
    defparam o_RX_Byte_Rising_i0_i438.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i437 (.D(n51848), 
            .SP(n37089), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_436));
    defparam o_RX_Byte_Rising_i0_i437.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i436 (.D(n51848), 
            .SP(n37057), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_435));
    defparam o_RX_Byte_Rising_i0_i436.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i435 (.D(n51848), 
            .SP(n37025), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_434));
    defparam o_RX_Byte_Rising_i0_i435.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i434 (.D(n51848), 
            .SP(n36993), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_433));
    defparam o_RX_Byte_Rising_i0_i434.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i433 (.D(n51848), 
            .SP(n36961), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_432));
    defparam o_RX_Byte_Rising_i0_i433.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i432 (.D(n51848), 
            .SP(n36929), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_431));
    defparam o_RX_Byte_Rising_i0_i432.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i431 (.D(n51848), 
            .SP(n36897), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_430));
    defparam o_RX_Byte_Rising_i0_i431.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i430 (.D(n51848), 
            .SP(n36865), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_429));
    defparam o_RX_Byte_Rising_i0_i430.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i429 (.D(n51848), 
            .SP(n36833), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_428));
    defparam o_RX_Byte_Rising_i0_i429.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i428 (.D(n51848), 
            .SP(n36801), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_427));
    defparam o_RX_Byte_Rising_i0_i428.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i427 (.D(n51848), 
            .SP(n36769), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_426));
    defparam o_RX_Byte_Rising_i0_i427.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i426 (.D(n51848), 
            .SP(n36737), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_425));
    defparam o_RX_Byte_Rising_i0_i426.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i425 (.D(n51848), 
            .SP(n36348), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_424));
    defparam o_RX_Byte_Rising_i0_i425.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i424 (.D(n51848), 
            .SP(n36705), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_423));
    defparam o_RX_Byte_Rising_i0_i424.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i423 (.D(n51848), 
            .SP(n36673), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_422));
    defparam o_RX_Byte_Rising_i0_i423.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i422 (.D(n51848), 
            .SP(n36641), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_421));
    defparam o_RX_Byte_Rising_i0_i422.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i421 (.D(n51848), 
            .SP(n36576), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_420));
    defparam o_RX_Byte_Rising_i0_i421.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i420 (.D(n51848), 
            .SP(n36544), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_419));
    defparam o_RX_Byte_Rising_i0_i420.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i419 (.D(n51848), 
            .SP(n36512), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_418));
    defparam o_RX_Byte_Rising_i0_i419.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i418 (.D(n51848), 
            .SP(n36445), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_417));
    defparam o_RX_Byte_Rising_i0_i418.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i417 (.D(n51848), 
            .SP(n36609), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_416));
    defparam o_RX_Byte_Rising_i0_i417.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i416 (.D(n51848), 
            .SP(n36481), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_415));
    defparam o_RX_Byte_Rising_i0_i416.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i415 (.D(n51848), 
            .SP(n37378), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_414));
    defparam o_RX_Byte_Rising_i0_i415.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i414 (.D(n51848), 
            .SP(n37346), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_413));
    defparam o_RX_Byte_Rising_i0_i414.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i413 (.D(n51848), 
            .SP(n37314), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_412));
    defparam o_RX_Byte_Rising_i0_i413.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i412 (.D(n51848), 
            .SP(n37282), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_411));
    defparam o_RX_Byte_Rising_i0_i412.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i411 (.D(n51848), 
            .SP(n37250), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_410));
    defparam o_RX_Byte_Rising_i0_i411.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i410 (.D(n51848), 
            .SP(n37218), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_409));
    defparam o_RX_Byte_Rising_i0_i410.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i409 (.D(n51848), 
            .SP(n37186), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_408));
    defparam o_RX_Byte_Rising_i0_i409.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i408 (.D(n51848), 
            .SP(n37154), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_407));
    defparam o_RX_Byte_Rising_i0_i408.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i407 (.D(n51848), 
            .SP(n37122), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_406));
    defparam o_RX_Byte_Rising_i0_i407.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i406 (.D(n51848), 
            .SP(n36414), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_405));
    defparam o_RX_Byte_Rising_i0_i406.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i405 (.D(n51848), 
            .SP(n37090), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_404));
    defparam o_RX_Byte_Rising_i0_i405.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i404 (.D(n51848), 
            .SP(n37058), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_403));
    defparam o_RX_Byte_Rising_i0_i404.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i403 (.D(n51848), 
            .SP(n37026), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_402));
    defparam o_RX_Byte_Rising_i0_i403.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i402 (.D(n51848), 
            .SP(n36994), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_401));
    defparam o_RX_Byte_Rising_i0_i402.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i401 (.D(n51848), 
            .SP(n36962), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_400));
    defparam o_RX_Byte_Rising_i0_i401.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i400 (.D(n51848), 
            .SP(n36930), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_399));
    defparam o_RX_Byte_Rising_i0_i400.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i399 (.D(n51848), 
            .SP(n36898), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_398));
    defparam o_RX_Byte_Rising_i0_i399.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i398 (.D(n51848), 
            .SP(n36866), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_397));
    defparam o_RX_Byte_Rising_i0_i398.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i397 (.D(n51848), 
            .SP(n36834), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_396));
    defparam o_RX_Byte_Rising_i0_i397.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i396 (.D(n51848), 
            .SP(n36802), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_395));
    defparam o_RX_Byte_Rising_i0_i396.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i395 (.D(n51848), 
            .SP(n36770), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_394));
    defparam o_RX_Byte_Rising_i0_i395.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i394 (.D(n51848), 
            .SP(n36738), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_393));
    defparam o_RX_Byte_Rising_i0_i394.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i393 (.D(n51848), 
            .SP(n36349), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_392));
    defparam o_RX_Byte_Rising_i0_i393.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i392 (.D(n51848), 
            .SP(n36706), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_391));
    defparam o_RX_Byte_Rising_i0_i392.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i391 (.D(n51848), 
            .SP(n36674), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_390));
    defparam o_RX_Byte_Rising_i0_i391.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i390 (.D(n51848), 
            .SP(n36642), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_389));
    defparam o_RX_Byte_Rising_i0_i390.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i389 (.D(n51848), 
            .SP(n36577), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_388));
    defparam o_RX_Byte_Rising_i0_i389.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i388 (.D(n51848), 
            .SP(n36545), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_387));
    defparam o_RX_Byte_Rising_i0_i388.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i387 (.D(n51848), 
            .SP(n36513), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_386));
    defparam o_RX_Byte_Rising_i0_i387.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i386 (.D(n51848), 
            .SP(n36446), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_385));
    defparam o_RX_Byte_Rising_i0_i386.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i385 (.D(n51848), 
            .SP(n36610), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_384));
    defparam o_RX_Byte_Rising_i0_i385.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i384 (.D(n51848), 
            .SP(n36482), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_383));
    defparam o_RX_Byte_Rising_i0_i384.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i383 (.D(n51848), 
            .SP(n37379), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_382));
    defparam o_RX_Byte_Rising_i0_i383.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i382 (.D(n51848), 
            .SP(n37347), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_381));
    defparam o_RX_Byte_Rising_i0_i382.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i381 (.D(n51848), 
            .SP(n37315), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_380));
    defparam o_RX_Byte_Rising_i0_i381.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i380 (.D(n51848), 
            .SP(n37283), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_379));
    defparam o_RX_Byte_Rising_i0_i380.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i379 (.D(n51848), 
            .SP(n37251), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_378));
    defparam o_RX_Byte_Rising_i0_i379.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i378 (.D(n51848), 
            .SP(n37219), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_377));
    defparam o_RX_Byte_Rising_i0_i378.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i377 (.D(n51848), 
            .SP(n37187), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_376));
    defparam o_RX_Byte_Rising_i0_i377.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i376 (.D(n51848), 
            .SP(n37155), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_375));
    defparam o_RX_Byte_Rising_i0_i376.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i375 (.D(n51848), 
            .SP(n37123), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_374));
    defparam o_RX_Byte_Rising_i0_i375.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i374 (.D(n51848), 
            .SP(n36415), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_373));
    defparam o_RX_Byte_Rising_i0_i374.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i373 (.D(n51848), 
            .SP(n37091), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_372));
    defparam o_RX_Byte_Rising_i0_i373.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i372 (.D(n51848), 
            .SP(n37059), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_371));
    defparam o_RX_Byte_Rising_i0_i372.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i371 (.D(n51848), 
            .SP(n37027), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_370));
    defparam o_RX_Byte_Rising_i0_i371.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i370 (.D(n51848), 
            .SP(n36995), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_369));
    defparam o_RX_Byte_Rising_i0_i370.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i369 (.D(n51848), 
            .SP(n36963), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_368));
    defparam o_RX_Byte_Rising_i0_i369.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i368 (.D(n51848), 
            .SP(n36931), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_367));
    defparam o_RX_Byte_Rising_i0_i368.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i367 (.D(n51848), 
            .SP(n36899), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_366));
    defparam o_RX_Byte_Rising_i0_i367.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i366 (.D(n51848), 
            .SP(n36867), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_365));
    defparam o_RX_Byte_Rising_i0_i366.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i365 (.D(n51848), 
            .SP(n36835), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_364));
    defparam o_RX_Byte_Rising_i0_i365.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i364 (.D(n51848), 
            .SP(n36803), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_363));
    defparam o_RX_Byte_Rising_i0_i364.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i363 (.D(n51848), 
            .SP(n36771), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_362));
    defparam o_RX_Byte_Rising_i0_i363.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i362 (.D(n51848), 
            .SP(n36739), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_361));
    defparam o_RX_Byte_Rising_i0_i362.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i361 (.D(n51848), 
            .SP(n36350), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_360));
    defparam o_RX_Byte_Rising_i0_i361.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i360 (.D(n51848), 
            .SP(n36707), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_359));
    defparam o_RX_Byte_Rising_i0_i360.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i359 (.D(n51848), 
            .SP(n36675), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_358));
    defparam o_RX_Byte_Rising_i0_i359.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i358 (.D(n51848), 
            .SP(n36643), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_357));
    defparam o_RX_Byte_Rising_i0_i358.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i357 (.D(n51848), 
            .SP(n36578), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_356));
    defparam o_RX_Byte_Rising_i0_i357.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i356 (.D(n51848), 
            .SP(n36546), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_355));
    defparam o_RX_Byte_Rising_i0_i356.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i355 (.D(n51848), 
            .SP(n36514), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_354));
    defparam o_RX_Byte_Rising_i0_i355.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i354 (.D(n51848), 
            .SP(n36447), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_353));
    defparam o_RX_Byte_Rising_i0_i354.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i353 (.D(n51848), 
            .SP(n36611), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_352));
    defparam o_RX_Byte_Rising_i0_i353.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i352 (.D(n51848), 
            .SP(n36483), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_351));
    defparam o_RX_Byte_Rising_i0_i352.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i351 (.D(n51848), 
            .SP(n37380), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_350));
    defparam o_RX_Byte_Rising_i0_i351.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i350 (.D(n51848), 
            .SP(n37348), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_349));
    defparam o_RX_Byte_Rising_i0_i350.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i349 (.D(n51848), 
            .SP(n37316), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_348));
    defparam o_RX_Byte_Rising_i0_i349.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i348 (.D(n51848), 
            .SP(n37284), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_347));
    defparam o_RX_Byte_Rising_i0_i348.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i347 (.D(n51848), 
            .SP(n37252), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_346));
    defparam o_RX_Byte_Rising_i0_i347.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i346 (.D(n51848), 
            .SP(n37220), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_345));
    defparam o_RX_Byte_Rising_i0_i346.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i345 (.D(n51848), 
            .SP(n37188), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_344));
    defparam o_RX_Byte_Rising_i0_i345.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i344 (.D(n51848), 
            .SP(n37156), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_343));
    defparam o_RX_Byte_Rising_i0_i344.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i343 (.D(n51848), 
            .SP(n37124), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_342));
    defparam o_RX_Byte_Rising_i0_i343.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i342 (.D(n51848), 
            .SP(n36416), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_341));
    defparam o_RX_Byte_Rising_i0_i342.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i341 (.D(n51848), 
            .SP(n37092), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_340));
    defparam o_RX_Byte_Rising_i0_i341.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i340 (.D(n51848), 
            .SP(n37060), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_339));
    defparam o_RX_Byte_Rising_i0_i340.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i339 (.D(n51848), 
            .SP(n37028), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_338));
    defparam o_RX_Byte_Rising_i0_i339.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i338 (.D(n51848), 
            .SP(n36996), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_337));
    defparam o_RX_Byte_Rising_i0_i338.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i337 (.D(n51848), 
            .SP(n36964), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_336));
    defparam o_RX_Byte_Rising_i0_i337.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i336 (.D(n51848), 
            .SP(n36932), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_335));
    defparam o_RX_Byte_Rising_i0_i336.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i335 (.D(n51848), 
            .SP(n36900), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_334));
    defparam o_RX_Byte_Rising_i0_i335.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i334 (.D(n51848), 
            .SP(n36868), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_333));
    defparam o_RX_Byte_Rising_i0_i334.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i333 (.D(n51848), 
            .SP(n36836), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_332));
    defparam o_RX_Byte_Rising_i0_i333.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i332 (.D(n51848), 
            .SP(n36804), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_331));
    defparam o_RX_Byte_Rising_i0_i332.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i331 (.D(n51848), 
            .SP(n36772), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_330));
    defparam o_RX_Byte_Rising_i0_i331.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i330 (.D(n51848), 
            .SP(n36740), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_329));
    defparam o_RX_Byte_Rising_i0_i330.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i329 (.D(n51848), 
            .SP(n36351), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_328));
    defparam o_RX_Byte_Rising_i0_i329.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i328 (.D(n51848), 
            .SP(n36708), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_327));
    defparam o_RX_Byte_Rising_i0_i328.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i327 (.D(n51848), 
            .SP(n36676), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_326));
    defparam o_RX_Byte_Rising_i0_i327.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i326 (.D(n51848), 
            .SP(n36644), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_325));
    defparam o_RX_Byte_Rising_i0_i326.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i325 (.D(n51848), 
            .SP(n36579), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_324));
    defparam o_RX_Byte_Rising_i0_i325.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i324 (.D(n51848), 
            .SP(n36547), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_323));
    defparam o_RX_Byte_Rising_i0_i324.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i323 (.D(n51848), 
            .SP(n36515), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_322));
    defparam o_RX_Byte_Rising_i0_i323.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i322 (.D(n51848), 
            .SP(n36448), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_321));
    defparam o_RX_Byte_Rising_i0_i322.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i321 (.D(n51848), 
            .SP(n36612), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_320));
    defparam o_RX_Byte_Rising_i0_i321.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i320 (.D(n51848), 
            .SP(n36484), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_319));
    defparam o_RX_Byte_Rising_i0_i320.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i319 (.D(n51848), 
            .SP(n37381), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_318));
    defparam o_RX_Byte_Rising_i0_i319.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i318 (.D(n51848), 
            .SP(n37349), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_317));
    defparam o_RX_Byte_Rising_i0_i318.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i317 (.D(n51848), 
            .SP(n37317), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_316));
    defparam o_RX_Byte_Rising_i0_i317.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i316 (.D(n51848), 
            .SP(n37285), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_315));
    defparam o_RX_Byte_Rising_i0_i316.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i315 (.D(n51848), 
            .SP(n37253), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_314));
    defparam o_RX_Byte_Rising_i0_i315.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i314 (.D(n51848), 
            .SP(n37221), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_313));
    defparam o_RX_Byte_Rising_i0_i314.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i313 (.D(n51848), 
            .SP(n37189), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_312));
    defparam o_RX_Byte_Rising_i0_i313.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i312 (.D(n51848), 
            .SP(n37157), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_311));
    defparam o_RX_Byte_Rising_i0_i312.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i311 (.D(n51848), 
            .SP(n37125), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_310));
    defparam o_RX_Byte_Rising_i0_i311.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i310 (.D(n51848), 
            .SP(n36417), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_309));
    defparam o_RX_Byte_Rising_i0_i310.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i309 (.D(n51848), 
            .SP(n37093), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_308));
    defparam o_RX_Byte_Rising_i0_i309.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i308 (.D(n51848), 
            .SP(n37061), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_307));
    defparam o_RX_Byte_Rising_i0_i308.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i307 (.D(n51848), 
            .SP(n37029), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_306));
    defparam o_RX_Byte_Rising_i0_i307.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i306 (.D(n51848), 
            .SP(n36997), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_305));
    defparam o_RX_Byte_Rising_i0_i306.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i305 (.D(n51848), 
            .SP(n36965), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_304));
    defparam o_RX_Byte_Rising_i0_i305.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i304 (.D(n51848), 
            .SP(n36933), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_303));
    defparam o_RX_Byte_Rising_i0_i304.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i303 (.D(n51848), 
            .SP(n36901), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_302));
    defparam o_RX_Byte_Rising_i0_i303.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i302 (.D(n51848), 
            .SP(n36869), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_301));
    defparam o_RX_Byte_Rising_i0_i302.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i301 (.D(n51848), 
            .SP(n36837), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_300));
    defparam o_RX_Byte_Rising_i0_i301.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i300 (.D(n51848), 
            .SP(n36805), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_299));
    defparam o_RX_Byte_Rising_i0_i300.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i299 (.D(n51848), 
            .SP(n36773), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_298));
    defparam o_RX_Byte_Rising_i0_i299.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i298 (.D(n51848), 
            .SP(n36741), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_297));
    defparam o_RX_Byte_Rising_i0_i298.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i297 (.D(n51848), 
            .SP(n36352), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_296));
    defparam o_RX_Byte_Rising_i0_i297.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i296 (.D(n51848), 
            .SP(n36709), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_295));
    defparam o_RX_Byte_Rising_i0_i296.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i295 (.D(n51848), 
            .SP(n36677), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_294));
    defparam o_RX_Byte_Rising_i0_i295.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i294 (.D(n51848), 
            .SP(n36645), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_293));
    defparam o_RX_Byte_Rising_i0_i294.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i293 (.D(n51848), 
            .SP(n36580), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_292));
    defparam o_RX_Byte_Rising_i0_i293.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i292 (.D(n51848), 
            .SP(n36548), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_291));
    defparam o_RX_Byte_Rising_i0_i292.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i291 (.D(n51848), 
            .SP(n36516), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_290));
    defparam o_RX_Byte_Rising_i0_i291.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i290 (.D(n51848), 
            .SP(n36449), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_289));
    defparam o_RX_Byte_Rising_i0_i290.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i289 (.D(n51848), 
            .SP(n36613), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_288));
    defparam o_RX_Byte_Rising_i0_i289.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i288 (.D(n51848), 
            .SP(n36485), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_287));
    defparam o_RX_Byte_Rising_i0_i288.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i287 (.D(n51848), 
            .SP(n37382), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_286));
    defparam o_RX_Byte_Rising_i0_i287.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i286 (.D(n51848), 
            .SP(n37350), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_285));
    defparam o_RX_Byte_Rising_i0_i286.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i285 (.D(n51848), 
            .SP(n37318), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_284));
    defparam o_RX_Byte_Rising_i0_i285.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i284 (.D(n51848), 
            .SP(n37286), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_283));
    defparam o_RX_Byte_Rising_i0_i284.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i283 (.D(n51848), 
            .SP(n37254), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_282));
    defparam o_RX_Byte_Rising_i0_i283.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i282 (.D(n51848), 
            .SP(n37222), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_281));
    defparam o_RX_Byte_Rising_i0_i282.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i281 (.D(n51848), 
            .SP(n37190), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_280));
    defparam o_RX_Byte_Rising_i0_i281.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i280 (.D(n51848), 
            .SP(n37158), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_279));
    defparam o_RX_Byte_Rising_i0_i280.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i279 (.D(n51848), 
            .SP(n37126), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_278));
    defparam o_RX_Byte_Rising_i0_i279.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i278 (.D(n51848), 
            .SP(n36418), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_277));
    defparam o_RX_Byte_Rising_i0_i278.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i277 (.D(n51848), 
            .SP(n37094), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_276));
    defparam o_RX_Byte_Rising_i0_i277.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i276 (.D(n51848), 
            .SP(n37062), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_275));
    defparam o_RX_Byte_Rising_i0_i276.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i275 (.D(n51848), 
            .SP(n37030), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_274));
    defparam o_RX_Byte_Rising_i0_i275.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i274 (.D(n51848), 
            .SP(n36998), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_273));
    defparam o_RX_Byte_Rising_i0_i274.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i273 (.D(n51848), 
            .SP(n36966), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_272));
    defparam o_RX_Byte_Rising_i0_i273.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i272 (.D(n51848), 
            .SP(n36934), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_271));
    defparam o_RX_Byte_Rising_i0_i272.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i271 (.D(n51848), 
            .SP(n36902), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_270));
    defparam o_RX_Byte_Rising_i0_i271.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i270 (.D(n51848), 
            .SP(n36870), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_269));
    defparam o_RX_Byte_Rising_i0_i270.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i269 (.D(n51848), 
            .SP(n36838), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_268));
    defparam o_RX_Byte_Rising_i0_i269.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i268 (.D(n51848), 
            .SP(n36806), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_267));
    defparam o_RX_Byte_Rising_i0_i268.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i267 (.D(n51848), 
            .SP(n36774), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_266));
    defparam o_RX_Byte_Rising_i0_i267.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i266 (.D(n51848), 
            .SP(n36742), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_265));
    defparam o_RX_Byte_Rising_i0_i266.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i265 (.D(n51848), 
            .SP(n36353), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_264));
    defparam o_RX_Byte_Rising_i0_i265.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i264 (.D(n51848), 
            .SP(n36710), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_263));
    defparam o_RX_Byte_Rising_i0_i264.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i263 (.D(n51848), 
            .SP(n36678), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_262));
    defparam o_RX_Byte_Rising_i0_i263.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i262 (.D(n51848), 
            .SP(n36646), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_261));
    defparam o_RX_Byte_Rising_i0_i262.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i261 (.D(n51848), 
            .SP(n36581), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_260));
    defparam o_RX_Byte_Rising_i0_i261.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i260 (.D(n51848), 
            .SP(n36549), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_259));
    defparam o_RX_Byte_Rising_i0_i260.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i259 (.D(n51848), 
            .SP(n36517), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_258));
    defparam o_RX_Byte_Rising_i0_i259.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i258 (.D(n51848), 
            .SP(n36450), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_257));
    defparam o_RX_Byte_Rising_i0_i258.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i257 (.D(n51848), 
            .SP(n36614), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_256));
    defparam o_RX_Byte_Rising_i0_i257.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i256 (.D(n51848), 
            .SP(n36486), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_255));
    defparam o_RX_Byte_Rising_i0_i256.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i255 (.D(n51848), 
            .SP(n37383), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_254));
    defparam o_RX_Byte_Rising_i0_i255.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i254 (.D(n51848), 
            .SP(n37351), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_253));
    defparam o_RX_Byte_Rising_i0_i254.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i253 (.D(n51848), 
            .SP(n37319), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_252));
    defparam o_RX_Byte_Rising_i0_i253.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i252 (.D(n51848), 
            .SP(n37287), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_251));
    defparam o_RX_Byte_Rising_i0_i252.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i251 (.D(n51848), 
            .SP(n37255), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_250));
    defparam o_RX_Byte_Rising_i0_i251.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i250 (.D(n51848), 
            .SP(n37223), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_249));
    defparam o_RX_Byte_Rising_i0_i250.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i249 (.D(n51848), 
            .SP(n37191), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_248));
    defparam o_RX_Byte_Rising_i0_i249.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i248 (.D(n51848), 
            .SP(n37159), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_247));
    defparam o_RX_Byte_Rising_i0_i248.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i247 (.D(n51848), 
            .SP(n37127), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_246));
    defparam o_RX_Byte_Rising_i0_i247.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i246 (.D(n51848), 
            .SP(n36419), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_245));
    defparam o_RX_Byte_Rising_i0_i246.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i245 (.D(n51848), 
            .SP(n37095), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_244));
    defparam o_RX_Byte_Rising_i0_i245.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i244 (.D(n51848), 
            .SP(n37063), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_243));
    defparam o_RX_Byte_Rising_i0_i244.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i243 (.D(n51848), 
            .SP(n37031), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_242));
    defparam o_RX_Byte_Rising_i0_i243.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i242 (.D(n51848), 
            .SP(n36999), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_241));
    defparam o_RX_Byte_Rising_i0_i242.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i241 (.D(n51848), 
            .SP(n36967), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_240));
    defparam o_RX_Byte_Rising_i0_i241.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i240 (.D(n51848), 
            .SP(n36935), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_239));
    defparam o_RX_Byte_Rising_i0_i240.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i239 (.D(n51848), 
            .SP(n36903), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_238));
    defparam o_RX_Byte_Rising_i0_i239.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i238 (.D(n51848), 
            .SP(n36871), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_237));
    defparam o_RX_Byte_Rising_i0_i238.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i237 (.D(n51848), 
            .SP(n36839), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_236));
    defparam o_RX_Byte_Rising_i0_i237.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i236 (.D(n51848), 
            .SP(n36807), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_235));
    defparam o_RX_Byte_Rising_i0_i236.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i235 (.D(n51848), 
            .SP(n36775), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_234));
    defparam o_RX_Byte_Rising_i0_i235.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i234 (.D(n51848), 
            .SP(n36743), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_233));
    defparam o_RX_Byte_Rising_i0_i234.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i233 (.D(n51848), 
            .SP(n36354), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_232));
    defparam o_RX_Byte_Rising_i0_i233.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i232 (.D(n51848), 
            .SP(n36711), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_231));
    defparam o_RX_Byte_Rising_i0_i232.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i231 (.D(n51848), 
            .SP(n36679), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_230));
    defparam o_RX_Byte_Rising_i0_i231.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i230 (.D(n51848), 
            .SP(n36647), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_229));
    defparam o_RX_Byte_Rising_i0_i230.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i229 (.D(n51848), 
            .SP(n36582), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_228));
    defparam o_RX_Byte_Rising_i0_i229.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i228 (.D(n51848), 
            .SP(n36550), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_227));
    defparam o_RX_Byte_Rising_i0_i228.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i227 (.D(n51848), 
            .SP(n36518), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_226));
    defparam o_RX_Byte_Rising_i0_i227.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i226 (.D(n51848), 
            .SP(n36451), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_225));
    defparam o_RX_Byte_Rising_i0_i226.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i225 (.D(n51848), 
            .SP(n36615), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_224));
    defparam o_RX_Byte_Rising_i0_i225.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i224 (.D(n51848), 
            .SP(n36487), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_223));
    defparam o_RX_Byte_Rising_i0_i224.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i223 (.D(n51848), 
            .SP(n37384), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_222));
    defparam o_RX_Byte_Rising_i0_i223.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i222 (.D(n51848), 
            .SP(n37352), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_221));
    defparam o_RX_Byte_Rising_i0_i222.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i221 (.D(n51848), 
            .SP(n37320), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_220));
    defparam o_RX_Byte_Rising_i0_i221.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i220 (.D(n51848), 
            .SP(n37288), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_219));
    defparam o_RX_Byte_Rising_i0_i220.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i219 (.D(n51848), 
            .SP(n37256), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_218));
    defparam o_RX_Byte_Rising_i0_i219.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i218 (.D(n51848), 
            .SP(n37224), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_217));
    defparam o_RX_Byte_Rising_i0_i218.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i217 (.D(n51848), 
            .SP(n37192), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_216));
    defparam o_RX_Byte_Rising_i0_i217.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i216 (.D(n51848), 
            .SP(n37160), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_215));
    defparam o_RX_Byte_Rising_i0_i216.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i215 (.D(n51848), 
            .SP(n37128), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_214));
    defparam o_RX_Byte_Rising_i0_i215.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i214 (.D(n51848), 
            .SP(n36420), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_213));
    defparam o_RX_Byte_Rising_i0_i214.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i213 (.D(n51848), 
            .SP(n37096), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_212));
    defparam o_RX_Byte_Rising_i0_i213.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i212 (.D(n51848), 
            .SP(n37064), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_211));
    defparam o_RX_Byte_Rising_i0_i212.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i211 (.D(n51848), 
            .SP(n37032), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_210));
    defparam o_RX_Byte_Rising_i0_i211.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i210 (.D(n51848), 
            .SP(n37000), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_209));
    defparam o_RX_Byte_Rising_i0_i210.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i209 (.D(n51848), 
            .SP(n36968), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_208));
    defparam o_RX_Byte_Rising_i0_i209.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i208 (.D(n51848), 
            .SP(n36936), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_207));
    defparam o_RX_Byte_Rising_i0_i208.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i207 (.D(n51848), 
            .SP(n36904), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_206));
    defparam o_RX_Byte_Rising_i0_i207.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i206 (.D(n51848), 
            .SP(n36872), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_205));
    defparam o_RX_Byte_Rising_i0_i206.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i205 (.D(n51848), 
            .SP(n36840), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_204));
    defparam o_RX_Byte_Rising_i0_i205.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i204 (.D(n51848), 
            .SP(n36808), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_203));
    defparam o_RX_Byte_Rising_i0_i204.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i203 (.D(n51848), 
            .SP(n36776), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_202));
    defparam o_RX_Byte_Rising_i0_i203.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i202 (.D(n51848), 
            .SP(n36744), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_201));
    defparam o_RX_Byte_Rising_i0_i202.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i201 (.D(n51848), 
            .SP(n36355), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_200));
    defparam o_RX_Byte_Rising_i0_i201.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i200 (.D(n51848), 
            .SP(n36712), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_199));
    defparam o_RX_Byte_Rising_i0_i200.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i199 (.D(n51848), 
            .SP(n36680), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_198));
    defparam o_RX_Byte_Rising_i0_i199.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i198 (.D(n51848), 
            .SP(n36648), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_197));
    defparam o_RX_Byte_Rising_i0_i198.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i197 (.D(n51848), 
            .SP(n36583), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_196));
    defparam o_RX_Byte_Rising_i0_i197.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i196 (.D(n51848), 
            .SP(n36551), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_195));
    defparam o_RX_Byte_Rising_i0_i196.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i195 (.D(n51848), 
            .SP(n36519), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_194));
    defparam o_RX_Byte_Rising_i0_i195.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i194 (.D(n51848), 
            .SP(n36452), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_193));
    defparam o_RX_Byte_Rising_i0_i194.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i193 (.D(n51848), 
            .SP(n36616), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_192));
    defparam o_RX_Byte_Rising_i0_i193.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i192 (.D(n51848), 
            .SP(n36488), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_191));
    defparam o_RX_Byte_Rising_i0_i192.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i191 (.D(n51848), 
            .SP(n37385), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_190));
    defparam o_RX_Byte_Rising_i0_i191.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i190 (.D(n51848), 
            .SP(n37353), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_189));
    defparam o_RX_Byte_Rising_i0_i190.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i189 (.D(n51848), 
            .SP(n37321), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_188));
    defparam o_RX_Byte_Rising_i0_i189.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i188 (.D(n51848), 
            .SP(n37289), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_187));
    defparam o_RX_Byte_Rising_i0_i188.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i187 (.D(n51848), 
            .SP(n37257), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_186));
    defparam o_RX_Byte_Rising_i0_i187.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i186 (.D(n51848), 
            .SP(n37225), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_185));
    defparam o_RX_Byte_Rising_i0_i186.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i185 (.D(n51848), 
            .SP(n37193), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_184));
    defparam o_RX_Byte_Rising_i0_i185.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i184 (.D(n51848), 
            .SP(n37161), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_183));
    defparam o_RX_Byte_Rising_i0_i184.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i183 (.D(n51848), 
            .SP(n37129), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_182));
    defparam o_RX_Byte_Rising_i0_i183.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i182 (.D(n51848), 
            .SP(n36421), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_181));
    defparam o_RX_Byte_Rising_i0_i182.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i181 (.D(n51848), 
            .SP(n37097), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_180));
    defparam o_RX_Byte_Rising_i0_i181.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i180 (.D(n51848), 
            .SP(n37065), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_179));
    defparam o_RX_Byte_Rising_i0_i180.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i179 (.D(n51848), 
            .SP(n37033), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_178));
    defparam o_RX_Byte_Rising_i0_i179.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i178 (.D(n51848), 
            .SP(n37001), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_177));
    defparam o_RX_Byte_Rising_i0_i178.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i177 (.D(n51848), 
            .SP(n36969), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_176));
    defparam o_RX_Byte_Rising_i0_i177.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i176 (.D(n51848), 
            .SP(n36937), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_175));
    defparam o_RX_Byte_Rising_i0_i176.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i175 (.D(n51848), 
            .SP(n36905), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_174));
    defparam o_RX_Byte_Rising_i0_i175.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i174 (.D(n51848), 
            .SP(n36873), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_173));
    defparam o_RX_Byte_Rising_i0_i174.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i173 (.D(n51848), 
            .SP(n36841), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_172));
    defparam o_RX_Byte_Rising_i0_i173.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i172 (.D(n51848), 
            .SP(n36809), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_171));
    defparam o_RX_Byte_Rising_i0_i172.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i171 (.D(n51848), 
            .SP(n36777), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_170));
    defparam o_RX_Byte_Rising_i0_i171.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i170 (.D(n51848), 
            .SP(n36745), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_169));
    defparam o_RX_Byte_Rising_i0_i170.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i169 (.D(n51848), 
            .SP(n36356), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_168));
    defparam o_RX_Byte_Rising_i0_i169.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i168 (.D(n51848), 
            .SP(n36713), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_167));
    defparam o_RX_Byte_Rising_i0_i168.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i167 (.D(n51848), 
            .SP(n36681), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_166));
    defparam o_RX_Byte_Rising_i0_i167.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i166 (.D(n51848), 
            .SP(n36649), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_165));
    defparam o_RX_Byte_Rising_i0_i166.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i165 (.D(n51848), 
            .SP(n36584), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_164));
    defparam o_RX_Byte_Rising_i0_i165.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i164 (.D(n51848), 
            .SP(n36552), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_163));
    defparam o_RX_Byte_Rising_i0_i164.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i163 (.D(n51848), 
            .SP(n36520), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_162));
    defparam o_RX_Byte_Rising_i0_i163.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i162 (.D(n51848), 
            .SP(n36453), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_161));
    defparam o_RX_Byte_Rising_i0_i162.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i161 (.D(n51848), 
            .SP(n36617), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_160));
    defparam o_RX_Byte_Rising_i0_i161.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i160 (.D(n51848), 
            .SP(n36489), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_159));
    defparam o_RX_Byte_Rising_i0_i160.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i159 (.D(n51848), 
            .SP(n37386), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_158));
    defparam o_RX_Byte_Rising_i0_i159.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i158 (.D(n51848), 
            .SP(n37354), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_157));
    defparam o_RX_Byte_Rising_i0_i158.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i157 (.D(n51848), 
            .SP(n37322), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_156));
    defparam o_RX_Byte_Rising_i0_i157.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i156 (.D(n51848), 
            .SP(n37290), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_155));
    defparam o_RX_Byte_Rising_i0_i156.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i155 (.D(n51848), 
            .SP(n37258), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_154));
    defparam o_RX_Byte_Rising_i0_i155.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i154 (.D(n51848), 
            .SP(n37226), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_153));
    defparam o_RX_Byte_Rising_i0_i154.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i153 (.D(n51848), 
            .SP(n37194), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_152));
    defparam o_RX_Byte_Rising_i0_i153.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i152 (.D(n51848), 
            .SP(n37162), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_151));
    defparam o_RX_Byte_Rising_i0_i152.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i151 (.D(n51848), 
            .SP(n37130), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_150));
    defparam o_RX_Byte_Rising_i0_i151.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i150 (.D(n51848), 
            .SP(n36422), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_149));
    defparam o_RX_Byte_Rising_i0_i150.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i149 (.D(n51848), 
            .SP(n37098), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_148));
    defparam o_RX_Byte_Rising_i0_i149.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i148 (.D(n51848), 
            .SP(n37066), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_147));
    defparam o_RX_Byte_Rising_i0_i148.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i147 (.D(n51848), 
            .SP(n37034), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_146));
    defparam o_RX_Byte_Rising_i0_i147.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i146 (.D(n51848), 
            .SP(n37002), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_145));
    defparam o_RX_Byte_Rising_i0_i146.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i145 (.D(n51848), 
            .SP(n36970), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_144));
    defparam o_RX_Byte_Rising_i0_i145.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i144 (.D(n51848), 
            .SP(n36938), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_143));
    defparam o_RX_Byte_Rising_i0_i144.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i143 (.D(n51848), 
            .SP(n36906), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_142));
    defparam o_RX_Byte_Rising_i0_i143.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i142 (.D(n51848), 
            .SP(n36874), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_141));
    defparam o_RX_Byte_Rising_i0_i142.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i141 (.D(n51848), 
            .SP(n36842), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_140));
    defparam o_RX_Byte_Rising_i0_i141.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i140 (.D(n51848), 
            .SP(n36810), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_139));
    defparam o_RX_Byte_Rising_i0_i140.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i139 (.D(n51848), 
            .SP(n36778), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_138));
    defparam o_RX_Byte_Rising_i0_i139.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i138 (.D(n51848), 
            .SP(n36746), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_137));
    defparam o_RX_Byte_Rising_i0_i138.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i137 (.D(n51848), 
            .SP(n36357), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_136));
    defparam o_RX_Byte_Rising_i0_i137.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i136 (.D(n51848), 
            .SP(n36714), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_135));
    defparam o_RX_Byte_Rising_i0_i136.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i135 (.D(n51848), 
            .SP(n36682), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_134));
    defparam o_RX_Byte_Rising_i0_i135.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i134 (.D(n51848), 
            .SP(n36650), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_133));
    defparam o_RX_Byte_Rising_i0_i134.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i133 (.D(n51848), 
            .SP(n36585), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_132));
    defparam o_RX_Byte_Rising_i0_i133.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i132 (.D(n51848), 
            .SP(n36553), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_131));
    defparam o_RX_Byte_Rising_i0_i132.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i131 (.D(n51848), 
            .SP(n36521), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_130));
    defparam o_RX_Byte_Rising_i0_i131.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i130 (.D(n51848), 
            .SP(n36454), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_129));
    defparam o_RX_Byte_Rising_i0_i130.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i129 (.D(n51848), 
            .SP(n36618), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_128));
    defparam o_RX_Byte_Rising_i0_i129.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i128 (.D(n51848), 
            .SP(n36490), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_127));
    defparam o_RX_Byte_Rising_i0_i128.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i127 (.D(n51848), 
            .SP(n37387), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_126));
    defparam o_RX_Byte_Rising_i0_i127.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i126 (.D(n51848), 
            .SP(n37355), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_125));
    defparam o_RX_Byte_Rising_i0_i126.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i125 (.D(n51848), 
            .SP(n37323), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_124));
    defparam o_RX_Byte_Rising_i0_i125.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i124 (.D(n51848), 
            .SP(n37291), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_123));
    defparam o_RX_Byte_Rising_i0_i124.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i123 (.D(n51848), 
            .SP(n37259), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_122));
    defparam o_RX_Byte_Rising_i0_i123.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i122 (.D(n51848), 
            .SP(n37227), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_121));
    defparam o_RX_Byte_Rising_i0_i122.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i121 (.D(n51848), 
            .SP(n37195), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_120));
    defparam o_RX_Byte_Rising_i0_i121.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i120 (.D(n51848), 
            .SP(n37163), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_119));
    defparam o_RX_Byte_Rising_i0_i120.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i119 (.D(n51848), 
            .SP(n37131), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_118));
    defparam o_RX_Byte_Rising_i0_i119.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i118 (.D(n51848), 
            .SP(n36423), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_117));
    defparam o_RX_Byte_Rising_i0_i118.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i117 (.D(n51848), 
            .SP(n37099), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_116));
    defparam o_RX_Byte_Rising_i0_i117.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i116 (.D(n51848), 
            .SP(n37067), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_115));
    defparam o_RX_Byte_Rising_i0_i116.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i115 (.D(n51848), 
            .SP(n37035), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_114));
    defparam o_RX_Byte_Rising_i0_i115.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i114 (.D(n51848), 
            .SP(n37003), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_113));
    defparam o_RX_Byte_Rising_i0_i114.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i113 (.D(n51848), 
            .SP(n36971), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_112));
    defparam o_RX_Byte_Rising_i0_i113.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i112 (.D(n51848), 
            .SP(n36939), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_111));
    defparam o_RX_Byte_Rising_i0_i112.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i111 (.D(n51848), 
            .SP(n36907), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_110));
    defparam o_RX_Byte_Rising_i0_i111.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i110 (.D(n51848), 
            .SP(n36875), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_109));
    defparam o_RX_Byte_Rising_i0_i110.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i109 (.D(n51848), 
            .SP(n36843), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_108));
    defparam o_RX_Byte_Rising_i0_i109.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i108 (.D(n51848), 
            .SP(n36811), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_107));
    defparam o_RX_Byte_Rising_i0_i108.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i107 (.D(n51848), 
            .SP(n36779), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_106));
    defparam o_RX_Byte_Rising_i0_i107.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i106 (.D(n51848), 
            .SP(n36747), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_105));
    defparam o_RX_Byte_Rising_i0_i106.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i105 (.D(n51848), 
            .SP(n36358), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_104));
    defparam o_RX_Byte_Rising_i0_i105.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i104 (.D(n51848), 
            .SP(n36715), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_103));
    defparam o_RX_Byte_Rising_i0_i104.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i103 (.D(n51848), 
            .SP(n36683), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_102));
    defparam o_RX_Byte_Rising_i0_i103.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i102 (.D(n51848), 
            .SP(n36651), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_101));
    defparam o_RX_Byte_Rising_i0_i102.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i101 (.D(n51848), 
            .SP(n36586), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_100));
    defparam o_RX_Byte_Rising_i0_i101.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i100 (.D(n51848), 
            .SP(n36554), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_99));
    defparam o_RX_Byte_Rising_i0_i100.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i99 (.D(n51848), 
            .SP(n36522), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_98));
    defparam o_RX_Byte_Rising_i0_i99.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i98 (.D(n51848), 
            .SP(n36455), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_97));
    defparam o_RX_Byte_Rising_i0_i98.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i97 (.D(n51848), 
            .SP(n36619), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_96));
    defparam o_RX_Byte_Rising_i0_i97.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i96 (.D(n51848), 
            .SP(n36491), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_95));
    defparam o_RX_Byte_Rising_i0_i96.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i95 (.D(n51848), 
            .SP(n37388), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_94));
    defparam o_RX_Byte_Rising_i0_i95.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i94 (.D(n51848), 
            .SP(n37356), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_93));
    defparam o_RX_Byte_Rising_i0_i94.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i93 (.D(n51848), 
            .SP(n37324), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_92));
    defparam o_RX_Byte_Rising_i0_i93.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i92 (.D(n51848), 
            .SP(n37292), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_91));
    defparam o_RX_Byte_Rising_i0_i92.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i91 (.D(n51848), 
            .SP(n37260), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_90));
    defparam o_RX_Byte_Rising_i0_i91.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i90 (.D(n51848), 
            .SP(n37228), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_89));
    defparam o_RX_Byte_Rising_i0_i90.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i89 (.D(n51848), 
            .SP(n37196), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_88));
    defparam o_RX_Byte_Rising_i0_i89.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i88 (.D(n51848), 
            .SP(n37164), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_87));
    defparam o_RX_Byte_Rising_i0_i88.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i87 (.D(n51848), 
            .SP(n37132), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_86));
    defparam o_RX_Byte_Rising_i0_i87.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i86 (.D(n51848), 
            .SP(n36424), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_85));
    defparam o_RX_Byte_Rising_i0_i86.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i85 (.D(n51848), 
            .SP(n37100), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_84));
    defparam o_RX_Byte_Rising_i0_i85.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i84 (.D(n51848), 
            .SP(n37068), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_83));
    defparam o_RX_Byte_Rising_i0_i84.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i83 (.D(n51848), 
            .SP(n37036), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_82));
    defparam o_RX_Byte_Rising_i0_i83.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i82 (.D(n51848), 
            .SP(n37004), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_81));
    defparam o_RX_Byte_Rising_i0_i82.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i81 (.D(n51848), 
            .SP(n36972), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_80));
    defparam o_RX_Byte_Rising_i0_i81.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i80 (.D(n51848), 
            .SP(n36940), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_79));
    defparam o_RX_Byte_Rising_i0_i80.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i79 (.D(n51848), 
            .SP(n36908), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_78));
    defparam o_RX_Byte_Rising_i0_i79.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i78 (.D(n51848), 
            .SP(n36876), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_77));
    defparam o_RX_Byte_Rising_i0_i78.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i77 (.D(n51848), 
            .SP(n36844), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_76));
    defparam o_RX_Byte_Rising_i0_i77.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i76 (.D(n51848), 
            .SP(n36812), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_75));
    defparam o_RX_Byte_Rising_i0_i76.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i75 (.D(n51848), 
            .SP(n36780), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_74));
    defparam o_RX_Byte_Rising_i0_i75.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i74 (.D(n51848), 
            .SP(n36748), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_73));
    defparam o_RX_Byte_Rising_i0_i74.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i73 (.D(n51848), 
            .SP(n36359), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_72));
    defparam o_RX_Byte_Rising_i0_i73.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i72 (.D(n51848), 
            .SP(n36716), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_71));
    defparam o_RX_Byte_Rising_i0_i72.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i71 (.D(n51848), 
            .SP(n36684), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_70));
    defparam o_RX_Byte_Rising_i0_i71.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i70 (.D(n51848), 
            .SP(n36652), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_69));
    defparam o_RX_Byte_Rising_i0_i70.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i69 (.D(n51848), 
            .SP(n36587), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_68));
    defparam o_RX_Byte_Rising_i0_i69.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i68 (.D(n51848), 
            .SP(n36555), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_67));
    defparam o_RX_Byte_Rising_i0_i68.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i67 (.D(n51848), 
            .SP(n36523), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_66));
    defparam o_RX_Byte_Rising_i0_i67.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i66 (.D(n51848), 
            .SP(n36456), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_65));
    defparam o_RX_Byte_Rising_i0_i66.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i65 (.D(n51848), 
            .SP(n36620), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_64));
    defparam o_RX_Byte_Rising_i0_i65.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i64 (.D(n51848), 
            .SP(n36492), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_63));
    defparam o_RX_Byte_Rising_i0_i64.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i63 (.D(n51848), 
            .SP(n37358), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_62));
    defparam o_RX_Byte_Rising_i0_i63.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i62 (.D(n51848), 
            .SP(n37326), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_61));
    defparam o_RX_Byte_Rising_i0_i62.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i61 (.D(n51848), 
            .SP(n37294), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_60));
    defparam o_RX_Byte_Rising_i0_i61.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i60 (.D(n51848), 
            .SP(n37262), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_59));
    defparam o_RX_Byte_Rising_i0_i60.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i59 (.D(n51848), 
            .SP(n37230), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_58));
    defparam o_RX_Byte_Rising_i0_i59.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i58 (.D(n51848), 
            .SP(n37198), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_57));
    defparam o_RX_Byte_Rising_i0_i58.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i57 (.D(n51848), 
            .SP(n37166), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_56));
    defparam o_RX_Byte_Rising_i0_i57.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i56 (.D(n51848), 
            .SP(n37134), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_55));
    defparam o_RX_Byte_Rising_i0_i56.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i55 (.D(n51848), 
            .SP(n37102), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_54));
    defparam o_RX_Byte_Rising_i0_i55.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i54 (.D(n51848), 
            .SP(n36425), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_53));
    defparam o_RX_Byte_Rising_i0_i54.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i53 (.D(n51848), 
            .SP(n37070), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_52));
    defparam o_RX_Byte_Rising_i0_i53.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i52 (.D(n51848), 
            .SP(n37038), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_51));
    defparam o_RX_Byte_Rising_i0_i52.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i51 (.D(n51848), 
            .SP(n37006), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_50));
    defparam o_RX_Byte_Rising_i0_i51.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i50 (.D(n51848), 
            .SP(n36974), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_49));
    defparam o_RX_Byte_Rising_i0_i50.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i49 (.D(n51848), 
            .SP(n36942), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_48));
    defparam o_RX_Byte_Rising_i0_i49.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i48 (.D(n51848), 
            .SP(n36910), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_47));
    defparam o_RX_Byte_Rising_i0_i48.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i47 (.D(n51848), 
            .SP(n36878), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_46));
    defparam o_RX_Byte_Rising_i0_i47.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i46 (.D(n51848), 
            .SP(n36846), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_45));
    defparam o_RX_Byte_Rising_i0_i46.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i45 (.D(n51848), 
            .SP(n36814), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_44));
    defparam o_RX_Byte_Rising_i0_i45.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i44 (.D(n51848), 
            .SP(n36782), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_43));
    defparam o_RX_Byte_Rising_i0_i44.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i43 (.D(n51848), 
            .SP(n36750), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_42));
    defparam o_RX_Byte_Rising_i0_i43.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i42 (.D(n51848), 
            .SP(n36718), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_41));
    defparam o_RX_Byte_Rising_i0_i42.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i41 (.D(n51848), 
            .SP(n36360), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_40));
    defparam o_RX_Byte_Rising_i0_i41.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i40 (.D(n51848), 
            .SP(n36686), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_39));
    defparam o_RX_Byte_Rising_i0_i40.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i39 (.D(n51848), 
            .SP(n36654), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_38));
    defparam o_RX_Byte_Rising_i0_i39.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i38 (.D(n51848), 
            .SP(n36622), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_37));
    defparam o_RX_Byte_Rising_i0_i38.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i37 (.D(n51848), 
            .SP(n36588), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_36));
    defparam o_RX_Byte_Rising_i0_i37.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i36 (.D(n51848), 
            .SP(n36556), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_35));
    defparam o_RX_Byte_Rising_i0_i36.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i35 (.D(n51848), 
            .SP(n36524), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_34));
    defparam o_RX_Byte_Rising_i0_i35.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i34 (.D(n51848), 
            .SP(n36457), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_33));
    defparam o_RX_Byte_Rising_i0_i34.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i33 (.D(n51848), 
            .SP(n36590), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_32));
    defparam o_RX_Byte_Rising_i0_i33.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i32 (.D(n51848), 
            .SP(n36365), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_31));
    defparam o_RX_Byte_Rising_i0_i32.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i31 (.D(n51848), 
            .SP(n36366), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_30));
    defparam o_RX_Byte_Rising_i0_i31.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i30 (.D(n51848), 
            .SP(n36367), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_29));
    defparam o_RX_Byte_Rising_i0_i30.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i29 (.D(n51848), 
            .SP(n36368), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_28));
    defparam o_RX_Byte_Rising_i0_i29.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i28 (.D(n51848), 
            .SP(n36369), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_27));
    defparam o_RX_Byte_Rising_i0_i28.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i27 (.D(n51848), 
            .SP(n36370), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_26));
    defparam o_RX_Byte_Rising_i0_i27.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i26 (.D(n51848), 
            .SP(n36371), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_25));
    defparam o_RX_Byte_Rising_i0_i26.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i25 (.D(n51848), 
            .SP(n36372), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_24));
    defparam o_RX_Byte_Rising_i0_i25.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i24 (.D(n51848), 
            .SP(n36373), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_23));
    defparam o_RX_Byte_Rising_i0_i24.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i23 (.D(n51848), 
            .SP(n36374), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_22));
    defparam o_RX_Byte_Rising_i0_i23.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i22 (.D(n51848), 
            .SP(n36375), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_21));
    defparam o_RX_Byte_Rising_i0_i22.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i21 (.D(n51848), 
            .SP(n36376), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_20));
    defparam o_RX_Byte_Rising_i0_i21.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i20 (.D(n51848), 
            .SP(n36377), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_19));
    defparam o_RX_Byte_Rising_i0_i20.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i19 (.D(n51848), 
            .SP(n36378), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_18));
    defparam o_RX_Byte_Rising_i0_i19.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i18 (.D(n51848), 
            .SP(n36379), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_17));
    defparam o_RX_Byte_Rising_i0_i18.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i17 (.D(n51848), 
            .SP(n36380), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_16));
    defparam o_RX_Byte_Rising_i0_i17.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i16 (.D(n51848), 
            .SP(n36381), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_15));
    defparam o_RX_Byte_Rising_i0_i16.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i15 (.D(n51848), 
            .SP(n36382), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_14));
    defparam o_RX_Byte_Rising_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i14 (.D(n51848), 
            .SP(n36383), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_13));
    defparam o_RX_Byte_Rising_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i13 (.D(n51848), 
            .SP(n36384), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_12));
    defparam o_RX_Byte_Rising_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i12 (.D(n51848), 
            .SP(n36385), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_11));
    defparam o_RX_Byte_Rising_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i11 (.D(n51848), 
            .SP(n36386), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_10));
    defparam o_RX_Byte_Rising_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i10 (.D(n51848), 
            .SP(n36387), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_9));
    defparam o_RX_Byte_Rising_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i9 (.D(n51848), 
            .SP(n36361), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_8));
    defparam o_RX_Byte_Rising_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i8 (.D(n51848), 
            .SP(n36388), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_7));
    defparam o_RX_Byte_Rising_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i7 (.D(n51848), 
            .SP(n36389), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_6));
    defparam o_RX_Byte_Rising_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i6 (.D(n51848), 
            .SP(n36363), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_5));
    defparam o_RX_Byte_Rising_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i5 (.D(n51848), 
            .SP(n36390), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_4));
    defparam o_RX_Byte_Rising_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i4 (.D(n51848), 
            .SP(n36391), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_3));
    defparam o_RX_Byte_Rising_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i3 (.D(n51848), 
            .SP(n36392), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_2));
    defparam o_RX_Byte_Rising_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(164[24],164[62])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_38 (.A(n11_adj_4679), 
            .B(n13_adj_4685), .C(w_Master_Ready), .D(r_Leading_Edge), 
            .Z(n36589));
    defparam i1_2_lut_3_lut_4_lut_adj_38.INIT = "0xfeff";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Rising_i0_i2 (.D(n51848), 
            .SP(n36393), .CK(i_Clk_c), .SR(n51852), .Q(o_STM32_RX_Byte_Rising_c_1));
    defparam o_RX_Byte_Rising_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Rising_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i11 (.D(r_SPI_Clk_Edges_11__N_1062[11]), 
            .SP(n39646), .CK(i_Clk_c), .SR(n51852), .Q(r_SPI_Clk_Edges[11]));
    defparam r_SPI_Clk_Edges_i11.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1023 (.D(o_STM32_TX_Byte_c_1023), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[1023]));
    defparam r_TX_Byte_i0_i1023.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1023.SRMODE = "ASYNC";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@8(159[5],175[12])" *) LUT4 i1_3_lut_4_lut (.A(r_Leading_Edge), 
            .B(w_Master_Ready), .C(n11_adj_4679), .D(n13_adj_4683), .Z(n36329));
    defparam i1_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@8(159[5],175[12])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_39 (.A(r_Leading_Edge), 
            .B(w_Master_Ready), .C(n17_adj_4688), .D(n15_adj_4677), .Z(n36362));
    defparam i1_2_lut_3_lut_4_lut_adj_39.INIT = "0xfffd";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1022 (.D(o_STM32_TX_Byte_c_1022), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1022]));
    defparam r_TX_Byte_i0_i1022.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1022.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1021 (.D(o_STM32_TX_Byte_c_1021), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1021]));
    defparam r_TX_Byte_i0_i1021.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1021.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1020 (.D(o_STM32_TX_Byte_c_1020), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1020]));
    defparam r_TX_Byte_i0_i1020.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1020.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1019 (.D(o_STM32_TX_Byte_c_1019), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1019]));
    defparam r_TX_Byte_i0_i1019.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1019.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1018 (.D(o_STM32_TX_Byte_c_1018), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1018]));
    defparam r_TX_Byte_i0_i1018.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1018.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1017 (.D(o_STM32_TX_Byte_c_1017), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1017]));
    defparam r_TX_Byte_i0_i1017.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1017.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1016 (.D(o_STM32_TX_Byte_c_1016), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1016]));
    defparam r_TX_Byte_i0_i1016.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1016.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1015 (.D(o_STM32_TX_Byte_c_1015), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1015]));
    defparam r_TX_Byte_i0_i1015.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1015.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1014 (.D(o_STM32_TX_Byte_c_1014), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1014]));
    defparam r_TX_Byte_i0_i1014.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1014.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1013 (.D(o_STM32_TX_Byte_c_1013), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1013]));
    defparam r_TX_Byte_i0_i1013.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1013.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1012 (.D(o_STM32_TX_Byte_c_1012), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1012]));
    defparam r_TX_Byte_i0_i1012.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1012.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1011 (.D(o_STM32_TX_Byte_c_1011), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1011]));
    defparam r_TX_Byte_i0_i1011.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1011.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1010 (.D(o_STM32_TX_Byte_c_1010), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1010]));
    defparam r_TX_Byte_i0_i1010.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1010.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1009 (.D(o_STM32_TX_Byte_c_1009), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1009]));
    defparam r_TX_Byte_i0_i1009.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1009.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1008 (.D(o_STM32_TX_Byte_c_1008), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1008]));
    defparam r_TX_Byte_i0_i1008.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1008.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1007 (.D(o_STM32_TX_Byte_c_1007), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1007]));
    defparam r_TX_Byte_i0_i1007.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1007.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1006 (.D(o_STM32_TX_Byte_c_1006), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1006]));
    defparam r_TX_Byte_i0_i1006.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1006.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1005 (.D(o_STM32_TX_Byte_c_1005), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1005]));
    defparam r_TX_Byte_i0_i1005.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1005.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1004 (.D(o_STM32_TX_Byte_c_1004), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1004]));
    defparam r_TX_Byte_i0_i1004.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1004.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1003 (.D(o_STM32_TX_Byte_c_1003), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1003]));
    defparam r_TX_Byte_i0_i1003.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1003.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1002 (.D(o_STM32_TX_Byte_c_1002), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1002]));
    defparam r_TX_Byte_i0_i1002.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1002.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1001 (.D(o_STM32_TX_Byte_c_1001), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1001]));
    defparam r_TX_Byte_i0_i1001.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1001.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1000 (.D(o_STM32_TX_Byte_c_1000), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[1000]));
    defparam r_TX_Byte_i0_i1000.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1000.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i999 (.D(o_STM32_TX_Byte_c_999), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[999]));
    defparam r_TX_Byte_i0_i999.REGSET = "RESET";
    defparam r_TX_Byte_i0_i999.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i998 (.D(o_STM32_TX_Byte_c_998), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[998]));
    defparam r_TX_Byte_i0_i998.REGSET = "RESET";
    defparam r_TX_Byte_i0_i998.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i997 (.D(o_STM32_TX_Byte_c_997), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[997]));
    defparam r_TX_Byte_i0_i997.REGSET = "RESET";
    defparam r_TX_Byte_i0_i997.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i996 (.D(o_STM32_TX_Byte_c_996), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[996]));
    defparam r_TX_Byte_i0_i996.REGSET = "RESET";
    defparam r_TX_Byte_i0_i996.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i995 (.D(o_STM32_TX_Byte_c_995), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[995]));
    defparam r_TX_Byte_i0_i995.REGSET = "RESET";
    defparam r_TX_Byte_i0_i995.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i994 (.D(o_STM32_TX_Byte_c_994), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[994]));
    defparam r_TX_Byte_i0_i994.REGSET = "RESET";
    defparam r_TX_Byte_i0_i994.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i993 (.D(o_STM32_TX_Byte_c_993), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[993]));
    defparam r_TX_Byte_i0_i993.REGSET = "RESET";
    defparam r_TX_Byte_i0_i993.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i992 (.D(o_STM32_TX_Byte_c_992), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[992]));
    defparam r_TX_Byte_i0_i992.REGSET = "RESET";
    defparam r_TX_Byte_i0_i992.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i991 (.D(o_STM32_TX_Byte_c_991), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[991]));
    defparam r_TX_Byte_i0_i991.REGSET = "RESET";
    defparam r_TX_Byte_i0_i991.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i990 (.D(o_STM32_TX_Byte_c_990), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[990]));
    defparam r_TX_Byte_i0_i990.REGSET = "RESET";
    defparam r_TX_Byte_i0_i990.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i989 (.D(o_STM32_TX_Byte_c_989), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[989]));
    defparam r_TX_Byte_i0_i989.REGSET = "RESET";
    defparam r_TX_Byte_i0_i989.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i988 (.D(o_STM32_TX_Byte_c_988), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[988]));
    defparam r_TX_Byte_i0_i988.REGSET = "RESET";
    defparam r_TX_Byte_i0_i988.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i987 (.D(o_STM32_TX_Byte_c_987), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[987]));
    defparam r_TX_Byte_i0_i987.REGSET = "RESET";
    defparam r_TX_Byte_i0_i987.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i986 (.D(o_STM32_TX_Byte_c_986), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[986]));
    defparam r_TX_Byte_i0_i986.REGSET = "RESET";
    defparam r_TX_Byte_i0_i986.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i985 (.D(o_STM32_TX_Byte_c_985), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[985]));
    defparam r_TX_Byte_i0_i985.REGSET = "RESET";
    defparam r_TX_Byte_i0_i985.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i984 (.D(o_STM32_TX_Byte_c_984), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[984]));
    defparam r_TX_Byte_i0_i984.REGSET = "RESET";
    defparam r_TX_Byte_i0_i984.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i983 (.D(o_STM32_TX_Byte_c_983), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[983]));
    defparam r_TX_Byte_i0_i983.REGSET = "RESET";
    defparam r_TX_Byte_i0_i983.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i982 (.D(o_STM32_TX_Byte_c_982), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[982]));
    defparam r_TX_Byte_i0_i982.REGSET = "RESET";
    defparam r_TX_Byte_i0_i982.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i981 (.D(o_STM32_TX_Byte_c_981), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[981]));
    defparam r_TX_Byte_i0_i981.REGSET = "RESET";
    defparam r_TX_Byte_i0_i981.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i980 (.D(o_STM32_TX_Byte_c_980), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[980]));
    defparam r_TX_Byte_i0_i980.REGSET = "RESET";
    defparam r_TX_Byte_i0_i980.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i979 (.D(o_STM32_TX_Byte_c_979), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[979]));
    defparam r_TX_Byte_i0_i979.REGSET = "RESET";
    defparam r_TX_Byte_i0_i979.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i978 (.D(o_STM32_TX_Byte_c_978), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[978]));
    defparam r_TX_Byte_i0_i978.REGSET = "RESET";
    defparam r_TX_Byte_i0_i978.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i977 (.D(o_STM32_TX_Byte_c_977), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[977]));
    defparam r_TX_Byte_i0_i977.REGSET = "RESET";
    defparam r_TX_Byte_i0_i977.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i976 (.D(o_STM32_TX_Byte_c_976), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[976]));
    defparam r_TX_Byte_i0_i976.REGSET = "RESET";
    defparam r_TX_Byte_i0_i976.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i975 (.D(o_STM32_TX_Byte_c_975), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[975]));
    defparam r_TX_Byte_i0_i975.REGSET = "RESET";
    defparam r_TX_Byte_i0_i975.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i974 (.D(o_STM32_TX_Byte_c_974), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[974]));
    defparam r_TX_Byte_i0_i974.REGSET = "RESET";
    defparam r_TX_Byte_i0_i974.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i973 (.D(o_STM32_TX_Byte_c_973), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[973]));
    defparam r_TX_Byte_i0_i973.REGSET = "RESET";
    defparam r_TX_Byte_i0_i973.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i972 (.D(o_STM32_TX_Byte_c_972), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[972]));
    defparam r_TX_Byte_i0_i972.REGSET = "RESET";
    defparam r_TX_Byte_i0_i972.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i971 (.D(o_STM32_TX_Byte_c_971), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[971]));
    defparam r_TX_Byte_i0_i971.REGSET = "RESET";
    defparam r_TX_Byte_i0_i971.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i970 (.D(o_STM32_TX_Byte_c_970), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[970]));
    defparam r_TX_Byte_i0_i970.REGSET = "RESET";
    defparam r_TX_Byte_i0_i970.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i969 (.D(o_STM32_TX_Byte_c_969), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[969]));
    defparam r_TX_Byte_i0_i969.REGSET = "RESET";
    defparam r_TX_Byte_i0_i969.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i968 (.D(o_STM32_TX_Byte_c_968), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[968]));
    defparam r_TX_Byte_i0_i968.REGSET = "RESET";
    defparam r_TX_Byte_i0_i968.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i967 (.D(o_STM32_TX_Byte_c_967), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[967]));
    defparam r_TX_Byte_i0_i967.REGSET = "RESET";
    defparam r_TX_Byte_i0_i967.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i966 (.D(o_STM32_TX_Byte_c_966), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[966]));
    defparam r_TX_Byte_i0_i966.REGSET = "RESET";
    defparam r_TX_Byte_i0_i966.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i965 (.D(o_STM32_TX_Byte_c_965), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[965]));
    defparam r_TX_Byte_i0_i965.REGSET = "RESET";
    defparam r_TX_Byte_i0_i965.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i964 (.D(o_STM32_TX_Byte_c_964), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[964]));
    defparam r_TX_Byte_i0_i964.REGSET = "RESET";
    defparam r_TX_Byte_i0_i964.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i963 (.D(o_STM32_TX_Byte_c_963), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[963]));
    defparam r_TX_Byte_i0_i963.REGSET = "RESET";
    defparam r_TX_Byte_i0_i963.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i962 (.D(o_STM32_TX_Byte_c_962), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[962]));
    defparam r_TX_Byte_i0_i962.REGSET = "RESET";
    defparam r_TX_Byte_i0_i962.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i961 (.D(o_STM32_TX_Byte_c_961), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[961]));
    defparam r_TX_Byte_i0_i961.REGSET = "RESET";
    defparam r_TX_Byte_i0_i961.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i960 (.D(o_STM32_TX_Byte_c_960), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[960]));
    defparam r_TX_Byte_i0_i960.REGSET = "RESET";
    defparam r_TX_Byte_i0_i960.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i959 (.D(o_STM32_TX_Byte_c_959), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[959]));
    defparam r_TX_Byte_i0_i959.REGSET = "RESET";
    defparam r_TX_Byte_i0_i959.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i958 (.D(o_STM32_TX_Byte_c_958), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[958]));
    defparam r_TX_Byte_i0_i958.REGSET = "RESET";
    defparam r_TX_Byte_i0_i958.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i957 (.D(o_STM32_TX_Byte_c_957), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[957]));
    defparam r_TX_Byte_i0_i957.REGSET = "RESET";
    defparam r_TX_Byte_i0_i957.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i956 (.D(o_STM32_TX_Byte_c_956), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[956]));
    defparam r_TX_Byte_i0_i956.REGSET = "RESET";
    defparam r_TX_Byte_i0_i956.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i955 (.D(o_STM32_TX_Byte_c_955), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[955]));
    defparam r_TX_Byte_i0_i955.REGSET = "RESET";
    defparam r_TX_Byte_i0_i955.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i954 (.D(o_STM32_TX_Byte_c_954), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[954]));
    defparam r_TX_Byte_i0_i954.REGSET = "RESET";
    defparam r_TX_Byte_i0_i954.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i953 (.D(o_STM32_TX_Byte_c_953), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[953]));
    defparam r_TX_Byte_i0_i953.REGSET = "RESET";
    defparam r_TX_Byte_i0_i953.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i952 (.D(o_STM32_TX_Byte_c_952), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[952]));
    defparam r_TX_Byte_i0_i952.REGSET = "RESET";
    defparam r_TX_Byte_i0_i952.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i951 (.D(o_STM32_TX_Byte_c_951), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[951]));
    defparam r_TX_Byte_i0_i951.REGSET = "RESET";
    defparam r_TX_Byte_i0_i951.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i950 (.D(o_STM32_TX_Byte_c_950), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[950]));
    defparam r_TX_Byte_i0_i950.REGSET = "RESET";
    defparam r_TX_Byte_i0_i950.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i949 (.D(o_STM32_TX_Byte_c_949), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[949]));
    defparam r_TX_Byte_i0_i949.REGSET = "RESET";
    defparam r_TX_Byte_i0_i949.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i948 (.D(o_STM32_TX_Byte_c_948), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[948]));
    defparam r_TX_Byte_i0_i948.REGSET = "RESET";
    defparam r_TX_Byte_i0_i948.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i947 (.D(o_STM32_TX_Byte_c_947), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[947]));
    defparam r_TX_Byte_i0_i947.REGSET = "RESET";
    defparam r_TX_Byte_i0_i947.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i946 (.D(o_STM32_TX_Byte_c_946), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[946]));
    defparam r_TX_Byte_i0_i946.REGSET = "RESET";
    defparam r_TX_Byte_i0_i946.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i945 (.D(o_STM32_TX_Byte_c_945), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[945]));
    defparam r_TX_Byte_i0_i945.REGSET = "RESET";
    defparam r_TX_Byte_i0_i945.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i944 (.D(o_STM32_TX_Byte_c_944), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[944]));
    defparam r_TX_Byte_i0_i944.REGSET = "RESET";
    defparam r_TX_Byte_i0_i944.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i943 (.D(o_STM32_TX_Byte_c_943), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[943]));
    defparam r_TX_Byte_i0_i943.REGSET = "RESET";
    defparam r_TX_Byte_i0_i943.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i942 (.D(o_STM32_TX_Byte_c_942), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[942]));
    defparam r_TX_Byte_i0_i942.REGSET = "RESET";
    defparam r_TX_Byte_i0_i942.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i941 (.D(o_STM32_TX_Byte_c_941), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[941]));
    defparam r_TX_Byte_i0_i941.REGSET = "RESET";
    defparam r_TX_Byte_i0_i941.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i940 (.D(o_STM32_TX_Byte_c_940), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[940]));
    defparam r_TX_Byte_i0_i940.REGSET = "RESET";
    defparam r_TX_Byte_i0_i940.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i939 (.D(o_STM32_TX_Byte_c_939), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[939]));
    defparam r_TX_Byte_i0_i939.REGSET = "RESET";
    defparam r_TX_Byte_i0_i939.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i938 (.D(o_STM32_TX_Byte_c_938), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[938]));
    defparam r_TX_Byte_i0_i938.REGSET = "RESET";
    defparam r_TX_Byte_i0_i938.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i937 (.D(o_STM32_TX_Byte_c_937), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[937]));
    defparam r_TX_Byte_i0_i937.REGSET = "RESET";
    defparam r_TX_Byte_i0_i937.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i936 (.D(o_STM32_TX_Byte_c_936), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[936]));
    defparam r_TX_Byte_i0_i936.REGSET = "RESET";
    defparam r_TX_Byte_i0_i936.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i935 (.D(o_STM32_TX_Byte_c_935), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[935]));
    defparam r_TX_Byte_i0_i935.REGSET = "RESET";
    defparam r_TX_Byte_i0_i935.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i934 (.D(o_STM32_TX_Byte_c_934), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[934]));
    defparam r_TX_Byte_i0_i934.REGSET = "RESET";
    defparam r_TX_Byte_i0_i934.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i933 (.D(o_STM32_TX_Byte_c_933), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[933]));
    defparam r_TX_Byte_i0_i933.REGSET = "RESET";
    defparam r_TX_Byte_i0_i933.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i932 (.D(o_STM32_TX_Byte_c_932), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[932]));
    defparam r_TX_Byte_i0_i932.REGSET = "RESET";
    defparam r_TX_Byte_i0_i932.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i931 (.D(o_STM32_TX_Byte_c_931), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[931]));
    defparam r_TX_Byte_i0_i931.REGSET = "RESET";
    defparam r_TX_Byte_i0_i931.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i930 (.D(o_STM32_TX_Byte_c_930), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[930]));
    defparam r_TX_Byte_i0_i930.REGSET = "RESET";
    defparam r_TX_Byte_i0_i930.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i929 (.D(o_STM32_TX_Byte_c_929), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[929]));
    defparam r_TX_Byte_i0_i929.REGSET = "RESET";
    defparam r_TX_Byte_i0_i929.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i928 (.D(o_STM32_TX_Byte_c_928), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[928]));
    defparam r_TX_Byte_i0_i928.REGSET = "RESET";
    defparam r_TX_Byte_i0_i928.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i927 (.D(o_STM32_TX_Byte_c_927), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[927]));
    defparam r_TX_Byte_i0_i927.REGSET = "RESET";
    defparam r_TX_Byte_i0_i927.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26332_2_lut (.A(n18_adj_4696), 
            .B(n36589), .Z(n36607));
    defparam i26332_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i926 (.D(o_STM32_TX_Byte_c_926), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[926]));
    defparam r_TX_Byte_i0_i926.REGSET = "RESET";
    defparam r_TX_Byte_i0_i926.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i925 (.D(o_STM32_TX_Byte_c_925), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[925]));
    defparam r_TX_Byte_i0_i925.REGSET = "RESET";
    defparam r_TX_Byte_i0_i925.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i924 (.D(o_STM32_TX_Byte_c_924), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[924]));
    defparam r_TX_Byte_i0_i924.REGSET = "RESET";
    defparam r_TX_Byte_i0_i924.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i923 (.D(o_STM32_TX_Byte_c_923), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[923]));
    defparam r_TX_Byte_i0_i923.REGSET = "RESET";
    defparam r_TX_Byte_i0_i923.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i922 (.D(o_STM32_TX_Byte_c_922), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[922]));
    defparam r_TX_Byte_i0_i922.REGSET = "RESET";
    defparam r_TX_Byte_i0_i922.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i921 (.D(o_STM32_TX_Byte_c_921), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[921]));
    defparam r_TX_Byte_i0_i921.REGSET = "RESET";
    defparam r_TX_Byte_i0_i921.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i920 (.D(o_STM32_TX_Byte_c_920), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[920]));
    defparam r_TX_Byte_i0_i920.REGSET = "RESET";
    defparam r_TX_Byte_i0_i920.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i919 (.D(o_STM32_TX_Byte_c_919), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[919]));
    defparam r_TX_Byte_i0_i919.REGSET = "RESET";
    defparam r_TX_Byte_i0_i919.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i918 (.D(o_STM32_TX_Byte_c_918), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[918]));
    defparam r_TX_Byte_i0_i918.REGSET = "RESET";
    defparam r_TX_Byte_i0_i918.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i917 (.D(o_STM32_TX_Byte_c_917), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[917]));
    defparam r_TX_Byte_i0_i917.REGSET = "RESET";
    defparam r_TX_Byte_i0_i917.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i916 (.D(o_STM32_TX_Byte_c_916), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[916]));
    defparam r_TX_Byte_i0_i916.REGSET = "RESET";
    defparam r_TX_Byte_i0_i916.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i915 (.D(o_STM32_TX_Byte_c_915), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[915]));
    defparam r_TX_Byte_i0_i915.REGSET = "RESET";
    defparam r_TX_Byte_i0_i915.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i914 (.D(o_STM32_TX_Byte_c_914), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[914]));
    defparam r_TX_Byte_i0_i914.REGSET = "RESET";
    defparam r_TX_Byte_i0_i914.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26335_2_lut (.A(n18_adj_4696), 
            .B(n36426), .Z(n36443));
    defparam i26335_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26338_2_lut (.A(n18_adj_4696), 
            .B(n36493), .Z(n36510));
    defparam i26338_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i913 (.D(o_STM32_TX_Byte_c_913), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[913]));
    defparam r_TX_Byte_i0_i913.REGSET = "RESET";
    defparam r_TX_Byte_i0_i913.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i912 (.D(o_STM32_TX_Byte_c_912), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[912]));
    defparam r_TX_Byte_i0_i912.REGSET = "RESET";
    defparam r_TX_Byte_i0_i912.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i911 (.D(o_STM32_TX_Byte_c_911), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[911]));
    defparam r_TX_Byte_i0_i911.REGSET = "RESET";
    defparam r_TX_Byte_i0_i911.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i910 (.D(o_STM32_TX_Byte_c_910), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[910]));
    defparam r_TX_Byte_i0_i910.REGSET = "RESET";
    defparam r_TX_Byte_i0_i910.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i909 (.D(o_STM32_TX_Byte_c_909), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[909]));
    defparam r_TX_Byte_i0_i909.REGSET = "RESET";
    defparam r_TX_Byte_i0_i909.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i908 (.D(o_STM32_TX_Byte_c_908), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[908]));
    defparam r_TX_Byte_i0_i908.REGSET = "RESET";
    defparam r_TX_Byte_i0_i908.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i907 (.D(o_STM32_TX_Byte_c_907), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[907]));
    defparam r_TX_Byte_i0_i907.REGSET = "RESET";
    defparam r_TX_Byte_i0_i907.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i906 (.D(o_STM32_TX_Byte_c_906), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[906]));
    defparam r_TX_Byte_i0_i906.REGSET = "RESET";
    defparam r_TX_Byte_i0_i906.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i905 (.D(o_STM32_TX_Byte_c_905), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[905]));
    defparam r_TX_Byte_i0_i905.REGSET = "RESET";
    defparam r_TX_Byte_i0_i905.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i904 (.D(o_STM32_TX_Byte_c_904), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[904]));
    defparam r_TX_Byte_i0_i904.REGSET = "RESET";
    defparam r_TX_Byte_i0_i904.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i903 (.D(o_STM32_TX_Byte_c_903), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[903]));
    defparam r_TX_Byte_i0_i903.REGSET = "RESET";
    defparam r_TX_Byte_i0_i903.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i902 (.D(o_STM32_TX_Byte_c_902), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[902]));
    defparam r_TX_Byte_i0_i902.REGSET = "RESET";
    defparam r_TX_Byte_i0_i902.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26341_2_lut (.A(n18_adj_4696), 
            .B(n36525), .Z(n36542));
    defparam i26341_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i901 (.D(o_STM32_TX_Byte_c_901), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[901]));
    defparam r_TX_Byte_i0_i901.REGSET = "RESET";
    defparam r_TX_Byte_i0_i901.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i900 (.D(o_STM32_TX_Byte_c_900), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[900]));
    defparam r_TX_Byte_i0_i900.REGSET = "RESET";
    defparam r_TX_Byte_i0_i900.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i899 (.D(o_STM32_TX_Byte_c_899), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[899]));
    defparam r_TX_Byte_i0_i899.REGSET = "RESET";
    defparam r_TX_Byte_i0_i899.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i898 (.D(o_STM32_TX_Byte_c_898), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[898]));
    defparam r_TX_Byte_i0_i898.REGSET = "RESET";
    defparam r_TX_Byte_i0_i898.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i897 (.D(o_STM32_TX_Byte_c_897), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[897]));
    defparam r_TX_Byte_i0_i897.REGSET = "RESET";
    defparam r_TX_Byte_i0_i897.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i896 (.D(o_STM32_TX_Byte_c_896), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[896]));
    defparam r_TX_Byte_i0_i896.REGSET = "RESET";
    defparam r_TX_Byte_i0_i896.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i895 (.D(o_STM32_TX_Byte_c_895), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[895]));
    defparam r_TX_Byte_i0_i895.REGSET = "RESET";
    defparam r_TX_Byte_i0_i895.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i894 (.D(o_STM32_TX_Byte_c_894), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[894]));
    defparam r_TX_Byte_i0_i894.REGSET = "RESET";
    defparam r_TX_Byte_i0_i894.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i893 (.D(o_STM32_TX_Byte_c_893), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[893]));
    defparam r_TX_Byte_i0_i893.REGSET = "RESET";
    defparam r_TX_Byte_i0_i893.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i892 (.D(o_STM32_TX_Byte_c_892), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[892]));
    defparam r_TX_Byte_i0_i892.REGSET = "RESET";
    defparam r_TX_Byte_i0_i892.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i891 (.D(o_STM32_TX_Byte_c_891), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[891]));
    defparam r_TX_Byte_i0_i891.REGSET = "RESET";
    defparam r_TX_Byte_i0_i891.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i890 (.D(o_STM32_TX_Byte_c_890), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[890]));
    defparam r_TX_Byte_i0_i890.REGSET = "RESET";
    defparam r_TX_Byte_i0_i890.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26344_2_lut (.A(n18_adj_4696), 
            .B(n36557), .Z(n36574));
    defparam i26344_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26347_2_lut (.A(n18_adj_4696), 
            .B(n36621), .Z(n36639));
    defparam i26347_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i889 (.D(o_STM32_TX_Byte_c_889), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[889]));
    defparam r_TX_Byte_i0_i889.REGSET = "RESET";
    defparam r_TX_Byte_i0_i889.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i888 (.D(o_STM32_TX_Byte_c_888), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[888]));
    defparam r_TX_Byte_i0_i888.REGSET = "RESET";
    defparam r_TX_Byte_i0_i888.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i887 (.D(o_STM32_TX_Byte_c_887), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[887]));
    defparam r_TX_Byte_i0_i887.REGSET = "RESET";
    defparam r_TX_Byte_i0_i887.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i886 (.D(o_STM32_TX_Byte_c_886), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[886]));
    defparam r_TX_Byte_i0_i886.REGSET = "RESET";
    defparam r_TX_Byte_i0_i886.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i885 (.D(o_STM32_TX_Byte_c_885), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[885]));
    defparam r_TX_Byte_i0_i885.REGSET = "RESET";
    defparam r_TX_Byte_i0_i885.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i884 (.D(o_STM32_TX_Byte_c_884), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[884]));
    defparam r_TX_Byte_i0_i884.REGSET = "RESET";
    defparam r_TX_Byte_i0_i884.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i883 (.D(o_STM32_TX_Byte_c_883), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[883]));
    defparam r_TX_Byte_i0_i883.REGSET = "RESET";
    defparam r_TX_Byte_i0_i883.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i882 (.D(o_STM32_TX_Byte_c_882), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[882]));
    defparam r_TX_Byte_i0_i882.REGSET = "RESET";
    defparam r_TX_Byte_i0_i882.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i881 (.D(o_STM32_TX_Byte_c_881), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[881]));
    defparam r_TX_Byte_i0_i881.REGSET = "RESET";
    defparam r_TX_Byte_i0_i881.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i880 (.D(o_STM32_TX_Byte_c_880), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[880]));
    defparam r_TX_Byte_i0_i880.REGSET = "RESET";
    defparam r_TX_Byte_i0_i880.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i879 (.D(o_STM32_TX_Byte_c_879), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[879]));
    defparam r_TX_Byte_i0_i879.REGSET = "RESET";
    defparam r_TX_Byte_i0_i879.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i878 (.D(o_STM32_TX_Byte_c_878), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[878]));
    defparam r_TX_Byte_i0_i878.REGSET = "RESET";
    defparam r_TX_Byte_i0_i878.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i877 (.D(o_STM32_TX_Byte_c_877), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[877]));
    defparam r_TX_Byte_i0_i877.REGSET = "RESET";
    defparam r_TX_Byte_i0_i877.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26350_2_lut (.A(n18_adj_4696), 
            .B(n36653), .Z(n36671));
    defparam i26350_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i876 (.D(o_STM32_TX_Byte_c_876), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[876]));
    defparam r_TX_Byte_i0_i876.REGSET = "RESET";
    defparam r_TX_Byte_i0_i876.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i875 (.D(o_STM32_TX_Byte_c_875), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[875]));
    defparam r_TX_Byte_i0_i875.REGSET = "RESET";
    defparam r_TX_Byte_i0_i875.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i874 (.D(o_STM32_TX_Byte_c_874), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[874]));
    defparam r_TX_Byte_i0_i874.REGSET = "RESET";
    defparam r_TX_Byte_i0_i874.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i873 (.D(o_STM32_TX_Byte_c_873), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[873]));
    defparam r_TX_Byte_i0_i873.REGSET = "RESET";
    defparam r_TX_Byte_i0_i873.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i872 (.D(o_STM32_TX_Byte_c_872), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[872]));
    defparam r_TX_Byte_i0_i872.REGSET = "RESET";
    defparam r_TX_Byte_i0_i872.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i871 (.D(o_STM32_TX_Byte_c_871), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[871]));
    defparam r_TX_Byte_i0_i871.REGSET = "RESET";
    defparam r_TX_Byte_i0_i871.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i870 (.D(o_STM32_TX_Byte_c_870), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[870]));
    defparam r_TX_Byte_i0_i870.REGSET = "RESET";
    defparam r_TX_Byte_i0_i870.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i869 (.D(o_STM32_TX_Byte_c_869), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[869]));
    defparam r_TX_Byte_i0_i869.REGSET = "RESET";
    defparam r_TX_Byte_i0_i869.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i868 (.D(o_STM32_TX_Byte_c_868), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[868]));
    defparam r_TX_Byte_i0_i868.REGSET = "RESET";
    defparam r_TX_Byte_i0_i868.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i867 (.D(o_STM32_TX_Byte_c_867), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[867]));
    defparam r_TX_Byte_i0_i867.REGSET = "RESET";
    defparam r_TX_Byte_i0_i867.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i866 (.D(o_STM32_TX_Byte_c_866), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[866]));
    defparam r_TX_Byte_i0_i866.REGSET = "RESET";
    defparam r_TX_Byte_i0_i866.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i865 (.D(o_STM32_TX_Byte_c_865), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[865]));
    defparam r_TX_Byte_i0_i865.REGSET = "RESET";
    defparam r_TX_Byte_i0_i865.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i864 (.D(o_STM32_TX_Byte_c_864), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[864]));
    defparam r_TX_Byte_i0_i864.REGSET = "RESET";
    defparam r_TX_Byte_i0_i864.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26353_2_lut (.A(n18_adj_4696), 
            .B(n36685), .Z(n36703));
    defparam i26353_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26356_2_lut (.A(n18_adj_4696), 
            .B(n36329), .Z(n36346));
    defparam i26356_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i863 (.D(o_STM32_TX_Byte_c_863), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[863]));
    defparam r_TX_Byte_i0_i863.REGSET = "RESET";
    defparam r_TX_Byte_i0_i863.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i862 (.D(o_STM32_TX_Byte_c_862), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[862]));
    defparam r_TX_Byte_i0_i862.REGSET = "RESET";
    defparam r_TX_Byte_i0_i862.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i861 (.D(o_STM32_TX_Byte_c_861), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[861]));
    defparam r_TX_Byte_i0_i861.REGSET = "RESET";
    defparam r_TX_Byte_i0_i861.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i860 (.D(o_STM32_TX_Byte_c_860), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[860]));
    defparam r_TX_Byte_i0_i860.REGSET = "RESET";
    defparam r_TX_Byte_i0_i860.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i859 (.D(o_STM32_TX_Byte_c_859), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[859]));
    defparam r_TX_Byte_i0_i859.REGSET = "RESET";
    defparam r_TX_Byte_i0_i859.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i858 (.D(o_STM32_TX_Byte_c_858), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[858]));
    defparam r_TX_Byte_i0_i858.REGSET = "RESET";
    defparam r_TX_Byte_i0_i858.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i857 (.D(o_STM32_TX_Byte_c_857), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[857]));
    defparam r_TX_Byte_i0_i857.REGSET = "RESET";
    defparam r_TX_Byte_i0_i857.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i856 (.D(o_STM32_TX_Byte_c_856), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[856]));
    defparam r_TX_Byte_i0_i856.REGSET = "RESET";
    defparam r_TX_Byte_i0_i856.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i855 (.D(o_STM32_TX_Byte_c_855), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[855]));
    defparam r_TX_Byte_i0_i855.REGSET = "RESET";
    defparam r_TX_Byte_i0_i855.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i854 (.D(o_STM32_TX_Byte_c_854), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[854]));
    defparam r_TX_Byte_i0_i854.REGSET = "RESET";
    defparam r_TX_Byte_i0_i854.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i853 (.D(o_STM32_TX_Byte_c_853), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[853]));
    defparam r_TX_Byte_i0_i853.REGSET = "RESET";
    defparam r_TX_Byte_i0_i853.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i852 (.D(o_STM32_TX_Byte_c_852), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[852]));
    defparam r_TX_Byte_i0_i852.REGSET = "RESET";
    defparam r_TX_Byte_i0_i852.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26359_2_lut (.A(n18_adj_4696), 
            .B(n36717), .Z(n36735));
    defparam i26359_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i851 (.D(o_STM32_TX_Byte_c_851), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[851]));
    defparam r_TX_Byte_i0_i851.REGSET = "RESET";
    defparam r_TX_Byte_i0_i851.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i850 (.D(o_STM32_TX_Byte_c_850), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[850]));
    defparam r_TX_Byte_i0_i850.REGSET = "RESET";
    defparam r_TX_Byte_i0_i850.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i849 (.D(o_STM32_TX_Byte_c_849), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[849]));
    defparam r_TX_Byte_i0_i849.REGSET = "RESET";
    defparam r_TX_Byte_i0_i849.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i848 (.D(o_STM32_TX_Byte_c_848), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[848]));
    defparam r_TX_Byte_i0_i848.REGSET = "RESET";
    defparam r_TX_Byte_i0_i848.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i847 (.D(o_STM32_TX_Byte_c_847), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[847]));
    defparam r_TX_Byte_i0_i847.REGSET = "RESET";
    defparam r_TX_Byte_i0_i847.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i846 (.D(o_STM32_TX_Byte_c_846), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[846]));
    defparam r_TX_Byte_i0_i846.REGSET = "RESET";
    defparam r_TX_Byte_i0_i846.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i845 (.D(o_STM32_TX_Byte_c_845), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[845]));
    defparam r_TX_Byte_i0_i845.REGSET = "RESET";
    defparam r_TX_Byte_i0_i845.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i844 (.D(o_STM32_TX_Byte_c_844), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[844]));
    defparam r_TX_Byte_i0_i844.REGSET = "RESET";
    defparam r_TX_Byte_i0_i844.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i843 (.D(o_STM32_TX_Byte_c_843), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[843]));
    defparam r_TX_Byte_i0_i843.REGSET = "RESET";
    defparam r_TX_Byte_i0_i843.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i842 (.D(o_STM32_TX_Byte_c_842), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[842]));
    defparam r_TX_Byte_i0_i842.REGSET = "RESET";
    defparam r_TX_Byte_i0_i842.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i841 (.D(o_STM32_TX_Byte_c_841), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[841]));
    defparam r_TX_Byte_i0_i841.REGSET = "RESET";
    defparam r_TX_Byte_i0_i841.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i840 (.D(o_STM32_TX_Byte_c_840), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[840]));
    defparam r_TX_Byte_i0_i840.REGSET = "RESET";
    defparam r_TX_Byte_i0_i840.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i839 (.D(o_STM32_TX_Byte_c_839), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[839]));
    defparam r_TX_Byte_i0_i839.REGSET = "RESET";
    defparam r_TX_Byte_i0_i839.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26362_2_lut (.A(n18_adj_4696), 
            .B(n36749), .Z(n36767));
    defparam i26362_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26365_2_lut (.A(n18_adj_4696), 
            .B(n36781), .Z(n36799));
    defparam i26365_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i838 (.D(o_STM32_TX_Byte_c_838), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[838]));
    defparam r_TX_Byte_i0_i838.REGSET = "RESET";
    defparam r_TX_Byte_i0_i838.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i837 (.D(o_STM32_TX_Byte_c_837), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[837]));
    defparam r_TX_Byte_i0_i837.REGSET = "RESET";
    defparam r_TX_Byte_i0_i837.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i836 (.D(o_STM32_TX_Byte_c_836), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[836]));
    defparam r_TX_Byte_i0_i836.REGSET = "RESET";
    defparam r_TX_Byte_i0_i836.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i835 (.D(o_STM32_TX_Byte_c_835), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[835]));
    defparam r_TX_Byte_i0_i835.REGSET = "RESET";
    defparam r_TX_Byte_i0_i835.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i834 (.D(o_STM32_TX_Byte_c_834), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[834]));
    defparam r_TX_Byte_i0_i834.REGSET = "RESET";
    defparam r_TX_Byte_i0_i834.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i833 (.D(o_STM32_TX_Byte_c_833), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[833]));
    defparam r_TX_Byte_i0_i833.REGSET = "RESET";
    defparam r_TX_Byte_i0_i833.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i832 (.D(o_STM32_TX_Byte_c_832), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[832]));
    defparam r_TX_Byte_i0_i832.REGSET = "RESET";
    defparam r_TX_Byte_i0_i832.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i831 (.D(o_STM32_TX_Byte_c_831), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[831]));
    defparam r_TX_Byte_i0_i831.REGSET = "RESET";
    defparam r_TX_Byte_i0_i831.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i830 (.D(o_STM32_TX_Byte_c_830), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[830]));
    defparam r_TX_Byte_i0_i830.REGSET = "RESET";
    defparam r_TX_Byte_i0_i830.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i829 (.D(o_STM32_TX_Byte_c_829), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[829]));
    defparam r_TX_Byte_i0_i829.REGSET = "RESET";
    defparam r_TX_Byte_i0_i829.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i828 (.D(o_STM32_TX_Byte_c_828), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[828]));
    defparam r_TX_Byte_i0_i828.REGSET = "RESET";
    defparam r_TX_Byte_i0_i828.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i827 (.D(o_STM32_TX_Byte_c_827), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[827]));
    defparam r_TX_Byte_i0_i827.REGSET = "RESET";
    defparam r_TX_Byte_i0_i827.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i826 (.D(o_STM32_TX_Byte_c_826), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[826]));
    defparam r_TX_Byte_i0_i826.REGSET = "RESET";
    defparam r_TX_Byte_i0_i826.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i825 (.D(o_STM32_TX_Byte_c_825), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[825]));
    defparam r_TX_Byte_i0_i825.REGSET = "RESET";
    defparam r_TX_Byte_i0_i825.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26368_2_lut (.A(n18_adj_4696), 
            .B(n36813), .Z(n36831));
    defparam i26368_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i824 (.D(o_STM32_TX_Byte_c_824), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[824]));
    defparam r_TX_Byte_i0_i824.REGSET = "RESET";
    defparam r_TX_Byte_i0_i824.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i823 (.D(o_STM32_TX_Byte_c_823), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[823]));
    defparam r_TX_Byte_i0_i823.REGSET = "RESET";
    defparam r_TX_Byte_i0_i823.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i822 (.D(o_STM32_TX_Byte_c_822), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[822]));
    defparam r_TX_Byte_i0_i822.REGSET = "RESET";
    defparam r_TX_Byte_i0_i822.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i821 (.D(o_STM32_TX_Byte_c_821), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[821]));
    defparam r_TX_Byte_i0_i821.REGSET = "RESET";
    defparam r_TX_Byte_i0_i821.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i820 (.D(o_STM32_TX_Byte_c_820), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[820]));
    defparam r_TX_Byte_i0_i820.REGSET = "RESET";
    defparam r_TX_Byte_i0_i820.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i819 (.D(o_STM32_TX_Byte_c_819), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[819]));
    defparam r_TX_Byte_i0_i819.REGSET = "RESET";
    defparam r_TX_Byte_i0_i819.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i818 (.D(o_STM32_TX_Byte_c_818), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[818]));
    defparam r_TX_Byte_i0_i818.REGSET = "RESET";
    defparam r_TX_Byte_i0_i818.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i817 (.D(o_STM32_TX_Byte_c_817), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[817]));
    defparam r_TX_Byte_i0_i817.REGSET = "RESET";
    defparam r_TX_Byte_i0_i817.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i816 (.D(o_STM32_TX_Byte_c_816), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[816]));
    defparam r_TX_Byte_i0_i816.REGSET = "RESET";
    defparam r_TX_Byte_i0_i816.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i815 (.D(o_STM32_TX_Byte_c_815), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[815]));
    defparam r_TX_Byte_i0_i815.REGSET = "RESET";
    defparam r_TX_Byte_i0_i815.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i814 (.D(o_STM32_TX_Byte_c_814), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[814]));
    defparam r_TX_Byte_i0_i814.REGSET = "RESET";
    defparam r_TX_Byte_i0_i814.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i813 (.D(o_STM32_TX_Byte_c_813), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[813]));
    defparam r_TX_Byte_i0_i813.REGSET = "RESET";
    defparam r_TX_Byte_i0_i813.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i812 (.D(o_STM32_TX_Byte_c_812), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[812]));
    defparam r_TX_Byte_i0_i812.REGSET = "RESET";
    defparam r_TX_Byte_i0_i812.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i811 (.D(o_STM32_TX_Byte_c_811), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[811]));
    defparam r_TX_Byte_i0_i811.REGSET = "RESET";
    defparam r_TX_Byte_i0_i811.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26371_2_lut (.A(n18_adj_4696), 
            .B(n36845), .Z(n36863));
    defparam i26371_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26374_2_lut (.A(n18_adj_4696), 
            .B(n36877), .Z(n36895));
    defparam i26374_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i810 (.D(o_STM32_TX_Byte_c_810), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[810]));
    defparam r_TX_Byte_i0_i810.REGSET = "RESET";
    defparam r_TX_Byte_i0_i810.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i809 (.D(o_STM32_TX_Byte_c_809), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[809]));
    defparam r_TX_Byte_i0_i809.REGSET = "RESET";
    defparam r_TX_Byte_i0_i809.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i808 (.D(o_STM32_TX_Byte_c_808), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[808]));
    defparam r_TX_Byte_i0_i808.REGSET = "RESET";
    defparam r_TX_Byte_i0_i808.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i807 (.D(o_STM32_TX_Byte_c_807), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[807]));
    defparam r_TX_Byte_i0_i807.REGSET = "RESET";
    defparam r_TX_Byte_i0_i807.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i806 (.D(o_STM32_TX_Byte_c_806), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[806]));
    defparam r_TX_Byte_i0_i806.REGSET = "RESET";
    defparam r_TX_Byte_i0_i806.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i805 (.D(o_STM32_TX_Byte_c_805), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[805]));
    defparam r_TX_Byte_i0_i805.REGSET = "RESET";
    defparam r_TX_Byte_i0_i805.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i804 (.D(o_STM32_TX_Byte_c_804), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[804]));
    defparam r_TX_Byte_i0_i804.REGSET = "RESET";
    defparam r_TX_Byte_i0_i804.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i803 (.D(o_STM32_TX_Byte_c_803), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[803]));
    defparam r_TX_Byte_i0_i803.REGSET = "RESET";
    defparam r_TX_Byte_i0_i803.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i802 (.D(o_STM32_TX_Byte_c_802), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[802]));
    defparam r_TX_Byte_i0_i802.REGSET = "RESET";
    defparam r_TX_Byte_i0_i802.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i801 (.D(o_STM32_TX_Byte_c_801), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[801]));
    defparam r_TX_Byte_i0_i801.REGSET = "RESET";
    defparam r_TX_Byte_i0_i801.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i800 (.D(o_STM32_TX_Byte_c_800), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[800]));
    defparam r_TX_Byte_i0_i800.REGSET = "RESET";
    defparam r_TX_Byte_i0_i800.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i799 (.D(o_STM32_TX_Byte_c_799), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[799]));
    defparam r_TX_Byte_i0_i799.REGSET = "RESET";
    defparam r_TX_Byte_i0_i799.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i798 (.D(o_STM32_TX_Byte_c_798), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[798]));
    defparam r_TX_Byte_i0_i798.REGSET = "RESET";
    defparam r_TX_Byte_i0_i798.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26377_2_lut (.A(n18_adj_4696), 
            .B(n36909), .Z(n36927));
    defparam i26377_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i797 (.D(o_STM32_TX_Byte_c_797), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[797]));
    defparam r_TX_Byte_i0_i797.REGSET = "RESET";
    defparam r_TX_Byte_i0_i797.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i796 (.D(o_STM32_TX_Byte_c_796), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[796]));
    defparam r_TX_Byte_i0_i796.REGSET = "RESET";
    defparam r_TX_Byte_i0_i796.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i795 (.D(o_STM32_TX_Byte_c_795), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[795]));
    defparam r_TX_Byte_i0_i795.REGSET = "RESET";
    defparam r_TX_Byte_i0_i795.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i794 (.D(o_STM32_TX_Byte_c_794), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[794]));
    defparam r_TX_Byte_i0_i794.REGSET = "RESET";
    defparam r_TX_Byte_i0_i794.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i793 (.D(o_STM32_TX_Byte_c_793), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[793]));
    defparam r_TX_Byte_i0_i793.REGSET = "RESET";
    defparam r_TX_Byte_i0_i793.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i792 (.D(o_STM32_TX_Byte_c_792), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[792]));
    defparam r_TX_Byte_i0_i792.REGSET = "RESET";
    defparam r_TX_Byte_i0_i792.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i791 (.D(o_STM32_TX_Byte_c_791), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[791]));
    defparam r_TX_Byte_i0_i791.REGSET = "RESET";
    defparam r_TX_Byte_i0_i791.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i790 (.D(o_STM32_TX_Byte_c_790), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[790]));
    defparam r_TX_Byte_i0_i790.REGSET = "RESET";
    defparam r_TX_Byte_i0_i790.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i789 (.D(o_STM32_TX_Byte_c_789), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[789]));
    defparam r_TX_Byte_i0_i789.REGSET = "RESET";
    defparam r_TX_Byte_i0_i789.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i788 (.D(o_STM32_TX_Byte_c_788), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[788]));
    defparam r_TX_Byte_i0_i788.REGSET = "RESET";
    defparam r_TX_Byte_i0_i788.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26380_2_lut (.A(n18_adj_4696), 
            .B(n36941), .Z(n36959));
    defparam i26380_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26383_2_lut (.A(n18_adj_4696), 
            .B(n36973), .Z(n36991));
    defparam i26383_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i787 (.D(o_STM32_TX_Byte_c_787), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[787]));
    defparam r_TX_Byte_i0_i787.REGSET = "RESET";
    defparam r_TX_Byte_i0_i787.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i786 (.D(o_STM32_TX_Byte_c_786), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[786]));
    defparam r_TX_Byte_i0_i786.REGSET = "RESET";
    defparam r_TX_Byte_i0_i786.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i785 (.D(o_STM32_TX_Byte_c_785), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[785]));
    defparam r_TX_Byte_i0_i785.REGSET = "RESET";
    defparam r_TX_Byte_i0_i785.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i784 (.D(o_STM32_TX_Byte_c_784), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[784]));
    defparam r_TX_Byte_i0_i784.REGSET = "RESET";
    defparam r_TX_Byte_i0_i784.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i783 (.D(o_STM32_TX_Byte_c_783), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[783]));
    defparam r_TX_Byte_i0_i783.REGSET = "RESET";
    defparam r_TX_Byte_i0_i783.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i782 (.D(o_STM32_TX_Byte_c_782), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[782]));
    defparam r_TX_Byte_i0_i782.REGSET = "RESET";
    defparam r_TX_Byte_i0_i782.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i781 (.D(o_STM32_TX_Byte_c_781), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[781]));
    defparam r_TX_Byte_i0_i781.REGSET = "RESET";
    defparam r_TX_Byte_i0_i781.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i780 (.D(o_STM32_TX_Byte_c_780), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[780]));
    defparam r_TX_Byte_i0_i780.REGSET = "RESET";
    defparam r_TX_Byte_i0_i780.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i779 (.D(o_STM32_TX_Byte_c_779), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[779]));
    defparam r_TX_Byte_i0_i779.REGSET = "RESET";
    defparam r_TX_Byte_i0_i779.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i778 (.D(o_STM32_TX_Byte_c_778), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[778]));
    defparam r_TX_Byte_i0_i778.REGSET = "RESET";
    defparam r_TX_Byte_i0_i778.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i777 (.D(o_STM32_TX_Byte_c_777), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[777]));
    defparam r_TX_Byte_i0_i777.REGSET = "RESET";
    defparam r_TX_Byte_i0_i777.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i776 (.D(o_STM32_TX_Byte_c_776), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[776]));
    defparam r_TX_Byte_i0_i776.REGSET = "RESET";
    defparam r_TX_Byte_i0_i776.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26386_2_lut (.A(n18_adj_4696), 
            .B(n37005), .Z(n37023));
    defparam i26386_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i775 (.D(o_STM32_TX_Byte_c_775), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[775]));
    defparam r_TX_Byte_i0_i775.REGSET = "RESET";
    defparam r_TX_Byte_i0_i775.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i774 (.D(o_STM32_TX_Byte_c_774), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[774]));
    defparam r_TX_Byte_i0_i774.REGSET = "RESET";
    defparam r_TX_Byte_i0_i774.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i773 (.D(o_STM32_TX_Byte_c_773), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[773]));
    defparam r_TX_Byte_i0_i773.REGSET = "RESET";
    defparam r_TX_Byte_i0_i773.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i772 (.D(o_STM32_TX_Byte_c_772), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[772]));
    defparam r_TX_Byte_i0_i772.REGSET = "RESET";
    defparam r_TX_Byte_i0_i772.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i771 (.D(o_STM32_TX_Byte_c_771), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[771]));
    defparam r_TX_Byte_i0_i771.REGSET = "RESET";
    defparam r_TX_Byte_i0_i771.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i770 (.D(o_STM32_TX_Byte_c_770), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[770]));
    defparam r_TX_Byte_i0_i770.REGSET = "RESET";
    defparam r_TX_Byte_i0_i770.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i769 (.D(o_STM32_TX_Byte_c_769), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[769]));
    defparam r_TX_Byte_i0_i769.REGSET = "RESET";
    defparam r_TX_Byte_i0_i769.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i768 (.D(o_STM32_TX_Byte_c_768), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[768]));
    defparam r_TX_Byte_i0_i768.REGSET = "RESET";
    defparam r_TX_Byte_i0_i768.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i767 (.D(o_STM32_TX_Byte_c_767), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[767]));
    defparam r_TX_Byte_i0_i767.REGSET = "RESET";
    defparam r_TX_Byte_i0_i767.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i766 (.D(o_STM32_TX_Byte_c_766), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[766]));
    defparam r_TX_Byte_i0_i766.REGSET = "RESET";
    defparam r_TX_Byte_i0_i766.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i765 (.D(o_STM32_TX_Byte_c_765), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[765]));
    defparam r_TX_Byte_i0_i765.REGSET = "RESET";
    defparam r_TX_Byte_i0_i765.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i764 (.D(o_STM32_TX_Byte_c_764), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[764]));
    defparam r_TX_Byte_i0_i764.REGSET = "RESET";
    defparam r_TX_Byte_i0_i764.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26389_2_lut (.A(n18_adj_4696), 
            .B(n37037), .Z(n37055));
    defparam i26389_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26392_2_lut (.A(n18_adj_4696), 
            .B(n37069), .Z(n37087));
    defparam i26392_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i763 (.D(o_STM32_TX_Byte_c_763), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[763]));
    defparam r_TX_Byte_i0_i763.REGSET = "RESET";
    defparam r_TX_Byte_i0_i763.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i762 (.D(o_STM32_TX_Byte_c_762), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[762]));
    defparam r_TX_Byte_i0_i762.REGSET = "RESET";
    defparam r_TX_Byte_i0_i762.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i761 (.D(o_STM32_TX_Byte_c_761), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[761]));
    defparam r_TX_Byte_i0_i761.REGSET = "RESET";
    defparam r_TX_Byte_i0_i761.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i760 (.D(o_STM32_TX_Byte_c_760), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[760]));
    defparam r_TX_Byte_i0_i760.REGSET = "RESET";
    defparam r_TX_Byte_i0_i760.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i759 (.D(o_STM32_TX_Byte_c_759), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[759]));
    defparam r_TX_Byte_i0_i759.REGSET = "RESET";
    defparam r_TX_Byte_i0_i759.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i758 (.D(o_STM32_TX_Byte_c_758), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[758]));
    defparam r_TX_Byte_i0_i758.REGSET = "RESET";
    defparam r_TX_Byte_i0_i758.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i757 (.D(o_STM32_TX_Byte_c_757), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[757]));
    defparam r_TX_Byte_i0_i757.REGSET = "RESET";
    defparam r_TX_Byte_i0_i757.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i756 (.D(o_STM32_TX_Byte_c_756), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[756]));
    defparam r_TX_Byte_i0_i756.REGSET = "RESET";
    defparam r_TX_Byte_i0_i756.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i755 (.D(o_STM32_TX_Byte_c_755), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[755]));
    defparam r_TX_Byte_i0_i755.REGSET = "RESET";
    defparam r_TX_Byte_i0_i755.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i754 (.D(o_STM32_TX_Byte_c_754), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[754]));
    defparam r_TX_Byte_i0_i754.REGSET = "RESET";
    defparam r_TX_Byte_i0_i754.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i753 (.D(o_STM32_TX_Byte_c_753), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[753]));
    defparam r_TX_Byte_i0_i753.REGSET = "RESET";
    defparam r_TX_Byte_i0_i753.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26395_2_lut (.A(n18_adj_4696), 
            .B(n36394), .Z(n36411));
    defparam i26395_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i752 (.D(o_STM32_TX_Byte_c_752), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[752]));
    defparam r_TX_Byte_i0_i752.REGSET = "RESET";
    defparam r_TX_Byte_i0_i752.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i751 (.D(o_STM32_TX_Byte_c_751), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[751]));
    defparam r_TX_Byte_i0_i751.REGSET = "RESET";
    defparam r_TX_Byte_i0_i751.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i750 (.D(o_STM32_TX_Byte_c_750), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[750]));
    defparam r_TX_Byte_i0_i750.REGSET = "RESET";
    defparam r_TX_Byte_i0_i750.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i749 (.D(o_STM32_TX_Byte_c_749), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[749]));
    defparam r_TX_Byte_i0_i749.REGSET = "RESET";
    defparam r_TX_Byte_i0_i749.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i748 (.D(o_STM32_TX_Byte_c_748), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[748]));
    defparam r_TX_Byte_i0_i748.REGSET = "RESET";
    defparam r_TX_Byte_i0_i748.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i747 (.D(o_STM32_TX_Byte_c_747), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[747]));
    defparam r_TX_Byte_i0_i747.REGSET = "RESET";
    defparam r_TX_Byte_i0_i747.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i746 (.D(o_STM32_TX_Byte_c_746), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[746]));
    defparam r_TX_Byte_i0_i746.REGSET = "RESET";
    defparam r_TX_Byte_i0_i746.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i745 (.D(o_STM32_TX_Byte_c_745), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[745]));
    defparam r_TX_Byte_i0_i745.REGSET = "RESET";
    defparam r_TX_Byte_i0_i745.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i744 (.D(o_STM32_TX_Byte_c_744), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[744]));
    defparam r_TX_Byte_i0_i744.REGSET = "RESET";
    defparam r_TX_Byte_i0_i744.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i743 (.D(o_STM32_TX_Byte_c_743), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[743]));
    defparam r_TX_Byte_i0_i743.REGSET = "RESET";
    defparam r_TX_Byte_i0_i743.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i742 (.D(o_STM32_TX_Byte_c_742), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[742]));
    defparam r_TX_Byte_i0_i742.REGSET = "RESET";
    defparam r_TX_Byte_i0_i742.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i741 (.D(o_STM32_TX_Byte_c_741), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[741]));
    defparam r_TX_Byte_i0_i741.REGSET = "RESET";
    defparam r_TX_Byte_i0_i741.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26398_2_lut (.A(n18_adj_4696), 
            .B(n37101), .Z(n37119));
    defparam i26398_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26401_2_lut (.A(n18_adj_4696), 
            .B(n37133), .Z(n37151));
    defparam i26401_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i740 (.D(o_STM32_TX_Byte_c_740), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[740]));
    defparam r_TX_Byte_i0_i740.REGSET = "RESET";
    defparam r_TX_Byte_i0_i740.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i739 (.D(o_STM32_TX_Byte_c_739), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[739]));
    defparam r_TX_Byte_i0_i739.REGSET = "RESET";
    defparam r_TX_Byte_i0_i739.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i738 (.D(o_STM32_TX_Byte_c_738), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[738]));
    defparam r_TX_Byte_i0_i738.REGSET = "RESET";
    defparam r_TX_Byte_i0_i738.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i737 (.D(o_STM32_TX_Byte_c_737), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[737]));
    defparam r_TX_Byte_i0_i737.REGSET = "RESET";
    defparam r_TX_Byte_i0_i737.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i736 (.D(o_STM32_TX_Byte_c_736), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[736]));
    defparam r_TX_Byte_i0_i736.REGSET = "RESET";
    defparam r_TX_Byte_i0_i736.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i735 (.D(o_STM32_TX_Byte_c_735), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[735]));
    defparam r_TX_Byte_i0_i735.REGSET = "RESET";
    defparam r_TX_Byte_i0_i735.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i734 (.D(o_STM32_TX_Byte_c_734), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[734]));
    defparam r_TX_Byte_i0_i734.REGSET = "RESET";
    defparam r_TX_Byte_i0_i734.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i733 (.D(o_STM32_TX_Byte_c_733), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[733]));
    defparam r_TX_Byte_i0_i733.REGSET = "RESET";
    defparam r_TX_Byte_i0_i733.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i732 (.D(o_STM32_TX_Byte_c_732), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[732]));
    defparam r_TX_Byte_i0_i732.REGSET = "RESET";
    defparam r_TX_Byte_i0_i732.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i731 (.D(o_STM32_TX_Byte_c_731), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[731]));
    defparam r_TX_Byte_i0_i731.REGSET = "RESET";
    defparam r_TX_Byte_i0_i731.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i730 (.D(o_STM32_TX_Byte_c_730), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[730]));
    defparam r_TX_Byte_i0_i730.REGSET = "RESET";
    defparam r_TX_Byte_i0_i730.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i729 (.D(o_STM32_TX_Byte_c_729), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[729]));
    defparam r_TX_Byte_i0_i729.REGSET = "RESET";
    defparam r_TX_Byte_i0_i729.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i728 (.D(o_STM32_TX_Byte_c_728), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[728]));
    defparam r_TX_Byte_i0_i728.REGSET = "RESET";
    defparam r_TX_Byte_i0_i728.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26404_2_lut (.A(n18_adj_4696), 
            .B(n37165), .Z(n37183));
    defparam i26404_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i727 (.D(o_STM32_TX_Byte_c_727), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[727]));
    defparam r_TX_Byte_i0_i727.REGSET = "RESET";
    defparam r_TX_Byte_i0_i727.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i726 (.D(o_STM32_TX_Byte_c_726), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[726]));
    defparam r_TX_Byte_i0_i726.REGSET = "RESET";
    defparam r_TX_Byte_i0_i726.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i725 (.D(o_STM32_TX_Byte_c_725), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[725]));
    defparam r_TX_Byte_i0_i725.REGSET = "RESET";
    defparam r_TX_Byte_i0_i725.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i724 (.D(o_STM32_TX_Byte_c_724), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[724]));
    defparam r_TX_Byte_i0_i724.REGSET = "RESET";
    defparam r_TX_Byte_i0_i724.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i723 (.D(o_STM32_TX_Byte_c_723), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[723]));
    defparam r_TX_Byte_i0_i723.REGSET = "RESET";
    defparam r_TX_Byte_i0_i723.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i722 (.D(o_STM32_TX_Byte_c_722), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[722]));
    defparam r_TX_Byte_i0_i722.REGSET = "RESET";
    defparam r_TX_Byte_i0_i722.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i721 (.D(o_STM32_TX_Byte_c_721), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[721]));
    defparam r_TX_Byte_i0_i721.REGSET = "RESET";
    defparam r_TX_Byte_i0_i721.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i720 (.D(o_STM32_TX_Byte_c_720), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[720]));
    defparam r_TX_Byte_i0_i720.REGSET = "RESET";
    defparam r_TX_Byte_i0_i720.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i719 (.D(o_STM32_TX_Byte_c_719), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[719]));
    defparam r_TX_Byte_i0_i719.REGSET = "RESET";
    defparam r_TX_Byte_i0_i719.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i718 (.D(o_STM32_TX_Byte_c_718), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[718]));
    defparam r_TX_Byte_i0_i718.REGSET = "RESET";
    defparam r_TX_Byte_i0_i718.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i717 (.D(o_STM32_TX_Byte_c_717), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[717]));
    defparam r_TX_Byte_i0_i717.REGSET = "RESET";
    defparam r_TX_Byte_i0_i717.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i716 (.D(o_STM32_TX_Byte_c_716), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[716]));
    defparam r_TX_Byte_i0_i716.REGSET = "RESET";
    defparam r_TX_Byte_i0_i716.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i715 (.D(o_STM32_TX_Byte_c_715), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[715]));
    defparam r_TX_Byte_i0_i715.REGSET = "RESET";
    defparam r_TX_Byte_i0_i715.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26407_2_lut (.A(n18_adj_4696), 
            .B(n37197), .Z(n37215));
    defparam i26407_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26410_2_lut (.A(n18_adj_4696), 
            .B(n37229), .Z(n37247));
    defparam i26410_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i714 (.D(o_STM32_TX_Byte_c_714), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[714]));
    defparam r_TX_Byte_i0_i714.REGSET = "RESET";
    defparam r_TX_Byte_i0_i714.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i713 (.D(o_STM32_TX_Byte_c_713), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[713]));
    defparam r_TX_Byte_i0_i713.REGSET = "RESET";
    defparam r_TX_Byte_i0_i713.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i712 (.D(o_STM32_TX_Byte_c_712), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[712]));
    defparam r_TX_Byte_i0_i712.REGSET = "RESET";
    defparam r_TX_Byte_i0_i712.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i711 (.D(o_STM32_TX_Byte_c_711), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[711]));
    defparam r_TX_Byte_i0_i711.REGSET = "RESET";
    defparam r_TX_Byte_i0_i711.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i710 (.D(o_STM32_TX_Byte_c_710), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[710]));
    defparam r_TX_Byte_i0_i710.REGSET = "RESET";
    defparam r_TX_Byte_i0_i710.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i709 (.D(o_STM32_TX_Byte_c_709), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[709]));
    defparam r_TX_Byte_i0_i709.REGSET = "RESET";
    defparam r_TX_Byte_i0_i709.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i708 (.D(o_STM32_TX_Byte_c_708), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[708]));
    defparam r_TX_Byte_i0_i708.REGSET = "RESET";
    defparam r_TX_Byte_i0_i708.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i707 (.D(o_STM32_TX_Byte_c_707), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[707]));
    defparam r_TX_Byte_i0_i707.REGSET = "RESET";
    defparam r_TX_Byte_i0_i707.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i706 (.D(o_STM32_TX_Byte_c_706), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[706]));
    defparam r_TX_Byte_i0_i706.REGSET = "RESET";
    defparam r_TX_Byte_i0_i706.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i705 (.D(o_STM32_TX_Byte_c_705), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[705]));
    defparam r_TX_Byte_i0_i705.REGSET = "RESET";
    defparam r_TX_Byte_i0_i705.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i704 (.D(o_STM32_TX_Byte_c_704), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[704]));
    defparam r_TX_Byte_i0_i704.REGSET = "RESET";
    defparam r_TX_Byte_i0_i704.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i703 (.D(o_STM32_TX_Byte_c_703), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[703]));
    defparam r_TX_Byte_i0_i703.REGSET = "RESET";
    defparam r_TX_Byte_i0_i703.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26413_2_lut (.A(n18_adj_4696), 
            .B(n37261), .Z(n37279));
    defparam i26413_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i702 (.D(o_STM32_TX_Byte_c_702), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[702]));
    defparam r_TX_Byte_i0_i702.REGSET = "RESET";
    defparam r_TX_Byte_i0_i702.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i701 (.D(o_STM32_TX_Byte_c_701), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[701]));
    defparam r_TX_Byte_i0_i701.REGSET = "RESET";
    defparam r_TX_Byte_i0_i701.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i700 (.D(o_STM32_TX_Byte_c_700), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[700]));
    defparam r_TX_Byte_i0_i700.REGSET = "RESET";
    defparam r_TX_Byte_i0_i700.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i699 (.D(o_STM32_TX_Byte_c_699), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[699]));
    defparam r_TX_Byte_i0_i699.REGSET = "RESET";
    defparam r_TX_Byte_i0_i699.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i698 (.D(o_STM32_TX_Byte_c_698), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[698]));
    defparam r_TX_Byte_i0_i698.REGSET = "RESET";
    defparam r_TX_Byte_i0_i698.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i697 (.D(o_STM32_TX_Byte_c_697), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[697]));
    defparam r_TX_Byte_i0_i697.REGSET = "RESET";
    defparam r_TX_Byte_i0_i697.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i696 (.D(o_STM32_TX_Byte_c_696), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[696]));
    defparam r_TX_Byte_i0_i696.REGSET = "RESET";
    defparam r_TX_Byte_i0_i696.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i695 (.D(o_STM32_TX_Byte_c_695), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[695]));
    defparam r_TX_Byte_i0_i695.REGSET = "RESET";
    defparam r_TX_Byte_i0_i695.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i694 (.D(o_STM32_TX_Byte_c_694), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[694]));
    defparam r_TX_Byte_i0_i694.REGSET = "RESET";
    defparam r_TX_Byte_i0_i694.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i693 (.D(o_STM32_TX_Byte_c_693), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[693]));
    defparam r_TX_Byte_i0_i693.REGSET = "RESET";
    defparam r_TX_Byte_i0_i693.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i692 (.D(o_STM32_TX_Byte_c_692), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[692]));
    defparam r_TX_Byte_i0_i692.REGSET = "RESET";
    defparam r_TX_Byte_i0_i692.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i691 (.D(o_STM32_TX_Byte_c_691), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[691]));
    defparam r_TX_Byte_i0_i691.REGSET = "RESET";
    defparam r_TX_Byte_i0_i691.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26416_2_lut (.A(n18_adj_4696), 
            .B(n37293), .Z(n37311));
    defparam i26416_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26419_2_lut (.A(n18_adj_4696), 
            .B(n37325), .Z(n37343));
    defparam i26419_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i690 (.D(o_STM32_TX_Byte_c_690), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[690]));
    defparam r_TX_Byte_i0_i690.REGSET = "RESET";
    defparam r_TX_Byte_i0_i690.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i689 (.D(o_STM32_TX_Byte_c_689), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[689]));
    defparam r_TX_Byte_i0_i689.REGSET = "RESET";
    defparam r_TX_Byte_i0_i689.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i688 (.D(o_STM32_TX_Byte_c_688), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[688]));
    defparam r_TX_Byte_i0_i688.REGSET = "RESET";
    defparam r_TX_Byte_i0_i688.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i687 (.D(o_STM32_TX_Byte_c_687), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[687]));
    defparam r_TX_Byte_i0_i687.REGSET = "RESET";
    defparam r_TX_Byte_i0_i687.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i686 (.D(o_STM32_TX_Byte_c_686), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[686]));
    defparam r_TX_Byte_i0_i686.REGSET = "RESET";
    defparam r_TX_Byte_i0_i686.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i685 (.D(o_STM32_TX_Byte_c_685), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[685]));
    defparam r_TX_Byte_i0_i685.REGSET = "RESET";
    defparam r_TX_Byte_i0_i685.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i684 (.D(o_STM32_TX_Byte_c_684), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[684]));
    defparam r_TX_Byte_i0_i684.REGSET = "RESET";
    defparam r_TX_Byte_i0_i684.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i683 (.D(o_STM32_TX_Byte_c_683), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[683]));
    defparam r_TX_Byte_i0_i683.REGSET = "RESET";
    defparam r_TX_Byte_i0_i683.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i682 (.D(o_STM32_TX_Byte_c_682), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[682]));
    defparam r_TX_Byte_i0_i682.REGSET = "RESET";
    defparam r_TX_Byte_i0_i682.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i681 (.D(o_STM32_TX_Byte_c_681), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[681]));
    defparam r_TX_Byte_i0_i681.REGSET = "RESET";
    defparam r_TX_Byte_i0_i681.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i680 (.D(o_STM32_TX_Byte_c_680), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[680]));
    defparam r_TX_Byte_i0_i680.REGSET = "RESET";
    defparam r_TX_Byte_i0_i680.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i679 (.D(o_STM32_TX_Byte_c_679), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[679]));
    defparam r_TX_Byte_i0_i679.REGSET = "RESET";
    defparam r_TX_Byte_i0_i679.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i678 (.D(o_STM32_TX_Byte_c_678), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[678]));
    defparam r_TX_Byte_i0_i678.REGSET = "RESET";
    defparam r_TX_Byte_i0_i678.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26422_2_lut (.A(n18_adj_4696), 
            .B(n37357), .Z(n37375));
    defparam i26422_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i677 (.D(o_STM32_TX_Byte_c_677), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[677]));
    defparam r_TX_Byte_i0_i677.REGSET = "RESET";
    defparam r_TX_Byte_i0_i677.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i676 (.D(o_STM32_TX_Byte_c_676), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[676]));
    defparam r_TX_Byte_i0_i676.REGSET = "RESET";
    defparam r_TX_Byte_i0_i676.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i675 (.D(o_STM32_TX_Byte_c_675), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[675]));
    defparam r_TX_Byte_i0_i675.REGSET = "RESET";
    defparam r_TX_Byte_i0_i675.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i674 (.D(o_STM32_TX_Byte_c_674), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[674]));
    defparam r_TX_Byte_i0_i674.REGSET = "RESET";
    defparam r_TX_Byte_i0_i674.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i673 (.D(o_STM32_TX_Byte_c_673), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[673]));
    defparam r_TX_Byte_i0_i673.REGSET = "RESET";
    defparam r_TX_Byte_i0_i673.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i672 (.D(o_STM32_TX_Byte_c_672), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[672]));
    defparam r_TX_Byte_i0_i672.REGSET = "RESET";
    defparam r_TX_Byte_i0_i672.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i671 (.D(o_STM32_TX_Byte_c_671), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[671]));
    defparam r_TX_Byte_i0_i671.REGSET = "RESET";
    defparam r_TX_Byte_i0_i671.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i670 (.D(o_STM32_TX_Byte_c_670), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[670]));
    defparam r_TX_Byte_i0_i670.REGSET = "RESET";
    defparam r_TX_Byte_i0_i670.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i669 (.D(o_STM32_TX_Byte_c_669), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[669]));
    defparam r_TX_Byte_i0_i669.REGSET = "RESET";
    defparam r_TX_Byte_i0_i669.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i668 (.D(o_STM32_TX_Byte_c_668), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[668]));
    defparam r_TX_Byte_i0_i668.REGSET = "RESET";
    defparam r_TX_Byte_i0_i668.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i667 (.D(o_STM32_TX_Byte_c_667), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[667]));
    defparam r_TX_Byte_i0_i667.REGSET = "RESET";
    defparam r_TX_Byte_i0_i667.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i666 (.D(o_STM32_TX_Byte_c_666), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[666]));
    defparam r_TX_Byte_i0_i666.REGSET = "RESET";
    defparam r_TX_Byte_i0_i666.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i665 (.D(o_STM32_TX_Byte_c_665), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[665]));
    defparam r_TX_Byte_i0_i665.REGSET = "RESET";
    defparam r_TX_Byte_i0_i665.SRMODE = "ASYNC";
    (* lut_function="((B)+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 equal_2960_i16_2_lut (.A(r_RX_Bit_Count[9]), 
            .B(r_RX_Bit_Count[10]), .Z(n16_adj_4686));
    defparam equal_2960_i16_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i664 (.D(o_STM32_TX_Byte_c_664), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[664]));
    defparam r_TX_Byte_i0_i664.REGSET = "RESET";
    defparam r_TX_Byte_i0_i664.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i663 (.D(o_STM32_TX_Byte_c_663), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[663]));
    defparam r_TX_Byte_i0_i663.REGSET = "RESET";
    defparam r_TX_Byte_i0_i663.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i662 (.D(o_STM32_TX_Byte_c_662), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[662]));
    defparam r_TX_Byte_i0_i662.REGSET = "RESET";
    defparam r_TX_Byte_i0_i662.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i661 (.D(o_STM32_TX_Byte_c_661), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[661]));
    defparam r_TX_Byte_i0_i661.REGSET = "RESET";
    defparam r_TX_Byte_i0_i661.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i660 (.D(o_STM32_TX_Byte_c_660), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[660]));
    defparam r_TX_Byte_i0_i660.REGSET = "RESET";
    defparam r_TX_Byte_i0_i660.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i659 (.D(o_STM32_TX_Byte_c_659), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[659]));
    defparam r_TX_Byte_i0_i659.REGSET = "RESET";
    defparam r_TX_Byte_i0_i659.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i658 (.D(o_STM32_TX_Byte_c_658), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[658]));
    defparam r_TX_Byte_i0_i658.REGSET = "RESET";
    defparam r_TX_Byte_i0_i658.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i657 (.D(o_STM32_TX_Byte_c_657), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[657]));
    defparam r_TX_Byte_i0_i657.REGSET = "RESET";
    defparam r_TX_Byte_i0_i657.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i656 (.D(o_STM32_TX_Byte_c_656), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[656]));
    defparam r_TX_Byte_i0_i656.REGSET = "RESET";
    defparam r_TX_Byte_i0_i656.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i655 (.D(o_STM32_TX_Byte_c_655), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[655]));
    defparam r_TX_Byte_i0_i655.REGSET = "RESET";
    defparam r_TX_Byte_i0_i655.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i654 (.D(o_STM32_TX_Byte_c_654), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[654]));
    defparam r_TX_Byte_i0_i654.REGSET = "RESET";
    defparam r_TX_Byte_i0_i654.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i653 (.D(o_STM32_TX_Byte_c_653), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[653]));
    defparam r_TX_Byte_i0_i653.REGSET = "RESET";
    defparam r_TX_Byte_i0_i653.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i652 (.D(o_STM32_TX_Byte_c_652), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[652]));
    defparam r_TX_Byte_i0_i652.REGSET = "RESET";
    defparam r_TX_Byte_i0_i652.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i651 (.D(o_STM32_TX_Byte_c_651), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[651]));
    defparam r_TX_Byte_i0_i651.REGSET = "RESET";
    defparam r_TX_Byte_i0_i651.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i650 (.D(o_STM32_TX_Byte_c_650), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[650]));
    defparam r_TX_Byte_i0_i650.REGSET = "RESET";
    defparam r_TX_Byte_i0_i650.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i649 (.D(o_STM32_TX_Byte_c_649), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[649]));
    defparam r_TX_Byte_i0_i649.REGSET = "RESET";
    defparam r_TX_Byte_i0_i649.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i648 (.D(o_STM32_TX_Byte_c_648), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[648]));
    defparam r_TX_Byte_i0_i648.REGSET = "RESET";
    defparam r_TX_Byte_i0_i648.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i647 (.D(o_STM32_TX_Byte_c_647), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[647]));
    defparam r_TX_Byte_i0_i647.REGSET = "RESET";
    defparam r_TX_Byte_i0_i647.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i646 (.D(o_STM32_TX_Byte_c_646), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[646]));
    defparam r_TX_Byte_i0_i646.REGSET = "RESET";
    defparam r_TX_Byte_i0_i646.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i645 (.D(o_STM32_TX_Byte_c_645), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[645]));
    defparam r_TX_Byte_i0_i645.REGSET = "RESET";
    defparam r_TX_Byte_i0_i645.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i644 (.D(o_STM32_TX_Byte_c_644), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[644]));
    defparam r_TX_Byte_i0_i644.REGSET = "RESET";
    defparam r_TX_Byte_i0_i644.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i643 (.D(o_STM32_TX_Byte_c_643), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[643]));
    defparam r_TX_Byte_i0_i643.REGSET = "RESET";
    defparam r_TX_Byte_i0_i643.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i642 (.D(o_STM32_TX_Byte_c_642), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[642]));
    defparam r_TX_Byte_i0_i642.REGSET = "RESET";
    defparam r_TX_Byte_i0_i642.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i641 (.D(o_STM32_TX_Byte_c_641), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[641]));
    defparam r_TX_Byte_i0_i641.REGSET = "RESET";
    defparam r_TX_Byte_i0_i641.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i640 (.D(o_STM32_TX_Byte_c_640), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[640]));
    defparam r_TX_Byte_i0_i640.REGSET = "RESET";
    defparam r_TX_Byte_i0_i640.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i639 (.D(o_STM32_TX_Byte_c_639), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[639]));
    defparam r_TX_Byte_i0_i639.REGSET = "RESET";
    defparam r_TX_Byte_i0_i639.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i638 (.D(o_STM32_TX_Byte_c_638), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[638]));
    defparam r_TX_Byte_i0_i638.REGSET = "RESET";
    defparam r_TX_Byte_i0_i638.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i637 (.D(o_STM32_TX_Byte_c_637), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[637]));
    defparam r_TX_Byte_i0_i637.REGSET = "RESET";
    defparam r_TX_Byte_i0_i637.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i636 (.D(o_STM32_TX_Byte_c_636), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[636]));
    defparam r_TX_Byte_i0_i636.REGSET = "RESET";
    defparam r_TX_Byte_i0_i636.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i635 (.D(o_STM32_TX_Byte_c_635), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[635]));
    defparam r_TX_Byte_i0_i635.REGSET = "RESET";
    defparam r_TX_Byte_i0_i635.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i634 (.D(o_STM32_TX_Byte_c_634), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[634]));
    defparam r_TX_Byte_i0_i634.REGSET = "RESET";
    defparam r_TX_Byte_i0_i634.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i633 (.D(o_STM32_TX_Byte_c_633), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[633]));
    defparam r_TX_Byte_i0_i633.REGSET = "RESET";
    defparam r_TX_Byte_i0_i633.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i632 (.D(o_STM32_TX_Byte_c_632), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[632]));
    defparam r_TX_Byte_i0_i632.REGSET = "RESET";
    defparam r_TX_Byte_i0_i632.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i631 (.D(o_STM32_TX_Byte_c_631), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[631]));
    defparam r_TX_Byte_i0_i631.REGSET = "RESET";
    defparam r_TX_Byte_i0_i631.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i630 (.D(o_STM32_TX_Byte_c_630), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[630]));
    defparam r_TX_Byte_i0_i630.REGSET = "RESET";
    defparam r_TX_Byte_i0_i630.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i629 (.D(o_STM32_TX_Byte_c_629), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[629]));
    defparam r_TX_Byte_i0_i629.REGSET = "RESET";
    defparam r_TX_Byte_i0_i629.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i628 (.D(o_STM32_TX_Byte_c_628), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[628]));
    defparam r_TX_Byte_i0_i628.REGSET = "RESET";
    defparam r_TX_Byte_i0_i628.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i627 (.D(o_STM32_TX_Byte_c_627), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[627]));
    defparam r_TX_Byte_i0_i627.REGSET = "RESET";
    defparam r_TX_Byte_i0_i627.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i626 (.D(o_STM32_TX_Byte_c_626), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[626]));
    defparam r_TX_Byte_i0_i626.REGSET = "RESET";
    defparam r_TX_Byte_i0_i626.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26424_2_lut (.A(n18_adj_4696), 
            .B(n41106), .Z(n36478));
    defparam i26424_2_lut.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i625 (.D(o_STM32_TX_Byte_c_625), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[625]));
    defparam r_TX_Byte_i0_i625.REGSET = "RESET";
    defparam r_TX_Byte_i0_i625.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i624 (.D(o_STM32_TX_Byte_c_624), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[624]));
    defparam r_TX_Byte_i0_i624.REGSET = "RESET";
    defparam r_TX_Byte_i0_i624.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i623 (.D(o_STM32_TX_Byte_c_623), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[623]));
    defparam r_TX_Byte_i0_i623.REGSET = "RESET";
    defparam r_TX_Byte_i0_i623.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i622 (.D(o_STM32_TX_Byte_c_622), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[622]));
    defparam r_TX_Byte_i0_i622.REGSET = "RESET";
    defparam r_TX_Byte_i0_i622.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i621 (.D(o_STM32_TX_Byte_c_621), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[621]));
    defparam r_TX_Byte_i0_i621.REGSET = "RESET";
    defparam r_TX_Byte_i0_i621.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i620 (.D(o_STM32_TX_Byte_c_620), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[620]));
    defparam r_TX_Byte_i0_i620.REGSET = "RESET";
    defparam r_TX_Byte_i0_i620.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i619 (.D(o_STM32_TX_Byte_c_619), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[619]));
    defparam r_TX_Byte_i0_i619.REGSET = "RESET";
    defparam r_TX_Byte_i0_i619.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i618 (.D(o_STM32_TX_Byte_c_618), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[618]));
    defparam r_TX_Byte_i0_i618.REGSET = "RESET";
    defparam r_TX_Byte_i0_i618.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i617 (.D(o_STM32_TX_Byte_c_617), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[617]));
    defparam r_TX_Byte_i0_i617.REGSET = "RESET";
    defparam r_TX_Byte_i0_i617.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i616 (.D(o_STM32_TX_Byte_c_616), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[616]));
    defparam r_TX_Byte_i0_i616.REGSET = "RESET";
    defparam r_TX_Byte_i0_i616.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i615 (.D(o_STM32_TX_Byte_c_615), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[615]));
    defparam r_TX_Byte_i0_i615.REGSET = "RESET";
    defparam r_TX_Byte_i0_i615.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i614 (.D(o_STM32_TX_Byte_c_614), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[614]));
    defparam r_TX_Byte_i0_i614.REGSET = "RESET";
    defparam r_TX_Byte_i0_i614.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i613 (.D(o_STM32_TX_Byte_c_613), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[613]));
    defparam r_TX_Byte_i0_i613.REGSET = "RESET";
    defparam r_TX_Byte_i0_i613.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i612 (.D(o_STM32_TX_Byte_c_612), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[612]));
    defparam r_TX_Byte_i0_i612.REGSET = "RESET";
    defparam r_TX_Byte_i0_i612.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26427_2_lut (.A(n18_adj_4697), 
            .B(n36589), .Z(n36606));
    defparam i26427_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26430_2_lut (.A(n18_adj_4697), 
            .B(n36426), .Z(n36442));
    defparam i26430_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i611 (.D(o_STM32_TX_Byte_c_611), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[611]));
    defparam r_TX_Byte_i0_i611.REGSET = "RESET";
    defparam r_TX_Byte_i0_i611.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i610 (.D(o_STM32_TX_Byte_c_610), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[610]));
    defparam r_TX_Byte_i0_i610.REGSET = "RESET";
    defparam r_TX_Byte_i0_i610.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i609 (.D(o_STM32_TX_Byte_c_609), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[609]));
    defparam r_TX_Byte_i0_i609.REGSET = "RESET";
    defparam r_TX_Byte_i0_i609.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i608 (.D(o_STM32_TX_Byte_c_608), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[608]));
    defparam r_TX_Byte_i0_i608.REGSET = "RESET";
    defparam r_TX_Byte_i0_i608.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i607 (.D(o_STM32_TX_Byte_c_607), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[607]));
    defparam r_TX_Byte_i0_i607.REGSET = "RESET";
    defparam r_TX_Byte_i0_i607.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i606 (.D(o_STM32_TX_Byte_c_606), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[606]));
    defparam r_TX_Byte_i0_i606.REGSET = "RESET";
    defparam r_TX_Byte_i0_i606.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i605 (.D(o_STM32_TX_Byte_c_605), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[605]));
    defparam r_TX_Byte_i0_i605.REGSET = "RESET";
    defparam r_TX_Byte_i0_i605.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i604 (.D(o_STM32_TX_Byte_c_604), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[604]));
    defparam r_TX_Byte_i0_i604.REGSET = "RESET";
    defparam r_TX_Byte_i0_i604.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i603 (.D(o_STM32_TX_Byte_c_603), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[603]));
    defparam r_TX_Byte_i0_i603.REGSET = "RESET";
    defparam r_TX_Byte_i0_i603.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i602 (.D(o_STM32_TX_Byte_c_602), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[602]));
    defparam r_TX_Byte_i0_i602.REGSET = "RESET";
    defparam r_TX_Byte_i0_i602.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i601 (.D(o_STM32_TX_Byte_c_601), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[601]));
    defparam r_TX_Byte_i0_i601.REGSET = "RESET";
    defparam r_TX_Byte_i0_i601.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i600 (.D(o_STM32_TX_Byte_c_600), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[600]));
    defparam r_TX_Byte_i0_i600.REGSET = "RESET";
    defparam r_TX_Byte_i0_i600.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i599 (.D(o_STM32_TX_Byte_c_599), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[599]));
    defparam r_TX_Byte_i0_i599.REGSET = "RESET";
    defparam r_TX_Byte_i0_i599.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26433_2_lut (.A(n18_adj_4697), 
            .B(n36493), .Z(n36509));
    defparam i26433_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B+!(C)))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3209_i13_2_lut_3_lut (.A(r_RX_Bit_Count[4]), 
            .B(r_RX_Bit_Count[5]), .C(r_RX_Bit_Count[3]), .Z(n13_adj_4684));
    defparam equal_3209_i13_2_lut_3_lut.INIT = "0xefef";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i598 (.D(o_STM32_TX_Byte_c_598), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[598]));
    defparam r_TX_Byte_i0_i598.REGSET = "RESET";
    defparam r_TX_Byte_i0_i598.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i597 (.D(o_STM32_TX_Byte_c_597), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[597]));
    defparam r_TX_Byte_i0_i597.REGSET = "RESET";
    defparam r_TX_Byte_i0_i597.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i596 (.D(o_STM32_TX_Byte_c_596), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[596]));
    defparam r_TX_Byte_i0_i596.REGSET = "RESET";
    defparam r_TX_Byte_i0_i596.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i595 (.D(o_STM32_TX_Byte_c_595), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[595]));
    defparam r_TX_Byte_i0_i595.REGSET = "RESET";
    defparam r_TX_Byte_i0_i595.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i594 (.D(o_STM32_TX_Byte_c_594), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[594]));
    defparam r_TX_Byte_i0_i594.REGSET = "RESET";
    defparam r_TX_Byte_i0_i594.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i593 (.D(o_STM32_TX_Byte_c_593), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[593]));
    defparam r_TX_Byte_i0_i593.REGSET = "RESET";
    defparam r_TX_Byte_i0_i593.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i592 (.D(o_STM32_TX_Byte_c_592), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[592]));
    defparam r_TX_Byte_i0_i592.REGSET = "RESET";
    defparam r_TX_Byte_i0_i592.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i591 (.D(o_STM32_TX_Byte_c_591), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[591]));
    defparam r_TX_Byte_i0_i591.REGSET = "RESET";
    defparam r_TX_Byte_i0_i591.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i590 (.D(o_STM32_TX_Byte_c_590), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[590]));
    defparam r_TX_Byte_i0_i590.REGSET = "RESET";
    defparam r_TX_Byte_i0_i590.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i589 (.D(o_STM32_TX_Byte_c_589), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[589]));
    defparam r_TX_Byte_i0_i589.REGSET = "RESET";
    defparam r_TX_Byte_i0_i589.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i588 (.D(o_STM32_TX_Byte_c_588), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[588]));
    defparam r_TX_Byte_i0_i588.REGSET = "RESET";
    defparam r_TX_Byte_i0_i588.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i587 (.D(o_STM32_TX_Byte_c_587), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[587]));
    defparam r_TX_Byte_i0_i587.REGSET = "RESET";
    defparam r_TX_Byte_i0_i587.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26436_2_lut (.A(n18_adj_4697), 
            .B(n36525), .Z(n36541));
    defparam i26436_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26439_2_lut (.A(n18_adj_4697), 
            .B(n36557), .Z(n36573));
    defparam i26439_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i586 (.D(o_STM32_TX_Byte_c_586), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[586]));
    defparam r_TX_Byte_i0_i586.REGSET = "RESET";
    defparam r_TX_Byte_i0_i586.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i585 (.D(o_STM32_TX_Byte_c_585), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[585]));
    defparam r_TX_Byte_i0_i585.REGSET = "RESET";
    defparam r_TX_Byte_i0_i585.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i584 (.D(o_STM32_TX_Byte_c_584), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[584]));
    defparam r_TX_Byte_i0_i584.REGSET = "RESET";
    defparam r_TX_Byte_i0_i584.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i583 (.D(o_STM32_TX_Byte_c_583), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[583]));
    defparam r_TX_Byte_i0_i583.REGSET = "RESET";
    defparam r_TX_Byte_i0_i583.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i582 (.D(o_STM32_TX_Byte_c_582), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[582]));
    defparam r_TX_Byte_i0_i582.REGSET = "RESET";
    defparam r_TX_Byte_i0_i582.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i581 (.D(o_STM32_TX_Byte_c_581), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[581]));
    defparam r_TX_Byte_i0_i581.REGSET = "RESET";
    defparam r_TX_Byte_i0_i581.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i580 (.D(o_STM32_TX_Byte_c_580), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[580]));
    defparam r_TX_Byte_i0_i580.REGSET = "RESET";
    defparam r_TX_Byte_i0_i580.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i579 (.D(o_STM32_TX_Byte_c_579), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[579]));
    defparam r_TX_Byte_i0_i579.REGSET = "RESET";
    defparam r_TX_Byte_i0_i579.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i578 (.D(o_STM32_TX_Byte_c_578), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[578]));
    defparam r_TX_Byte_i0_i578.REGSET = "RESET";
    defparam r_TX_Byte_i0_i578.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i577 (.D(o_STM32_TX_Byte_c_577), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[577]));
    defparam r_TX_Byte_i0_i577.REGSET = "RESET";
    defparam r_TX_Byte_i0_i577.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i576 (.D(o_STM32_TX_Byte_c_576), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[576]));
    defparam r_TX_Byte_i0_i576.REGSET = "RESET";
    defparam r_TX_Byte_i0_i576.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i575 (.D(o_STM32_TX_Byte_c_575), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[575]));
    defparam r_TX_Byte_i0_i575.REGSET = "RESET";
    defparam r_TX_Byte_i0_i575.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i574 (.D(o_STM32_TX_Byte_c_574), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[574]));
    defparam r_TX_Byte_i0_i574.REGSET = "RESET";
    defparam r_TX_Byte_i0_i574.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26442_2_lut (.A(n18_adj_4697), 
            .B(n36621), .Z(n36638));
    defparam i26442_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3213_i13_2_lut_3_lut (.A(r_RX_Bit_Count[4]), 
            .B(r_RX_Bit_Count[5]), .C(r_RX_Bit_Count[3]), .Z(n13_adj_4685));
    defparam equal_3213_i13_2_lut_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i573 (.D(o_STM32_TX_Byte_c_573), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[573]));
    defparam r_TX_Byte_i0_i573.REGSET = "RESET";
    defparam r_TX_Byte_i0_i573.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i572 (.D(o_STM32_TX_Byte_c_572), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[572]));
    defparam r_TX_Byte_i0_i572.REGSET = "RESET";
    defparam r_TX_Byte_i0_i572.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i571 (.D(o_STM32_TX_Byte_c_571), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[571]));
    defparam r_TX_Byte_i0_i571.REGSET = "RESET";
    defparam r_TX_Byte_i0_i571.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i570 (.D(o_STM32_TX_Byte_c_570), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[570]));
    defparam r_TX_Byte_i0_i570.REGSET = "RESET";
    defparam r_TX_Byte_i0_i570.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i569 (.D(o_STM32_TX_Byte_c_569), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[569]));
    defparam r_TX_Byte_i0_i569.REGSET = "RESET";
    defparam r_TX_Byte_i0_i569.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i568 (.D(o_STM32_TX_Byte_c_568), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[568]));
    defparam r_TX_Byte_i0_i568.REGSET = "RESET";
    defparam r_TX_Byte_i0_i568.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i567 (.D(o_STM32_TX_Byte_c_567), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[567]));
    defparam r_TX_Byte_i0_i567.REGSET = "RESET";
    defparam r_TX_Byte_i0_i567.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i566 (.D(o_STM32_TX_Byte_c_566), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[566]));
    defparam r_TX_Byte_i0_i566.REGSET = "RESET";
    defparam r_TX_Byte_i0_i566.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i565 (.D(o_STM32_TX_Byte_c_565), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[565]));
    defparam r_TX_Byte_i0_i565.REGSET = "RESET";
    defparam r_TX_Byte_i0_i565.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i564 (.D(o_STM32_TX_Byte_c_564), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[564]));
    defparam r_TX_Byte_i0_i564.REGSET = "RESET";
    defparam r_TX_Byte_i0_i564.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i563 (.D(o_STM32_TX_Byte_c_563), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[563]));
    defparam r_TX_Byte_i0_i563.REGSET = "RESET";
    defparam r_TX_Byte_i0_i563.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i562 (.D(o_STM32_TX_Byte_c_562), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[562]));
    defparam r_TX_Byte_i0_i562.REGSET = "RESET";
    defparam r_TX_Byte_i0_i562.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i561 (.D(o_STM32_TX_Byte_c_561), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[561]));
    defparam r_TX_Byte_i0_i561.REGSET = "RESET";
    defparam r_TX_Byte_i0_i561.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26445_2_lut (.A(n18_adj_4697), 
            .B(n36653), .Z(n36670));
    defparam i26445_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26448_2_lut (.A(n18_adj_4697), 
            .B(n36685), .Z(n36702));
    defparam i26448_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i560 (.D(o_STM32_TX_Byte_c_560), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[560]));
    defparam r_TX_Byte_i0_i560.REGSET = "RESET";
    defparam r_TX_Byte_i0_i560.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i559 (.D(o_STM32_TX_Byte_c_559), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[559]));
    defparam r_TX_Byte_i0_i559.REGSET = "RESET";
    defparam r_TX_Byte_i0_i559.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i558 (.D(o_STM32_TX_Byte_c_558), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[558]));
    defparam r_TX_Byte_i0_i558.REGSET = "RESET";
    defparam r_TX_Byte_i0_i558.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i557 (.D(o_STM32_TX_Byte_c_557), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[557]));
    defparam r_TX_Byte_i0_i557.REGSET = "RESET";
    defparam r_TX_Byte_i0_i557.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i556 (.D(o_STM32_TX_Byte_c_556), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[556]));
    defparam r_TX_Byte_i0_i556.REGSET = "RESET";
    defparam r_TX_Byte_i0_i556.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i555 (.D(o_STM32_TX_Byte_c_555), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[555]));
    defparam r_TX_Byte_i0_i555.REGSET = "RESET";
    defparam r_TX_Byte_i0_i555.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i554 (.D(o_STM32_TX_Byte_c_554), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[554]));
    defparam r_TX_Byte_i0_i554.REGSET = "RESET";
    defparam r_TX_Byte_i0_i554.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i553 (.D(o_STM32_TX_Byte_c_553), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[553]));
    defparam r_TX_Byte_i0_i553.REGSET = "RESET";
    defparam r_TX_Byte_i0_i553.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i552 (.D(o_STM32_TX_Byte_c_552), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[552]));
    defparam r_TX_Byte_i0_i552.REGSET = "RESET";
    defparam r_TX_Byte_i0_i552.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i551 (.D(o_STM32_TX_Byte_c_551), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[551]));
    defparam r_TX_Byte_i0_i551.REGSET = "RESET";
    defparam r_TX_Byte_i0_i551.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i550 (.D(o_STM32_TX_Byte_c_550), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[550]));
    defparam r_TX_Byte_i0_i550.REGSET = "RESET";
    defparam r_TX_Byte_i0_i550.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i549 (.D(o_STM32_TX_Byte_c_549), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[549]));
    defparam r_TX_Byte_i0_i549.REGSET = "RESET";
    defparam r_TX_Byte_i0_i549.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26451_2_lut (.A(n18_adj_4697), 
            .B(n36329), .Z(n36345));
    defparam i26451_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i548 (.D(o_STM32_TX_Byte_c_548), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[548]));
    defparam r_TX_Byte_i0_i548.REGSET = "RESET";
    defparam r_TX_Byte_i0_i548.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i547 (.D(o_STM32_TX_Byte_c_547), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[547]));
    defparam r_TX_Byte_i0_i547.REGSET = "RESET";
    defparam r_TX_Byte_i0_i547.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i546 (.D(o_STM32_TX_Byte_c_546), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[546]));
    defparam r_TX_Byte_i0_i546.REGSET = "RESET";
    defparam r_TX_Byte_i0_i546.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i545 (.D(o_STM32_TX_Byte_c_545), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[545]));
    defparam r_TX_Byte_i0_i545.REGSET = "RESET";
    defparam r_TX_Byte_i0_i545.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i544 (.D(o_STM32_TX_Byte_c_544), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[544]));
    defparam r_TX_Byte_i0_i544.REGSET = "RESET";
    defparam r_TX_Byte_i0_i544.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i543 (.D(o_STM32_TX_Byte_c_543), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[543]));
    defparam r_TX_Byte_i0_i543.REGSET = "RESET";
    defparam r_TX_Byte_i0_i543.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i542 (.D(o_STM32_TX_Byte_c_542), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[542]));
    defparam r_TX_Byte_i0_i542.REGSET = "RESET";
    defparam r_TX_Byte_i0_i542.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i541 (.D(o_STM32_TX_Byte_c_541), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[541]));
    defparam r_TX_Byte_i0_i541.REGSET = "RESET";
    defparam r_TX_Byte_i0_i541.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i540 (.D(o_STM32_TX_Byte_c_540), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[540]));
    defparam r_TX_Byte_i0_i540.REGSET = "RESET";
    defparam r_TX_Byte_i0_i540.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i539 (.D(o_STM32_TX_Byte_c_539), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[539]));
    defparam r_TX_Byte_i0_i539.REGSET = "RESET";
    defparam r_TX_Byte_i0_i539.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i538 (.D(o_STM32_TX_Byte_c_538), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[538]));
    defparam r_TX_Byte_i0_i538.REGSET = "RESET";
    defparam r_TX_Byte_i0_i538.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i537 (.D(o_STM32_TX_Byte_c_537), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[537]));
    defparam r_TX_Byte_i0_i537.REGSET = "RESET";
    defparam r_TX_Byte_i0_i537.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i536 (.D(o_STM32_TX_Byte_c_536), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[536]));
    defparam r_TX_Byte_i0_i536.REGSET = "RESET";
    defparam r_TX_Byte_i0_i536.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26454_2_lut (.A(n18_adj_4697), 
            .B(n36717), .Z(n36734));
    defparam i26454_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26457_2_lut (.A(n18_adj_4697), 
            .B(n36749), .Z(n36766));
    defparam i26457_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i535 (.D(o_STM32_TX_Byte_c_535), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[535]));
    defparam r_TX_Byte_i0_i535.REGSET = "RESET";
    defparam r_TX_Byte_i0_i535.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i534 (.D(o_STM32_TX_Byte_c_534), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[534]));
    defparam r_TX_Byte_i0_i534.REGSET = "RESET";
    defparam r_TX_Byte_i0_i534.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i533 (.D(o_STM32_TX_Byte_c_533), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[533]));
    defparam r_TX_Byte_i0_i533.REGSET = "RESET";
    defparam r_TX_Byte_i0_i533.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i532 (.D(o_STM32_TX_Byte_c_532), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[532]));
    defparam r_TX_Byte_i0_i532.REGSET = "RESET";
    defparam r_TX_Byte_i0_i532.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i531 (.D(o_STM32_TX_Byte_c_531), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[531]));
    defparam r_TX_Byte_i0_i531.REGSET = "RESET";
    defparam r_TX_Byte_i0_i531.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i530 (.D(o_STM32_TX_Byte_c_530), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[530]));
    defparam r_TX_Byte_i0_i530.REGSET = "RESET";
    defparam r_TX_Byte_i0_i530.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i529 (.D(o_STM32_TX_Byte_c_529), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[529]));
    defparam r_TX_Byte_i0_i529.REGSET = "RESET";
    defparam r_TX_Byte_i0_i529.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i528 (.D(o_STM32_TX_Byte_c_528), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[528]));
    defparam r_TX_Byte_i0_i528.REGSET = "RESET";
    defparam r_TX_Byte_i0_i528.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i527 (.D(o_STM32_TX_Byte_c_527), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[527]));
    defparam r_TX_Byte_i0_i527.REGSET = "RESET";
    defparam r_TX_Byte_i0_i527.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i526 (.D(o_STM32_TX_Byte_c_526), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[526]));
    defparam r_TX_Byte_i0_i526.REGSET = "RESET";
    defparam r_TX_Byte_i0_i526.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i525 (.D(o_STM32_TX_Byte_c_525), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[525]));
    defparam r_TX_Byte_i0_i525.REGSET = "RESET";
    defparam r_TX_Byte_i0_i525.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i524 (.D(o_STM32_TX_Byte_c_524), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[524]));
    defparam r_TX_Byte_i0_i524.REGSET = "RESET";
    defparam r_TX_Byte_i0_i524.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i523 (.D(o_STM32_TX_Byte_c_523), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[523]));
    defparam r_TX_Byte_i0_i523.REGSET = "RESET";
    defparam r_TX_Byte_i0_i523.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i522 (.D(o_STM32_TX_Byte_c_522), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[522]));
    defparam r_TX_Byte_i0_i522.REGSET = "RESET";
    defparam r_TX_Byte_i0_i522.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26460_2_lut (.A(n18_adj_4697), 
            .B(n36781), .Z(n36798));
    defparam i26460_2_lut.INIT = "0x1111";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n38520));
    defparam i1_2_lut_3_lut.INIT = "0x0e0e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i521 (.D(o_STM32_TX_Byte_c_521), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[521]));
    defparam r_TX_Byte_i0_i521.REGSET = "RESET";
    defparam r_TX_Byte_i0_i521.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i520 (.D(o_STM32_TX_Byte_c_520), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[520]));
    defparam r_TX_Byte_i0_i520.REGSET = "RESET";
    defparam r_TX_Byte_i0_i520.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i519 (.D(o_STM32_TX_Byte_c_519), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[519]));
    defparam r_TX_Byte_i0_i519.REGSET = "RESET";
    defparam r_TX_Byte_i0_i519.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i518 (.D(o_STM32_TX_Byte_c_518), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[518]));
    defparam r_TX_Byte_i0_i518.REGSET = "RESET";
    defparam r_TX_Byte_i0_i518.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i517 (.D(o_STM32_TX_Byte_c_517), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[517]));
    defparam r_TX_Byte_i0_i517.REGSET = "RESET";
    defparam r_TX_Byte_i0_i517.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i516 (.D(o_STM32_TX_Byte_c_516), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[516]));
    defparam r_TX_Byte_i0_i516.REGSET = "RESET";
    defparam r_TX_Byte_i0_i516.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i515 (.D(o_STM32_TX_Byte_c_515), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[515]));
    defparam r_TX_Byte_i0_i515.REGSET = "RESET";
    defparam r_TX_Byte_i0_i515.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i514 (.D(o_STM32_TX_Byte_c_514), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[514]));
    defparam r_TX_Byte_i0_i514.REGSET = "RESET";
    defparam r_TX_Byte_i0_i514.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i513 (.D(o_STM32_TX_Byte_c_513), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[513]));
    defparam r_TX_Byte_i0_i513.REGSET = "RESET";
    defparam r_TX_Byte_i0_i513.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i512 (.D(o_STM32_TX_Byte_c_512), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[512]));
    defparam r_TX_Byte_i0_i512.REGSET = "RESET";
    defparam r_TX_Byte_i0_i512.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i511 (.D(o_STM32_TX_Byte_c_511), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[511]));
    defparam r_TX_Byte_i0_i511.REGSET = "RESET";
    defparam r_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i510 (.D(o_STM32_TX_Byte_c_510), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[510]));
    defparam r_TX_Byte_i0_i510.REGSET = "RESET";
    defparam r_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i509 (.D(o_STM32_TX_Byte_c_509), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[509]));
    defparam r_TX_Byte_i0_i509.REGSET = "RESET";
    defparam r_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i508 (.D(o_STM32_TX_Byte_c_508), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[508]));
    defparam r_TX_Byte_i0_i508.REGSET = "RESET";
    defparam r_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26463_2_lut (.A(n18_adj_4697), 
            .B(n36813), .Z(n36830));
    defparam i26463_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26466_2_lut (.A(n18_adj_4697), 
            .B(n36845), .Z(n36862));
    defparam i26466_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i507 (.D(o_STM32_TX_Byte_c_507), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[507]));
    defparam r_TX_Byte_i0_i507.REGSET = "RESET";
    defparam r_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i506 (.D(o_STM32_TX_Byte_c_506), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[506]));
    defparam r_TX_Byte_i0_i506.REGSET = "RESET";
    defparam r_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i505 (.D(o_STM32_TX_Byte_c_505), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[505]));
    defparam r_TX_Byte_i0_i505.REGSET = "RESET";
    defparam r_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i504 (.D(o_STM32_TX_Byte_c_504), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[504]));
    defparam r_TX_Byte_i0_i504.REGSET = "RESET";
    defparam r_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i503 (.D(o_STM32_TX_Byte_c_503), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[503]));
    defparam r_TX_Byte_i0_i503.REGSET = "RESET";
    defparam r_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i502 (.D(o_STM32_TX_Byte_c_502), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[502]));
    defparam r_TX_Byte_i0_i502.REGSET = "RESET";
    defparam r_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i501 (.D(o_STM32_TX_Byte_c_501), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[501]));
    defparam r_TX_Byte_i0_i501.REGSET = "RESET";
    defparam r_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i500 (.D(o_STM32_TX_Byte_c_500), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[500]));
    defparam r_TX_Byte_i0_i500.REGSET = "RESET";
    defparam r_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i499 (.D(o_STM32_TX_Byte_c_499), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[499]));
    defparam r_TX_Byte_i0_i499.REGSET = "RESET";
    defparam r_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i498 (.D(o_STM32_TX_Byte_c_498), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[498]));
    defparam r_TX_Byte_i0_i498.REGSET = "RESET";
    defparam r_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i497 (.D(o_STM32_TX_Byte_c_497), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[497]));
    defparam r_TX_Byte_i0_i497.REGSET = "RESET";
    defparam r_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i496 (.D(o_STM32_TX_Byte_c_496), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[496]));
    defparam r_TX_Byte_i0_i496.REGSET = "RESET";
    defparam r_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i495 (.D(o_STM32_TX_Byte_c_495), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[495]));
    defparam r_TX_Byte_i0_i495.REGSET = "RESET";
    defparam r_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26469_2_lut (.A(n18_adj_4697), 
            .B(n36877), .Z(n36894));
    defparam i26469_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_40 (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n43760));
    defparam i1_2_lut_3_lut_adj_40.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i494 (.D(o_STM32_TX_Byte_c_494), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[494]));
    defparam r_TX_Byte_i0_i494.REGSET = "RESET";
    defparam r_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i493 (.D(o_STM32_TX_Byte_c_493), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[493]));
    defparam r_TX_Byte_i0_i493.REGSET = "RESET";
    defparam r_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i492 (.D(o_STM32_TX_Byte_c_492), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[492]));
    defparam r_TX_Byte_i0_i492.REGSET = "RESET";
    defparam r_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i491 (.D(o_STM32_TX_Byte_c_491), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[491]));
    defparam r_TX_Byte_i0_i491.REGSET = "RESET";
    defparam r_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i490 (.D(o_STM32_TX_Byte_c_490), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[490]));
    defparam r_TX_Byte_i0_i490.REGSET = "RESET";
    defparam r_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i489 (.D(o_STM32_TX_Byte_c_489), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[489]));
    defparam r_TX_Byte_i0_i489.REGSET = "RESET";
    defparam r_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i488 (.D(o_STM32_TX_Byte_c_488), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[488]));
    defparam r_TX_Byte_i0_i488.REGSET = "RESET";
    defparam r_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i487 (.D(o_STM32_TX_Byte_c_487), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[487]));
    defparam r_TX_Byte_i0_i487.REGSET = "RESET";
    defparam r_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i486 (.D(o_STM32_TX_Byte_c_486), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[486]));
    defparam r_TX_Byte_i0_i486.REGSET = "RESET";
    defparam r_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i485 (.D(o_STM32_TX_Byte_c_485), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[485]));
    defparam r_TX_Byte_i0_i485.REGSET = "RESET";
    defparam r_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i484 (.D(o_STM32_TX_Byte_c_484), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[484]));
    defparam r_TX_Byte_i0_i484.REGSET = "RESET";
    defparam r_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i483 (.D(o_STM32_TX_Byte_c_483), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[483]));
    defparam r_TX_Byte_i0_i483.REGSET = "RESET";
    defparam r_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i482 (.D(o_STM32_TX_Byte_c_482), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[482]));
    defparam r_TX_Byte_i0_i482.REGSET = "RESET";
    defparam r_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26472_2_lut (.A(n18_adj_4697), 
            .B(n36909), .Z(n36926));
    defparam i26472_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26475_2_lut (.A(n18_adj_4697), 
            .B(n36941), .Z(n36958));
    defparam i26475_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27593_2_lut (.A(n18_adj_4694), 
            .B(n36973), .Z(n36979));
    defparam i27593_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i481 (.D(o_STM32_TX_Byte_c_481), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[481]));
    defparam r_TX_Byte_i0_i481.REGSET = "RESET";
    defparam r_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i480 (.D(o_STM32_TX_Byte_c_480), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[480]));
    defparam r_TX_Byte_i0_i480.REGSET = "RESET";
    defparam r_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i479 (.D(o_STM32_TX_Byte_c_479), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[479]));
    defparam r_TX_Byte_i0_i479.REGSET = "RESET";
    defparam r_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i478 (.D(o_STM32_TX_Byte_c_478), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[478]));
    defparam r_TX_Byte_i0_i478.REGSET = "RESET";
    defparam r_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i477 (.D(o_STM32_TX_Byte_c_477), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[477]));
    defparam r_TX_Byte_i0_i477.REGSET = "RESET";
    defparam r_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i476 (.D(o_STM32_TX_Byte_c_476), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[476]));
    defparam r_TX_Byte_i0_i476.REGSET = "RESET";
    defparam r_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i475 (.D(o_STM32_TX_Byte_c_475), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[475]));
    defparam r_TX_Byte_i0_i475.REGSET = "RESET";
    defparam r_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i474 (.D(o_STM32_TX_Byte_c_474), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[474]));
    defparam r_TX_Byte_i0_i474.REGSET = "RESET";
    defparam r_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i473 (.D(o_STM32_TX_Byte_c_473), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[473]));
    defparam r_TX_Byte_i0_i473.REGSET = "RESET";
    defparam r_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i472 (.D(o_STM32_TX_Byte_c_472), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[472]));
    defparam r_TX_Byte_i0_i472.REGSET = "RESET";
    defparam r_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i471 (.D(o_STM32_TX_Byte_c_471), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[471]));
    defparam r_TX_Byte_i0_i471.REGSET = "RESET";
    defparam r_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i470 (.D(o_STM32_TX_Byte_c_470), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[470]));
    defparam r_TX_Byte_i0_i470.REGSET = "RESET";
    defparam r_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i469 (.D(o_STM32_TX_Byte_c_469), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[469]));
    defparam r_TX_Byte_i0_i469.REGSET = "RESET";
    defparam r_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i468 (.D(o_STM32_TX_Byte_c_468), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[468]));
    defparam r_TX_Byte_i0_i468.REGSET = "RESET";
    defparam r_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26478_2_lut (.A(n18_adj_4697), 
            .B(n36973), .Z(n36990));
    defparam i26478_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i467 (.D(o_STM32_TX_Byte_c_467), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[467]));
    defparam r_TX_Byte_i0_i467.REGSET = "RESET";
    defparam r_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i466 (.D(o_STM32_TX_Byte_c_466), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[466]));
    defparam r_TX_Byte_i0_i466.REGSET = "RESET";
    defparam r_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i465 (.D(o_STM32_TX_Byte_c_465), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[465]));
    defparam r_TX_Byte_i0_i465.REGSET = "RESET";
    defparam r_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i464 (.D(o_STM32_TX_Byte_c_464), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[464]));
    defparam r_TX_Byte_i0_i464.REGSET = "RESET";
    defparam r_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26481_2_lut (.A(n18_adj_4697), 
            .B(n37005), .Z(n37022));
    defparam i26481_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i463 (.D(o_STM32_TX_Byte_c_463), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[463]));
    defparam r_TX_Byte_i0_i463.REGSET = "RESET";
    defparam r_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i462 (.D(o_STM32_TX_Byte_c_462), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[462]));
    defparam r_TX_Byte_i0_i462.REGSET = "RESET";
    defparam r_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i461 (.D(o_STM32_TX_Byte_c_461), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[461]));
    defparam r_TX_Byte_i0_i461.REGSET = "RESET";
    defparam r_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i460 (.D(o_STM32_TX_Byte_c_460), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[460]));
    defparam r_TX_Byte_i0_i460.REGSET = "RESET";
    defparam r_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i459 (.D(o_STM32_TX_Byte_c_459), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[459]));
    defparam r_TX_Byte_i0_i459.REGSET = "RESET";
    defparam r_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i458 (.D(o_STM32_TX_Byte_c_458), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[458]));
    defparam r_TX_Byte_i0_i458.REGSET = "RESET";
    defparam r_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i457 (.D(o_STM32_TX_Byte_c_457), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[457]));
    defparam r_TX_Byte_i0_i457.REGSET = "RESET";
    defparam r_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i456 (.D(o_STM32_TX_Byte_c_456), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[456]));
    defparam r_TX_Byte_i0_i456.REGSET = "RESET";
    defparam r_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i455 (.D(o_STM32_TX_Byte_c_455), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[455]));
    defparam r_TX_Byte_i0_i455.REGSET = "RESET";
    defparam r_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i454 (.D(o_STM32_TX_Byte_c_454), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[454]));
    defparam r_TX_Byte_i0_i454.REGSET = "RESET";
    defparam r_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26484_2_lut (.A(n18_adj_4697), 
            .B(n37037), .Z(n37054));
    defparam i26484_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26487_2_lut (.A(n18_adj_4697), 
            .B(n37069), .Z(n37086));
    defparam i26487_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i453 (.D(o_STM32_TX_Byte_c_453), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[453]));
    defparam r_TX_Byte_i0_i453.REGSET = "RESET";
    defparam r_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i452 (.D(o_STM32_TX_Byte_c_452), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[452]));
    defparam r_TX_Byte_i0_i452.REGSET = "RESET";
    defparam r_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i451 (.D(o_STM32_TX_Byte_c_451), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[451]));
    defparam r_TX_Byte_i0_i451.REGSET = "RESET";
    defparam r_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i450 (.D(o_STM32_TX_Byte_c_450), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[450]));
    defparam r_TX_Byte_i0_i450.REGSET = "RESET";
    defparam r_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i449 (.D(o_STM32_TX_Byte_c_449), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[449]));
    defparam r_TX_Byte_i0_i449.REGSET = "RESET";
    defparam r_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i448 (.D(o_STM32_TX_Byte_c_448), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[448]));
    defparam r_TX_Byte_i0_i448.REGSET = "RESET";
    defparam r_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i447 (.D(o_STM32_TX_Byte_c_447), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[447]));
    defparam r_TX_Byte_i0_i447.REGSET = "RESET";
    defparam r_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i446 (.D(o_STM32_TX_Byte_c_446), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[446]));
    defparam r_TX_Byte_i0_i446.REGSET = "RESET";
    defparam r_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i445 (.D(o_STM32_TX_Byte_c_445), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[445]));
    defparam r_TX_Byte_i0_i445.REGSET = "RESET";
    defparam r_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i444 (.D(o_STM32_TX_Byte_c_444), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[444]));
    defparam r_TX_Byte_i0_i444.REGSET = "RESET";
    defparam r_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i443 (.D(o_STM32_TX_Byte_c_443), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[443]));
    defparam r_TX_Byte_i0_i443.REGSET = "RESET";
    defparam r_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i442 (.D(o_STM32_TX_Byte_c_442), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[442]));
    defparam r_TX_Byte_i0_i442.REGSET = "RESET";
    defparam r_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i441 (.D(o_STM32_TX_Byte_c_441), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[441]));
    defparam r_TX_Byte_i0_i441.REGSET = "RESET";
    defparam r_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26490_2_lut (.A(n18_adj_4697), 
            .B(n36394), .Z(n36410));
    defparam i26490_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i440 (.D(o_STM32_TX_Byte_c_440), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[440]));
    defparam r_TX_Byte_i0_i440.REGSET = "RESET";
    defparam r_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i439 (.D(o_STM32_TX_Byte_c_439), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[439]));
    defparam r_TX_Byte_i0_i439.REGSET = "RESET";
    defparam r_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i438 (.D(o_STM32_TX_Byte_c_438), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[438]));
    defparam r_TX_Byte_i0_i438.REGSET = "RESET";
    defparam r_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i437 (.D(o_STM32_TX_Byte_c_437), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[437]));
    defparam r_TX_Byte_i0_i437.REGSET = "RESET";
    defparam r_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i436 (.D(o_STM32_TX_Byte_c_436), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[436]));
    defparam r_TX_Byte_i0_i436.REGSET = "RESET";
    defparam r_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i435 (.D(o_STM32_TX_Byte_c_435), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[435]));
    defparam r_TX_Byte_i0_i435.REGSET = "RESET";
    defparam r_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27596_2_lut (.A(n18_adj_4694), 
            .B(n37005), .Z(n37011));
    defparam i27596_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i434 (.D(o_STM32_TX_Byte_c_434), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[434]));
    defparam r_TX_Byte_i0_i434.REGSET = "RESET";
    defparam r_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i433 (.D(o_STM32_TX_Byte_c_433), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[433]));
    defparam r_TX_Byte_i0_i433.REGSET = "RESET";
    defparam r_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i432 (.D(o_STM32_TX_Byte_c_432), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[432]));
    defparam r_TX_Byte_i0_i432.REGSET = "RESET";
    defparam r_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i431 (.D(o_STM32_TX_Byte_c_431), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[431]));
    defparam r_TX_Byte_i0_i431.REGSET = "RESET";
    defparam r_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i430 (.D(o_STM32_TX_Byte_c_430), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[430]));
    defparam r_TX_Byte_i0_i430.REGSET = "RESET";
    defparam r_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i429 (.D(o_STM32_TX_Byte_c_429), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[429]));
    defparam r_TX_Byte_i0_i429.REGSET = "RESET";
    defparam r_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i428 (.D(o_STM32_TX_Byte_c_428), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[428]));
    defparam r_TX_Byte_i0_i428.REGSET = "RESET";
    defparam r_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i427 (.D(o_STM32_TX_Byte_c_427), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[427]));
    defparam r_TX_Byte_i0_i427.REGSET = "RESET";
    defparam r_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26493_2_lut (.A(n18_adj_4697), 
            .B(n37101), .Z(n37118));
    defparam i26493_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26496_2_lut (.A(n18_adj_4697), 
            .B(n37133), .Z(n37150));
    defparam i26496_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i426 (.D(o_STM32_TX_Byte_c_426), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[426]));
    defparam r_TX_Byte_i0_i426.REGSET = "RESET";
    defparam r_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i425 (.D(o_STM32_TX_Byte_c_425), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[425]));
    defparam r_TX_Byte_i0_i425.REGSET = "RESET";
    defparam r_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i424 (.D(o_STM32_TX_Byte_c_424), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[424]));
    defparam r_TX_Byte_i0_i424.REGSET = "RESET";
    defparam r_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i423 (.D(o_STM32_TX_Byte_c_423), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[423]));
    defparam r_TX_Byte_i0_i423.REGSET = "RESET";
    defparam r_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i422 (.D(o_STM32_TX_Byte_c_422), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[422]));
    defparam r_TX_Byte_i0_i422.REGSET = "RESET";
    defparam r_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i421 (.D(o_STM32_TX_Byte_c_421), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[421]));
    defparam r_TX_Byte_i0_i421.REGSET = "RESET";
    defparam r_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i420 (.D(o_STM32_TX_Byte_c_420), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[420]));
    defparam r_TX_Byte_i0_i420.REGSET = "RESET";
    defparam r_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i419 (.D(o_STM32_TX_Byte_c_419), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[419]));
    defparam r_TX_Byte_i0_i419.REGSET = "RESET";
    defparam r_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i418 (.D(o_STM32_TX_Byte_c_418), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[418]));
    defparam r_TX_Byte_i0_i418.REGSET = "RESET";
    defparam r_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i417 (.D(o_STM32_TX_Byte_c_417), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[417]));
    defparam r_TX_Byte_i0_i417.REGSET = "RESET";
    defparam r_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i416 (.D(o_STM32_TX_Byte_c_416), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[416]));
    defparam r_TX_Byte_i0_i416.REGSET = "RESET";
    defparam r_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i415 (.D(o_STM32_TX_Byte_c_415), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[415]));
    defparam r_TX_Byte_i0_i415.REGSET = "RESET";
    defparam r_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i414 (.D(o_STM32_TX_Byte_c_414), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[414]));
    defparam r_TX_Byte_i0_i414.REGSET = "RESET";
    defparam r_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i413 (.D(o_STM32_TX_Byte_c_413), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[413]));
    defparam r_TX_Byte_i0_i413.REGSET = "RESET";
    defparam r_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i412 (.D(o_STM32_TX_Byte_c_412), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[412]));
    defparam r_TX_Byte_i0_i412.REGSET = "RESET";
    defparam r_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26499_2_lut (.A(n18_adj_4697), 
            .B(n37165), .Z(n37182));
    defparam i26499_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i411 (.D(o_STM32_TX_Byte_c_411), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[411]));
    defparam r_TX_Byte_i0_i411.REGSET = "RESET";
    defparam r_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i410 (.D(o_STM32_TX_Byte_c_410), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[410]));
    defparam r_TX_Byte_i0_i410.REGSET = "RESET";
    defparam r_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i409 (.D(o_STM32_TX_Byte_c_409), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[409]));
    defparam r_TX_Byte_i0_i409.REGSET = "RESET";
    defparam r_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i408 (.D(o_STM32_TX_Byte_c_408), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[408]));
    defparam r_TX_Byte_i0_i408.REGSET = "RESET";
    defparam r_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i407 (.D(o_STM32_TX_Byte_c_407), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[407]));
    defparam r_TX_Byte_i0_i407.REGSET = "RESET";
    defparam r_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i406 (.D(o_STM32_TX_Byte_c_406), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[406]));
    defparam r_TX_Byte_i0_i406.REGSET = "RESET";
    defparam r_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i405 (.D(o_STM32_TX_Byte_c_405), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[405]));
    defparam r_TX_Byte_i0_i405.REGSET = "RESET";
    defparam r_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i404 (.D(o_STM32_TX_Byte_c_404), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[404]));
    defparam r_TX_Byte_i0_i404.REGSET = "RESET";
    defparam r_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i403 (.D(o_STM32_TX_Byte_c_403), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[403]));
    defparam r_TX_Byte_i0_i403.REGSET = "RESET";
    defparam r_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i402 (.D(o_STM32_TX_Byte_c_402), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[402]));
    defparam r_TX_Byte_i0_i402.REGSET = "RESET";
    defparam r_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i401 (.D(o_STM32_TX_Byte_c_401), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[401]));
    defparam r_TX_Byte_i0_i401.REGSET = "RESET";
    defparam r_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i400 (.D(o_STM32_TX_Byte_c_400), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[400]));
    defparam r_TX_Byte_i0_i400.REGSET = "RESET";
    defparam r_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i399 (.D(o_STM32_TX_Byte_c_399), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[399]));
    defparam r_TX_Byte_i0_i399.REGSET = "RESET";
    defparam r_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i398 (.D(o_STM32_TX_Byte_c_398), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[398]));
    defparam r_TX_Byte_i0_i398.REGSET = "RESET";
    defparam r_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i397 (.D(o_STM32_TX_Byte_c_397), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[397]));
    defparam r_TX_Byte_i0_i397.REGSET = "RESET";
    defparam r_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26502_2_lut (.A(n18_adj_4697), 
            .B(n37197), .Z(n37214));
    defparam i26502_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i396 (.D(o_STM32_TX_Byte_c_396), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[396]));
    defparam r_TX_Byte_i0_i396.REGSET = "RESET";
    defparam r_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i395 (.D(o_STM32_TX_Byte_c_395), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[395]));
    defparam r_TX_Byte_i0_i395.REGSET = "RESET";
    defparam r_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i394 (.D(o_STM32_TX_Byte_c_394), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[394]));
    defparam r_TX_Byte_i0_i394.REGSET = "RESET";
    defparam r_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i393 (.D(o_STM32_TX_Byte_c_393), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[393]));
    defparam r_TX_Byte_i0_i393.REGSET = "RESET";
    defparam r_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i392 (.D(o_STM32_TX_Byte_c_392), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[392]));
    defparam r_TX_Byte_i0_i392.REGSET = "RESET";
    defparam r_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i391 (.D(o_STM32_TX_Byte_c_391), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[391]));
    defparam r_TX_Byte_i0_i391.REGSET = "RESET";
    defparam r_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i390 (.D(o_STM32_TX_Byte_c_390), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[390]));
    defparam r_TX_Byte_i0_i390.REGSET = "RESET";
    defparam r_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i389 (.D(o_STM32_TX_Byte_c_389), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[389]));
    defparam r_TX_Byte_i0_i389.REGSET = "RESET";
    defparam r_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i388 (.D(o_STM32_TX_Byte_c_388), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[388]));
    defparam r_TX_Byte_i0_i388.REGSET = "RESET";
    defparam r_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i387 (.D(o_STM32_TX_Byte_c_387), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[387]));
    defparam r_TX_Byte_i0_i387.REGSET = "RESET";
    defparam r_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i386 (.D(o_STM32_TX_Byte_c_386), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[386]));
    defparam r_TX_Byte_i0_i386.REGSET = "RESET";
    defparam r_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i385 (.D(o_STM32_TX_Byte_c_385), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[385]));
    defparam r_TX_Byte_i0_i385.REGSET = "RESET";
    defparam r_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i384 (.D(o_STM32_TX_Byte_c_384), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[384]));
    defparam r_TX_Byte_i0_i384.REGSET = "RESET";
    defparam r_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i383 (.D(o_STM32_TX_Byte_c_383), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[383]));
    defparam r_TX_Byte_i0_i383.REGSET = "RESET";
    defparam r_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26505_2_lut (.A(n18_adj_4697), 
            .B(n37229), .Z(n37246));
    defparam i26505_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26508_2_lut (.A(n18_adj_4697), 
            .B(n37261), .Z(n37278));
    defparam i26508_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26511_2_lut (.A(n18_adj_4697), 
            .B(n37293), .Z(n37310));
    defparam i26511_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i382 (.D(o_STM32_TX_Byte_c_382), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[382]));
    defparam r_TX_Byte_i0_i382.REGSET = "RESET";
    defparam r_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26514_2_lut (.A(n18_adj_4697), 
            .B(n37325), .Z(n37342));
    defparam i26514_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i381 (.D(o_STM32_TX_Byte_c_381), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[381]));
    defparam r_TX_Byte_i0_i381.REGSET = "RESET";
    defparam r_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i380 (.D(o_STM32_TX_Byte_c_380), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[380]));
    defparam r_TX_Byte_i0_i380.REGSET = "RESET";
    defparam r_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i379 (.D(o_STM32_TX_Byte_c_379), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[379]));
    defparam r_TX_Byte_i0_i379.REGSET = "RESET";
    defparam r_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i378 (.D(o_STM32_TX_Byte_c_378), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[378]));
    defparam r_TX_Byte_i0_i378.REGSET = "RESET";
    defparam r_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i377 (.D(o_STM32_TX_Byte_c_377), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[377]));
    defparam r_TX_Byte_i0_i377.REGSET = "RESET";
    defparam r_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i376 (.D(o_STM32_TX_Byte_c_376), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[376]));
    defparam r_TX_Byte_i0_i376.REGSET = "RESET";
    defparam r_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i375 (.D(o_STM32_TX_Byte_c_375), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[375]));
    defparam r_TX_Byte_i0_i375.REGSET = "RESET";
    defparam r_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26517_2_lut (.A(n18_adj_4697), 
            .B(n37357), .Z(n37374));
    defparam i26517_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+!(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26519_2_lut (.A(n18_adj_4697), 
            .B(n41106), .Z(n36477));
    defparam i26519_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26522_2_lut (.A(n18_adj_4698), 
            .B(n36589), .Z(n36605));
    defparam i26522_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i374 (.D(o_STM32_TX_Byte_c_374), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[374]));
    defparam r_TX_Byte_i0_i374.REGSET = "RESET";
    defparam r_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i373 (.D(o_STM32_TX_Byte_c_373), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[373]));
    defparam r_TX_Byte_i0_i373.REGSET = "RESET";
    defparam r_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i372 (.D(o_STM32_TX_Byte_c_372), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[372]));
    defparam r_TX_Byte_i0_i372.REGSET = "RESET";
    defparam r_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i371 (.D(o_STM32_TX_Byte_c_371), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[371]));
    defparam r_TX_Byte_i0_i371.REGSET = "RESET";
    defparam r_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i370 (.D(o_STM32_TX_Byte_c_370), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[370]));
    defparam r_TX_Byte_i0_i370.REGSET = "RESET";
    defparam r_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i369 (.D(o_STM32_TX_Byte_c_369), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[369]));
    defparam r_TX_Byte_i0_i369.REGSET = "RESET";
    defparam r_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i368 (.D(o_STM32_TX_Byte_c_368), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[368]));
    defparam r_TX_Byte_i0_i368.REGSET = "RESET";
    defparam r_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i367 (.D(o_STM32_TX_Byte_c_367), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[367]));
    defparam r_TX_Byte_i0_i367.REGSET = "RESET";
    defparam r_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i366 (.D(o_STM32_TX_Byte_c_366), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[366]));
    defparam r_TX_Byte_i0_i366.REGSET = "RESET";
    defparam r_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i365 (.D(o_STM32_TX_Byte_c_365), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[365]));
    defparam r_TX_Byte_i0_i365.REGSET = "RESET";
    defparam r_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i364 (.D(o_STM32_TX_Byte_c_364), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[364]));
    defparam r_TX_Byte_i0_i364.REGSET = "RESET";
    defparam r_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26525_2_lut (.A(n18_adj_4698), 
            .B(n36426), .Z(n36441));
    defparam i26525_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26528_2_lut (.A(n18_adj_4698), 
            .B(n36493), .Z(n36508));
    defparam i26528_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i363 (.D(o_STM32_TX_Byte_c_363), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[363]));
    defparam r_TX_Byte_i0_i363.REGSET = "RESET";
    defparam r_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i362 (.D(o_STM32_TX_Byte_c_362), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[362]));
    defparam r_TX_Byte_i0_i362.REGSET = "RESET";
    defparam r_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i361 (.D(o_STM32_TX_Byte_c_361), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[361]));
    defparam r_TX_Byte_i0_i361.REGSET = "RESET";
    defparam r_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i360 (.D(o_STM32_TX_Byte_c_360), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[360]));
    defparam r_TX_Byte_i0_i360.REGSET = "RESET";
    defparam r_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i359 (.D(o_STM32_TX_Byte_c_359), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[359]));
    defparam r_TX_Byte_i0_i359.REGSET = "RESET";
    defparam r_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i358 (.D(o_STM32_TX_Byte_c_358), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[358]));
    defparam r_TX_Byte_i0_i358.REGSET = "RESET";
    defparam r_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i357 (.D(o_STM32_TX_Byte_c_357), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[357]));
    defparam r_TX_Byte_i0_i357.REGSET = "RESET";
    defparam r_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i356 (.D(o_STM32_TX_Byte_c_356), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[356]));
    defparam r_TX_Byte_i0_i356.REGSET = "RESET";
    defparam r_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i355 (.D(o_STM32_TX_Byte_c_355), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[355]));
    defparam r_TX_Byte_i0_i355.REGSET = "RESET";
    defparam r_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i354 (.D(o_STM32_TX_Byte_c_354), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[354]));
    defparam r_TX_Byte_i0_i354.REGSET = "RESET";
    defparam r_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i353 (.D(o_STM32_TX_Byte_c_353), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[353]));
    defparam r_TX_Byte_i0_i353.REGSET = "RESET";
    defparam r_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26531_2_lut (.A(n18_adj_4698), 
            .B(n36525), .Z(n36540));
    defparam i26531_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26534_2_lut (.A(n18_adj_4698), 
            .B(n36557), .Z(n36572));
    defparam i26534_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26537_2_lut (.A(n18_adj_4698), 
            .B(n36621), .Z(n36637));
    defparam i26537_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26540_2_lut (.A(n18_adj_4698), 
            .B(n36653), .Z(n36669));
    defparam i26540_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i352 (.D(o_STM32_TX_Byte_c_352), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[352]));
    defparam r_TX_Byte_i0_i352.REGSET = "RESET";
    defparam r_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i351 (.D(o_STM32_TX_Byte_c_351), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[351]));
    defparam r_TX_Byte_i0_i351.REGSET = "RESET";
    defparam r_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26543_2_lut (.A(n18_adj_4698), 
            .B(n36685), .Z(n36701));
    defparam i26543_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i350 (.D(o_STM32_TX_Byte_c_350), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[350]));
    defparam r_TX_Byte_i0_i350.REGSET = "RESET";
    defparam r_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i349 (.D(o_STM32_TX_Byte_c_349), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[349]));
    defparam r_TX_Byte_i0_i349.REGSET = "RESET";
    defparam r_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i348 (.D(o_STM32_TX_Byte_c_348), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[348]));
    defparam r_TX_Byte_i0_i348.REGSET = "RESET";
    defparam r_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i347 (.D(o_STM32_TX_Byte_c_347), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[347]));
    defparam r_TX_Byte_i0_i347.REGSET = "RESET";
    defparam r_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i346 (.D(o_STM32_TX_Byte_c_346), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[346]));
    defparam r_TX_Byte_i0_i346.REGSET = "RESET";
    defparam r_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i345 (.D(o_STM32_TX_Byte_c_345), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[345]));
    defparam r_TX_Byte_i0_i345.REGSET = "RESET";
    defparam r_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i344 (.D(o_STM32_TX_Byte_c_344), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[344]));
    defparam r_TX_Byte_i0_i344.REGSET = "RESET";
    defparam r_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i343 (.D(o_STM32_TX_Byte_c_343), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[343]));
    defparam r_TX_Byte_i0_i343.REGSET = "RESET";
    defparam r_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26546_2_lut (.A(n18_adj_4698), 
            .B(n36329), .Z(n36344));
    defparam i26546_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i342 (.D(o_STM32_TX_Byte_c_342), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[342]));
    defparam r_TX_Byte_i0_i342.REGSET = "RESET";
    defparam r_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26549_2_lut (.A(n18_adj_4698), 
            .B(n36717), .Z(n36733));
    defparam i26549_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26552_2_lut (.A(n18_adj_4698), 
            .B(n36749), .Z(n36765));
    defparam i26552_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i341 (.D(o_STM32_TX_Byte_c_341), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[341]));
    defparam r_TX_Byte_i0_i341.REGSET = "RESET";
    defparam r_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i340 (.D(o_STM32_TX_Byte_c_340), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[340]));
    defparam r_TX_Byte_i0_i340.REGSET = "RESET";
    defparam r_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26555_2_lut (.A(n18_adj_4698), 
            .B(n36781), .Z(n36797));
    defparam i26555_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i339 (.D(o_STM32_TX_Byte_c_339), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[339]));
    defparam r_TX_Byte_i0_i339.REGSET = "RESET";
    defparam r_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i338 (.D(o_STM32_TX_Byte_c_338), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[338]));
    defparam r_TX_Byte_i0_i338.REGSET = "RESET";
    defparam r_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i337 (.D(o_STM32_TX_Byte_c_337), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[337]));
    defparam r_TX_Byte_i0_i337.REGSET = "RESET";
    defparam r_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i336 (.D(o_STM32_TX_Byte_c_336), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[336]));
    defparam r_TX_Byte_i0_i336.REGSET = "RESET";
    defparam r_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i335 (.D(o_STM32_TX_Byte_c_335), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[335]));
    defparam r_TX_Byte_i0_i335.REGSET = "RESET";
    defparam r_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i334 (.D(o_STM32_TX_Byte_c_334), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[334]));
    defparam r_TX_Byte_i0_i334.REGSET = "RESET";
    defparam r_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i333 (.D(o_STM32_TX_Byte_c_333), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[333]));
    defparam r_TX_Byte_i0_i333.REGSET = "RESET";
    defparam r_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i332 (.D(o_STM32_TX_Byte_c_332), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[332]));
    defparam r_TX_Byte_i0_i332.REGSET = "RESET";
    defparam r_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26558_2_lut (.A(n18_adj_4698), 
            .B(n36813), .Z(n36829));
    defparam i26558_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26561_2_lut (.A(n18_adj_4698), 
            .B(n36845), .Z(n36861));
    defparam i26561_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i331 (.D(o_STM32_TX_Byte_c_331), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[331]));
    defparam r_TX_Byte_i0_i331.REGSET = "RESET";
    defparam r_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26564_2_lut (.A(n18_adj_4698), 
            .B(n36877), .Z(n36893));
    defparam i26564_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i330 (.D(o_STM32_TX_Byte_c_330), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[330]));
    defparam r_TX_Byte_i0_i330.REGSET = "RESET";
    defparam r_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i329 (.D(o_STM32_TX_Byte_c_329), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[329]));
    defparam r_TX_Byte_i0_i329.REGSET = "RESET";
    defparam r_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i328 (.D(o_STM32_TX_Byte_c_328), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[328]));
    defparam r_TX_Byte_i0_i328.REGSET = "RESET";
    defparam r_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i327 (.D(o_STM32_TX_Byte_c_327), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[327]));
    defparam r_TX_Byte_i0_i327.REGSET = "RESET";
    defparam r_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i326 (.D(o_STM32_TX_Byte_c_326), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[326]));
    defparam r_TX_Byte_i0_i326.REGSET = "RESET";
    defparam r_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i325 (.D(o_STM32_TX_Byte_c_325), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[325]));
    defparam r_TX_Byte_i0_i325.REGSET = "RESET";
    defparam r_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i324 (.D(o_STM32_TX_Byte_c_324), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[324]));
    defparam r_TX_Byte_i0_i324.REGSET = "RESET";
    defparam r_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i323 (.D(o_STM32_TX_Byte_c_323), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[323]));
    defparam r_TX_Byte_i0_i323.REGSET = "RESET";
    defparam r_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i322 (.D(o_STM32_TX_Byte_c_322), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[322]));
    defparam r_TX_Byte_i0_i322.REGSET = "RESET";
    defparam r_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i321 (.D(o_STM32_TX_Byte_c_321), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[321]));
    defparam r_TX_Byte_i0_i321.REGSET = "RESET";
    defparam r_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i320 (.D(o_STM32_TX_Byte_c_320), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[320]));
    defparam r_TX_Byte_i0_i320.REGSET = "RESET";
    defparam r_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26567_2_lut (.A(n18_adj_4698), 
            .B(n36909), .Z(n36925));
    defparam i26567_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i319 (.D(o_STM32_TX_Byte_c_319), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[319]));
    defparam r_TX_Byte_i0_i319.REGSET = "RESET";
    defparam r_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26570_2_lut (.A(n18_adj_4698), 
            .B(n36941), .Z(n36957));
    defparam i26570_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i318 (.D(o_STM32_TX_Byte_c_318), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[318]));
    defparam r_TX_Byte_i0_i318.REGSET = "RESET";
    defparam r_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26573_2_lut (.A(n18_adj_4698), 
            .B(n36973), .Z(n36989));
    defparam i26573_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i317 (.D(o_STM32_TX_Byte_c_317), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[317]));
    defparam r_TX_Byte_i0_i317.REGSET = "RESET";
    defparam r_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i316 (.D(o_STM32_TX_Byte_c_316), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[316]));
    defparam r_TX_Byte_i0_i316.REGSET = "RESET";
    defparam r_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i315 (.D(o_STM32_TX_Byte_c_315), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[315]));
    defparam r_TX_Byte_i0_i315.REGSET = "RESET";
    defparam r_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i314 (.D(o_STM32_TX_Byte_c_314), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[314]));
    defparam r_TX_Byte_i0_i314.REGSET = "RESET";
    defparam r_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i313 (.D(o_STM32_TX_Byte_c_313), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[313]));
    defparam r_TX_Byte_i0_i313.REGSET = "RESET";
    defparam r_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i312 (.D(o_STM32_TX_Byte_c_312), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[312]));
    defparam r_TX_Byte_i0_i312.REGSET = "RESET";
    defparam r_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i311 (.D(o_STM32_TX_Byte_c_311), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[311]));
    defparam r_TX_Byte_i0_i311.REGSET = "RESET";
    defparam r_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i310 (.D(o_STM32_TX_Byte_c_310), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[310]));
    defparam r_TX_Byte_i0_i310.REGSET = "RESET";
    defparam r_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i309 (.D(o_STM32_TX_Byte_c_309), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[309]));
    defparam r_TX_Byte_i0_i309.REGSET = "RESET";
    defparam r_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i308 (.D(o_STM32_TX_Byte_c_308), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[308]));
    defparam r_TX_Byte_i0_i308.REGSET = "RESET";
    defparam r_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26576_2_lut (.A(n18_adj_4698), 
            .B(n37005), .Z(n37021));
    defparam i26576_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i307 (.D(o_STM32_TX_Byte_c_307), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[307]));
    defparam r_TX_Byte_i0_i307.REGSET = "RESET";
    defparam r_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26579_2_lut (.A(n18_adj_4698), 
            .B(n37037), .Z(n37053));
    defparam i26579_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i306 (.D(o_STM32_TX_Byte_c_306), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[306]));
    defparam r_TX_Byte_i0_i306.REGSET = "RESET";
    defparam r_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i305 (.D(o_STM32_TX_Byte_c_305), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[305]));
    defparam r_TX_Byte_i0_i305.REGSET = "RESET";
    defparam r_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i304 (.D(o_STM32_TX_Byte_c_304), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[304]));
    defparam r_TX_Byte_i0_i304.REGSET = "RESET";
    defparam r_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i303 (.D(o_STM32_TX_Byte_c_303), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[303]));
    defparam r_TX_Byte_i0_i303.REGSET = "RESET";
    defparam r_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i302 (.D(o_STM32_TX_Byte_c_302), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[302]));
    defparam r_TX_Byte_i0_i302.REGSET = "RESET";
    defparam r_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i301 (.D(o_STM32_TX_Byte_c_301), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[301]));
    defparam r_TX_Byte_i0_i301.REGSET = "RESET";
    defparam r_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i300 (.D(o_STM32_TX_Byte_c_300), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[300]));
    defparam r_TX_Byte_i0_i300.REGSET = "RESET";
    defparam r_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i299 (.D(o_STM32_TX_Byte_c_299), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[299]));
    defparam r_TX_Byte_i0_i299.REGSET = "RESET";
    defparam r_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i298 (.D(o_STM32_TX_Byte_c_298), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51854), .Q(r_TX_Byte[298]));
    defparam r_TX_Byte_i0_i298.REGSET = "RESET";
    defparam r_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26582_2_lut (.A(n18_adj_4698), 
            .B(n37069), .Z(n37085));
    defparam i26582_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i297 (.D(o_STM32_TX_Byte_c_297), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[297]));
    defparam r_TX_Byte_i0_i297.REGSET = "RESET";
    defparam r_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n39615), 
            .SP(n39646), .CK(i_Clk_c), .SR(n51851), .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i296 (.D(o_STM32_TX_Byte_c_296), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51853), .Q(r_TX_Byte[296]));
    defparam r_TX_Byte_i0_i296.REGSET = "RESET";
    defparam r_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i295 (.D(o_STM32_TX_Byte_c_295), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[295]));
    defparam r_TX_Byte_i0_i295.REGSET = "RESET";
    defparam r_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i294 (.D(o_STM32_TX_Byte_c_294), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[294]));
    defparam r_TX_Byte_i0_i294.REGSET = "RESET";
    defparam r_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i293 (.D(o_STM32_TX_Byte_c_293), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[293]));
    defparam r_TX_Byte_i0_i293.REGSET = "RESET";
    defparam r_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i292 (.D(o_STM32_TX_Byte_c_292), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[292]));
    defparam r_TX_Byte_i0_i292.REGSET = "RESET";
    defparam r_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i291 (.D(o_STM32_TX_Byte_c_291), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[291]));
    defparam r_TX_Byte_i0_i291.REGSET = "RESET";
    defparam r_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i290 (.D(o_STM32_TX_Byte_c_290), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[290]));
    defparam r_TX_Byte_i0_i290.REGSET = "RESET";
    defparam r_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i289 (.D(o_STM32_TX_Byte_c_289), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[289]));
    defparam r_TX_Byte_i0_i289.REGSET = "RESET";
    defparam r_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i288 (.D(o_STM32_TX_Byte_c_288), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[288]));
    defparam r_TX_Byte_i0_i288.REGSET = "RESET";
    defparam r_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i287 (.D(o_STM32_TX_Byte_c_287), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[287]));
    defparam r_TX_Byte_i0_i287.REGSET = "RESET";
    defparam r_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i286 (.D(o_STM32_TX_Byte_c_286), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[286]));
    defparam r_TX_Byte_i0_i286.REGSET = "RESET";
    defparam r_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26585_2_lut (.A(n18_adj_4698), 
            .B(n36394), .Z(n36409));
    defparam i26585_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26588_2_lut (.A(n18_adj_4698), 
            .B(n37101), .Z(n37117));
    defparam i26588_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i285 (.D(o_STM32_TX_Byte_c_285), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[285]));
    defparam r_TX_Byte_i0_i285.REGSET = "RESET";
    defparam r_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i284 (.D(o_STM32_TX_Byte_c_284), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[284]));
    defparam r_TX_Byte_i0_i284.REGSET = "RESET";
    defparam r_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i283 (.D(o_STM32_TX_Byte_c_283), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[283]));
    defparam r_TX_Byte_i0_i283.REGSET = "RESET";
    defparam r_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i282 (.D(o_STM32_TX_Byte_c_282), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[282]));
    defparam r_TX_Byte_i0_i282.REGSET = "RESET";
    defparam r_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i281 (.D(o_STM32_TX_Byte_c_281), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[281]));
    defparam r_TX_Byte_i0_i281.REGSET = "RESET";
    defparam r_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i280 (.D(o_STM32_TX_Byte_c_280), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[280]));
    defparam r_TX_Byte_i0_i280.REGSET = "RESET";
    defparam r_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i279 (.D(o_STM32_TX_Byte_c_279), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[279]));
    defparam r_TX_Byte_i0_i279.REGSET = "RESET";
    defparam r_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i278 (.D(o_STM32_TX_Byte_c_278), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[278]));
    defparam r_TX_Byte_i0_i278.REGSET = "RESET";
    defparam r_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i277 (.D(o_STM32_TX_Byte_c_277), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[277]));
    defparam r_TX_Byte_i0_i277.REGSET = "RESET";
    defparam r_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i276 (.D(o_STM32_TX_Byte_c_276), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[276]));
    defparam r_TX_Byte_i0_i276.REGSET = "RESET";
    defparam r_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i275 (.D(o_STM32_TX_Byte_c_275), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[275]));
    defparam r_TX_Byte_i0_i275.REGSET = "RESET";
    defparam r_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i274 (.D(o_STM32_TX_Byte_c_274), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[274]));
    defparam r_TX_Byte_i0_i274.REGSET = "RESET";
    defparam r_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26591_2_lut (.A(n18_adj_4698), 
            .B(n37133), .Z(n37149));
    defparam i26591_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i273 (.D(o_STM32_TX_Byte_c_273), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[273]));
    defparam r_TX_Byte_i0_i273.REGSET = "RESET";
    defparam r_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i272 (.D(o_STM32_TX_Byte_c_272), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[272]));
    defparam r_TX_Byte_i0_i272.REGSET = "RESET";
    defparam r_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i271 (.D(o_STM32_TX_Byte_c_271), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[271]));
    defparam r_TX_Byte_i0_i271.REGSET = "RESET";
    defparam r_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i270 (.D(o_STM32_TX_Byte_c_270), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[270]));
    defparam r_TX_Byte_i0_i270.REGSET = "RESET";
    defparam r_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i269 (.D(o_STM32_TX_Byte_c_269), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[269]));
    defparam r_TX_Byte_i0_i269.REGSET = "RESET";
    defparam r_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i268 (.D(o_STM32_TX_Byte_c_268), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[268]));
    defparam r_TX_Byte_i0_i268.REGSET = "RESET";
    defparam r_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i267 (.D(o_STM32_TX_Byte_c_267), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[267]));
    defparam r_TX_Byte_i0_i267.REGSET = "RESET";
    defparam r_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i266 (.D(o_STM32_TX_Byte_c_266), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[266]));
    defparam r_TX_Byte_i0_i266.REGSET = "RESET";
    defparam r_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i265 (.D(o_STM32_TX_Byte_c_265), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[265]));
    defparam r_TX_Byte_i0_i265.REGSET = "RESET";
    defparam r_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i264 (.D(o_STM32_TX_Byte_c_264), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[264]));
    defparam r_TX_Byte_i0_i264.REGSET = "RESET";
    defparam r_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i263 (.D(o_STM32_TX_Byte_c_263), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[263]));
    defparam r_TX_Byte_i0_i263.REGSET = "RESET";
    defparam r_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i262 (.D(o_STM32_TX_Byte_c_262), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[262]));
    defparam r_TX_Byte_i0_i262.REGSET = "RESET";
    defparam r_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26594_2_lut (.A(n18_adj_4698), 
            .B(n37165), .Z(n37181));
    defparam i26594_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26597_2_lut (.A(n18_adj_4698), 
            .B(n37197), .Z(n37213));
    defparam i26597_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i261 (.D(o_STM32_TX_Byte_c_261), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[261]));
    defparam r_TX_Byte_i0_i261.REGSET = "RESET";
    defparam r_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i260 (.D(o_STM32_TX_Byte_c_260), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[260]));
    defparam r_TX_Byte_i0_i260.REGSET = "RESET";
    defparam r_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i259 (.D(o_STM32_TX_Byte_c_259), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[259]));
    defparam r_TX_Byte_i0_i259.REGSET = "RESET";
    defparam r_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i258 (.D(o_STM32_TX_Byte_c_258), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[258]));
    defparam r_TX_Byte_i0_i258.REGSET = "RESET";
    defparam r_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i257 (.D(o_STM32_TX_Byte_c_257), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[257]));
    defparam r_TX_Byte_i0_i257.REGSET = "RESET";
    defparam r_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i256 (.D(o_STM32_TX_Byte_c_256), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[256]));
    defparam r_TX_Byte_i0_i256.REGSET = "RESET";
    defparam r_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i255 (.D(o_STM32_TX_Byte_c_255), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[255]));
    defparam r_TX_Byte_i0_i255.REGSET = "RESET";
    defparam r_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i254 (.D(o_STM32_TX_Byte_c_254), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[254]));
    defparam r_TX_Byte_i0_i254.REGSET = "RESET";
    defparam r_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i253 (.D(o_STM32_TX_Byte_c_253), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[253]));
    defparam r_TX_Byte_i0_i253.REGSET = "RESET";
    defparam r_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i252 (.D(o_STM32_TX_Byte_c_252), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[252]));
    defparam r_TX_Byte_i0_i252.REGSET = "RESET";
    defparam r_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i251 (.D(o_STM32_TX_Byte_c_251), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[251]));
    defparam r_TX_Byte_i0_i251.REGSET = "RESET";
    defparam r_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26600_2_lut (.A(n18_adj_4698), 
            .B(n37229), .Z(n37245));
    defparam i26600_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i250 (.D(o_STM32_TX_Byte_c_250), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[250]));
    defparam r_TX_Byte_i0_i250.REGSET = "RESET";
    defparam r_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i249 (.D(o_STM32_TX_Byte_c_249), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[249]));
    defparam r_TX_Byte_i0_i249.REGSET = "RESET";
    defparam r_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i248 (.D(o_STM32_TX_Byte_c_248), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[248]));
    defparam r_TX_Byte_i0_i248.REGSET = "RESET";
    defparam r_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i247 (.D(o_STM32_TX_Byte_c_247), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[247]));
    defparam r_TX_Byte_i0_i247.REGSET = "RESET";
    defparam r_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i246 (.D(o_STM32_TX_Byte_c_246), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[246]));
    defparam r_TX_Byte_i0_i246.REGSET = "RESET";
    defparam r_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i245 (.D(o_STM32_TX_Byte_c_245), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[245]));
    defparam r_TX_Byte_i0_i245.REGSET = "RESET";
    defparam r_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i244 (.D(o_STM32_TX_Byte_c_244), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[244]));
    defparam r_TX_Byte_i0_i244.REGSET = "RESET";
    defparam r_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i243 (.D(o_STM32_TX_Byte_c_243), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[243]));
    defparam r_TX_Byte_i0_i243.REGSET = "RESET";
    defparam r_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i242 (.D(o_STM32_TX_Byte_c_242), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[242]));
    defparam r_TX_Byte_i0_i242.REGSET = "RESET";
    defparam r_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i241 (.D(o_STM32_TX_Byte_c_241), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[241]));
    defparam r_TX_Byte_i0_i241.REGSET = "RESET";
    defparam r_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i240 (.D(o_STM32_TX_Byte_c_240), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[240]));
    defparam r_TX_Byte_i0_i240.REGSET = "RESET";
    defparam r_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i239 (.D(o_STM32_TX_Byte_c_239), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[239]));
    defparam r_TX_Byte_i0_i239.REGSET = "RESET";
    defparam r_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26603_2_lut (.A(n18_adj_4698), 
            .B(n37261), .Z(n37277));
    defparam i26603_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26606_2_lut (.A(n18_adj_4698), 
            .B(n37293), .Z(n37309));
    defparam i26606_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i238 (.D(o_STM32_TX_Byte_c_238), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[238]));
    defparam r_TX_Byte_i0_i238.REGSET = "RESET";
    defparam r_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i237 (.D(o_STM32_TX_Byte_c_237), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[237]));
    defparam r_TX_Byte_i0_i237.REGSET = "RESET";
    defparam r_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i236 (.D(o_STM32_TX_Byte_c_236), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[236]));
    defparam r_TX_Byte_i0_i236.REGSET = "RESET";
    defparam r_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i235 (.D(o_STM32_TX_Byte_c_235), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[235]));
    defparam r_TX_Byte_i0_i235.REGSET = "RESET";
    defparam r_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i234 (.D(o_STM32_TX_Byte_c_234), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[234]));
    defparam r_TX_Byte_i0_i234.REGSET = "RESET";
    defparam r_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i233 (.D(o_STM32_TX_Byte_c_233), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[233]));
    defparam r_TX_Byte_i0_i233.REGSET = "RESET";
    defparam r_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i232 (.D(o_STM32_TX_Byte_c_232), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[232]));
    defparam r_TX_Byte_i0_i232.REGSET = "RESET";
    defparam r_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i231 (.D(o_STM32_TX_Byte_c_231), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[231]));
    defparam r_TX_Byte_i0_i231.REGSET = "RESET";
    defparam r_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i230 (.D(o_STM32_TX_Byte_c_230), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[230]));
    defparam r_TX_Byte_i0_i230.REGSET = "RESET";
    defparam r_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i229 (.D(o_STM32_TX_Byte_c_229), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[229]));
    defparam r_TX_Byte_i0_i229.REGSET = "RESET";
    defparam r_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i228 (.D(o_STM32_TX_Byte_c_228), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[228]));
    defparam r_TX_Byte_i0_i228.REGSET = "RESET";
    defparam r_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i227 (.D(o_STM32_TX_Byte_c_227), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[227]));
    defparam r_TX_Byte_i0_i227.REGSET = "RESET";
    defparam r_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i226 (.D(o_STM32_TX_Byte_c_226), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[226]));
    defparam r_TX_Byte_i0_i226.REGSET = "RESET";
    defparam r_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26609_2_lut (.A(n18_adj_4698), 
            .B(n37325), .Z(n37341));
    defparam i26609_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i225 (.D(o_STM32_TX_Byte_c_225), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[225]));
    defparam r_TX_Byte_i0_i225.REGSET = "RESET";
    defparam r_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i224 (.D(o_STM32_TX_Byte_c_224), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[224]));
    defparam r_TX_Byte_i0_i224.REGSET = "RESET";
    defparam r_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i223 (.D(o_STM32_TX_Byte_c_223), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[223]));
    defparam r_TX_Byte_i0_i223.REGSET = "RESET";
    defparam r_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26612_2_lut (.A(n18_adj_4698), 
            .B(n37357), .Z(n37373));
    defparam i26612_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i222 (.D(o_STM32_TX_Byte_c_222), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[222]));
    defparam r_TX_Byte_i0_i222.REGSET = "RESET";
    defparam r_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i221 (.D(o_STM32_TX_Byte_c_221), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[221]));
    defparam r_TX_Byte_i0_i221.REGSET = "RESET";
    defparam r_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i220 (.D(o_STM32_TX_Byte_c_220), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[220]));
    defparam r_TX_Byte_i0_i220.REGSET = "RESET";
    defparam r_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i219 (.D(o_STM32_TX_Byte_c_219), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[219]));
    defparam r_TX_Byte_i0_i219.REGSET = "RESET";
    defparam r_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i218 (.D(o_STM32_TX_Byte_c_218), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[218]));
    defparam r_TX_Byte_i0_i218.REGSET = "RESET";
    defparam r_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i217 (.D(o_STM32_TX_Byte_c_217), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[217]));
    defparam r_TX_Byte_i0_i217.REGSET = "RESET";
    defparam r_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i216 (.D(o_STM32_TX_Byte_c_216), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[216]));
    defparam r_TX_Byte_i0_i216.REGSET = "RESET";
    defparam r_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i215 (.D(o_STM32_TX_Byte_c_215), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[215]));
    defparam r_TX_Byte_i0_i215.REGSET = "RESET";
    defparam r_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i214 (.D(o_STM32_TX_Byte_c_214), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[214]));
    defparam r_TX_Byte_i0_i214.REGSET = "RESET";
    defparam r_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i213 (.D(o_STM32_TX_Byte_c_213), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[213]));
    defparam r_TX_Byte_i0_i213.REGSET = "RESET";
    defparam r_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26614_2_lut (.A(n18_adj_4698), 
            .B(n41106), .Z(n36476));
    defparam i26614_2_lut.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i212 (.D(o_STM32_TX_Byte_c_212), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[212]));
    defparam r_TX_Byte_i0_i212.REGSET = "RESET";
    defparam r_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i211 (.D(o_STM32_TX_Byte_c_211), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[211]));
    defparam r_TX_Byte_i0_i211.REGSET = "RESET";
    defparam r_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i210 (.D(o_STM32_TX_Byte_c_210), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[210]));
    defparam r_TX_Byte_i0_i210.REGSET = "RESET";
    defparam r_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i209 (.D(o_STM32_TX_Byte_c_209), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[209]));
    defparam r_TX_Byte_i0_i209.REGSET = "RESET";
    defparam r_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i208 (.D(o_STM32_TX_Byte_c_208), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[208]));
    defparam r_TX_Byte_i0_i208.REGSET = "RESET";
    defparam r_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i207 (.D(o_STM32_TX_Byte_c_207), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[207]));
    defparam r_TX_Byte_i0_i207.REGSET = "RESET";
    defparam r_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i206 (.D(o_STM32_TX_Byte_c_206), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[206]));
    defparam r_TX_Byte_i0_i206.REGSET = "RESET";
    defparam r_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i205 (.D(o_STM32_TX_Byte_c_205), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[205]));
    defparam r_TX_Byte_i0_i205.REGSET = "RESET";
    defparam r_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i204 (.D(o_STM32_TX_Byte_c_204), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[204]));
    defparam r_TX_Byte_i0_i204.REGSET = "RESET";
    defparam r_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i203 (.D(o_STM32_TX_Byte_c_203), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[203]));
    defparam r_TX_Byte_i0_i203.REGSET = "RESET";
    defparam r_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i202 (.D(o_STM32_TX_Byte_c_202), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[202]));
    defparam r_TX_Byte_i0_i202.REGSET = "RESET";
    defparam r_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i201 (.D(o_STM32_TX_Byte_c_201), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[201]));
    defparam r_TX_Byte_i0_i201.REGSET = "RESET";
    defparam r_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26617_2_lut (.A(n18_adj_4699), 
            .B(n36589), .Z(n36604));
    defparam i26617_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i200 (.D(o_STM32_TX_Byte_c_200), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[200]));
    defparam r_TX_Byte_i0_i200.REGSET = "RESET";
    defparam r_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26620_2_lut (.A(n18_adj_4699), 
            .B(n36426), .Z(n36440));
    defparam i26620_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i199 (.D(o_STM32_TX_Byte_c_199), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[199]));
    defparam r_TX_Byte_i0_i199.REGSET = "RESET";
    defparam r_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i198 (.D(o_STM32_TX_Byte_c_198), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[198]));
    defparam r_TX_Byte_i0_i198.REGSET = "RESET";
    defparam r_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i197 (.D(o_STM32_TX_Byte_c_197), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[197]));
    defparam r_TX_Byte_i0_i197.REGSET = "RESET";
    defparam r_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i196 (.D(o_STM32_TX_Byte_c_196), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[196]));
    defparam r_TX_Byte_i0_i196.REGSET = "RESET";
    defparam r_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i195 (.D(o_STM32_TX_Byte_c_195), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[195]));
    defparam r_TX_Byte_i0_i195.REGSET = "RESET";
    defparam r_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i194 (.D(o_STM32_TX_Byte_c_194), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[194]));
    defparam r_TX_Byte_i0_i194.REGSET = "RESET";
    defparam r_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i193 (.D(o_STM32_TX_Byte_c_193), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[193]));
    defparam r_TX_Byte_i0_i193.REGSET = "RESET";
    defparam r_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i192 (.D(o_STM32_TX_Byte_c_192), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[192]));
    defparam r_TX_Byte_i0_i192.REGSET = "RESET";
    defparam r_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i191 (.D(o_STM32_TX_Byte_c_191), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[191]));
    defparam r_TX_Byte_i0_i191.REGSET = "RESET";
    defparam r_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i190 (.D(o_STM32_TX_Byte_c_190), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[190]));
    defparam r_TX_Byte_i0_i190.REGSET = "RESET";
    defparam r_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26623_2_lut (.A(n18_adj_4699), 
            .B(n36493), .Z(n36507));
    defparam i26623_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26626_2_lut (.A(n18_adj_4699), 
            .B(n36525), .Z(n36539));
    defparam i26626_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i189 (.D(o_STM32_TX_Byte_c_189), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[189]));
    defparam r_TX_Byte_i0_i189.REGSET = "RESET";
    defparam r_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27599_2_lut (.A(n18_adj_4694), 
            .B(n37037), .Z(n37043));
    defparam i27599_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i188 (.D(o_STM32_TX_Byte_c_188), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[188]));
    defparam r_TX_Byte_i0_i188.REGSET = "RESET";
    defparam r_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i187 (.D(o_STM32_TX_Byte_c_187), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[187]));
    defparam r_TX_Byte_i0_i187.REGSET = "RESET";
    defparam r_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i186 (.D(o_STM32_TX_Byte_c_186), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[186]));
    defparam r_TX_Byte_i0_i186.REGSET = "RESET";
    defparam r_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i185 (.D(o_STM32_TX_Byte_c_185), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[185]));
    defparam r_TX_Byte_i0_i185.REGSET = "RESET";
    defparam r_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i184 (.D(o_STM32_TX_Byte_c_184), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[184]));
    defparam r_TX_Byte_i0_i184.REGSET = "RESET";
    defparam r_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i183 (.D(o_STM32_TX_Byte_c_183), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[183]));
    defparam r_TX_Byte_i0_i183.REGSET = "RESET";
    defparam r_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i182 (.D(o_STM32_TX_Byte_c_182), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[182]));
    defparam r_TX_Byte_i0_i182.REGSET = "RESET";
    defparam r_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i181 (.D(o_STM32_TX_Byte_c_181), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[181]));
    defparam r_TX_Byte_i0_i181.REGSET = "RESET";
    defparam r_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i180 (.D(o_STM32_TX_Byte_c_180), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[180]));
    defparam r_TX_Byte_i0_i180.REGSET = "RESET";
    defparam r_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i179 (.D(o_STM32_TX_Byte_c_179), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[179]));
    defparam r_TX_Byte_i0_i179.REGSET = "RESET";
    defparam r_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i178 (.D(o_STM32_TX_Byte_c_178), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[178]));
    defparam r_TX_Byte_i0_i178.REGSET = "RESET";
    defparam r_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26629_2_lut (.A(n18_adj_4699), 
            .B(n36557), .Z(n36571));
    defparam i26629_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i177 (.D(o_STM32_TX_Byte_c_177), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[177]));
    defparam r_TX_Byte_i0_i177.REGSET = "RESET";
    defparam r_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_37  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[906]), .C(r_TX_Byte[907]), .D(r_TX_Bit_Count[1]), 
            .Z(n49843));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_37 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i176 (.D(o_STM32_TX_Byte_c_176), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[176]));
    defparam r_TX_Byte_i0_i176.REGSET = "RESET";
    defparam r_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i175 (.D(o_STM32_TX_Byte_c_175), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[175]));
    defparam r_TX_Byte_i0_i175.REGSET = "RESET";
    defparam r_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i174 (.D(o_STM32_TX_Byte_c_174), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[174]));
    defparam r_TX_Byte_i0_i174.REGSET = "RESET";
    defparam r_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i173 (.D(o_STM32_TX_Byte_c_173), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[173]));
    defparam r_TX_Byte_i0_i173.REGSET = "RESET";
    defparam r_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i172 (.D(o_STM32_TX_Byte_c_172), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[172]));
    defparam r_TX_Byte_i0_i172.REGSET = "RESET";
    defparam r_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i171 (.D(o_STM32_TX_Byte_c_171), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[171]));
    defparam r_TX_Byte_i0_i171.REGSET = "RESET";
    defparam r_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i170 (.D(o_STM32_TX_Byte_c_170), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[170]));
    defparam r_TX_Byte_i0_i170.REGSET = "RESET";
    defparam r_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i169 (.D(o_STM32_TX_Byte_c_169), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[169]));
    defparam r_TX_Byte_i0_i169.REGSET = "RESET";
    defparam r_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i168 (.D(o_STM32_TX_Byte_c_168), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[168]));
    defparam r_TX_Byte_i0_i168.REGSET = "RESET";
    defparam r_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i167 (.D(o_STM32_TX_Byte_c_167), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[167]));
    defparam r_TX_Byte_i0_i167.REGSET = "RESET";
    defparam r_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i166 (.D(o_STM32_TX_Byte_c_166), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[166]));
    defparam r_TX_Byte_i0_i166.REGSET = "RESET";
    defparam r_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26632_2_lut (.A(n18_adj_4699), 
            .B(n36621), .Z(n36636));
    defparam i26632_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26635_2_lut (.A(n18_adj_4699), 
            .B(n36653), .Z(n36668));
    defparam i26635_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i165 (.D(o_STM32_TX_Byte_c_165), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[165]));
    defparam r_TX_Byte_i0_i165.REGSET = "RESET";
    defparam r_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i164 (.D(o_STM32_TX_Byte_c_164), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[164]));
    defparam r_TX_Byte_i0_i164.REGSET = "RESET";
    defparam r_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i163 (.D(o_STM32_TX_Byte_c_163), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[163]));
    defparam r_TX_Byte_i0_i163.REGSET = "RESET";
    defparam r_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i162 (.D(o_STM32_TX_Byte_c_162), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[162]));
    defparam r_TX_Byte_i0_i162.REGSET = "RESET";
    defparam r_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i161 (.D(o_STM32_TX_Byte_c_161), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[161]));
    defparam r_TX_Byte_i0_i161.REGSET = "RESET";
    defparam r_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i160 (.D(o_STM32_TX_Byte_c_160), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[160]));
    defparam r_TX_Byte_i0_i160.REGSET = "RESET";
    defparam r_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i159 (.D(o_STM32_TX_Byte_c_159), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[159]));
    defparam r_TX_Byte_i0_i159.REGSET = "RESET";
    defparam r_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i158 (.D(o_STM32_TX_Byte_c_158), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[158]));
    defparam r_TX_Byte_i0_i158.REGSET = "RESET";
    defparam r_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i157 (.D(o_STM32_TX_Byte_c_157), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[157]));
    defparam r_TX_Byte_i0_i157.REGSET = "RESET";
    defparam r_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i156 (.D(o_STM32_TX_Byte_c_156), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[156]));
    defparam r_TX_Byte_i0_i156.REGSET = "RESET";
    defparam r_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i155 (.D(o_STM32_TX_Byte_c_155), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[155]));
    defparam r_TX_Byte_i0_i155.REGSET = "RESET";
    defparam r_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26638_2_lut (.A(n18_adj_4699), 
            .B(n36685), .Z(n36700));
    defparam i26638_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i154 (.D(o_STM32_TX_Byte_c_154), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[154]));
    defparam r_TX_Byte_i0_i154.REGSET = "RESET";
    defparam r_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i153 (.D(o_STM32_TX_Byte_c_153), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[153]));
    defparam r_TX_Byte_i0_i153.REGSET = "RESET";
    defparam r_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i152 (.D(o_STM32_TX_Byte_c_152), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[152]));
    defparam r_TX_Byte_i0_i152.REGSET = "RESET";
    defparam r_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i151 (.D(o_STM32_TX_Byte_c_151), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[151]));
    defparam r_TX_Byte_i0_i151.REGSET = "RESET";
    defparam r_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i150 (.D(o_STM32_TX_Byte_c_150), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[150]));
    defparam r_TX_Byte_i0_i150.REGSET = "RESET";
    defparam r_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i149 (.D(o_STM32_TX_Byte_c_149), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[149]));
    defparam r_TX_Byte_i0_i149.REGSET = "RESET";
    defparam r_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i148 (.D(o_STM32_TX_Byte_c_148), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[148]));
    defparam r_TX_Byte_i0_i148.REGSET = "RESET";
    defparam r_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i147 (.D(o_STM32_TX_Byte_c_147), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[147]));
    defparam r_TX_Byte_i0_i147.REGSET = "RESET";
    defparam r_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i146 (.D(o_STM32_TX_Byte_c_146), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[146]));
    defparam r_TX_Byte_i0_i146.REGSET = "RESET";
    defparam r_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i145 (.D(o_STM32_TX_Byte_c_145), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[145]));
    defparam r_TX_Byte_i0_i145.REGSET = "RESET";
    defparam r_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i144 (.D(o_STM32_TX_Byte_c_144), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[144]));
    defparam r_TX_Byte_i0_i144.REGSET = "RESET";
    defparam r_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i143 (.D(o_STM32_TX_Byte_c_143), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[143]));
    defparam r_TX_Byte_i0_i143.REGSET = "RESET";
    defparam r_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26641_2_lut (.A(n18_adj_4699), 
            .B(n36329), .Z(n36343));
    defparam i26641_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26644_2_lut (.A(n18_adj_4699), 
            .B(n36717), .Z(n36732));
    defparam i26644_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i142 (.D(o_STM32_TX_Byte_c_142), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[142]));
    defparam r_TX_Byte_i0_i142.REGSET = "RESET";
    defparam r_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(i_Clk_c), .SR(n51851), .Q(o_STM32_SPI_Clk_c));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i141 (.D(o_STM32_TX_Byte_c_141), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[141]));
    defparam r_TX_Byte_i0_i141.REGSET = "RESET";
    defparam r_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i140 (.D(o_STM32_TX_Byte_c_140), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[140]));
    defparam r_TX_Byte_i0_i140.REGSET = "RESET";
    defparam r_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i139 (.D(o_STM32_TX_Byte_c_139), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[139]));
    defparam r_TX_Byte_i0_i139.REGSET = "RESET";
    defparam r_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i138 (.D(o_STM32_TX_Byte_c_138), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[138]));
    defparam r_TX_Byte_i0_i138.REGSET = "RESET";
    defparam r_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i137 (.D(o_STM32_TX_Byte_c_137), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[137]));
    defparam r_TX_Byte_i0_i137.REGSET = "RESET";
    defparam r_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i136 (.D(o_STM32_TX_Byte_c_136), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[136]));
    defparam r_TX_Byte_i0_i136.REGSET = "RESET";
    defparam r_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i135 (.D(o_STM32_TX_Byte_c_135), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[135]));
    defparam r_TX_Byte_i0_i135.REGSET = "RESET";
    defparam r_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i134 (.D(o_STM32_TX_Byte_c_134), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[134]));
    defparam r_TX_Byte_i0_i134.REGSET = "RESET";
    defparam r_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i133 (.D(o_STM32_TX_Byte_c_133), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[133]));
    defparam r_TX_Byte_i0_i133.REGSET = "RESET";
    defparam r_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i132 (.D(o_STM32_TX_Byte_c_132), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[132]));
    defparam r_TX_Byte_i0_i132.REGSET = "RESET";
    defparam r_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i131 (.D(o_STM32_TX_Byte_c_131), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[131]));
    defparam r_TX_Byte_i0_i131.REGSET = "RESET";
    defparam r_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i130 (.D(o_STM32_TX_Byte_c_130), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[130]));
    defparam r_TX_Byte_i0_i130.REGSET = "RESET";
    defparam r_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26647_2_lut (.A(n18_adj_4699), 
            .B(n36749), .Z(n36764));
    defparam i26647_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i129 (.D(o_STM32_TX_Byte_c_129), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[129]));
    defparam r_TX_Byte_i0_i129.REGSET = "RESET";
    defparam r_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i128 (.D(o_STM32_TX_Byte_c_128), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[128]));
    defparam r_TX_Byte_i0_i128.REGSET = "RESET";
    defparam r_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i127 (.D(o_STM32_TX_Byte_c_127), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[127]));
    defparam r_TX_Byte_i0_i127.REGSET = "RESET";
    defparam r_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i126 (.D(o_STM32_TX_Byte_c_126), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[126]));
    defparam r_TX_Byte_i0_i126.REGSET = "RESET";
    defparam r_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i125 (.D(o_STM32_TX_Byte_c_125), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[125]));
    defparam r_TX_Byte_i0_i125.REGSET = "RESET";
    defparam r_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i124 (.D(o_STM32_TX_Byte_c_124), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[124]));
    defparam r_TX_Byte_i0_i124.REGSET = "RESET";
    defparam r_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i123 (.D(o_STM32_TX_Byte_c_123), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[123]));
    defparam r_TX_Byte_i0_i123.REGSET = "RESET";
    defparam r_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i122 (.D(o_STM32_TX_Byte_c_122), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[122]));
    defparam r_TX_Byte_i0_i122.REGSET = "RESET";
    defparam r_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i121 (.D(o_STM32_TX_Byte_c_121), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[121]));
    defparam r_TX_Byte_i0_i121.REGSET = "RESET";
    defparam r_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i120 (.D(o_STM32_TX_Byte_c_120), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[120]));
    defparam r_TX_Byte_i0_i120.REGSET = "RESET";
    defparam r_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i119 (.D(o_STM32_TX_Byte_c_119), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[119]));
    defparam r_TX_Byte_i0_i119.REGSET = "RESET";
    defparam r_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i118 (.D(o_STM32_TX_Byte_c_118), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[118]));
    defparam r_TX_Byte_i0_i118.REGSET = "RESET";
    defparam r_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i117 (.D(o_STM32_TX_Byte_c_117), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[117]));
    defparam r_TX_Byte_i0_i117.REGSET = "RESET";
    defparam r_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26650_2_lut (.A(n18_adj_4699), 
            .B(n36781), .Z(n36796));
    defparam i26650_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26653_2_lut (.A(n18_adj_4699), 
            .B(n36813), .Z(n36828));
    defparam i26653_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i116 (.D(o_STM32_TX_Byte_c_116), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[116]));
    defparam r_TX_Byte_i0_i116.REGSET = "RESET";
    defparam r_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i115 (.D(o_STM32_TX_Byte_c_115), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[115]));
    defparam r_TX_Byte_i0_i115.REGSET = "RESET";
    defparam r_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i114 (.D(o_STM32_TX_Byte_c_114), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[114]));
    defparam r_TX_Byte_i0_i114.REGSET = "RESET";
    defparam r_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i113 (.D(o_STM32_TX_Byte_c_113), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[113]));
    defparam r_TX_Byte_i0_i113.REGSET = "RESET";
    defparam r_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i112 (.D(o_STM32_TX_Byte_c_112), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[112]));
    defparam r_TX_Byte_i0_i112.REGSET = "RESET";
    defparam r_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i111 (.D(o_STM32_TX_Byte_c_111), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[111]));
    defparam r_TX_Byte_i0_i111.REGSET = "RESET";
    defparam r_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i110 (.D(o_STM32_TX_Byte_c_110), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[110]));
    defparam r_TX_Byte_i0_i110.REGSET = "RESET";
    defparam r_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i109 (.D(o_STM32_TX_Byte_c_109), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[109]));
    defparam r_TX_Byte_i0_i109.REGSET = "RESET";
    defparam r_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i108 (.D(o_STM32_TX_Byte_c_108), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[108]));
    defparam r_TX_Byte_i0_i108.REGSET = "RESET";
    defparam r_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i107 (.D(o_STM32_TX_Byte_c_107), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[107]));
    defparam r_TX_Byte_i0_i107.REGSET = "RESET";
    defparam r_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i106 (.D(o_STM32_TX_Byte_c_106), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[106]));
    defparam r_TX_Byte_i0_i106.REGSET = "RESET";
    defparam r_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i105 (.D(o_STM32_TX_Byte_c_105), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[105]));
    defparam r_TX_Byte_i0_i105.REGSET = "RESET";
    defparam r_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26656_2_lut (.A(n18_adj_4699), 
            .B(n36845), .Z(n36860));
    defparam i26656_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i104 (.D(o_STM32_TX_Byte_c_104), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[104]));
    defparam r_TX_Byte_i0_i104.REGSET = "RESET";
    defparam r_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i103 (.D(o_STM32_TX_Byte_c_103), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[103]));
    defparam r_TX_Byte_i0_i103.REGSET = "RESET";
    defparam r_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i102 (.D(o_STM32_TX_Byte_c_102), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[102]));
    defparam r_TX_Byte_i0_i102.REGSET = "RESET";
    defparam r_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i101 (.D(o_STM32_TX_Byte_c_101), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[101]));
    defparam r_TX_Byte_i0_i101.REGSET = "RESET";
    defparam r_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i100 (.D(o_STM32_TX_Byte_c_100), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[100]));
    defparam r_TX_Byte_i0_i100.REGSET = "RESET";
    defparam r_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i99 (.D(o_STM32_TX_Byte_c_99), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[99]));
    defparam r_TX_Byte_i0_i99.REGSET = "RESET";
    defparam r_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i98 (.D(o_STM32_TX_Byte_c_98), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[98]));
    defparam r_TX_Byte_i0_i98.REGSET = "RESET";
    defparam r_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i97 (.D(o_STM32_TX_Byte_c_97), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[97]));
    defparam r_TX_Byte_i0_i97.REGSET = "RESET";
    defparam r_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i96 (.D(o_STM32_TX_Byte_c_96), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[96]));
    defparam r_TX_Byte_i0_i96.REGSET = "RESET";
    defparam r_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i95 (.D(o_STM32_TX_Byte_c_95), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[95]));
    defparam r_TX_Byte_i0_i95.REGSET = "RESET";
    defparam r_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i94 (.D(o_STM32_TX_Byte_c_94), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[94]));
    defparam r_TX_Byte_i0_i94.REGSET = "RESET";
    defparam r_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i93 (.D(o_STM32_TX_Byte_c_93), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[93]));
    defparam r_TX_Byte_i0_i93.REGSET = "RESET";
    defparam r_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26659_2_lut (.A(n18_adj_4699), 
            .B(n36877), .Z(n36892));
    defparam i26659_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26662_2_lut (.A(n18_adj_4699), 
            .B(n36909), .Z(n36924));
    defparam i26662_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i92 (.D(o_STM32_TX_Byte_c_92), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[92]));
    defparam r_TX_Byte_i0_i92.REGSET = "RESET";
    defparam r_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i91 (.D(o_STM32_TX_Byte_c_91), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[91]));
    defparam r_TX_Byte_i0_i91.REGSET = "RESET";
    defparam r_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i90 (.D(o_STM32_TX_Byte_c_90), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[90]));
    defparam r_TX_Byte_i0_i90.REGSET = "RESET";
    defparam r_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i89 (.D(o_STM32_TX_Byte_c_89), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[89]));
    defparam r_TX_Byte_i0_i89.REGSET = "RESET";
    defparam r_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i88 (.D(o_STM32_TX_Byte_c_88), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[88]));
    defparam r_TX_Byte_i0_i88.REGSET = "RESET";
    defparam r_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i87 (.D(o_STM32_TX_Byte_c_87), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[87]));
    defparam r_TX_Byte_i0_i87.REGSET = "RESET";
    defparam r_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i86 (.D(o_STM32_TX_Byte_c_86), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[86]));
    defparam r_TX_Byte_i0_i86.REGSET = "RESET";
    defparam r_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i85 (.D(o_STM32_TX_Byte_c_85), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[85]));
    defparam r_TX_Byte_i0_i85.REGSET = "RESET";
    defparam r_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i84 (.D(o_STM32_TX_Byte_c_84), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[84]));
    defparam r_TX_Byte_i0_i84.REGSET = "RESET";
    defparam r_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i83 (.D(o_STM32_TX_Byte_c_83), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[83]));
    defparam r_TX_Byte_i0_i83.REGSET = "RESET";
    defparam r_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i82 (.D(o_STM32_TX_Byte_c_82), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[82]));
    defparam r_TX_Byte_i0_i82.REGSET = "RESET";
    defparam r_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i81 (.D(o_STM32_TX_Byte_c_81), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[81]));
    defparam r_TX_Byte_i0_i81.REGSET = "RESET";
    defparam r_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i80 (.D(o_STM32_TX_Byte_c_80), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[80]));
    defparam r_TX_Byte_i0_i80.REGSET = "RESET";
    defparam r_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26665_2_lut (.A(n18_adj_4699), 
            .B(n36941), .Z(n36956));
    defparam i26665_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i79 (.D(o_STM32_TX_Byte_c_79), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[79]));
    defparam r_TX_Byte_i0_i79.REGSET = "RESET";
    defparam r_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i78 (.D(o_STM32_TX_Byte_c_78), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[78]));
    defparam r_TX_Byte_i0_i78.REGSET = "RESET";
    defparam r_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26668_2_lut (.A(n18_adj_4699), 
            .B(n36973), .Z(n36988));
    defparam i26668_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i77 (.D(o_STM32_TX_Byte_c_77), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[77]));
    defparam r_TX_Byte_i0_i77.REGSET = "RESET";
    defparam r_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i76 (.D(o_STM32_TX_Byte_c_76), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[76]));
    defparam r_TX_Byte_i0_i76.REGSET = "RESET";
    defparam r_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i75 (.D(o_STM32_TX_Byte_c_75), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[75]));
    defparam r_TX_Byte_i0_i75.REGSET = "RESET";
    defparam r_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i74 (.D(o_STM32_TX_Byte_c_74), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[74]));
    defparam r_TX_Byte_i0_i74.REGSET = "RESET";
    defparam r_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i73 (.D(o_STM32_TX_Byte_c_73), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[73]));
    defparam r_TX_Byte_i0_i73.REGSET = "RESET";
    defparam r_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i72 (.D(o_STM32_TX_Byte_c_72), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[72]));
    defparam r_TX_Byte_i0_i72.REGSET = "RESET";
    defparam r_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i71 (.D(o_STM32_TX_Byte_c_71), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[71]));
    defparam r_TX_Byte_i0_i71.REGSET = "RESET";
    defparam r_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i70 (.D(o_STM32_TX_Byte_c_70), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[70]));
    defparam r_TX_Byte_i0_i70.REGSET = "RESET";
    defparam r_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i69 (.D(o_STM32_TX_Byte_c_69), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[69]));
    defparam r_TX_Byte_i0_i69.REGSET = "RESET";
    defparam r_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i68 (.D(o_STM32_TX_Byte_c_68), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[68]));
    defparam r_TX_Byte_i0_i68.REGSET = "RESET";
    defparam r_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i67 (.D(o_STM32_TX_Byte_c_67), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[67]));
    defparam r_TX_Byte_i0_i67.REGSET = "RESET";
    defparam r_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26671_2_lut (.A(n18_adj_4699), 
            .B(n37005), .Z(n37020));
    defparam i26671_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26674_2_lut (.A(n18_adj_4699), 
            .B(n37037), .Z(n37052));
    defparam i26674_2_lut.INIT = "0x1111";
    FA2 sub_2148_add_2_add_5_3 (.A0(GND_net), .B0(r_TX_Bit_Count[1]), .C0(VCC_net), 
        .D0(n42900), .CI0(n42900), .A1(GND_net), .B1(r_TX_Bit_Count[2]), 
        .C1(VCC_net), .D1(n51808), .CI1(n51808), .CO0(n51808), .CO1(n42902), 
        .S0(n57[1]), .S1(n57[2]));
    defparam sub_2148_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_2148_add_2_add_5_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i66 (.D(o_STM32_TX_Byte_c_66), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[66]));
    defparam r_TX_Byte_i0_i66.REGSET = "RESET";
    defparam r_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i65 (.D(o_STM32_TX_Byte_c_65), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[65]));
    defparam r_TX_Byte_i0_i65.REGSET = "RESET";
    defparam r_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i64 (.D(o_STM32_TX_Byte_c_64), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[64]));
    defparam r_TX_Byte_i0_i64.REGSET = "RESET";
    defparam r_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i63 (.D(o_STM32_TX_Byte_c_63), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[63]));
    defparam r_TX_Byte_i0_i63.REGSET = "RESET";
    defparam r_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i62 (.D(o_STM32_TX_Byte_c_62), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[62]));
    defparam r_TX_Byte_i0_i62.REGSET = "RESET";
    defparam r_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i61 (.D(o_STM32_TX_Byte_c_61), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[61]));
    defparam r_TX_Byte_i0_i61.REGSET = "RESET";
    defparam r_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i60 (.D(o_STM32_TX_Byte_c_60), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[60]));
    defparam r_TX_Byte_i0_i60.REGSET = "RESET";
    defparam r_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i59 (.D(o_STM32_TX_Byte_c_59), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[59]));
    defparam r_TX_Byte_i0_i59.REGSET = "RESET";
    defparam r_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i58 (.D(o_STM32_TX_Byte_c_58), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[58]));
    defparam r_TX_Byte_i0_i58.REGSET = "RESET";
    defparam r_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i57 (.D(o_STM32_TX_Byte_c_57), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[57]));
    defparam r_TX_Byte_i0_i57.REGSET = "RESET";
    defparam r_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i56 (.D(o_STM32_TX_Byte_c_56), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[56]));
    defparam r_TX_Byte_i0_i56.REGSET = "RESET";
    defparam r_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i55 (.D(o_STM32_TX_Byte_c_55), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[55]));
    defparam r_TX_Byte_i0_i55.REGSET = "RESET";
    defparam r_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26677_2_lut (.A(n18_adj_4699), 
            .B(n37069), .Z(n37084));
    defparam i26677_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i54 (.D(o_STM32_TX_Byte_c_54), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[54]));
    defparam r_TX_Byte_i0_i54.REGSET = "RESET";
    defparam r_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i53 (.D(o_STM32_TX_Byte_c_53), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[53]));
    defparam r_TX_Byte_i0_i53.REGSET = "RESET";
    defparam r_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i52 (.D(o_STM32_TX_Byte_c_52), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[52]));
    defparam r_TX_Byte_i0_i52.REGSET = "RESET";
    defparam r_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i51 (.D(o_STM32_TX_Byte_c_51), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[51]));
    defparam r_TX_Byte_i0_i51.REGSET = "RESET";
    defparam r_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i50 (.D(o_STM32_TX_Byte_c_50), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51851), .Q(r_TX_Byte[50]));
    defparam r_TX_Byte_i0_i50.REGSET = "RESET";
    defparam r_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i49 (.D(o_STM32_TX_Byte_c_49), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[49]));
    defparam r_TX_Byte_i0_i49.REGSET = "RESET";
    defparam r_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i48 (.D(o_STM32_TX_Byte_c_48), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[48]));
    defparam r_TX_Byte_i0_i48.REGSET = "RESET";
    defparam r_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i47 (.D(o_STM32_TX_Byte_c_47), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[47]));
    defparam r_TX_Byte_i0_i47.REGSET = "RESET";
    defparam r_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i46 (.D(o_STM32_TX_Byte_c_46), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[46]));
    defparam r_TX_Byte_i0_i46.REGSET = "RESET";
    defparam r_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i45 (.D(o_STM32_TX_Byte_c_45), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[45]));
    defparam r_TX_Byte_i0_i45.REGSET = "RESET";
    defparam r_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i44 (.D(o_STM32_TX_Byte_c_44), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[44]));
    defparam r_TX_Byte_i0_i44.REGSET = "RESET";
    defparam r_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i43 (.D(o_STM32_TX_Byte_c_43), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[43]));
    defparam r_TX_Byte_i0_i43.REGSET = "RESET";
    defparam r_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i42 (.D(o_STM32_TX_Byte_c_42), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[42]));
    defparam r_TX_Byte_i0_i42.REGSET = "RESET";
    defparam r_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26680_2_lut (.A(n18_adj_4699), 
            .B(n36394), .Z(n36408));
    defparam i26680_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26683_2_lut (.A(n18_adj_4699), 
            .B(n37101), .Z(n37116));
    defparam i26683_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i41 (.D(o_STM32_TX_Byte_c_41), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[41]));
    defparam r_TX_Byte_i0_i41.REGSET = "RESET";
    defparam r_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i40 (.D(o_STM32_TX_Byte_c_40), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[40]));
    defparam r_TX_Byte_i0_i40.REGSET = "RESET";
    defparam r_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i39 (.D(o_STM32_TX_Byte_c_39), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[39]));
    defparam r_TX_Byte_i0_i39.REGSET = "RESET";
    defparam r_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i38 (.D(o_STM32_TX_Byte_c_38), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[38]));
    defparam r_TX_Byte_i0_i38.REGSET = "RESET";
    defparam r_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i37 (.D(o_STM32_TX_Byte_c_37), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[37]));
    defparam r_TX_Byte_i0_i37.REGSET = "RESET";
    defparam r_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i36 (.D(o_STM32_TX_Byte_c_36), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[36]));
    defparam r_TX_Byte_i0_i36.REGSET = "RESET";
    defparam r_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i35 (.D(o_STM32_TX_Byte_c_35), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[35]));
    defparam r_TX_Byte_i0_i35.REGSET = "RESET";
    defparam r_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i34 (.D(o_STM32_TX_Byte_c_34), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[34]));
    defparam r_TX_Byte_i0_i34.REGSET = "RESET";
    defparam r_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i33 (.D(o_STM32_TX_Byte_c_33), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[33]));
    defparam r_TX_Byte_i0_i33.REGSET = "RESET";
    defparam r_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i32 (.D(o_STM32_TX_Byte_c_32), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[32]));
    defparam r_TX_Byte_i0_i32.REGSET = "RESET";
    defparam r_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i31 (.D(o_STM32_TX_Byte_c_31), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[31]));
    defparam r_TX_Byte_i0_i31.REGSET = "RESET";
    defparam r_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i30 (.D(o_STM32_TX_Byte_c_30), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[30]));
    defparam r_TX_Byte_i0_i30.REGSET = "RESET";
    defparam r_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i29 (.D(o_STM32_TX_Byte_c_29), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[29]));
    defparam r_TX_Byte_i0_i29.REGSET = "RESET";
    defparam r_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i28 (.D(o_STM32_TX_Byte_c_28), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[28]));
    defparam r_TX_Byte_i0_i28.REGSET = "RESET";
    defparam r_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26686_2_lut (.A(n18_adj_4699), 
            .B(n37133), .Z(n37148));
    defparam i26686_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i27 (.D(o_STM32_TX_Byte_c_27), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[27]));
    defparam r_TX_Byte_i0_i27.REGSET = "RESET";
    defparam r_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i26 (.D(o_STM32_TX_Byte_c_26), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[26]));
    defparam r_TX_Byte_i0_i26.REGSET = "RESET";
    defparam r_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i25 (.D(o_STM32_TX_Byte_c_25), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[25]));
    defparam r_TX_Byte_i0_i25.REGSET = "RESET";
    defparam r_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i24 (.D(o_STM32_TX_Byte_c_24), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[24]));
    defparam r_TX_Byte_i0_i24.REGSET = "RESET";
    defparam r_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i23 (.D(o_STM32_TX_Byte_c_23), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[23]));
    defparam r_TX_Byte_i0_i23.REGSET = "RESET";
    defparam r_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i22 (.D(o_STM32_TX_Byte_c_22), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[22]));
    defparam r_TX_Byte_i0_i22.REGSET = "RESET";
    defparam r_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i21 (.D(o_STM32_TX_Byte_c_21), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[21]));
    defparam r_TX_Byte_i0_i21.REGSET = "RESET";
    defparam r_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i20 (.D(o_STM32_TX_Byte_c_20), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[20]));
    defparam r_TX_Byte_i0_i20.REGSET = "RESET";
    defparam r_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i19 (.D(o_STM32_TX_Byte_c_19), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[19]));
    defparam r_TX_Byte_i0_i19.REGSET = "RESET";
    defparam r_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i18 (.D(o_STM32_TX_Byte_c_18), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[18]));
    defparam r_TX_Byte_i0_i18.REGSET = "RESET";
    defparam r_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i17 (.D(o_STM32_TX_Byte_c_17), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[17]));
    defparam r_TX_Byte_i0_i17.REGSET = "RESET";
    defparam r_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i16 (.D(o_STM32_TX_Byte_c_16), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[16]));
    defparam r_TX_Byte_i0_i16.REGSET = "RESET";
    defparam r_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(o_STM32_TX_Byte_c_15), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(o_STM32_TX_Byte_c_14), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26689_2_lut (.A(n18_adj_4699), 
            .B(n37165), .Z(n37180));
    defparam i26689_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26692_2_lut (.A(n18_adj_4699), 
            .B(n37197), .Z(n37212));
    defparam i26692_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(o_STM32_TX_Byte_c_13), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(o_STM32_TX_Byte_c_12), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(o_STM32_TX_Byte_c_11), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(o_STM32_TX_Byte_c_10), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(o_STM32_TX_Byte_c_9), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(o_STM32_TX_Byte_c_8), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(o_STM32_TX_Byte_c_7), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(o_STM32_TX_Byte_c_6), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(o_STM32_TX_Byte_c_5), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(o_STM32_TX_Byte_c_4), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(o_STM32_TX_Byte_c_3), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(o_STM32_TX_Byte_c_2), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(o_STM32_TX_Byte_c_1), 
            .SP(maxfan_replicated_net_49), .CK(i_Clk_c), .SR(n51851), 
            .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26695_2_lut (.A(n18_adj_4699), 
            .B(n37229), .Z(n37244));
    defparam i26695_2_lut.INIT = "0x1111";
    FA2 sub_2148_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(r_TX_Bit_Count[0]), .C1(VCC_net), .D1(n51640), 
        .CI1(n51640), .CO0(n51640), .CO1(n42900), .S1(n57[0]));
    defparam sub_2148_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_2148_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49843_bdd_4_lut (.A(n49843), 
            .B(r_TX_Byte[905]), .C(r_TX_Byte[904]), .D(r_TX_Bit_Count[1]), 
            .Z(n49846));
    defparam n49843_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n39645), 
            .SP(n39646), .CK(i_Clk_c), .SR(n51850), .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26698_2_lut (.A(n18_adj_4699), 
            .B(n37261), .Z(n37276));
    defparam i26698_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26701_2_lut (.A(n18_adj_4699), 
            .B(n37293), .Z(n37308));
    defparam i26701_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26704_2_lut (.A(n18_adj_4699), 
            .B(n37325), .Z(n37340));
    defparam i26704_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26707_2_lut (.A(n18_adj_4699), 
            .B(n37357), .Z(n37372));
    defparam i26707_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+!(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26709_2_lut (.A(n18_adj_4699), 
            .B(n41106), .Z(n36475));
    defparam i26709_2_lut.INIT = "0x4444";
    FA2 sub_2149_add_2_add_5_11 (.A0(GND_net), .B0(r_RX_Bit_Count[9]), .C0(VCC_net), 
        .D0(n42896), .CI0(n42896), .A1(GND_net), .B1(r_RX_Bit_Count[10]), 
        .C1(VCC_net), .D1(n51835), .CI1(n51835), .CO0(n51835), .S0(n62[9]), 
        .S1(n62[10]));
    defparam sub_2149_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_2149_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26712_2_lut (.A(n18), 
            .B(n36589), .Z(n36603));
    defparam i26712_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26715_2_lut (.A(n18), 
            .B(n36426), .Z(n36439));
    defparam i26715_2_lut.INIT = "0x1111";
    FA2 sub_2149_add_2_add_5_9 (.A0(GND_net), .B0(r_RX_Bit_Count[7]), .C0(VCC_net), 
        .D0(n42894), .CI0(n42894), .A1(GND_net), .B1(r_RX_Bit_Count[8]), 
        .C1(VCC_net), .D1(n51832), .CI1(n51832), .CO0(n51832), .CO1(n42896), 
        .S0(n62[7]), .S1(n62[8]));
    defparam sub_2149_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_2149_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26718_2_lut (.A(n18), 
            .B(n36493), .Z(n36506));
    defparam i26718_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26721_2_lut (.A(n18), 
            .B(n36525), .Z(n36538));
    defparam i26721_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26724_2_lut (.A(n18), 
            .B(n36557), .Z(n36570));
    defparam i26724_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26727_2_lut (.A(n18), 
            .B(n36621), .Z(n36635));
    defparam i26727_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26730_2_lut (.A(n18), 
            .B(n36653), .Z(n36667));
    defparam i26730_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26733_2_lut (.A(n18), 
            .B(n36685), .Z(n36699));
    defparam i26733_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26736_2_lut (.A(n18), 
            .B(n36329), .Z(n36342));
    defparam i26736_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27608_2_lut (.A(n18_adj_4694), 
            .B(n37069), .Z(n37075));
    defparam i27608_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26739_2_lut (.A(n18), 
            .B(n36717), .Z(n36731));
    defparam i26739_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26742_2_lut (.A(n18), 
            .B(n36749), .Z(n36763));
    defparam i26742_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26745_2_lut (.A(n18), 
            .B(n36781), .Z(n36795));
    defparam i26745_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27611_2_lut (.A(n18_adj_4694), 
            .B(n36394), .Z(n36399));
    defparam i27611_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26748_2_lut (.A(n18), 
            .B(n36813), .Z(n36827));
    defparam i26748_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26751_2_lut (.A(n18), 
            .B(n36845), .Z(n36859));
    defparam i26751_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26754_2_lut (.A(n18), 
            .B(n36877), .Z(n36891));
    defparam i26754_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_7  (.A(r_TX_Bit_Count[2]), 
            .B(n49708), .C(n44877), .D(r_TX_Bit_Count[3]), .Z(n49837));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26757_2_lut (.A(n18), 
            .B(n36909), .Z(n36923));
    defparam i26757_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26760_2_lut (.A(n18), 
            .B(n36941), .Z(n36955));
    defparam i26760_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26763_2_lut (.A(n18), 
            .B(n36973), .Z(n36987));
    defparam i26763_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26766_2_lut (.A(n18), 
            .B(n37005), .Z(n37019));
    defparam i26766_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26769_2_lut (.A(n18), 
            .B(n37037), .Z(n37051));
    defparam i26769_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26772_2_lut (.A(n18), 
            .B(n37069), .Z(n37083));
    defparam i26772_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26775_2_lut (.A(n18), 
            .B(n36394), .Z(n36407));
    defparam i26775_2_lut.INIT = "0x1111";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49837_bdd_4_lut (.A(n49837), 
            .B(n44871), .C(n49696), .D(r_TX_Bit_Count[3]), .Z(n49840));
    defparam n49837_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27614_2_lut (.A(n18_adj_4694), 
            .B(n37101), .Z(n37107));
    defparam i27614_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26778_2_lut (.A(n18), 
            .B(n37101), .Z(n37115));
    defparam i26778_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26781_2_lut (.A(n18), 
            .B(n37133), .Z(n37147));
    defparam i26781_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26784_2_lut (.A(n18), 
            .B(n37165), .Z(n37179));
    defparam i26784_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26787_2_lut (.A(n18), 
            .B(n37197), .Z(n37211));
    defparam i26787_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26790_2_lut (.A(n18), 
            .B(n37229), .Z(n37243));
    defparam i26790_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26793_2_lut (.A(n18), 
            .B(n37261), .Z(n37275));
    defparam i26793_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_3  (.A(r_TX_Bit_Count[5]), 
            .B(n44845), .C(n44875), .D(r_TX_Bit_Count[6]), .Z(n49831));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49831_bdd_4_lut (.A(n49831), 
            .B(n45271), .C(n49504), .D(r_TX_Bit_Count[6]), .Z(n49834));
    defparam n49831_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[1018]), .C(r_TX_Byte[1019]), .D(r_TX_Bit_Count[1]), 
            .Z(n51037));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n51037_bdd_4_lut (.A(n51037), 
            .B(r_TX_Byte[1017]), .C(r_TX_Byte[1016]), .D(r_TX_Bit_Count[1]), 
            .Z(n51040));
    defparam n51037_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27617_2_lut (.A(n18_adj_4694), 
            .B(n37133), .Z(n37139));
    defparam i27617_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_191  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[726]), .C(r_TX_Byte[727]), .D(r_TX_Bit_Count[1]), 
            .Z(n51031));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_191 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n51031_bdd_4_lut (.A(n51031), 
            .B(r_TX_Byte[725]), .C(r_TX_Byte[724]), .D(r_TX_Bit_Count[1]), 
            .Z(n51034));
    defparam n51031_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27620_2_lut (.A(n18_adj_4694), 
            .B(n37165), .Z(n37171));
    defparam i27620_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27623_2_lut (.A(n18_adj_4694), 
            .B(n37197), .Z(n37203));
    defparam i27623_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut  (.A(r_TX_Bit_Count[3]), 
            .B(n49498), .C(n49468), .D(r_TX_Bit_Count[4]), .Z(n51025));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27626_2_lut (.A(n18_adj_4694), 
            .B(n37229), .Z(n37235));
    defparam i27626_2_lut.INIT = "0x1111";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n51025_bdd_4_lut (.A(n51025), 
            .B(n49522), .C(n49546), .D(r_TX_Bit_Count[4]), .Z(n45271));
    defparam n51025_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27629_2_lut (.A(n18_adj_4694), 
            .B(n37261), .Z(n37267));
    defparam i27629_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_190  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[862]), .C(r_TX_Byte[863]), .D(r_TX_Bit_Count[1]), 
            .Z(n51019));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_190 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n51019_bdd_4_lut (.A(n51019), 
            .B(r_TX_Byte[861]), .C(r_TX_Byte[860]), .D(r_TX_Bit_Count[1]), 
            .Z(n51022));
    defparam n51019_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27632_2_lut (.A(n18_adj_4694), 
            .B(n37293), .Z(n37299));
    defparam i27632_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_189  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[10]), .C(r_TX_Byte[11]), .D(r_TX_Bit_Count[1]), 
            .Z(n51013));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_189 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n51013_bdd_4_lut (.A(n51013), 
            .B(r_TX_Byte[9]), .C(r_TX_Byte[8]), .D(r_TX_Bit_Count[1]), 
            .Z(n45311));
    defparam n51013_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27635_2_lut (.A(n18_adj_4694), 
            .B(n37325), .Z(n37331));
    defparam i27635_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_188  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[870]), .C(r_TX_Byte[871]), .D(r_TX_Bit_Count[1]), 
            .Z(n51007));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_188 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n51007_bdd_4_lut (.A(n51007), 
            .B(r_TX_Byte[869]), .C(r_TX_Byte[868]), .D(r_TX_Bit_Count[1]), 
            .Z(n44916));
    defparam n51007_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_36  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[898]), .C(r_TX_Byte[899]), .D(r_TX_Bit_Count[1]), 
            .Z(n49825));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_36 .INIT = "0xe4aa";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27638_2_lut (.A(n18_adj_4694), 
            .B(n37357), .Z(n37363));
    defparam i27638_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n26), .C(n27), .D(r_TX_Bit_Count[2]), .Z(n51001));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n51001_bdd_4_lut (.A(n51001), 
            .B(n24), .C(n23), .D(r_TX_Bit_Count[2]), .Z(n51004));
    defparam n51001_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_187  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[446]), .C(r_TX_Byte[447]), .D(r_TX_Bit_Count[1]), 
            .Z(n50995));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_187 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50995_bdd_4_lut (.A(n50995), 
            .B(r_TX_Byte[445]), .C(r_TX_Byte[444]), .D(r_TX_Bit_Count[1]), 
            .Z(n44919));
    defparam n50995_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_2149_add_2_add_5_7 (.A0(GND_net), .B0(r_RX_Bit_Count[5]), .C0(VCC_net), 
        .D0(n42892), .CI0(n42892), .A1(GND_net), .B1(r_RX_Bit_Count[6]), 
        .C1(VCC_net), .D1(n51829), .CI1(n51829), .CO0(n51829), .CO1(n42894), 
        .S0(n62[5]), .S1(n62[6]));
    defparam sub_2149_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_2149_add_2_add_5_7.INIT1 = "0xc33c";
    FA2 sub_2149_add_2_add_5_5 (.A0(GND_net), .B0(r_RX_Bit_Count[3]), .C0(VCC_net), 
        .D0(n42890), .CI0(n42890), .A1(GND_net), .B1(r_RX_Bit_Count[4]), 
        .C1(VCC_net), .D1(n51826), .CI1(n51826), .CO0(n51826), .CO1(n42892), 
        .S0(n62[3]), .S1(n62[4]));
    defparam sub_2149_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_2149_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49825_bdd_4_lut (.A(n49825), 
            .B(r_TX_Byte[897]), .C(r_TX_Byte[896]), .D(r_TX_Bit_Count[1]), 
            .Z(n49828));
    defparam n49825_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_186  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[46]), .C(r_TX_Byte[47]), .D(r_TX_Bit_Count[1]), 
            .Z(n50989));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_186 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50989_bdd_4_lut (.A(n50989), 
            .B(r_TX_Byte[45]), .C(r_TX_Byte[44]), .D(r_TX_Bit_Count[1]), 
            .Z(n44808));
    defparam n50989_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+!(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i27640_2_lut (.A(n18_adj_4694), 
            .B(n41106), .Z(n36466));
    defparam i27640_2_lut.INIT = "0x4444";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_185  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[878]), .C(r_TX_Byte[879]), .D(r_TX_Bit_Count[1]), 
            .Z(n50983));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_185 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50983_bdd_4_lut (.A(n50983), 
            .B(r_TX_Byte[877]), .C(r_TX_Byte[876]), .D(r_TX_Bit_Count[1]), 
            .Z(n44922));
    defparam n50983_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_35  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[890]), .C(r_TX_Byte[891]), .D(r_TX_Bit_Count[1]), 
            .Z(n49819));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_35 .INIT = "0xe4aa";
    FA2 sub_2149_add_2_add_5_3 (.A0(GND_net), .B0(r_RX_Bit_Count[1]), .C0(VCC_net), 
        .D0(n42888), .CI0(n42888), .A1(GND_net), .B1(r_RX_Bit_Count[2]), 
        .C1(VCC_net), .D1(n51823), .CI1(n51823), .CO0(n51823), .CO1(n42890), 
        .S0(n62[1]), .S1(n62[2]));
    defparam sub_2149_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_2149_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_184  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[70]), .C(r_TX_Byte[71]), .D(r_TX_Bit_Count[1]), 
            .Z(n50977));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_184 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50977_bdd_4_lut (.A(n50977), 
            .B(r_TX_Byte[69]), .C(r_TX_Byte[68]), .D(r_TX_Bit_Count[1]), 
            .Z(n44811));
    defparam n50977_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_183  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[2]), .C(r_TX_Byte[3]), .D(r_TX_Bit_Count[1]), 
            .Z(n50971));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_183 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50971_bdd_4_lut (.A(n50971), 
            .B(r_TX_Byte[1]), .C(r_TX_Byte[0]), .D(r_TX_Bit_Count[1]), 
            .Z(n45305));
    defparam n50971_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_2149_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(r_RX_Bit_Count[0]), .C1(VCC_net), .D1(n51628), 
        .CI1(n51628), .CO0(n51628), .CO1(n42888), .S1(n62[0]));
    defparam sub_2149_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_2149_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut  (.A(r_TX_Bit_Count[2]), 
            .B(n50164), .C(n50692), .D(r_TX_Bit_Count[3]), .Z(n50959));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50959_bdd_4_lut (.A(n50959), 
            .B(n50932), .C(n49588), .D(r_TX_Bit_Count[3]), .Z(n44814));
    defparam n50959_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49819_bdd_4_lut (.A(n49819), 
            .B(r_TX_Byte[889]), .C(r_TX_Byte[888]), .D(r_TX_Bit_Count[1]), 
            .Z(n49822));
    defparam n49819_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[6]_bdd_4_lut  (.A(r_TX_Bit_Count[6]), 
            .B(n50278), .C(n45174), .D(r_TX_Bit_Count[7]), .Z(n50953));
    defparam \r_TX_Bit_Count[6]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50953_bdd_4_lut (.A(n50953), 
            .B(n45156), .C(n50242), .D(r_TX_Bit_Count[7]), .Z(n50956));
    defparam n50953_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_182  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[886]), .C(r_TX_Byte[887]), .D(r_TX_Bit_Count[1]), 
            .Z(n50947));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_182 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50947_bdd_4_lut (.A(n50947), 
            .B(r_TX_Byte[885]), .C(r_TX_Byte[884]), .D(r_TX_Bit_Count[1]), 
            .Z(n44925));
    defparam n50947_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_181  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[734]), .C(r_TX_Byte[735]), .D(r_TX_Bit_Count[1]), 
            .Z(n50941));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_181 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50941_bdd_4_lut (.A(n50941), 
            .B(r_TX_Byte[733]), .C(r_TX_Byte[732]), .D(r_TX_Bit_Count[1]), 
            .Z(n50944));
    defparam n50941_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_180  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[118]), .C(r_TX_Byte[119]), .D(r_TX_Bit_Count[1]), 
            .Z(n50935));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_180 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50935_bdd_4_lut (.A(n50935), 
            .B(r_TX_Byte[117]), .C(r_TX_Byte[116]), .D(r_TX_Bit_Count[1]), 
            .Z(n50938));
    defparam n50935_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_179  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[54]), .C(r_TX_Byte[55]), .D(r_TX_Bit_Count[1]), 
            .Z(n50929));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_179 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_34  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[450]), .C(r_TX_Byte[451]), .D(r_TX_Bit_Count[1]), 
            .Z(n49813));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_34 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50929_bdd_4_lut (.A(n50929), 
            .B(r_TX_Byte[53]), .C(r_TX_Byte[52]), .D(r_TX_Bit_Count[1]), 
            .Z(n50932));
    defparam n50929_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_178  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[166]), .C(r_TX_Byte[167]), .D(r_TX_Bit_Count[1]), 
            .Z(n50923));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_178 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50923_bdd_4_lut (.A(n50923), 
            .B(r_TX_Byte[165]), .C(r_TX_Byte[164]), .D(r_TX_Bit_Count[1]), 
            .Z(n44931));
    defparam n50923_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_177  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[78]), .C(r_TX_Byte[79]), .D(r_TX_Bit_Count[1]), 
            .Z(n50917));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_177 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49813_bdd_4_lut (.A(n49813), 
            .B(r_TX_Byte[449]), .C(r_TX_Byte[448]), .D(r_TX_Bit_Count[1]), 
            .Z(n49816));
    defparam n49813_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50917_bdd_4_lut (.A(n50917), 
            .B(r_TX_Byte[77]), .C(r_TX_Byte[76]), .D(r_TX_Bit_Count[1]), 
            .Z(n44820));
    defparam n50917_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_15  (.A(r_TX_Bit_Count[3]), 
            .B(n49540), .C(n49480), .D(r_TX_Bit_Count[4]), .Z(n50911));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lineinfo="@8(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_3867__i0 (.D(r_SPI_Clk_Count_1__N_1074[0]), 
            .SP(VCC_net_2), .CK(i_Clk_c), .SR(n51853), .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_3867__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_3867__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50911_bdd_4_lut (.A(n50911), 
            .B(n49654), .C(n50098), .D(r_TX_Bit_Count[4]), .Z(n50914));
    defparam n50911_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_176  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[398]), .C(r_TX_Byte[399]), .D(r_TX_Bit_Count[1]), 
            .Z(n50905));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_176 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50905_bdd_4_lut (.A(n50905), 
            .B(r_TX_Byte[397]), .C(r_TX_Byte[396]), .D(r_TX_Bit_Count[1]), 
            .Z(n50908));
    defparam n50905_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_175  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[262]), .C(r_TX_Byte[263]), .D(r_TX_Bit_Count[1]), 
            .Z(n50899));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_175 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50899_bdd_4_lut (.A(n50899), 
            .B(r_TX_Byte[261]), .C(r_TX_Byte[260]), .D(r_TX_Bit_Count[1]), 
            .Z(n44934));
    defparam n50899_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_174  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[86]), .C(r_TX_Byte[87]), .D(r_TX_Bit_Count[1]), 
            .Z(n50893));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_174 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50893_bdd_4_lut (.A(n50893), 
            .B(r_TX_Byte[85]), .C(r_TX_Byte[84]), .D(r_TX_Bit_Count[1]), 
            .Z(n44823));
    defparam n50893_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_173  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[526]), .C(r_TX_Byte[527]), .D(r_TX_Bit_Count[1]), 
            .Z(n50887));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_173 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50887_bdd_4_lut (.A(n50887), 
            .B(r_TX_Byte[525]), .C(r_TX_Byte[524]), .D(r_TX_Bit_Count[1]), 
            .Z(n50890));
    defparam n50887_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_172  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[534]), .C(r_TX_Byte[535]), .D(r_TX_Bit_Count[1]), 
            .Z(n50881));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_172 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50881_bdd_4_lut (.A(n50881), 
            .B(r_TX_Byte[533]), .C(r_TX_Byte[532]), .D(r_TX_Bit_Count[1]), 
            .Z(n50884));
    defparam n50881_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_171  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[742]), .C(r_TX_Byte[743]), .D(r_TX_Bit_Count[1]), 
            .Z(n50875));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_171 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50875_bdd_4_lut (.A(n50875), 
            .B(r_TX_Byte[741]), .C(r_TX_Byte[740]), .D(r_TX_Bit_Count[1]), 
            .Z(n45285));
    defparam n50875_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_170  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[38]), .C(r_TX_Byte[39]), .D(r_TX_Bit_Count[1]), 
            .Z(n50869));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_170 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50869_bdd_4_lut (.A(n50869), 
            .B(r_TX_Byte[37]), .C(r_TX_Byte[36]), .D(r_TX_Bit_Count[1]), 
            .Z(n44826));
    defparam n50869_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_169  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[454]), .C(r_TX_Byte[455]), .D(r_TX_Bit_Count[1]), 
            .Z(n50863));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_169 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_33  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[258]), .C(r_TX_Byte[259]), .D(r_TX_Bit_Count[1]), 
            .Z(n49807));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_33 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50863_bdd_4_lut (.A(n50863), 
            .B(r_TX_Byte[453]), .C(r_TX_Byte[452]), .D(r_TX_Bit_Count[1]), 
            .Z(n50866));
    defparam n50863_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_168  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[126]), .C(r_TX_Byte[127]), .D(r_TX_Bit_Count[1]), 
            .Z(n50857));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_168 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25419_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36394), .D(n15_adj_4676), .Z(n36421));
    defparam i25419_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25487_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36813), .D(n15), .Z(n36840));
    defparam i25487_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50857_bdd_4_lut (.A(n50857), 
            .B(r_TX_Byte[125]), .C(r_TX_Byte[124]), .D(r_TX_Bit_Count[1]), 
            .Z(n50860));
    defparam n50857_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25288_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36717), .D(n15_adj_4677), .Z(n36746));
    defparam i25288_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25386_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36749), .D(n15_adj_4676), .Z(n36777));
    defparam i25386_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_167  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[302]), .C(r_TX_Byte[303]), .D(r_TX_Bit_Count[1]), 
            .Z(n50851));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_167 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25520_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37133), .D(n15), .Z(n37160));
    defparam i25520_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50851_bdd_4_lut (.A(n50851), 
            .B(r_TX_Byte[301]), .C(r_TX_Byte[300]), .D(r_TX_Bit_Count[1]), 
            .Z(n50854));
    defparam n50851_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25321_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37069), .D(n15_adj_4677), .Z(n37098));
    defparam i25321_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_25  (.A(r_TX_Bit_Count[2]), 
            .B(n49960), .C(n50386), .D(r_TX_Bit_Count[3]), .Z(n50845));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25434_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37229), .D(n15_adj_4676), .Z(n37257));
    defparam i25434_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50845_bdd_4_lut (.A(n50845), 
            .B(n50458), .C(n49942), .D(r_TX_Bit_Count[3]), .Z(n50848));
    defparam n50845_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25472_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36685), .D(n15), .Z(n36712));
    defparam i25472_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_166  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[406]), .C(r_TX_Byte[407]), .D(r_TX_Bit_Count[1]), 
            .Z(n50839));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_166 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25273_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36557), .D(n15_adj_4677), .Z(n36585));
    defparam i25273_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25371_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36621), .D(n15_adj_4676), .Z(n36649));
    defparam i25371_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50839_bdd_4_lut (.A(n50839), 
            .B(r_TX_Byte[405]), .C(r_TX_Byte[404]), .D(r_TX_Bit_Count[1]), 
            .Z(n45291));
    defparam n50839_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25535_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37293), .D(n15), .Z(n37320));
    defparam i25535_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_165  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[750]), .C(r_TX_Byte[751]), .D(r_TX_Bit_Count[1]), 
            .Z(n50833));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_165 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25336_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37197), .D(n15_adj_4677), .Z(n37226));
    defparam i25336_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25410_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37005), .D(n15_adj_4676), .Z(n37033));
    defparam i25410_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50833_bdd_4_lut (.A(n50833), 
            .B(r_TX_Byte[749]), .C(r_TX_Byte[748]), .D(r_TX_Bit_Count[1]), 
            .Z(n45294));
    defparam n50833_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25496_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36909), .D(n15), .Z(n36936));
    defparam i25496_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_164  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[542]), .C(r_TX_Byte[543]), .D(r_TX_Bit_Count[1]), 
            .Z(n50827));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_164 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25297_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36813), .D(n15_adj_4677), .Z(n36842));
    defparam i25297_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25395_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36845), .D(n15_adj_4676), .Z(n36873));
    defparam i25395_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50827_bdd_4_lut (.A(n50827), 
            .B(r_TX_Byte[541]), .C(r_TX_Byte[540]), .D(r_TX_Bit_Count[1]), 
            .Z(n50830));
    defparam n50827_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25068_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n41106), .Z(n36492));
    defparam i25068_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_163  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[894]), .C(r_TX_Byte[895]), .D(r_TX_Bit_Count[1]), 
            .Z(n50821));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_163 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25511_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37069), .D(n15), .Z(n37096));
    defparam i25511_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25312_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36973), .D(n15_adj_4677), .Z(n37002));
    defparam i25312_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50821_bdd_4_lut (.A(n50821), 
            .B(r_TX_Byte[893]), .C(r_TX_Byte[892]), .D(r_TX_Bit_Count[1]), 
            .Z(n44940));
    defparam n50821_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25066_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37357), .Z(n37358));
    defparam i25066_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25443_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37325), .D(n15_adj_4676), .Z(n37353));
    defparam i25443_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_24  (.A(r_TX_Bit_Count[2]), 
            .B(n49990), .C(n50050), .D(r_TX_Bit_Count[3]), .Z(n50815));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25463_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36557), .D(n15), .Z(n36583));
    defparam i25463_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50815_bdd_4_lut (.A(n50815), 
            .B(n44823), .C(n49600), .D(r_TX_Bit_Count[3]), .Z(n50818));
    defparam n50815_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25063_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37325), .Z(n37326));
    defparam i25063_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25264_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36426), .D(n15_adj_4677), .Z(n36454));
    defparam i25264_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_162  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[902]), .C(r_TX_Byte[903]), .D(r_TX_Bit_Count[1]), 
            .Z(n50809));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_162 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25451_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36589), .D(n15), .Z(n36616));
    defparam i25451_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50809_bdd_4_lut (.A(n50809), 
            .B(r_TX_Byte[901]), .C(r_TX_Byte[900]), .D(r_TX_Bit_Count[1]), 
            .Z(n50812));
    defparam n50809_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25060_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37293), .Z(n37294));
    defparam i25060_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25362_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36493), .D(n15_adj_4676), .Z(n36520));
    defparam i25362_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25543_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n41106), .D(n15), .Z(n36487));
    defparam i25543_2_lut_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_161  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[310]), .C(r_TX_Byte[311]), .D(r_TX_Bit_Count[1]), 
            .Z(n50803));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_161 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25057_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37261), .Z(n37262));
    defparam i25057_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50803_bdd_4_lut (.A(n50803), 
            .B(r_TX_Byte[309]), .C(r_TX_Byte[308]), .D(r_TX_Bit_Count[1]), 
            .Z(n45081));
    defparam n50803_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25054_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37229), .Z(n37230));
    defparam i25054_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_23  (.A(r_TX_Bit_Count[2]), 
            .B(n49732), .C(n50068), .D(r_TX_Bit_Count[3]), .Z(n50797));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25422_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37101), .D(n15_adj_4676), .Z(n37129));
    defparam i25422_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50797_bdd_4_lut (.A(n50797), 
            .B(n50422), .C(n49714), .D(r_TX_Bit_Count[3]), .Z(n50800));
    defparam n50797_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25484_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36781), .D(n15), .Z(n36808));
    defparam i25484_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25051_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37197), .Z(n37198));
    defparam i25051_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25285_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36329), .D(n15_adj_4677), .Z(n36357));
    defparam i25285_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25383_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36717), .D(n15_adj_4676), .Z(n36745));
    defparam i25383_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25523_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37165), .D(n15), .Z(n37192));
    defparam i25523_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25324_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36394), .D(n15_adj_4677), .Z(n36422));
    defparam i25324_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_160  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[550]), .C(r_TX_Byte[551]), .D(r_TX_Bit_Count[1]), 
            .Z(n50791));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_160 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50791_bdd_4_lut (.A(n50791), 
            .B(r_TX_Byte[549]), .C(r_TX_Byte[548]), .D(r_TX_Bit_Count[1]), 
            .Z(n45084));
    defparam n50791_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25431_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37197), .D(n15_adj_4676), .Z(n37225));
    defparam i25431_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25475_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36329), .D(n15), .Z(n36355));
    defparam i25475_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25048_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37165), .Z(n37166));
    defparam i25048_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25276_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36621), .D(n15_adj_4677), .Z(n36650));
    defparam i25276_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25374_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36653), .D(n15_adj_4676), .Z(n36681));
    defparam i25374_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_159  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[190]), .C(r_TX_Byte[191]), .D(r_TX_Bit_Count[1]), 
            .Z(n50785));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_159 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50785_bdd_4_lut (.A(n50785), 
            .B(r_TX_Byte[189]), .C(r_TX_Byte[188]), .D(r_TX_Bit_Count[1]), 
            .Z(n50788));
    defparam n50785_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25532_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37261), .D(n15), .Z(n37288));
    defparam i25532_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25333_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37165), .D(n15_adj_4677), .Z(n37194));
    defparam i25333_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25407_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36973), .D(n15_adj_4676), .Z(n37001));
    defparam i25407_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25045_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37133), .Z(n37134));
    defparam i25045_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25499_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36941), .D(n15), .Z(n36968));
    defparam i25499_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25300_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36845), .D(n15_adj_4677), .Z(n36874));
    defparam i25300_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25398_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36877), .D(n15_adj_4676), .Z(n36905));
    defparam i25398_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_158  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[1006]), .C(r_TX_Byte[1007]), .D(r_TX_Bit_Count[1]), 
            .Z(n50779));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_158 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50779_bdd_4_lut (.A(n50779), 
            .B(r_TX_Byte[1005]), .C(r_TX_Byte[1004]), .D(r_TX_Bit_Count[1]), 
            .Z(n45297));
    defparam n50779_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25508_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37037), .D(n15), .Z(n37064));
    defparam i25508_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25042_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37101), .Z(n37102));
    defparam i25042_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25309_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36941), .D(n15_adj_4677), .Z(n36970));
    defparam i25309_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25446_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37357), .D(n15_adj_4676), .Z(n37385));
    defparam i25446_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25460_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36525), .D(n15), .Z(n36551));
    defparam i25460_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25261_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36589), .D(n15_adj_4677), .Z(n36618));
    defparam i25261_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25454_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36426), .D(n15), .Z(n36452));
    defparam i25454_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25039_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36394), .Z(n36425));
    defparam i25039_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25359_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36426), .D(n15_adj_4676), .Z(n36453));
    defparam i25359_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25356_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36589), .D(n15_adj_4676), .Z(n36617));
    defparam i25356_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_157  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[110]), .C(r_TX_Byte[111]), .D(r_TX_Bit_Count[1]), 
            .Z(n50767));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_157 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50767_bdd_4_lut (.A(n50767), 
            .B(r_TX_Byte[109]), .C(r_TX_Byte[108]), .D(r_TX_Bit_Count[1]), 
            .Z(n50770));
    defparam n50767_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25036_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37069), .Z(n37070));
    defparam i25036_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25416_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37069), .D(n15_adj_4676), .Z(n37097));
    defparam i25416_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25033_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37037), .Z(n37038));
    defparam i25033_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25490_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36845), .D(n15), .Z(n36872));
    defparam i25490_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25291_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36749), .D(n15_adj_4677), .Z(n36778));
    defparam i25291_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_156  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[910]), .C(r_TX_Byte[911]), .D(r_TX_Bit_Count[1]), 
            .Z(n50761));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_156 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50761_bdd_4_lut (.A(n50761), 
            .B(r_TX_Byte[909]), .C(r_TX_Byte[908]), .D(r_TX_Bit_Count[1]), 
            .Z(n50764));
    defparam n50761_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25389_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36781), .D(n15_adj_4676), .Z(n36809));
    defparam i25389_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25030_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37005), .Z(n37006));
    defparam i25030_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25517_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37101), .D(n15), .Z(n37128));
    defparam i25517_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25318_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37037), .D(n15_adj_4677), .Z(n37066));
    defparam i25318_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_155  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[918]), .C(r_TX_Byte[919]), .D(r_TX_Bit_Count[1]), 
            .Z(n50755));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_155 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50755_bdd_4_lut (.A(n50755), 
            .B(r_TX_Byte[917]), .C(r_TX_Byte[916]), .D(r_TX_Bit_Count[1]), 
            .Z(n50758));
    defparam n50755_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25437_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37261), .D(n15_adj_4676), .Z(n37289));
    defparam i25437_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25027_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36973), .Z(n36974));
    defparam i25027_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25469_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36653), .D(n15), .Z(n36680));
    defparam i25469_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25270_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36525), .D(n15_adj_4677), .Z(n36553));
    defparam i25270_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_14  (.A(r_TX_Bit_Count[3]), 
            .B(n45064), .C(n45079), .D(r_TX_Bit_Count[4]), .Z(n50749));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50749_bdd_4_lut (.A(n50749), 
            .B(n45061), .C(n49426), .D(r_TX_Bit_Count[4]), .Z(n45094));
    defparam n50749_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25368_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36557), .D(n15_adj_4676), .Z(n36584));
    defparam i25368_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25538_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37325), .D(n15), .Z(n37352));
    defparam i25538_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25024_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36941), .Z(n36942));
    defparam i25024_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25339_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37229), .D(n15_adj_4677), .Z(n37258));
    defparam i25339_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25413_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37037), .D(n15_adj_4676), .Z(n37065));
    defparam i25413_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25493_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36877), .D(n15), .Z(n36904));
    defparam i25493_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_154  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[558]), .C(r_TX_Byte[559]), .D(r_TX_Bit_Count[1]), 
            .Z(n50743));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_154 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50743_bdd_4_lut (.A(n50743), 
            .B(r_TX_Byte[557]), .C(r_TX_Byte[556]), .D(r_TX_Bit_Count[1]), 
            .Z(n45096));
    defparam n50743_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25294_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36781), .D(n15_adj_4677), .Z(n36810));
    defparam i25294_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25021_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36909), .Z(n36910));
    defparam i25021_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25392_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36813), .D(n15_adj_4676), .Z(n36841));
    defparam i25392_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25514_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36394), .D(n15), .Z(n36420));
    defparam i25514_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25315_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37005), .D(n15_adj_4677), .Z(n37034));
    defparam i25315_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_153  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[566]), .C(r_TX_Byte[567]), .D(r_TX_Bit_Count[1]), 
            .Z(n50737));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_153 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50737_bdd_4_lut (.A(n50737), 
            .B(r_TX_Byte[565]), .C(r_TX_Byte[564]), .D(r_TX_Bit_Count[1]), 
            .Z(n45099));
    defparam n50737_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25440_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37293), .D(n15_adj_4676), .Z(n37321));
    defparam i25440_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25466_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36621), .D(n15), .Z(n36648));
    defparam i25466_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25018_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36877), .Z(n36878));
    defparam i25018_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25267_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36493), .D(n15_adj_4677), .Z(n36521));
    defparam i25267_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25365_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36525), .D(n15_adj_4676), .Z(n36552));
    defparam i25365_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_152  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[318]), .C(r_TX_Byte[319]), .D(r_TX_Bit_Count[1]), 
            .Z(n50731));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_152 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50731_bdd_4_lut (.A(n50731), 
            .B(r_TX_Byte[317]), .C(r_TX_Byte[316]), .D(r_TX_Bit_Count[1]), 
            .Z(n45102));
    defparam n50731_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25541_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37357), .D(n15), .Z(n37384));
    defparam i25541_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25015_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36845), .Z(n36846));
    defparam i25015_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25342_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37261), .D(n15_adj_4677), .Z(n37290));
    defparam i25342_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25425_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37133), .D(n15_adj_4676), .Z(n37161));
    defparam i25425_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_151  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[574]), .C(r_TX_Byte[575]), .D(r_TX_Bit_Count[1]), 
            .Z(n50725));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_151 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50725_bdd_4_lut (.A(n50725), 
            .B(r_TX_Byte[573]), .C(r_TX_Byte[572]), .D(r_TX_Bit_Count[1]), 
            .Z(n45105));
    defparam n50725_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25481_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36749), .D(n15), .Z(n36776));
    defparam i25481_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25282_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36685), .D(n15_adj_4677), .Z(n36714));
    defparam i25282_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25012_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36813), .Z(n36814));
    defparam i25012_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25380_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36329), .D(n15_adj_4676), .Z(n36356));
    defparam i25380_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25526_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37197), .D(n15), .Z(n37224));
    defparam i25526_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_150  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[6]), .C(r_TX_Byte[7]), .D(r_TX_Bit_Count[1]), 
            .Z(n50719));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_150 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50719_bdd_4_lut (.A(n50719), 
            .B(r_TX_Byte[5]), .C(r_TX_Byte[4]), .D(r_TX_Bit_Count[1]), 
            .Z(n45306));
    defparam n50719_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25327_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37101), .D(n15_adj_4677), .Z(n37130));
    defparam i25327_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25428_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37165), .D(n15_adj_4676), .Z(n37193));
    defparam i25428_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25009_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36781), .Z(n36782));
    defparam i25009_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25478_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36717), .D(n15), .Z(n36744));
    defparam i25478_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25279_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36653), .D(n15_adj_4677), .Z(n36682));
    defparam i25279_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_149  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[238]), .C(r_TX_Byte[239]), .D(r_TX_Bit_Count[1]), 
            .Z(n50713));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_149 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50713_bdd_4_lut (.A(n50713), 
            .B(r_TX_Byte[237]), .C(r_TX_Byte[236]), .D(r_TX_Bit_Count[1]), 
            .Z(n50716));
    defparam n50713_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25377_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36685), .D(n15_adj_4676), .Z(n36713));
    defparam i25377_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25529_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37229), .D(n15), .Z(n37256));
    defparam i25529_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25006_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36749), .Z(n36750));
    defparam i25006_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25330_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37133), .D(n15_adj_4677), .Z(n37162));
    defparam i25330_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25404_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36941), .D(n15_adj_4676), .Z(n36969));
    defparam i25404_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_22  (.A(r_TX_Bit_Count[2]), 
            .B(n49774), .C(n44919), .D(r_TX_Bit_Count[3]), .Z(n50707));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50707_bdd_4_lut (.A(n50707), 
            .B(n50008), .C(n49744), .D(r_TX_Bit_Count[3]), .Z(n44955));
    defparam n50707_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25003_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36717), .Z(n36718));
    defparam i25003_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25502_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36973), .D(n15), .Z(n37000));
    defparam i25502_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25303_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36877), .D(n15_adj_4677), .Z(n36906));
    defparam i25303_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_148  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[462]), .C(r_TX_Byte[463]), .D(r_TX_Bit_Count[1]), 
            .Z(n50701));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_148 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50701_bdd_4_lut (.A(n50701), 
            .B(r_TX_Byte[461]), .C(r_TX_Byte[460]), .D(r_TX_Bit_Count[1]), 
            .Z(n50704));
    defparam n50701_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25401_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36909), .D(n15_adj_4676), .Z(n36937));
    defparam i25401_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25505_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37005), .D(n15), .Z(n37032));
    defparam i25505_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25000_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36329), .Z(n36360));
    defparam i25000_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25306_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36909), .D(n15_adj_4677), .Z(n36938));
    defparam i25306_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25448_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n41106), .D(n15_adj_4676), .Z(n36488));
    defparam i25448_2_lut_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_147  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[582]), .C(r_TX_Byte[583]), .D(r_TX_Bit_Count[1]), 
            .Z(n50695));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_147 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50695_bdd_4_lut (.A(n50695), 
            .B(r_TX_Byte[581]), .C(r_TX_Byte[580]), .D(r_TX_Bit_Count[1]), 
            .Z(n45108));
    defparam n50695_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25348_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37325), .D(n15_adj_4677), .Z(n37354));
    defparam i25348_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25353_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n41106), .D(n15_adj_4677), .Z(n36489));
    defparam i25353_2_lut_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24997_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36685), .Z(n36686));
    defparam i24997_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25457_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n36493), .D(n15), .Z(n36519));
    defparam i25457_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25351_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37357), .D(n15_adj_4677), .Z(n37386));
    defparam i25351_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_146  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[62]), .C(r_TX_Byte[63]), .D(r_TX_Bit_Count[1]), 
            .Z(n50689));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_146 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50689_bdd_4_lut (.A(n50689), 
            .B(r_TX_Byte[61]), .C(r_TX_Byte[60]), .D(r_TX_Bit_Count[1]), 
            .Z(n50692));
    defparam n50689_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24994_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36653), .Z(n36654));
    defparam i24994_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24991_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36621), .Z(n36622));
    defparam i24991_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25345_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(n16_adj_4693), .C(n37293), .D(n15_adj_4677), .Z(n37322));
    defparam i25345_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_145  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[102]), .C(r_TX_Byte[103]), .D(r_TX_Bit_Count[1]), 
            .Z(n50683));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_145 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50683_bdd_4_lut (.A(n50683), 
            .B(r_TX_Byte[101]), .C(r_TX_Byte[100]), .D(r_TX_Bit_Count[1]), 
            .Z(n50686));
    defparam n50683_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24988_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36557), .Z(n36588));
    defparam i24988_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_144  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[134]), .C(r_TX_Byte[135]), .D(r_TX_Bit_Count[1]), 
            .Z(n50677));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_144 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50677_bdd_4_lut (.A(n50677), 
            .B(r_TX_Byte[133]), .C(r_TX_Byte[132]), .D(r_TX_Bit_Count[1]), 
            .Z(n50680));
    defparam n50677_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24985_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36525), .Z(n36556));
    defparam i24985_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_143  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[198]), .C(r_TX_Byte[199]), .D(r_TX_Bit_Count[1]), 
            .Z(n50671));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_143 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50671_bdd_4_lut (.A(n50671), 
            .B(r_TX_Byte[197]), .C(r_TX_Byte[196]), .D(r_TX_Bit_Count[1]), 
            .Z(n45120));
    defparam n50671_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24982_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36493), .Z(n36524));
    defparam i24982_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_32  (.A(r_TX_Bit_Count[1]), 
            .B(n1006), .C(n1007), .D(r_TX_Bit_Count[2]), .Z(n50665));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_32 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50665_bdd_4_lut (.A(n50665), 
            .B(n1004), .C(n1003), .D(r_TX_Bit_Count[2]), .Z(n50668));
    defparam n50665_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24979_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36426), .Z(n36457));
    defparam i24979_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_142  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[14]), .C(r_TX_Byte[15]), .D(r_TX_Bit_Count[1]), 
            .Z(n50659));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_142 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50659_bdd_4_lut (.A(n50659), 
            .B(r_TX_Byte[13]), .C(r_TX_Byte[12]), .D(r_TX_Bit_Count[1]), 
            .Z(n45312));
    defparam n50659_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24976_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36589), .Z(n36590));
    defparam i24976_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_141  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[926]), .C(r_TX_Byte[927]), .D(r_TX_Bit_Count[1]), 
            .Z(n50653));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_141 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50653_bdd_4_lut (.A(n50653), 
            .B(r_TX_Byte[925]), .C(r_TX_Byte[924]), .D(r_TX_Bit_Count[1]), 
            .Z(n50656));
    defparam n50653_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+!(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25163_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n41106), .Z(n36491));
    defparam i25163_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_140  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[326]), .C(r_TX_Byte[327]), .D(r_TX_Bit_Count[1]), 
            .Z(n50647));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_140 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50647_bdd_4_lut (.A(n50647), 
            .B(r_TX_Byte[325]), .C(r_TX_Byte[324]), .D(r_TX_Bit_Count[1]), 
            .Z(n50650));
    defparam n50647_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25161_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37357), .Z(n37388));
    defparam i25161_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_13  (.A(r_TX_Bit_Count[3]), 
            .B(n45268), .C(n45277), .D(r_TX_Bit_Count[4]), .Z(n50641));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50641_bdd_4_lut (.A(n50641), 
            .B(n49408), .C(n49462), .D(r_TX_Bit_Count[4]), .Z(n44845));
    defparam n50641_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25158_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37325), .Z(n37356));
    defparam i25158_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_31  (.A(r_TX_Bit_Count[1]), 
            .B(n19), .C(n20), .D(r_TX_Bit_Count[2]), .Z(n50635));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50635_bdd_4_lut (.A(n50635), 
            .B(n17), .C(n16), .D(r_TX_Bit_Count[2]), .Z(n50638));
    defparam n50635_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25155_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37293), .Z(n37324));
    defparam i25155_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_139  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[766]), .C(r_TX_Byte[767]), .D(r_TX_Bit_Count[1]), 
            .Z(n50629));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_139 .INIT = "0xe4aa";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_2704_i18_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[9]), 
            .B(r_RX_Bit_Count[10]), .C(n15_adj_4677), .D(r_RX_Bit_Count[8]), 
            .Z(n18_adj_4697));
    defparam equal_2704_i18_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50629_bdd_4_lut (.A(n50629), 
            .B(r_TX_Byte[765]), .C(r_TX_Byte[764]), .D(r_TX_Bit_Count[1]), 
            .Z(n44847));
    defparam n50629_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_2672_i18_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[9]), 
            .B(r_RX_Bit_Count[10]), .C(n15_adj_4676), .D(r_RX_Bit_Count[8]), 
            .Z(n18_adj_4698));
    defparam equal_2672_i18_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(A+(((D)+!C)+!B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_2608_i18_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[9]), 
            .B(r_RX_Bit_Count[10]), .C(n40942), .D(r_RX_Bit_Count[8]), 
            .Z(n18));
    defparam equal_2608_i18_2_lut_3_lut_4_lut.INIT = "0xffbf";
    (* lut_function="((B)+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3184_i15_2_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .Z(n15_adj_4676));
    defparam equal_3184_i15_2_lut.INIT = "0xdddd";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_138  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[934]), .C(r_TX_Byte[935]), .D(r_TX_Bit_Count[1]), 
            .Z(n50623));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_138 .INIT = "0xe4aa";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25152_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37261), .Z(n37292));
    defparam i25152_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50623_bdd_4_lut (.A(n50623), 
            .B(r_TX_Byte[933]), .C(r_TX_Byte[932]), .D(r_TX_Bit_Count[1]), 
            .Z(n50626));
    defparam n50623_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+!(B (C)))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_2576_i17_2_lut_3_lut (.A(r_RX_Bit_Count[9]), 
            .B(r_RX_Bit_Count[10]), .C(r_RX_Bit_Count[8]), .Z(n17_adj_4707));
    defparam equal_2576_i17_2_lut_3_lut.INIT = "0xbfbf";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_2640_i18_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[9]), 
            .B(r_RX_Bit_Count[10]), .C(n15), .D(r_RX_Bit_Count[8]), .Z(n18_adj_4699));
    defparam equal_2640_i18_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25149_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37229), .Z(n37260));
    defparam i25149_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_137  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[470]), .C(r_TX_Byte[471]), .D(r_TX_Bit_Count[1]), 
            .Z(n50617));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_137 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50617_bdd_4_lut (.A(n50617), 
            .B(r_TX_Byte[469]), .C(r_TX_Byte[468]), .D(r_TX_Bit_Count[1]), 
            .Z(n50620));
    defparam n50617_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_136  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[774]), .C(r_TX_Byte[775]), .D(r_TX_Bit_Count[1]), 
            .Z(n50611));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_136 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50611_bdd_4_lut (.A(n50611), 
            .B(r_TX_Byte[773]), .C(r_TX_Byte[772]), .D(r_TX_Bit_Count[1]), 
            .Z(n50614));
    defparam n50611_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25146_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37197), .Z(n37228));
    defparam i25146_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_135  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[942]), .C(r_TX_Byte[943]), .D(r_TX_Bit_Count[1]), 
            .Z(n50605));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_135 .INIT = "0xe4aa";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25143_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37165), .Z(n37196));
    defparam i25143_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25140_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37133), .Z(n37164));
    defparam i25140_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25137_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37101), .Z(n37132));
    defparam i25137_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25134_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36394), .Z(n36424));
    defparam i25134_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50605_bdd_4_lut (.A(n50605), 
            .B(r_TX_Byte[941]), .C(r_TX_Byte[940]), .D(r_TX_Bit_Count[1]), 
            .Z(n50608));
    defparam n50605_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25131_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37069), .Z(n37100));
    defparam i25131_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25128_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37037), .Z(n37068));
    defparam i25128_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25125_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37005), .Z(n37036));
    defparam i25125_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25122_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36973), .Z(n37004));
    defparam i25122_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25119_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36941), .Z(n36972));
    defparam i25119_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_134  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[414]), .C(r_TX_Byte[415]), .D(r_TX_Bit_Count[1]), 
            .Z(n50599));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_134 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50599_bdd_4_lut (.A(n50599), 
            .B(r_TX_Byte[413]), .C(r_TX_Byte[412]), .D(r_TX_Bit_Count[1]), 
            .Z(n44853));
    defparam n50599_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25116_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36909), .Z(n36940));
    defparam i25116_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25113_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36877), .Z(n36908));
    defparam i25113_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25110_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36845), .Z(n36876));
    defparam i25110_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25107_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36813), .Z(n36844));
    defparam i25107_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25104_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36781), .Z(n36812));
    defparam i25104_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_133  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[950]), .C(r_TX_Byte[951]), .D(r_TX_Bit_Count[1]), 
            .Z(n50593));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_133 .INIT = "0xe4aa";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25101_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36749), .Z(n36780));
    defparam i25101_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25098_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36717), .Z(n36748));
    defparam i25098_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25095_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36329), .Z(n36359));
    defparam i25095_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25092_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36685), .Z(n36716));
    defparam i25092_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25089_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36653), .Z(n36684));
    defparam i25089_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50593_bdd_4_lut (.A(n50593), 
            .B(r_TX_Byte[949]), .C(r_TX_Byte[948]), .D(r_TX_Bit_Count[1]), 
            .Z(n50596));
    defparam n50593_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25086_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36621), .Z(n36652));
    defparam i25086_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25083_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36557), .Z(n36587));
    defparam i25083_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25080_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36525), .Z(n36555));
    defparam i25080_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25077_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36493), .Z(n36523));
    defparam i25077_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25074_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36426), .Z(n36456));
    defparam i25074_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_132  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[782]), .C(r_TX_Byte[783]), .D(r_TX_Bit_Count[1]), 
            .Z(n50587));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_132 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50587_bdd_4_lut (.A(n50587), 
            .B(r_TX_Byte[781]), .C(r_TX_Byte[780]), .D(r_TX_Bit_Count[1]), 
            .Z(n50590));
    defparam n50587_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i25071_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36589), .Z(n36620));
    defparam i25071_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25258_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n41106), .Z(n36490));
    defparam i25258_2_lut_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25256_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37357), .Z(n37387));
    defparam i25256_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25253_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37325), .Z(n37355));
    defparam i25253_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25250_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37293), .Z(n37323));
    defparam i25250_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25247_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37261), .Z(n37291));
    defparam i25247_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_131  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[790]), .C(r_TX_Byte[791]), .D(r_TX_Bit_Count[1]), 
            .Z(n50581));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_131 .INIT = "0xe4aa";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25244_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37229), .Z(n37259));
    defparam i25244_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25241_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37197), .Z(n37227));
    defparam i25241_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25238_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37165), .Z(n37195));
    defparam i25238_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50581_bdd_4_lut (.A(n50581), 
            .B(r_TX_Byte[789]), .C(r_TX_Byte[788]), .D(r_TX_Bit_Count[1]), 
            .Z(n50584));
    defparam n50581_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25235_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37133), .Z(n37163));
    defparam i25235_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25232_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37101), .Z(n37131));
    defparam i25232_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25229_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36394), .Z(n36423));
    defparam i25229_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25226_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37069), .Z(n37099));
    defparam i25226_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25223_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37037), .Z(n37067));
    defparam i25223_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_130  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[590]), .C(r_TX_Byte[591]), .D(r_TX_Bit_Count[1]), 
            .Z(n50575));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_130 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50575_bdd_4_lut (.A(n50575), 
            .B(r_TX_Byte[589]), .C(r_TX_Byte[588]), .D(r_TX_Bit_Count[1]), 
            .Z(n45129));
    defparam n50575_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25220_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n37005), .Z(n37035));
    defparam i25220_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_129  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[270]), .C(r_TX_Byte[271]), .D(r_TX_Bit_Count[1]), 
            .Z(n50569));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_129 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50569_bdd_4_lut (.A(n50569), 
            .B(r_TX_Byte[269]), .C(r_TX_Byte[268]), .D(r_TX_Bit_Count[1]), 
            .Z(n44979));
    defparam n50569_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25217_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36973), .Z(n37003));
    defparam i25217_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_21  (.A(r_TX_Bit_Count[2]), 
            .B(n50152), .C(n45105), .D(r_TX_Bit_Count[3]), .Z(n50563));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50563_bdd_4_lut (.A(n50563), 
            .B(n45099), .C(n50140), .D(r_TX_Bit_Count[3]), .Z(n50566));
    defparam n50563_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25214_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36941), .Z(n36971));
    defparam i25214_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25211_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36909), .Z(n36939));
    defparam i25211_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_128  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[246]), .C(r_TX_Byte[247]), .D(r_TX_Bit_Count[1]), 
            .Z(n50557));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_128 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50557_bdd_4_lut (.A(n50557), 
            .B(r_TX_Byte[245]), .C(r_TX_Byte[244]), .D(r_TX_Bit_Count[1]), 
            .Z(n50560));
    defparam n50557_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25208_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36877), .Z(n36907));
    defparam i25208_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49807_bdd_4_lut (.A(n49807), 
            .B(r_TX_Byte[257]), .C(r_TX_Byte[256]), .D(r_TX_Bit_Count[1]), 
            .Z(n49810));
    defparam n49807_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_12  (.A(r_TX_Bit_Count[3]), 
            .B(n49474), .C(n44914), .D(r_TX_Bit_Count[4]), .Z(n50551));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50551_bdd_4_lut (.A(n50551), 
            .B(n49552), .C(n44896), .D(r_TX_Bit_Count[4]), .Z(n44983));
    defparam n50551_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25205_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36845), .Z(n36875));
    defparam i25205_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25202_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36813), .Z(n36843));
    defparam i25202_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_127  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[422]), .C(r_TX_Byte[423]), .D(r_TX_Bit_Count[1]), 
            .Z(n50545));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_127 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50545_bdd_4_lut (.A(n50545), 
            .B(r_TX_Byte[421]), .C(r_TX_Byte[420]), .D(r_TX_Bit_Count[1]), 
            .Z(n44865));
    defparam n50545_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25199_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36781), .Z(n36811));
    defparam i25199_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_32  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[162]), .C(r_TX_Byte[163]), .D(r_TX_Bit_Count[1]), 
            .Z(n49801));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_32 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_126  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[958]), .C(r_TX_Byte[959]), .D(r_TX_Bit_Count[1]), 
            .Z(n50539));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_126 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50539_bdd_4_lut (.A(n50539), 
            .B(r_TX_Byte[957]), .C(r_TX_Byte[956]), .D(r_TX_Bit_Count[1]), 
            .Z(n50542));
    defparam n50539_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25196_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36749), .Z(n36779));
    defparam i25196_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_125  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[598]), .C(r_TX_Byte[599]), .D(r_TX_Bit_Count[1]), 
            .Z(n50533));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_125 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50533_bdd_4_lut (.A(n50533), 
            .B(r_TX_Byte[597]), .C(r_TX_Byte[596]), .D(r_TX_Bit_Count[1]), 
            .Z(n45135));
    defparam n50533_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49801_bdd_4_lut (.A(n49801), 
            .B(r_TX_Byte[161]), .C(r_TX_Byte[160]), .D(r_TX_Bit_Count[1]), 
            .Z(n49804));
    defparam n49801_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25193_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36717), .Z(n36747));
    defparam i25193_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut  (.A(r_TX_Bit_Count[4]), 
            .B(n44975), .C(n44976), .D(r_TX_Bit_Count[5]), .Z(n50527));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25190_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36329), .Z(n36358));
    defparam i25190_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_8  (.A(r_TX_Bit_Count[3]), 
            .B(n44929), .C(n45067), .D(r_TX_Bit_Count[4]), .Z(n49795));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50527_bdd_4_lut (.A(n50527), 
            .B(n44838), .C(n49630), .D(r_TX_Bit_Count[5]), .Z(n45138));
    defparam n50527_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25187_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36685), .Z(n36715));
    defparam i25187_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_124  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[798]), .C(r_TX_Byte[799]), .D(r_TX_Bit_Count[1]), 
            .Z(n50521));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_124 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50521_bdd_4_lut (.A(n50521), 
            .B(r_TX_Byte[797]), .C(r_TX_Byte[796]), .D(r_TX_Bit_Count[1]), 
            .Z(n50524));
    defparam n50521_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25184_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36653), .Z(n36683));
    defparam i25184_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_123  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[966]), .C(r_TX_Byte[967]), .D(r_TX_Bit_Count[1]), 
            .Z(n50515));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_123 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49795_bdd_4_lut (.A(n49795), 
            .B(n44836), .C(n45115), .D(r_TX_Bit_Count[4]), .Z(n49798));
    defparam n49795_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50515_bdd_4_lut (.A(n50515), 
            .B(r_TX_Byte[965]), .C(r_TX_Byte[964]), .D(r_TX_Bit_Count[1]), 
            .Z(n44988));
    defparam n50515_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25181_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36621), .Z(n36651));
    defparam i25181_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25178_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36557), .Z(n36586));
    defparam i25178_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25175_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36525), .Z(n36554));
    defparam i25175_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_122  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[478]), .C(r_TX_Byte[479]), .D(r_TX_Bit_Count[1]), 
            .Z(n50509));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_122 .INIT = "0xe4aa";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25172_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36493), .Z(n36522));
    defparam i25172_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50509_bdd_4_lut (.A(n50509), 
            .B(r_TX_Byte[477]), .C(r_TX_Byte[476]), .D(r_TX_Bit_Count[1]), 
            .Z(n50512));
    defparam n50509_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25169_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36426), .Z(n36455));
    defparam i25169_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_121  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[806]), .C(r_TX_Byte[807]), .D(r_TX_Bit_Count[1]), 
            .Z(n50503));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_121 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50503_bdd_4_lut (.A(n50503), 
            .B(r_TX_Byte[805]), .C(r_TX_Byte[804]), .D(r_TX_Bit_Count[1]), 
            .Z(n44871));
    defparam n50503_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i25166_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36589), .Z(n36619));
    defparam i25166_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_20  (.A(r_TX_Bit_Count[2]), 
            .B(n50146), .C(n45102), .D(r_TX_Bit_Count[3]), .Z(n50497));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50497_bdd_4_lut (.A(n50497), 
            .B(n45081), .C(n50104), .D(r_TX_Bit_Count[3]), .Z(n45141));
    defparam n50497_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26899_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n41106), .Z(n36473));
    defparam i26899_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_120  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[334]), .C(r_TX_Byte[335]), .D(r_TX_Bit_Count[1]), 
            .Z(n50491));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_120 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50491_bdd_4_lut (.A(n50491), 
            .B(r_TX_Byte[333]), .C(r_TX_Byte[332]), .D(r_TX_Bit_Count[1]), 
            .Z(n50494));
    defparam n50491_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26897_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37357), .Z(n37370));
    defparam i26897_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_119  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[606]), .C(r_TX_Byte[607]), .D(r_TX_Bit_Count[1]), 
            .Z(n50485));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_119 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50485_bdd_4_lut (.A(n50485), 
            .B(r_TX_Byte[605]), .C(r_TX_Byte[604]), .D(r_TX_Bit_Count[1]), 
            .Z(n45147));
    defparam n50485_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26894_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37325), .Z(n37338));
    defparam i26894_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_118  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[614]), .C(r_TX_Byte[615]), .D(r_TX_Bit_Count[1]), 
            .Z(n50479));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_118 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50479_bdd_4_lut (.A(n50479), 
            .B(r_TX_Byte[613]), .C(r_TX_Byte[612]), .D(r_TX_Bit_Count[1]), 
            .Z(n50482));
    defparam n50479_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26891_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37293), .Z(n37306));
    defparam i26891_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_117  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[342]), .C(r_TX_Byte[343]), .D(r_TX_Bit_Count[1]), 
            .Z(n50473));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_117 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50473_bdd_4_lut (.A(n50473), 
            .B(r_TX_Byte[341]), .C(r_TX_Byte[340]), .D(r_TX_Bit_Count[1]), 
            .Z(n50476));
    defparam n50473_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26888_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37261), .Z(n37274));
    defparam i26888_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_116  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[974]), .C(r_TX_Byte[975]), .D(r_TX_Bit_Count[1]), 
            .Z(n50467));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_116 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50467_bdd_4_lut (.A(n50467), 
            .B(r_TX_Byte[973]), .C(r_TX_Byte[972]), .D(r_TX_Bit_Count[1]), 
            .Z(n44994));
    defparam n50467_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26885_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37229), .Z(n37242));
    defparam i26885_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_19  (.A(r_TX_Bit_Count[2]), 
            .B(n49642), .C(n44847), .D(r_TX_Bit_Count[3]), .Z(n50461));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50461_bdd_4_lut (.A(n50461), 
            .B(n50062), .C(n49984), .D(r_TX_Bit_Count[3]), .Z(n50464));
    defparam n50461_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26882_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37197), .Z(n37210));
    defparam i26882_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_115  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[982]), .C(r_TX_Byte[983]), .D(r_TX_Bit_Count[1]), 
            .Z(n50455));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_115 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50455_bdd_4_lut (.A(n50455), 
            .B(r_TX_Byte[981]), .C(r_TX_Byte[980]), .D(r_TX_Bit_Count[1]), 
            .Z(n50458));
    defparam n50455_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26879_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37165), .Z(n37178));
    defparam i26879_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_114  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[814]), .C(r_TX_Byte[815]), .D(r_TX_Bit_Count[1]), 
            .Z(n50449));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_114 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50449_bdd_4_lut (.A(n50449), 
            .B(r_TX_Byte[813]), .C(r_TX_Byte[812]), .D(r_TX_Bit_Count[1]), 
            .Z(n44877));
    defparam n50449_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+!(B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3152_i15_2_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .Z(n15));
    defparam equal_3152_i15_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_113  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[622]), .C(r_TX_Byte[623]), .D(r_TX_Bit_Count[1]), 
            .Z(n50443));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_113 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50443_bdd_4_lut (.A(n50443), 
            .B(r_TX_Byte[621]), .C(r_TX_Byte[620]), .D(r_TX_Bit_Count[1]), 
            .Z(n50446));
    defparam n50443_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26876_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37133), .Z(n37146));
    defparam i26876_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_112  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[206]), .C(r_TX_Byte[207]), .D(r_TX_Bit_Count[1]), 
            .Z(n50437));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_112 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50437_bdd_4_lut (.A(n50437), 
            .B(r_TX_Byte[205]), .C(r_TX_Byte[204]), .D(r_TX_Bit_Count[1]), 
            .Z(n45165));
    defparam n50437_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_18  (.A(r_TX_Bit_Count[2]), 
            .B(n50224), .C(n45147), .D(r_TX_Bit_Count[3]), .Z(n50431));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50431_bdd_4_lut (.A(n50431), 
            .B(n45135), .C(n50212), .D(r_TX_Bit_Count[3]), .Z(n50434));
    defparam n50431_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26873_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37101), .Z(n37114));
    defparam i26873_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_111  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[630]), .C(r_TX_Byte[631]), .D(r_TX_Bit_Count[1]), 
            .Z(n50425));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_111 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_31  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[114]), .C(r_TX_Byte[115]), .D(r_TX_Bit_Count[1]), 
            .Z(n49789));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50425_bdd_4_lut (.A(n50425), 
            .B(r_TX_Byte[629]), .C(r_TX_Byte[628]), .D(r_TX_Bit_Count[1]), 
            .Z(n50428));
    defparam n50425_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26870_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36394), .Z(n36406));
    defparam i26870_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49789_bdd_4_lut (.A(n49789), 
            .B(r_TX_Byte[113]), .C(r_TX_Byte[112]), .D(r_TX_Bit_Count[1]), 
            .Z(n49792));
    defparam n49789_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_110  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[822]), .C(r_TX_Byte[823]), .D(r_TX_Bit_Count[1]), 
            .Z(n50419));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_110 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50419_bdd_4_lut (.A(n50419), 
            .B(r_TX_Byte[821]), .C(r_TX_Byte[820]), .D(r_TX_Bit_Count[1]), 
            .Z(n50422));
    defparam n50419_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27930_2_lut (.A(n41104), 
            .B(n36589), .Z(n36591));
    defparam i27930_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_109  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[278]), .C(r_TX_Byte[279]), .D(r_TX_Bit_Count[1]), 
            .Z(n50413));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_109 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50413_bdd_4_lut (.A(n50413), 
            .B(r_TX_Byte[277]), .C(r_TX_Byte[276]), .D(r_TX_Bit_Count[1]), 
            .Z(n50416));
    defparam n50413_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26867_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37069), .Z(n37082));
    defparam i26867_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_108  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[158]), .C(r_TX_Byte[159]), .D(r_TX_Bit_Count[1]), 
            .Z(n50407));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_108 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50407_bdd_4_lut (.A(n50407), 
            .B(r_TX_Byte[157]), .C(r_TX_Byte[156]), .D(r_TX_Bit_Count[1]), 
            .Z(n50410));
    defparam n50407_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26864_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37037), .Z(n37050));
    defparam i26864_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_107  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[350]), .C(r_TX_Byte[351]), .D(r_TX_Bit_Count[1]), 
            .Z(n50401));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_107 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50401_bdd_4_lut (.A(n50401), 
            .B(r_TX_Byte[349]), .C(r_TX_Byte[348]), .D(r_TX_Bit_Count[1]), 
            .Z(n50404));
    defparam n50401_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_106  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[486]), .C(r_TX_Byte[487]), .D(r_TX_Bit_Count[1]), 
            .Z(n50395));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_106 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50395_bdd_4_lut (.A(n50395), 
            .B(r_TX_Byte[485]), .C(r_TX_Byte[484]), .D(r_TX_Bit_Count[1]), 
            .Z(n50398));
    defparam n50395_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27932_2_lut (.A(n41104), 
            .B(n36426), .Z(n36428));
    defparam i27932_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_17  (.A(r_TX_Bit_Count[2]), 
            .B(n49660), .C(n44853), .D(r_TX_Bit_Count[3]), .Z(n50389));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26861_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37005), .Z(n37018));
    defparam i26861_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50389_bdd_4_lut (.A(n50389), 
            .B(n45291), .C(n50338), .D(r_TX_Bit_Count[3]), .Z(n44886));
    defparam n50389_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26858_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36973), .Z(n36986));
    defparam i26858_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_105  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[990]), .C(r_TX_Byte[991]), .D(r_TX_Bit_Count[1]), 
            .Z(n50383));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_105 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50383_bdd_4_lut (.A(n50383), 
            .B(r_TX_Byte[989]), .C(r_TX_Byte[988]), .D(r_TX_Bit_Count[1]), 
            .Z(n50386));
    defparam n50383_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26855_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36941), .Z(n36954));
    defparam i26855_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_104  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[638]), .C(r_TX_Byte[639]), .D(r_TX_Bit_Count[1]), 
            .Z(n50377));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_104 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50377_bdd_4_lut (.A(n50377), 
            .B(r_TX_Byte[637]), .C(r_TX_Byte[636]), .D(r_TX_Bit_Count[1]), 
            .Z(n50380));
    defparam n50377_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_103  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[998]), .C(r_TX_Byte[999]), .D(r_TX_Bit_Count[1]), 
            .Z(n50371));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_103 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27409_2_lut (.A(n41104), 
            .B(n36493), .Z(n36495));
    defparam i27409_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50371_bdd_4_lut (.A(n50371), 
            .B(r_TX_Byte[997]), .C(r_TX_Byte[996]), .D(r_TX_Bit_Count[1]), 
            .Z(n45009));
    defparam n50371_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26852_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36909), .Z(n36922));
    defparam i26852_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26849_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36877), .Z(n36890));
    defparam i26849_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_16  (.A(r_TX_Bit_Count[2]), 
            .B(n49822), .C(n44940), .D(r_TX_Bit_Count[3]), .Z(n50365));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_30  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[882]), .C(r_TX_Byte[883]), .D(r_TX_Bit_Count[1]), 
            .Z(n49783));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50365_bdd_4_lut (.A(n50365), 
            .B(n44925), .C(n49786), .D(r_TX_Bit_Count[3]), .Z(n50368));
    defparam n50365_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_102  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[430]), .C(r_TX_Byte[431]), .D(r_TX_Bit_Count[1]), 
            .Z(n50359));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_102 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50359_bdd_4_lut (.A(n50359), 
            .B(r_TX_Byte[429]), .C(r_TX_Byte[428]), .D(r_TX_Bit_Count[1]), 
            .Z(n44889));
    defparam n50359_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27411_2_lut (.A(n41104), 
            .B(n36525), .Z(n36527));
    defparam i27411_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26846_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36845), .Z(n36858));
    defparam i26846_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_101  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[1002]), .C(r_TX_Byte[1003]), .D(r_TX_Bit_Count[1]), 
            .Z(n50347));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_101 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50347_bdd_4_lut (.A(n50347), 
            .B(r_TX_Byte[1001]), .C(r_TX_Byte[1000]), .D(r_TX_Bit_Count[1]), 
            .Z(n45296));
    defparam n50347_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49783_bdd_4_lut (.A(n49783), 
            .B(r_TX_Byte[881]), .C(r_TX_Byte[880]), .D(r_TX_Bit_Count[1]), 
            .Z(n49786));
    defparam n49783_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26843_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36813), .Z(n36826));
    defparam i26843_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_100  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[746]), .C(r_TX_Byte[747]), .D(r_TX_Bit_Count[1]), 
            .Z(n50341));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_100 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50341_bdd_4_lut (.A(n50341), 
            .B(r_TX_Byte[745]), .C(r_TX_Byte[744]), .D(r_TX_Bit_Count[1]), 
            .Z(n45293));
    defparam n50341_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27413_2_lut (.A(n41104), 
            .B(n36557), .Z(n36559));
    defparam i27413_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_99  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[402]), .C(r_TX_Byte[403]), .D(r_TX_Bit_Count[1]), 
            .Z(n50335));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_99 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50335_bdd_4_lut (.A(n50335), 
            .B(r_TX_Byte[401]), .C(r_TX_Byte[400]), .D(r_TX_Bit_Count[1]), 
            .Z(n50338));
    defparam n50335_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26840_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36781), .Z(n36794));
    defparam i26840_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_98  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[738]), .C(r_TX_Byte[739]), .D(r_TX_Bit_Count[1]), 
            .Z(n50329));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_98 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50329_bdd_4_lut (.A(n50329), 
            .B(r_TX_Byte[737]), .C(r_TX_Byte[736]), .D(r_TX_Bit_Count[1]), 
            .Z(n45284));
    defparam n50329_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26837_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36749), .Z(n36762));
    defparam i26837_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_97  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[394]), .C(r_TX_Byte[395]), .D(r_TX_Bit_Count[1]), 
            .Z(n50323));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_97 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50323_bdd_4_lut (.A(n50323), 
            .B(r_TX_Byte[393]), .C(r_TX_Byte[392]), .D(r_TX_Bit_Count[1]), 
            .Z(n50326));
    defparam n50323_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_96  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[730]), .C(r_TX_Byte[731]), .D(r_TX_Bit_Count[1]), 
            .Z(n50317));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_96 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_29  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[874]), .C(r_TX_Byte[875]), .D(r_TX_Bit_Count[1]), 
            .Z(n49777));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50317_bdd_4_lut (.A(n50317), 
            .B(r_TX_Byte[729]), .C(r_TX_Byte[728]), .D(r_TX_Bit_Count[1]), 
            .Z(n50320));
    defparam n50317_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27415_2_lut (.A(n41104), 
            .B(n36621), .Z(n36623));
    defparam i27415_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[6]_bdd_4_lut_2  (.A(r_TX_Bit_Count[6]), 
            .B(n45137), .C(n45138), .D(r_TX_Bit_Count[7]), .Z(n50311));
    defparam \r_TX_Bit_Count[6]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50311_bdd_4_lut (.A(n50311), 
            .B(n45126), .C(n50194), .D(r_TX_Bit_Count[7]), .Z(n50314));
    defparam n50311_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26834_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36717), .Z(n36730));
    defparam i26834_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26831_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36329), .Z(n36330));
    defparam i26831_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_95  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[722]), .C(r_TX_Byte[723]), .D(r_TX_Bit_Count[1]), 
            .Z(n50305));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_95 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50305_bdd_4_lut (.A(n50305), 
            .B(r_TX_Byte[721]), .C(r_TX_Byte[720]), .D(r_TX_Bit_Count[1]), 
            .Z(n50308));
    defparam n50305_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49777_bdd_4_lut (.A(n49777), 
            .B(r_TX_Byte[873]), .C(r_TX_Byte[872]), .D(r_TX_Bit_Count[1]), 
            .Z(n49780));
    defparam n49777_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_94  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[646]), .C(r_TX_Byte[647]), .D(r_TX_Bit_Count[1]), 
            .Z(n50299));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_94 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50299_bdd_4_lut (.A(n50299), 
            .B(r_TX_Byte[645]), .C(r_TX_Byte[644]), .D(r_TX_Bit_Count[1]), 
            .Z(n50302));
    defparam n50299_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27417_2_lut (.A(n41104), 
            .B(n36653), .Z(n36655));
    defparam i27417_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_93  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[642]), .C(r_TX_Byte[643]), .D(r_TX_Bit_Count[1]), 
            .Z(n50293));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_93 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50293_bdd_4_lut (.A(n50293), 
            .B(r_TX_Byte[641]), .C(r_TX_Byte[640]), .D(r_TX_Bit_Count[1]), 
            .Z(n50296));
    defparam n50293_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26828_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36685), .Z(n36698));
    defparam i26828_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_92  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[634]), .C(r_TX_Byte[635]), .D(r_TX_Bit_Count[1]), 
            .Z(n50287));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_92 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50287_bdd_4_lut (.A(n50287), 
            .B(r_TX_Byte[633]), .C(r_TX_Byte[632]), .D(r_TX_Bit_Count[1]), 
            .Z(n50290));
    defparam n50287_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26825_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36653), .Z(n36658));
    defparam i26825_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_91  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[346]), .C(r_TX_Byte[347]), .D(r_TX_Bit_Count[1]), 
            .Z(n50281));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_91 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50281_bdd_4_lut (.A(n50281), 
            .B(r_TX_Byte[345]), .C(r_TX_Byte[344]), .D(r_TX_Bit_Count[1]), 
            .Z(n50284));
    defparam n50281_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_4  (.A(r_TX_Bit_Count[4]), 
            .B(n49858), .C(n44955), .D(r_TX_Bit_Count[5]), .Z(n50275));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50275_bdd_4_lut (.A(n50275), 
            .B(n44886), .C(n44885), .D(r_TX_Bit_Count[5]), .Z(n50278));
    defparam n50275_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26822_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36621), .Z(n36634));
    defparam i26822_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26819_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36557), .Z(n36569));
    defparam i26819_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_90  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[626]), .C(r_TX_Byte[627]), .D(r_TX_Bit_Count[1]), 
            .Z(n50269));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_90 .INIT = "0xe4aa";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26816_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36525), .Z(n36537));
    defparam i26816_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50269_bdd_4_lut (.A(n50269), 
            .B(r_TX_Byte[625]), .C(r_TX_Byte[624]), .D(r_TX_Bit_Count[1]), 
            .Z(n50272));
    defparam n50269_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26813_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36493), .Z(n36505));
    defparam i26813_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27419_2_lut (.A(n41104), 
            .B(n36685), .Z(n36687));
    defparam i27419_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_15  (.A(r_TX_Bit_Count[2]), 
            .B(n50200), .C(n45129), .D(r_TX_Bit_Count[3]), .Z(n50263));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50263_bdd_4_lut (.A(n50263), 
            .B(n45108), .C(n50158), .D(r_TX_Bit_Count[3]), .Z(n50266));
    defparam n50263_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26810_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36426), .Z(n36427));
    defparam i26810_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i26807_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36589), .Z(n36602));
    defparam i26807_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_89  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[202]), .C(r_TX_Byte[203]), .D(r_TX_Bit_Count[1]), 
            .Z(n50257));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_89 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26994_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n41106), .Z(n36472));
    defparam i26994_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50257_bdd_4_lut (.A(n50257), 
            .B(r_TX_Byte[201]), .C(r_TX_Byte[200]), .D(r_TX_Bit_Count[1]), 
            .Z(n45164));
    defparam n50257_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27421_2_lut (.A(n41104), 
            .B(n36329), .Z(n36331));
    defparam i27421_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_14  (.A(r_TX_Bit_Count[2]), 
            .B(n50002), .C(n50020), .D(r_TX_Bit_Count[3]), .Z(n50251));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50251_bdd_4_lut (.A(n50251), 
            .B(n44931), .C(n49804), .D(r_TX_Bit_Count[3]), .Z(n50254));
    defparam n50251_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26992_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37357), .Z(n37369));
    defparam i26992_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_88  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[618]), .C(r_TX_Byte[619]), .D(r_TX_Bit_Count[1]), 
            .Z(n50245));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_88 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50245_bdd_4_lut (.A(n50245), 
            .B(r_TX_Byte[617]), .C(r_TX_Byte[616]), .D(r_TX_Bit_Count[1]), 
            .Z(n50248));
    defparam n50245_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26989_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37325), .Z(n37337));
    defparam i26989_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26986_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37293), .Z(n37305));
    defparam i26986_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_3  (.A(r_TX_Bit_Count[4]), 
            .B(n45140), .C(n45141), .D(r_TX_Bit_Count[5]), .Z(n50239));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26983_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37261), .Z(n37273));
    defparam i26983_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50239_bdd_4_lut (.A(n50239), 
            .B(n45069), .C(n50074), .D(r_TX_Bit_Count[5]), .Z(n50242));
    defparam n50239_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26980_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37229), .Z(n37241));
    defparam i26980_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26977_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37197), .Z(n37209));
    defparam i26977_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26974_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37165), .Z(n37177));
    defparam i26974_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26971_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37133), .Z(n37145));
    defparam i26971_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_87  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[338]), .C(r_TX_Byte[339]), .D(r_TX_Bit_Count[1]), 
            .Z(n50233));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_87 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26968_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37101), .Z(n37113));
    defparam i26968_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50233_bdd_4_lut (.A(n50233), 
            .B(r_TX_Byte[337]), .C(r_TX_Byte[336]), .D(r_TX_Bit_Count[1]), 
            .Z(n50236));
    defparam n50233_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27423_2_lut (.A(n41104), 
            .B(n36717), .Z(n36719));
    defparam i27423_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26965_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36394), .Z(n36405));
    defparam i26965_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26962_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37069), .Z(n37081));
    defparam i26962_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_86  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[610]), .C(r_TX_Byte[611]), .D(r_TX_Bit_Count[1]), 
            .Z(n50227));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_86 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50227_bdd_4_lut (.A(n50227), 
            .B(r_TX_Byte[609]), .C(r_TX_Byte[608]), .D(r_TX_Bit_Count[1]), 
            .Z(n50230));
    defparam n50227_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26959_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37037), .Z(n37049));
    defparam i26959_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26956_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37005), .Z(n37017));
    defparam i26956_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26953_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36973), .Z(n36985));
    defparam i26953_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_85  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[602]), .C(r_TX_Byte[603]), .D(r_TX_Bit_Count[1]), 
            .Z(n50221));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_85 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50221_bdd_4_lut (.A(n50221), 
            .B(r_TX_Byte[601]), .C(r_TX_Byte[600]), .D(r_TX_Bit_Count[1]), 
            .Z(n50224));
    defparam n50221_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26950_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36941), .Z(n36953));
    defparam i26950_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26947_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36909), .Z(n36921));
    defparam i26947_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26944_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36877), .Z(n36889));
    defparam i26944_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26941_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36845), .Z(n36857));
    defparam i26941_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_84  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[330]), .C(r_TX_Byte[331]), .D(r_TX_Bit_Count[1]), 
            .Z(n50215));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_84 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50215_bdd_4_lut (.A(n50215), 
            .B(r_TX_Byte[329]), .C(r_TX_Byte[328]), .D(r_TX_Bit_Count[1]), 
            .Z(n50218));
    defparam n50215_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26938_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36813), .Z(n36825));
    defparam i26938_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26935_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36781), .Z(n36793));
    defparam i26935_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26932_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36749), .Z(n36761));
    defparam i26932_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_83  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[594]), .C(r_TX_Byte[595]), .D(r_TX_Bit_Count[1]), 
            .Z(n50209));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_83 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50209_bdd_4_lut (.A(n50209), 
            .B(r_TX_Byte[593]), .C(r_TX_Byte[592]), .D(r_TX_Bit_Count[1]), 
            .Z(n50212));
    defparam n50209_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27428_2_lut (.A(n41104), 
            .B(n36749), .Z(n36751));
    defparam i27428_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_13  (.A(r_TX_Bit_Count[2]), 
            .B(n50134), .C(n45096), .D(r_TX_Bit_Count[3]), .Z(n50203));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26929_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36717), .Z(n36729));
    defparam i26929_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50203_bdd_4_lut (.A(n50203), 
            .B(n45084), .C(n50110), .D(r_TX_Bit_Count[3]), .Z(n50206));
    defparam n50203_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26926_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36329), .Z(n36341));
    defparam i26926_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26923_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36685), .Z(n36697));
    defparam i26923_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_28  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[442]), .C(r_TX_Byte[443]), .D(r_TX_Bit_Count[1]), 
            .Z(n49771));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_82  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[586]), .C(r_TX_Byte[587]), .D(r_TX_Bit_Count[1]), 
            .Z(n50197));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_82 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26920_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36653), .Z(n36666));
    defparam i26920_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50197_bdd_4_lut (.A(n50197), 
            .B(r_TX_Byte[585]), .C(r_TX_Byte[584]), .D(r_TX_Bit_Count[1]), 
            .Z(n50200));
    defparam n50197_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26917_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36621), .Z(n36633));
    defparam i26917_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_2  (.A(r_TX_Bit_Count[4]), 
            .B(n49582), .C(n44814), .D(r_TX_Bit_Count[5]), .Z(n50191));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26914_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36557), .Z(n36568));
    defparam i26914_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50191_bdd_4_lut (.A(n50191), 
            .B(n44829), .C(n49612), .D(r_TX_Bit_Count[5]), .Z(n50194));
    defparam n50191_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26911_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36525), .Z(n36536));
    defparam i26911_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26908_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36493), .Z(n36504));
    defparam i26908_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_81  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[322]), .C(r_TX_Byte[323]), .D(r_TX_Bit_Count[1]), 
            .Z(n50185));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_81 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50185_bdd_4_lut (.A(n50185), 
            .B(r_TX_Byte[321]), .C(r_TX_Byte[320]), .D(r_TX_Bit_Count[1]), 
            .Z(n50188));
    defparam n50185_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26905_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36426), .Z(n36437));
    defparam i26905_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_80  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[194]), .C(r_TX_Byte[195]), .D(r_TX_Bit_Count[1]), 
            .Z(n50179));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_80 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i26902_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36589), .Z(n36601));
    defparam i26902_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50179_bdd_4_lut (.A(n50179), 
            .B(r_TX_Byte[193]), .C(r_TX_Byte[192]), .D(r_TX_Bit_Count[1]), 
            .Z(n45119));
    defparam n50179_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_79  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[130]), .C(r_TX_Byte[131]), .D(r_TX_Bit_Count[1]), 
            .Z(n50173));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_79 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50173_bdd_4_lut (.A(n50173), 
            .B(r_TX_Byte[129]), .C(r_TX_Byte[128]), .D(r_TX_Bit_Count[1]), 
            .Z(n50176));
    defparam n50173_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27430_2_lut (.A(n41104), 
            .B(n36781), .Z(n36783));
    defparam i27430_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_78  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[98]), .C(r_TX_Byte[99]), .D(r_TX_Bit_Count[1]), 
            .Z(n50167));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_78 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50167_bdd_4_lut (.A(n50167), 
            .B(r_TX_Byte[97]), .C(r_TX_Byte[96]), .D(r_TX_Bit_Count[1]), 
            .Z(n50170));
    defparam n50167_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_77  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[58]), .C(r_TX_Byte[59]), .D(r_TX_Bit_Count[1]), 
            .Z(n50161));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_77 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50161_bdd_4_lut (.A(n50161), 
            .B(r_TX_Byte[57]), .C(r_TX_Byte[56]), .D(r_TX_Bit_Count[1]), 
            .Z(n50164));
    defparam n50161_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_76  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[578]), .C(r_TX_Byte[579]), .D(r_TX_Bit_Count[1]), 
            .Z(n50155));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_76 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50155_bdd_4_lut (.A(n50155), 
            .B(r_TX_Byte[577]), .C(r_TX_Byte[576]), .D(r_TX_Bit_Count[1]), 
            .Z(n50158));
    defparam n50155_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_75  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[570]), .C(r_TX_Byte[571]), .D(r_TX_Bit_Count[1]), 
            .Z(n50149));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_75 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50149_bdd_4_lut (.A(n50149), 
            .B(r_TX_Byte[569]), .C(r_TX_Byte[568]), .D(r_TX_Bit_Count[1]), 
            .Z(n50152));
    defparam n50149_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27432_2_lut (.A(n41104), 
            .B(n36813), .Z(n36815));
    defparam i27432_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_74  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[314]), .C(r_TX_Byte[315]), .D(r_TX_Bit_Count[1]), 
            .Z(n50143));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_74 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50143_bdd_4_lut (.A(n50143), 
            .B(r_TX_Byte[313]), .C(r_TX_Byte[312]), .D(r_TX_Bit_Count[1]), 
            .Z(n50146));
    defparam n50143_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_73  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[562]), .C(r_TX_Byte[563]), .D(r_TX_Bit_Count[1]), 
            .Z(n50137));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_73 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50137_bdd_4_lut (.A(n50137), 
            .B(r_TX_Byte[561]), .C(r_TX_Byte[560]), .D(r_TX_Bit_Count[1]), 
            .Z(n50140));
    defparam n50137_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_72  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[554]), .C(r_TX_Byte[555]), .D(r_TX_Bit_Count[1]), 
            .Z(n50131));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_72 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50131_bdd_4_lut (.A(n50131), 
            .B(r_TX_Byte[553]), .C(r_TX_Byte[552]), .D(r_TX_Bit_Count[1]), 
            .Z(n50134));
    defparam n50131_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27434_2_lut (.A(n41104), 
            .B(n36845), .Z(n36847));
    defparam i27434_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_71  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[186]), .C(r_TX_Byte[187]), .D(r_TX_Bit_Count[1]), 
            .Z(n50125));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_71 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50125_bdd_4_lut (.A(n50125), 
            .B(r_TX_Byte[185]), .C(r_TX_Byte[184]), .D(r_TX_Bit_Count[1]), 
            .Z(n50128));
    defparam n50125_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49771_bdd_4_lut (.A(n49771), 
            .B(r_TX_Byte[441]), .C(r_TX_Byte[440]), .D(r_TX_Bit_Count[1]), 
            .Z(n49774));
    defparam n49771_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+!(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27092_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n41106), .Z(n36471));
    defparam i27092_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_30  (.A(r_TX_Bit_Count[1]), 
            .B(n209), .C(n210), .D(r_TX_Bit_Count[2]), .Z(n50119));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27090_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37357), .Z(n37368));
    defparam i27090_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50119_bdd_4_lut (.A(n50119), 
            .B(n207), .C(n206), .D(r_TX_Bit_Count[2]), .Z(n50122));
    defparam n50119_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_12  (.A(r_TX_Bit_Count[2]), 
            .B(n45296), .C(n45297), .D(r_TX_Bit_Count[3]), .Z(n50113));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50113_bdd_4_lut (.A(n50113), 
            .B(n45009), .C(n49966), .D(r_TX_Bit_Count[3]), .Z(n50116));
    defparam n50113_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27436_2_lut (.A(n41104), 
            .B(n36877), .Z(n36879));
    defparam i27436_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27087_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37325), .Z(n37336));
    defparam i27087_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_70  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[546]), .C(r_TX_Byte[547]), .D(r_TX_Bit_Count[1]), 
            .Z(n50107));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_70 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50107_bdd_4_lut (.A(n50107), 
            .B(r_TX_Byte[545]), .C(r_TX_Byte[544]), .D(r_TX_Bit_Count[1]), 
            .Z(n50110));
    defparam n50107_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27084_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37293), .Z(n37304));
    defparam i27084_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_69  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[306]), .C(r_TX_Byte[307]), .D(r_TX_Bit_Count[1]), 
            .Z(n50101));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_69 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_27  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[866]), .C(r_TX_Byte[867]), .D(r_TX_Bit_Count[1]), 
            .Z(n49765));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50101_bdd_4_lut (.A(n50101), 
            .B(r_TX_Byte[305]), .C(r_TX_Byte[304]), .D(r_TX_Bit_Count[1]), 
            .Z(n50104));
    defparam n50101_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27081_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37261), .Z(n37272));
    defparam i27081_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_29  (.A(r_TX_Bit_Count[1]), 
            .B(n353), .C(n354), .D(r_TX_Bit_Count[2]), .Z(n50095));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50095_bdd_4_lut (.A(n50095), 
            .B(n351), .C(n350), .D(r_TX_Bit_Count[2]), .Z(n50098));
    defparam n50095_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_68  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[538]), .C(r_TX_Byte[539]), .D(r_TX_Bit_Count[1]), 
            .Z(n50089));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_68 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50089_bdd_4_lut (.A(n50089), 
            .B(r_TX_Byte[537]), .C(r_TX_Byte[536]), .D(r_TX_Bit_Count[1]), 
            .Z(n50092));
    defparam n50089_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27078_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37229), .Z(n37240));
    defparam i27078_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_11  (.A(r_TX_Bit_Count[2]), 
            .B(n49936), .C(n44994), .D(r_TX_Bit_Count[3]), .Z(n50083));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50083_bdd_4_lut (.A(n50083), 
            .B(n44988), .C(n49918), .D(r_TX_Bit_Count[3]), .Z(n50086));
    defparam n50083_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27075_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37197), .Z(n37208));
    defparam i27075_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_67  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[298]), .C(r_TX_Byte[299]), .D(r_TX_Bit_Count[1]), 
            .Z(n50077));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_67 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50077_bdd_4_lut (.A(n50077), 
            .B(r_TX_Byte[297]), .C(r_TX_Byte[296]), .D(r_TX_Bit_Count[1]), 
            .Z(n50080));
    defparam n50077_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27072_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37165), .Z(n37176));
    defparam i27072_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_10  (.A(r_TX_Bit_Count[2]), 
            .B(n49906), .C(n44979), .D(r_TX_Bit_Count[3]), .Z(n50071));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50071_bdd_4_lut (.A(n50071), 
            .B(n44934), .C(n49810), .D(r_TX_Bit_Count[3]), .Z(n50074));
    defparam n50071_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_66  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[830]), .C(r_TX_Byte[831]), .D(r_TX_Bit_Count[1]), 
            .Z(n50065));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_66 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49765_bdd_4_lut (.A(n49765), 
            .B(r_TX_Byte[865]), .C(r_TX_Byte[864]), .D(r_TX_Bit_Count[1]), 
            .Z(n49768));
    defparam n49765_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50065_bdd_4_lut (.A(n50065), 
            .B(r_TX_Byte[829]), .C(r_TX_Byte[828]), .D(r_TX_Bit_Count[1]), 
            .Z(n50068));
    defparam n50065_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27438_2_lut (.A(n41104), 
            .B(n36909), .Z(n36911));
    defparam i27438_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_65  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[758]), .C(r_TX_Byte[759]), .D(r_TX_Bit_Count[1]), 
            .Z(n50059));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_65 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50059_bdd_4_lut (.A(n50059), 
            .B(r_TX_Byte[757]), .C(r_TX_Byte[756]), .D(r_TX_Bit_Count[1]), 
            .Z(n50062));
    defparam n50059_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27069_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37133), .Z(n37144));
    defparam i27069_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27066_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37101), .Z(n37112));
    defparam i27066_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_64  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[122]), .C(r_TX_Byte[123]), .D(r_TX_Bit_Count[1]), 
            .Z(n50053));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_64 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50053_bdd_4_lut (.A(n50053), 
            .B(r_TX_Byte[121]), .C(r_TX_Byte[120]), .D(r_TX_Bit_Count[1]), 
            .Z(n50056));
    defparam n50053_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27060_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36394), .Z(n36404));
    defparam i27060_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_63  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[94]), .C(r_TX_Byte[95]), .D(r_TX_Bit_Count[1]), 
            .Z(n50047));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_63 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50047_bdd_4_lut (.A(n50047), 
            .B(r_TX_Byte[93]), .C(r_TX_Byte[92]), .D(r_TX_Bit_Count[1]), 
            .Z(n50050));
    defparam n50047_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27057_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37069), .Z(n37080));
    defparam i27057_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27054_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37037), .Z(n37048));
    defparam i27054_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27051_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37005), .Z(n37016));
    defparam i27051_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27048_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36973), .Z(n36984));
    defparam i27048_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27045_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36941), .Z(n36952));
    defparam i27045_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_62  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[530]), .C(r_TX_Byte[531]), .D(r_TX_Bit_Count[1]), 
            .Z(n50041));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_62 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50041_bdd_4_lut (.A(n50041), 
            .B(r_TX_Byte[529]), .C(r_TX_Byte[528]), .D(r_TX_Bit_Count[1]), 
            .Z(n50044));
    defparam n50041_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27042_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36909), .Z(n36920));
    defparam i27042_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27039_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36877), .Z(n36888));
    defparam i27039_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27440_2_lut (.A(n41104), 
            .B(n36941), .Z(n36943));
    defparam i27440_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27036_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36845), .Z(n36856));
    defparam i27036_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27033_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36813), .Z(n36824));
    defparam i27033_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27030_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36781), .Z(n36792));
    defparam i27030_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27027_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36749), .Z(n36760));
    defparam i27027_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27024_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36717), .Z(n36728));
    defparam i27024_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27021_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36329), .Z(n36340));
    defparam i27021_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_61  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[522]), .C(r_TX_Byte[523]), .D(r_TX_Bit_Count[1]), 
            .Z(n50035));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_61 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50035_bdd_4_lut (.A(n50035), 
            .B(r_TX_Byte[521]), .C(r_TX_Byte[520]), .D(r_TX_Bit_Count[1]), 
            .Z(n50038));
    defparam n50035_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27018_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36685), .Z(n36696));
    defparam i27018_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_11  (.A(r_TX_Bit_Count[3]), 
            .B(n49456), .C(n44884), .D(r_TX_Bit_Count[4]), .Z(n50029));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27015_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36653), .Z(n36665));
    defparam i27015_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27012_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36621), .Z(n36632));
    defparam i27012_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27009_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36557), .Z(n36567));
    defparam i27009_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27006_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36525), .Z(n36535));
    defparam i27006_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50029_bdd_4_lut (.A(n50029), 
            .B(n49756), .C(n45118), .D(r_TX_Bit_Count[4]), .Z(n50032));
    defparam n50029_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27003_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36493), .Z(n36503));
    defparam i27003_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i27000_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36426), .Z(n36436));
    defparam i27000_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27448_2_lut (.A(n41104), 
            .B(n36973), .Z(n36975));
    defparam i27448_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_60  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[838]), .C(r_TX_Byte[839]), .D(r_TX_Bit_Count[1]), 
            .Z(n50023));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_60 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50023_bdd_4_lut (.A(n50023), 
            .B(r_TX_Byte[837]), .C(r_TX_Byte[836]), .D(r_TX_Bit_Count[1]), 
            .Z(n50026));
    defparam n50023_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i26997_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36589), .Z(n36600));
    defparam i26997_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_59  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[174]), .C(r_TX_Byte[175]), .D(r_TX_Bit_Count[1]), 
            .Z(n50017));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_59 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50017_bdd_4_lut (.A(n50017), 
            .B(r_TX_Byte[173]), .C(r_TX_Byte[172]), .D(r_TX_Bit_Count[1]), 
            .Z(n50020));
    defparam n50017_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut  (.A(r_TX_Bit_Count[5]), 
            .B(n45169), .C(n49978), .D(r_TX_Bit_Count[6]), .Z(n50011));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27187_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n41106), .Z(n36470));
    defparam i27187_2_lut_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27185_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37357), .Z(n37367));
    defparam i27185_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n45834), 
            .SP(n29639), .CK(i_Clk_c), .SR(n51852), .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50011_bdd_4_lut (.A(n50011), 
            .B(n45133), .C(n45094), .D(r_TX_Bit_Count[6]), .Z(n50014));
    defparam n50011_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27182_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37325), .Z(n37335));
    defparam i27182_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27179_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37293), .Z(n37303));
    defparam i27179_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27176_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37261), .Z(n37271));
    defparam i27176_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27173_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37229), .Z(n37239));
    defparam i27173_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27170_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37197), .Z(n37207));
    defparam i27170_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_58  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[438]), .C(r_TX_Byte[439]), .D(r_TX_Bit_Count[1]), 
            .Z(n50005));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_58 .INIT = "0xe4aa";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27167_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37165), .Z(n37175));
    defparam i27167_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n50005_bdd_4_lut (.A(n50005), 
            .B(r_TX_Byte[437]), .C(r_TX_Byte[436]), .D(r_TX_Bit_Count[1]), 
            .Z(n50008));
    defparam n50005_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27164_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37133), .Z(n37143));
    defparam i27164_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27161_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37101), .Z(n37111));
    defparam i27161_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27453_2_lut (.A(n41104), 
            .B(n37005), .Z(n37007));
    defparam i27453_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_57  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[170]), .C(r_TX_Byte[171]), .D(r_TX_Bit_Count[1]), 
            .Z(n49999));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_57 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49999_bdd_4_lut (.A(n49999), 
            .B(r_TX_Byte[169]), .C(r_TX_Byte[168]), .D(r_TX_Bit_Count[1]), 
            .Z(n50002));
    defparam n49999_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27158_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36394), .Z(n36403));
    defparam i27158_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27155_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37069), .Z(n37079));
    defparam i27155_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27152_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37037), .Z(n37047));
    defparam i27152_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_28  (.A(r_TX_Bit_Count[1]), 
            .B(n649), .C(n650), .D(r_TX_Bit_Count[2]), .Z(n49993));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27149_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n37005), .Z(n37015));
    defparam i27149_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27146_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36973), .Z(n36983));
    defparam i27146_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27143_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36941), .Z(n36951));
    defparam i27143_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49993_bdd_4_lut (.A(n49993), 
            .B(n647), .C(n646), .D(r_TX_Bit_Count[2]), .Z(n45196));
    defparam n49993_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27140_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36909), .Z(n36919));
    defparam i27140_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_56  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[90]), .C(r_TX_Byte[91]), .D(r_TX_Bit_Count[1]), 
            .Z(n49987));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_56 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49987_bdd_4_lut (.A(n49987), 
            .B(r_TX_Byte[89]), .C(r_TX_Byte[88]), .D(r_TX_Bit_Count[1]), 
            .Z(n49990));
    defparam n49987_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_55  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[754]), .C(r_TX_Byte[755]), .D(r_TX_Bit_Count[1]), 
            .Z(n49981));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_55 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49981_bdd_4_lut (.A(n49981), 
            .B(r_TX_Byte[753]), .C(r_TX_Byte[752]), .D(r_TX_Bit_Count[1]), 
            .Z(n49984));
    defparam n49981_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27137_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36877), .Z(n36887));
    defparam i27137_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_10  (.A(r_TX_Bit_Count[3]), 
            .B(n45172), .C(n45181), .D(r_TX_Bit_Count[4]), .Z(n49975));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49975_bdd_4_lut (.A(n49975), 
            .B(n45160), .C(n45151), .D(r_TX_Bit_Count[4]), .Z(n49978));
    defparam n49975_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_9  (.A(r_TX_Bit_Count[2]), 
            .B(n49780), .C(n44922), .D(r_TX_Bit_Count[3]), .Z(n49969));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49969_bdd_4_lut (.A(n49969), 
            .B(n44916), .C(n49768), .D(r_TX_Bit_Count[3]), .Z(n49972));
    defparam n49969_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27455_2_lut (.A(n41104), 
            .B(n37037), .Z(n37039));
    defparam i27455_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_54  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[994]), .C(r_TX_Byte[995]), .D(r_TX_Bit_Count[1]), 
            .Z(n49963));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_54 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49963_bdd_4_lut (.A(n49963), 
            .B(r_TX_Byte[993]), .C(r_TX_Byte[992]), .D(r_TX_Bit_Count[1]), 
            .Z(n49966));
    defparam n49963_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27134_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36845), .Z(n36855));
    defparam i27134_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_53  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[986]), .C(r_TX_Byte[987]), .D(r_TX_Bit_Count[1]), 
            .Z(n49957));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_53 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_5  (.A(r_TX_Bit_Count[1]), 
            .B(n225), .C(n226), .D(r_TX_Bit_Count[2]), .Z(n49429));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27131_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36813), .Z(n36823));
    defparam i27131_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49429_bdd_4_lut (.A(n49429), 
            .B(n223), .C(n222), .D(r_TX_Bit_Count[2]), .Z(n49432));
    defparam n49429_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_12  (.A(r_TX_Bit_Count[1]), 
            .B(n848), .C(n849), .D(r_TX_Bit_Count[2]), .Z(n49471));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49471_bdd_4_lut (.A(n49471), 
            .B(n846), .C(n845), .D(r_TX_Bit_Count[2]), .Z(n49474));
    defparam n49471_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_4  (.A(r_TX_Bit_Count[1]), 
            .B(n515), .C(n516), .D(r_TX_Bit_Count[2]), .Z(n49423));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27457_2_lut (.A(n41104), 
            .B(n37069), .Z(n37071));
    defparam i27457_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49423_bdd_4_lut (.A(n49423), 
            .B(n513), .C(n512), .D(r_TX_Bit_Count[2]), .Z(n49426));
    defparam n49423_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_11  (.A(r_TX_Bit_Count[1]), 
            .B(n695), .C(n696), .D(r_TX_Bit_Count[2]), .Z(n49465));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27128_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36781), .Z(n36791));
    defparam i27128_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49465_bdd_4_lut (.A(n49465), 
            .B(n693), .C(n692), .D(r_TX_Bit_Count[2]), .Z(n49468));
    defparam n49465_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_3  (.A(r_TX_Bit_Count[1]), 
            .B(n386), .C(n387), .D(r_TX_Bit_Count[2]), .Z(n49417));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27125_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36749), .Z(n36759));
    defparam i27125_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49417_bdd_4_lut (.A(n49417), 
            .B(n384), .C(n383), .D(r_TX_Bit_Count[2]), .Z(n49420));
    defparam n49417_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_10  (.A(r_TX_Bit_Count[1]), 
            .B(n705), .C(n706), .D(r_TX_Bit_Count[2]), .Z(n49459));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49459_bdd_4_lut (.A(n49459), 
            .B(n703), .C(n702), .D(r_TX_Bit_Count[2]), .Z(n49462));
    defparam n49459_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_4  (.A(r_TX_Bit_Count[3]), 
            .B(n44860), .C(n44869), .D(r_TX_Bit_Count[4]), .Z(n49411));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27459_2_lut (.A(n41104), 
            .B(n36394), .Z(n36396));
    defparam i27459_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49411_bdd_4_lut (.A(n49411), 
            .B(n44857), .C(n44851), .D(r_TX_Bit_Count[4]), .Z(n49414));
    defparam n49411_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_9  (.A(r_TX_Bit_Count[1]), 
            .B(n146), .C(n147), .D(r_TX_Bit_Count[2]), .Z(n49453));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27122_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36717), .Z(n36727));
    defparam i27122_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27119_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36329), .Z(n36339));
    defparam i27119_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49453_bdd_4_lut (.A(n49453), 
            .B(n144), .C(n143), .D(r_TX_Bit_Count[2]), .Z(n49456));
    defparam n49453_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_2  (.A(r_TX_Bit_Count[1]), 
            .B(n712), .C(n713), .D(r_TX_Bit_Count[2]), .Z(n49405));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27116_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36685), .Z(n36695));
    defparam i27116_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49405_bdd_4_lut (.A(n49405), 
            .B(n710), .C(n709), .D(r_TX_Bit_Count[2]), .Z(n49408));
    defparam n49405_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_8  (.A(r_TX_Bit_Count[1]), 
            .B(n177), .C(n178), .D(r_TX_Bit_Count[2]), .Z(n49447));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49447_bdd_4_lut (.A(n49447), 
            .B(n175), .C(n174), .D(r_TX_Bit_Count[2]), .Z(n49450));
    defparam n49447_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_3  (.A(r_TX_Bit_Count[3]), 
            .B(n44974), .C(n44986), .D(r_TX_Bit_Count[4]), .Z(n49399));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27461_2_lut (.A(n41104), 
            .B(n37101), .Z(n37103));
    defparam i27461_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49399_bdd_4_lut (.A(n49399), 
            .B(n44971), .C(n44965), .D(r_TX_Bit_Count[4]), .Z(n49402));
    defparam n49399_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_7  (.A(r_TX_Bit_Count[1]), 
            .B(n247), .C(n248), .D(r_TX_Bit_Count[2]), .Z(n49441));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27113_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36653), .Z(n36664));
    defparam i27113_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49441_bdd_4_lut (.A(n49441), 
            .B(n245), .C(n244), .D(r_TX_Bit_Count[2]), .Z(n49444));
    defparam n49441_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_2  (.A(r_TX_Bit_Count[3]), 
            .B(n45034), .C(n45043), .D(r_TX_Bit_Count[4]), .Z(n49393));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27110_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36621), .Z(n36631));
    defparam i27110_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49393_bdd_4_lut (.A(n49393), 
            .B(n45031), .C(n45004), .D(r_TX_Bit_Count[4]), .Z(n49396));
    defparam n49393_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_6  (.A(r_TX_Bit_Count[1]), 
            .B(n290), .C(n291), .D(r_TX_Bit_Count[2]), .Z(n49435));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49435_bdd_4_lut (.A(n49435), 
            .B(n288), .C(n287), .D(r_TX_Bit_Count[2]), .Z(n49438));
    defparam n49435_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27107_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36557), .Z(n36566));
    defparam i27107_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_26  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[858]), .C(r_TX_Byte[859]), .D(r_TX_Bit_Count[1]), 
            .Z(n49759));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49759_bdd_4_lut (.A(n49759), 
            .B(r_TX_Byte[857]), .C(r_TX_Byte[856]), .D(r_TX_Bit_Count[1]), 
            .Z(n49762));
    defparam n49759_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_26  (.A(r_TX_Bit_Count[1]), 
            .B(n138), .C(n139), .D(r_TX_Bit_Count[2]), .Z(n49753));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49753_bdd_4_lut (.A(n49753), 
            .B(n136), .C(n135), .D(r_TX_Bit_Count[2]), .Z(n49756));
    defparam n49753_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27104_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36525), .Z(n36534));
    defparam i27104_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_7  (.A(r_TX_Bit_Count[3]), 
            .B(n45154), .C(n45178), .D(r_TX_Bit_Count[4]), .Z(n49747));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49747_bdd_4_lut (.A(n49747), 
            .B(n45145), .C(n45124), .D(r_TX_Bit_Count[4]), .Z(n49750));
    defparam n49747_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27466_2_lut (.A(n41104), 
            .B(n37133), .Z(n37135));
    defparam i27466_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_25  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[434]), .C(r_TX_Byte[435]), .D(r_TX_Bit_Count[1]), 
            .Z(n49741));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49741_bdd_4_lut (.A(n49741), 
            .B(r_TX_Byte[433]), .C(r_TX_Byte[432]), .D(r_TX_Bit_Count[1]), 
            .Z(n49744));
    defparam n49741_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27101_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36493), .Z(n36502));
    defparam i27101_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_24  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[834]), .C(r_TX_Byte[835]), .D(r_TX_Bit_Count[1]), 
            .Z(n49735));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49735_bdd_4_lut (.A(n49735), 
            .B(r_TX_Byte[833]), .C(r_TX_Byte[832]), .D(r_TX_Bit_Count[1]), 
            .Z(n49738));
    defparam n49735_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27098_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36426), .Z(n36435));
    defparam i27098_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_23  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[826]), .C(r_TX_Byte[827]), .D(r_TX_Bit_Count[1]), 
            .Z(n49729));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49729_bdd_4_lut (.A(n49729), 
            .B(r_TX_Byte[825]), .C(r_TX_Byte[824]), .D(r_TX_Bit_Count[1]), 
            .Z(n49732));
    defparam n49729_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_22  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[426]), .C(r_TX_Byte[427]), .D(r_TX_Bit_Count[1]), 
            .Z(n49723));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49723_bdd_4_lut (.A(n49723), 
            .B(r_TX_Byte[425]), .C(r_TX_Byte[424]), .D(r_TX_Bit_Count[1]), 
            .Z(n49726));
    defparam n49723_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27477_2_lut (.A(n41104), 
            .B(n37165), .Z(n37167));
    defparam i27477_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_21  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[154]), .C(r_TX_Byte[155]), .D(r_TX_Bit_Count[1]), 
            .Z(n49717));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49717_bdd_4_lut (.A(n49717), 
            .B(r_TX_Byte[153]), .C(r_TX_Byte[152]), .D(r_TX_Bit_Count[1]), 
            .Z(n49720));
    defparam n49717_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i27095_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4707), .D(n36589), .Z(n36599));
    defparam i27095_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 equal_2992_i18_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(r_RX_Bit_Count[9]), .C(r_RX_Bit_Count[10]), .D(n40942), 
            .Z(n18_adj_4687));
    defparam equal_2992_i18_2_lut_3_lut_4_lut.INIT = "0xfdff";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_20  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[818]), .C(r_TX_Byte[819]), .D(r_TX_Bit_Count[1]), 
            .Z(n49711));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49711_bdd_4_lut (.A(n49711), 
            .B(r_TX_Byte[817]), .C(r_TX_Byte[816]), .D(r_TX_Bit_Count[1]), 
            .Z(n49714));
    defparam n49711_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27500_2_lut (.A(n41104), 
            .B(n37197), .Z(n37199));
    defparam i27500_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_19  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[810]), .C(r_TX_Byte[811]), .D(r_TX_Bit_Count[1]), 
            .Z(n49705));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49705_bdd_4_lut (.A(n49705), 
            .B(r_TX_Byte[809]), .C(r_TX_Byte[808]), .D(r_TX_Bit_Count[1]), 
            .Z(n49708));
    defparam n49705_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i24905_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .C(n17_adj_4688), .D(n36329), .Z(n36361));
    defparam i24905_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_6  (.A(r_TX_Bit_Count[2]), 
            .B(n45293), .C(n45294), .D(r_TX_Bit_Count[3]), .Z(n49699));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49699_bdd_4_lut (.A(n49699), 
            .B(n45285), .C(n45284), .D(r_TX_Bit_Count[3]), .Z(n49702));
    defparam n49699_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i27939_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4685), .D(n36362), .Z(n36364));
    defparam i27939_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_18  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[802]), .C(r_TX_Byte[803]), .D(r_TX_Bit_Count[1]), 
            .Z(n49693));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49693_bdd_4_lut (.A(n49693), 
            .B(r_TX_Byte[801]), .C(r_TX_Byte[800]), .D(r_TX_Bit_Count[1]), 
            .Z(n49696));
    defparam n49693_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27541_2_lut (.A(n41104), 
            .B(n37229), .Z(n37231));
    defparam i27541_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_17  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[794]), .C(r_TX_Byte[795]), .D(r_TX_Bit_Count[1]), 
            .Z(n49687));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49687_bdd_4_lut (.A(n49687), 
            .B(r_TX_Byte[793]), .C(r_TX_Byte[792]), .D(r_TX_Bit_Count[1]), 
            .Z(n49690));
    defparam n49687_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_16  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[418]), .C(r_TX_Byte[419]), .D(r_TX_Bit_Count[1]), 
            .Z(n49681));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49681_bdd_4_lut (.A(n49681), 
            .B(r_TX_Byte[417]), .C(r_TX_Byte[416]), .D(r_TX_Bit_Count[1]), 
            .Z(n49684));
    defparam n49681_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_15  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[242]), .C(r_TX_Byte[243]), .D(r_TX_Bit_Count[1]), 
            .Z(n49675));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49675_bdd_4_lut (.A(n49675), 
            .B(r_TX_Byte[241]), .C(r_TX_Byte[240]), .D(r_TX_Bit_Count[1]), 
            .Z(n49678));
    defparam n49675_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_14  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[786]), .C(r_TX_Byte[787]), .D(r_TX_Bit_Count[1]), 
            .Z(n49669));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49669_bdd_4_lut (.A(n49669), 
            .B(r_TX_Byte[785]), .C(r_TX_Byte[784]), .D(r_TX_Bit_Count[1]), 
            .Z(n49672));
    defparam n49669_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27558_2_lut (.A(n41104), 
            .B(n37261), .Z(n37263));
    defparam i27558_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_13  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[778]), .C(r_TX_Byte[779]), .D(r_TX_Bit_Count[1]), 
            .Z(n49663));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49663_bdd_4_lut (.A(n49663), 
            .B(r_TX_Byte[777]), .C(r_TX_Byte[776]), .D(r_TX_Bit_Count[1]), 
            .Z(n49666));
    defparam n49663_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3211_i17_2_lut_3_lut (.A(r_RX_Bit_Count[8]), 
            .B(r_RX_Bit_Count[9]), .C(r_RX_Bit_Count[10]), .Z(n17_adj_4688));
    defparam equal_3211_i17_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_12  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[410]), .C(r_TX_Byte[411]), .D(r_TX_Bit_Count[1]), 
            .Z(n49657));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49657_bdd_4_lut (.A(n49657), 
            .B(r_TX_Byte[409]), .C(r_TX_Byte[408]), .D(r_TX_Bit_Count[1]), 
            .Z(n49660));
    defparam n49657_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27584_2_lut (.A(n41104), 
            .B(n37293), .Z(n37295));
    defparam i27584_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_25  (.A(r_TX_Bit_Count[1]), 
            .B(n360), .C(n361), .D(r_TX_Bit_Count[2]), .Z(n49651));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49651_bdd_4_lut (.A(n49651), 
            .B(n358), .C(n357), .D(r_TX_Bit_Count[2]), .Z(n49654));
    defparam n49651_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="((B)+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3211_i11_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n11_adj_4678));
    defparam equal_3211_i11_2_lut.INIT = "0xdddd";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_11  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[770]), .C(r_TX_Byte[771]), .D(r_TX_Bit_Count[1]), 
            .Z(n49645));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49645_bdd_4_lut (.A(n49645), 
            .B(r_TX_Byte[769]), .C(r_TX_Byte[768]), .D(r_TX_Bit_Count[1]), 
            .Z(n49648));
    defparam n49645_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+((C+!(D))+!B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_2864_i18_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(r_RX_Bit_Count[9]), .C(r_RX_Bit_Count[10]), .D(n40942), 
            .Z(n18_adj_4695));
    defparam equal_2864_i18_2_lut_3_lut_4_lut.INIT = "0xfbff";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_10  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[762]), .C(r_TX_Byte[763]), .D(r_TX_Bit_Count[1]), 
            .Z(n49639));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49639_bdd_4_lut (.A(n49639), 
            .B(r_TX_Byte[761]), .C(r_TX_Byte[760]), .D(r_TX_Bit_Count[1]), 
            .Z(n49642));
    defparam n49639_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_9  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[234]), .C(r_TX_Byte[235]), .D(r_TX_Bit_Count[1]), 
            .Z(n49633));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49633_bdd_4_lut (.A(n49633), 
            .B(r_TX_Byte[233]), .C(r_TX_Byte[232]), .D(r_TX_Bit_Count[1]), 
            .Z(n49636));
    defparam n49633_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_5  (.A(r_TX_Bit_Count[2]), 
            .B(n45164), .C(n45165), .D(r_TX_Bit_Count[3]), .Z(n49627));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49627_bdd_4_lut (.A(n49627), 
            .B(n45120), .C(n45119), .D(r_TX_Bit_Count[3]), .Z(n49630));
    defparam n49627_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27934_2_lut (.A(n41104), 
            .B(n37325), .Z(n37327));
    defparam i27934_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_3214_i11_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n11));
    defparam equal_3214_i11_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_8  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[106]), .C(r_TX_Byte[107]), .D(r_TX_Bit_Count[1]), 
            .Z(n49621));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49621_bdd_4_lut (.A(n49621), 
            .B(r_TX_Byte[105]), .C(r_TX_Byte[104]), .D(r_TX_Bit_Count[1]), 
            .Z(n49624));
    defparam n49621_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_4  (.A(r_TX_Bit_Count[2]), 
            .B(n49594), .C(n44820), .D(r_TX_Bit_Count[3]), .Z(n49615));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49615_bdd_4_lut (.A(n49615), 
            .B(n44811), .C(n49576), .D(r_TX_Bit_Count[3]), .Z(n49618));
    defparam n49615_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_3_lut_4_lut_adj_41 (.A(r_SPI_Clk_Count[1]), 
            .B(n3), .C(maxfan_replicated_net_49), .D(r_SPI_Clk_Count[0]), 
            .Z(n44127));
    defparam i1_3_lut_4_lut_adj_41.INIT = "0x0800";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_3  (.A(r_TX_Bit_Count[2]), 
            .B(n45311), .C(n45312), .D(r_TX_Bit_Count[3]), .Z(n49609));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49609_bdd_4_lut (.A(n49609), 
            .B(n45306), .C(n45305), .D(r_TX_Bit_Count[3]), .Z(n49612));
    defparam n49609_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_7  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[34]), .C(r_TX_Byte[35]), .D(r_TX_Bit_Count[1]), 
            .Z(n49603));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49603_bdd_4_lut (.A(n49603), 
            .B(r_TX_Byte[33]), .C(r_TX_Byte[32]), .D(r_TX_Bit_Count[1]), 
            .Z(n44825));
    defparam n49603_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(153[3],176[10])" *) LUT4 i27936_2_lut (.A(n41104), 
            .B(n37357), .Z(n37359));
    defparam i27936_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_6  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[82]), .C(r_TX_Byte[83]), .D(r_TX_Bit_Count[1]), 
            .Z(n49597));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49597_bdd_4_lut (.A(n49597), 
            .B(r_TX_Byte[81]), .C(r_TX_Byte[80]), .D(r_TX_Bit_Count[1]), 
            .Z(n49600));
    defparam n49597_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B))" *) LUT4 i20866_2_lut (.A(r_RX_Bit_Count[9]), 
            .B(r_RX_Bit_Count[10]), .Z(n41051));
    defparam i20866_2_lut.INIT = "0x8888";
    (* lut_function="(A ((C+!(D))+!B)+!A !((C+!(D))+!B))", lineinfo="@8(98[30],98[45])" *) LUT4 i22266_3_lut_4_lut (.A(r_SPI_Clk_Count[1]), 
            .B(n3), .C(o_STM32_TX_DV_c), .D(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_1__N_1074[1]));
    defparam i22266_3_lut_4_lut.INIT = "0xa6aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_5  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[74]), .C(r_TX_Byte[75]), .D(r_TX_Bit_Count[1]), 
            .Z(n49591));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49591_bdd_4_lut (.A(n49591), 
            .B(r_TX_Byte[73]), .C(r_TX_Byte[72]), .D(r_TX_Bit_Count[1]), 
            .Z(n49594));
    defparam n49591_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B))" *) LUT4 i20758_2_lut (.A(r_RX_Bit_Count[6]), 
            .B(r_RX_Bit_Count[7]), .Z(n40942));
    defparam i20758_2_lut.INIT = "0x8888";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_4  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[50]), .C(r_TX_Byte[51]), .D(r_TX_Bit_Count[1]), 
            .Z(n49585));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49585_bdd_4_lut (.A(n49585), 
            .B(r_TX_Byte[49]), .C(r_TX_Byte[48]), .D(r_TX_Bit_Count[1]), 
            .Z(n49588));
    defparam n49585_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_2  (.A(r_TX_Bit_Count[2]), 
            .B(n49570), .C(n44808), .D(r_TX_Bit_Count[3]), .Z(n49579));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49579_bdd_4_lut (.A(n49579), 
            .B(n44826), .C(n44825), .D(r_TX_Bit_Count[3]), .Z(n49582));
    defparam n49579_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B))" *) LUT4 i20728_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n40912));
    defparam i20728_2_lut.INIT = "0x8888";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_3  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[66]), .C(r_TX_Byte[67]), .D(r_TX_Bit_Count[1]), 
            .Z(n49573));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49573_bdd_4_lut (.A(n49573), 
            .B(r_TX_Byte[65]), .C(r_TX_Byte[64]), .D(r_TX_Bit_Count[1]), 
            .Z(n49576));
    defparam n49573_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[42]), .C(r_TX_Byte[43]), .D(r_TX_Bit_Count[1]), 
            .Z(n49567));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49567_bdd_4_lut (.A(n49567), 
            .B(r_TX_Byte[41]), .C(r_TX_Byte[40]), .D(r_TX_Bit_Count[1]), 
            .Z(n49570));
    defparam n49567_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_24  (.A(r_TX_Bit_Count[1]), 
            .B(n487), .C(n488), .D(r_TX_Bit_Count[2]), .Z(n49561));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49561_bdd_4_lut (.A(n49561), 
            .B(n485), .C(n484), .D(r_TX_Bit_Count[2]), .Z(n45031));
    defparam n49561_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_23  (.A(r_TX_Bit_Count[1]), 
            .B(n664), .C(n665), .D(r_TX_Bit_Count[2]), .Z(n49555));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49555_bdd_4_lut (.A(n49555), 
            .B(n662), .C(n661), .D(r_TX_Bit_Count[2]), .Z(n45220));
    defparam n49555_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B))" *) LUT4 i20935_2_lut (.A(n41104), .B(n41106), 
            .Z(n41122));
    defparam i20935_2_lut.INIT = "0x8888";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_22  (.A(r_TX_Bit_Count[1]), 
            .B(n840), .C(n841), .D(r_TX_Bit_Count[2]), .Z(n49549));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49549_bdd_4_lut (.A(n49549), 
            .B(n838), .C(n837), .D(r_TX_Bit_Count[2]), .Z(n49552));
    defparam n49549_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i654_3_lut (.A(r_TX_Byte[656]), 
            .B(r_TX_Byte[657]), .C(r_TX_Bit_Count[0]), .Z(n654));
    defparam Mux_50_i654_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_21  (.A(r_TX_Bit_Count[1]), 
            .B(n673), .C(n674), .D(r_TX_Bit_Count[2]), .Z(n49543));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49543_bdd_4_lut (.A(n49543), 
            .B(n671), .C(n670), .D(r_TX_Bit_Count[2]), .Z(n49546));
    defparam n49543_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i655_3_lut (.A(r_TX_Byte[658]), 
            .B(r_TX_Byte[659]), .C(r_TX_Bit_Count[0]), .Z(n655));
    defparam Mux_50_i655_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_20  (.A(r_TX_Bit_Count[1]), 
            .B(n368), .C(n369), .D(r_TX_Bit_Count[2]), .Z(n49537));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49537_bdd_4_lut (.A(n49537), 
            .B(n366), .C(n365), .D(r_TX_Bit_Count[2]), .Z(n49540));
    defparam n49537_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(((C+!(D))+!B)+!A)", lineinfo="@8(164[24],164[62])" *) LUT4 equal_2736_i18_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(r_RX_Bit_Count[9]), .C(r_RX_Bit_Count[10]), .D(n40942), 
            .Z(n18_adj_4696));
    defparam equal_2736_i18_2_lut_3_lut_4_lut.INIT = "0xf7ff";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i658_3_lut (.A(r_TX_Byte[662]), 
            .B(r_TX_Byte[663]), .C(r_TX_Bit_Count[0]), .Z(n658));
    defparam Mux_50_i658_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_2  (.A(r_TX_Bit_Count[5]), 
            .B(n44983), .C(n45013), .D(r_TX_Bit_Count[6]), .Z(n49531));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49531_bdd_4_lut (.A(n49531), 
            .B(n44947), .C(n49414), .D(r_TX_Bit_Count[6]), .Z(n49534));
    defparam n49531_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@8(144[37],144[73])" *) LUT4 Mux_50_i657_3_lut (.A(r_TX_Byte[660]), 
            .B(r_TX_Byte[661]), .C(r_TX_Bit_Count[0]), .Z(n657));
    defparam Mux_50_i657_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_19  (.A(r_TX_Bit_Count[1]), 
            .B(n495), .C(n496), .D(r_TX_Bit_Count[2]), .Z(n49525));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49525_bdd_4_lut (.A(n49525), 
            .B(n493), .C(n492), .D(r_TX_Bit_Count[2]), .Z(n45034));
    defparam n49525_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_18  (.A(r_TX_Bit_Count[1]), 
            .B(n680), .C(n681), .D(r_TX_Bit_Count[2]), .Z(n49519));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49519_bdd_4_lut (.A(n49519), 
            .B(n678), .C(n677), .D(r_TX_Bit_Count[2]), .Z(n49522));
    defparam n49519_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_17  (.A(r_TX_Bit_Count[1]), 
            .B(n281), .C(n282), .D(r_TX_Bit_Count[2]), .Z(n49513));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49513_bdd_4_lut (.A(n49513), 
            .B(n279), .C(n278), .D(r_TX_Bit_Count[2]), .Z(n49516));
    defparam n49513_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20818_2_lut (.A(n67[10]), 
            .B(o_STM32_TX_DV_c), .Z(n39627));
    defparam i20818_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_16  (.A(r_TX_Bit_Count[1]), 
            .B(n216), .C(n217), .D(r_TX_Bit_Count[2]), .Z(n49507));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49507_bdd_4_lut (.A(n49507), 
            .B(n214), .C(n213), .D(r_TX_Bit_Count[2]), .Z(n49510));
    defparam n49507_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20819_2_lut (.A(n67[9]), 
            .B(o_STM32_TX_DV_c), .Z(n39629));
    defparam i20819_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B (C (D))))", lineinfo="@8(164[24],164[62])" *) LUT4 equal_2352_i18_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(r_RX_Bit_Count[9]), .C(r_RX_Bit_Count[10]), .D(n40942), 
            .Z(n18_adj_4694));
    defparam equal_2352_i18_2_lut_3_lut_4_lut.INIT = "0xbfff";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_6  (.A(r_TX_Bit_Count[3]), 
            .B(n45202), .C(n45220), .D(r_TX_Bit_Count[4]), .Z(n49501));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49501_bdd_4_lut (.A(n49501), 
            .B(n45196), .C(n45184), .D(r_TX_Bit_Count[4]), .Z(n49504));
    defparam n49501_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24884_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4685), .D(n36362), .Z(n36393));
    defparam i24884_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20820_2_lut (.A(n67[8]), 
            .B(o_STM32_TX_DV_c), .Z(n39631));
    defparam i20820_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_15  (.A(r_TX_Bit_Count[1]), 
            .B(n688), .C(n689), .D(r_TX_Bit_Count[2]), .Z(n49495));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49495_bdd_4_lut (.A(n49495), 
            .B(n686), .C(n685), .D(r_TX_Bit_Count[2]), .Z(n49498));
    defparam n49495_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i24887_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4685), .D(n36362), .Z(n36392));
    defparam i24887_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24890_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4685), .D(n36362), .Z(n36391));
    defparam i24890_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_5  (.A(r_TX_Bit_Count[3]), 
            .B(n44953), .C(n44962), .D(r_TX_Bit_Count[4]), .Z(n49489));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49489_bdd_4_lut (.A(n49489), 
            .B(n44950), .C(n44944), .D(r_TX_Bit_Count[4]), .Z(n49492));
    defparam n49489_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20821_2_lut (.A(n67[7]), 
            .B(o_STM32_TX_DV_c), .Z(n39633));
    defparam i20821_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i24893_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4684), .D(n36362), .Z(n36390));
    defparam i24893_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_14  (.A(r_TX_Bit_Count[1]), 
            .B(n502), .C(n503), .D(r_TX_Bit_Count[2]), .Z(n49483));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24896_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4684), .D(n36362), .Z(n36363));
    defparam i24896_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i24899_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4684), .D(n36362), .Z(n36389));
    defparam i24899_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24902_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4684), .D(n36362), .Z(n36388));
    defparam i24902_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24908_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4683), .D(n36362), .Z(n36387));
    defparam i24908_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49483_bdd_4_lut (.A(n49483), 
            .B(n500), .C(n499), .D(r_TX_Bit_Count[2]), .Z(n45043));
    defparam n49483_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(135[7],145[14])" *) LUT4 i20835_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[1]), .Z(r_TX_Bit_Count_9__N_17[1]));
    defparam i20835_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i24911_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4683), .D(n36362), .Z(n36386));
    defparam i24911_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(135[7],145[14])" *) LUT4 i20836_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[2]), .Z(r_TX_Bit_Count_9__N_17[2]));
    defparam i20836_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))", lineinfo="@8(153[3],176[10])" *) LUT4 i20855_2_lut (.A(n62[1]), 
            .B(w_Master_Ready), .Z(n33870));
    defparam i20855_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(135[7],145[14])" *) LUT4 i20837_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[3]), .Z(r_TX_Bit_Count_9__N_17[3]));
    defparam i20837_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(135[7],145[14])" *) LUT4 i20838_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[4]), .Z(r_TX_Bit_Count_9__N_17[4]));
    defparam i20838_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(135[7],145[14])" *) LUT4 i20839_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[5]), .Z(r_TX_Bit_Count_9__N_17[5]));
    defparam i20839_2_lut_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n39643), 
            .SP(n39646), .CK(i_Clk_c), .SR(n51853), .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* lineinfo="@8(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_13 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[11]), .C0(VCC_net), .D0(n42921), .CI0(n42921), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n51844), .CI1(n51844), 
            .CO0(n51844), .S0(n67[11]));
    defparam sub_2147_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@8(153[3],176[10])" *) LUT4 i20856_2_lut (.A(n62[2]), 
            .B(w_Master_Ready), .Z(n33868));
    defparam i20856_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(135[7],145[14])" *) LUT4 i20840_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[6]), .Z(r_TX_Bit_Count_9__N_17[6]));
    defparam i20840_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))", lineinfo="@8(153[3],176[10])" *) LUT4 i20857_2_lut (.A(n62[3]), 
            .B(w_Master_Ready), .Z(n33866));
    defparam i20857_2_lut.INIT = "0xeeee";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24914_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4683), .D(n36362), .Z(n36385));
    defparam i24914_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A+(B))", lineinfo="@8(153[3],176[10])" *) LUT4 i20858_2_lut (.A(n62[4]), 
            .B(w_Master_Ready), .Z(n33864));
    defparam i20858_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(135[7],145[14])" *) LUT4 i20841_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[7]), .Z(r_TX_Bit_Count_9__N_17[7]));
    defparam i20841_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(135[7],145[14])" *) LUT4 i20842_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[8]), .Z(r_TX_Bit_Count_9__N_17[8]));
    defparam i20842_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(135[7],145[14])" *) LUT4 i1_2_lut_3_lut_adj_42 (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .Z(n37462));
    defparam i1_2_lut_3_lut_adj_42.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(135[7],145[14])" *) LUT4 i20843_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n57[9]), .Z(r_TX_Bit_Count_9__N_17[9]));
    defparam i20843_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i24917_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4682), .D(n36362), .Z(n36384));
    defparam i24917_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24920_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4682), .D(n36362), .Z(n36383));
    defparam i24920_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B))", lineinfo="@8(153[3],176[10])" *) LUT4 i20859_2_lut (.A(n62[5]), 
            .B(w_Master_Ready), .Z(n33862));
    defparam i20859_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i24923_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4682), .D(n36362), .Z(n36382));
    defparam i24923_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24926_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4682), .D(n36362), .Z(n36381));
    defparam i24926_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i24929_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4681), .D(n36362), .Z(n36380));
    defparam i24929_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24932_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4681), .D(n36362), .Z(n36379));
    defparam i24932_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i24935_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4681), .D(n36362), .Z(n36378));
    defparam i24935_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24938_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4681), .D(n36362), .Z(n36377));
    defparam i24938_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A+(B))", lineinfo="@8(153[3],176[10])" *) LUT4 i20860_2_lut (.A(n62[6]), 
            .B(w_Master_Ready), .Z(n33860));
    defparam i20860_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i24941_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4680), .D(n36362), .Z(n36376));
    defparam i24941_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24944_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4680), .D(n36362), .Z(n36375));
    defparam i24944_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i24947_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4680), .D(n36362), .Z(n36374));
    defparam i24947_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24950_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13_adj_4680), .D(n36362), .Z(n36373));
    defparam i24950_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@8(164[24],164[62])" *) LUT4 i24953_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13), .D(n36362), .Z(n36372));
    defparam i24953_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24956_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13), .D(n36362), .Z(n36371));
    defparam i24956_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i24959_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13), .D(n36362), .Z(n36370));
    defparam i24959_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lineinfo="@8(91[30],91[45])" *) FA2 sub_2147_add_2_add_5_11 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[9]), .C0(VCC_net), .D0(n42919), .CI0(n42919), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[10]), .C1(VCC_net), .D1(n51841), 
            .CI1(n51841), .CO0(n51841), .CO1(n42921), .S0(n67[9]), .S1(n67[10]));
    defparam sub_2147_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_2147_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24962_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n13), .D(n36362), .Z(n36369));
    defparam i24962_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(A+(B+((D)+!C))))", lineinfo="@8(164[24],164[62])" *) LUT4 i24965_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n40938), .D(n36362), .Z(n36368));
    defparam i24965_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@8(164[24],164[62])" *) LUT4 i24968_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n40938), .D(n36362), .Z(n36367));
    defparam i24968_2_lut_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(!(A+(((D)+!C)+!B)))", lineinfo="@8(164[24],164[62])" *) LUT4 i24971_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n40938), .D(n36362), .Z(n36366));
    defparam i24971_2_lut_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(A (B (C (D))))" *) LUT4 i20917_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[8]), 
            .B(r_RX_Bit_Count[9]), .C(r_RX_Bit_Count[10]), .D(n40942), 
            .Z(n41104));
    defparam i20917_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i24973_2_lut_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .C(n40938), .D(n36362), .Z(n36365));
    defparam i24973_2_lut_3_lut_4_lut.INIT = "0x0080";
    (* lut_function="(A (B (C)+!B !(C))+!A (C))", lineinfo="@8(98[30],98[45])" *) LUT4 i22258_2_lut_3_lut (.A(n3), 
            .B(o_STM32_TX_DV_c), .C(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_1__N_1074[0]));
    defparam i22258_2_lut_3_lut.INIT = "0xd2d2";
    (* lut_function="(!(A+(B)))", lineinfo="@8(153[3],176[10])" *) LUT4 i26796_2_lut (.A(n18), 
            .B(n37293), .Z(n37307));
    defparam i26796_2_lut.INIT = "0x1111";
    (* lut_function="(!((B)+!A))", lineinfo="@8(71[5],106[12])" *) LUT4 i20826_2_lut_2_lut (.A(n67[2]), 
            .B(o_STM32_TX_DV_c), .Z(n39643));
    defparam i20826_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_13  (.A(r_TX_Bit_Count[1]), 
            .B(n375), .C(n376), .D(r_TX_Bit_Count[2]), .Z(n49477));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n49477_bdd_4_lut (.A(n49477), 
            .B(n373), .C(n372), .D(r_TX_Bit_Count[2]), .Z(n49480));
    defparam n49477_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=119, LSE_RLINE=119, lineinfo="@8(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(o_STM32_TX_Byte_c_0), 
            .SP(o_STM32_TX_DV_c), .CK(i_Clk_c), .SR(n51852), .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule
