
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lslogins_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402998 <.init>:
  402998:	stp	x29, x30, [sp, #-16]!
  40299c:	mov	x29, sp
  4029a0:	bl	403280 <ferror@plt+0x60>
  4029a4:	ldp	x29, x30, [sp], #16
  4029a8:	ret

Disassembly of section .plt:

00000000004029b0 <memcpy@plt-0x20>:
  4029b0:	stp	x16, x30, [sp, #-16]!
  4029b4:	adrp	x16, 41b000 <ferror@plt+0x17de0>
  4029b8:	ldr	x17, [x16, #4088]
  4029bc:	add	x16, x16, #0xff8
  4029c0:	br	x17
  4029c4:	nop
  4029c8:	nop
  4029cc:	nop

00000000004029d0 <memcpy@plt>:
  4029d0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4029d4:	ldr	x17, [x16]
  4029d8:	add	x16, x16, #0x0
  4029dc:	br	x17

00000000004029e0 <sd_journal_flush_matches@plt>:
  4029e0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4029e4:	ldr	x17, [x16, #8]
  4029e8:	add	x16, x16, #0x8
  4029ec:	br	x17

00000000004029f0 <_exit@plt>:
  4029f0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4029f4:	ldr	x17, [x16, #16]
  4029f8:	add	x16, x16, #0x10
  4029fc:	br	x17

0000000000402a00 <sd_journal_seek_tail@plt>:
  402a00:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402a04:	ldr	x17, [x16, #24]
  402a08:	add	x16, x16, #0x18
  402a0c:	br	x17

0000000000402a10 <setuid@plt>:
  402a10:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402a14:	ldr	x17, [x16, #32]
  402a18:	add	x16, x16, #0x20
  402a1c:	br	x17

0000000000402a20 <strtok@plt>:
  402a20:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402a24:	ldr	x17, [x16, #40]
  402a28:	add	x16, x16, #0x28
  402a2c:	br	x17

0000000000402a30 <strtoul@plt>:
  402a30:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402a34:	ldr	x17, [x16, #48]
  402a38:	add	x16, x16, #0x30
  402a3c:	br	x17

0000000000402a40 <strlen@plt>:
  402a40:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402a44:	ldr	x17, [x16, #56]
  402a48:	add	x16, x16, #0x38
  402a4c:	br	x17

0000000000402a50 <fputs@plt>:
  402a50:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402a54:	ldr	x17, [x16, #64]
  402a58:	add	x16, x16, #0x40
  402a5c:	br	x17

0000000000402a60 <syslog@plt>:
  402a60:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402a64:	ldr	x17, [x16, #72]
  402a68:	add	x16, x16, #0x48
  402a6c:	br	x17

0000000000402a70 <scols_line_set_data@plt>:
  402a70:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402a74:	ldr	x17, [x16, #80]
  402a78:	add	x16, x16, #0x50
  402a7c:	br	x17

0000000000402a80 <exit@plt>:
  402a80:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402a84:	ldr	x17, [x16, #88]
  402a88:	add	x16, x16, #0x58
  402a8c:	br	x17

0000000000402a90 <dup@plt>:
  402a90:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402a94:	ldr	x17, [x16, #96]
  402a98:	add	x16, x16, #0x60
  402a9c:	br	x17

0000000000402aa0 <scols_line_refer_data@plt>:
  402aa0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402aa4:	ldr	x17, [x16, #104]
  402aa8:	add	x16, x16, #0x68
  402aac:	br	x17

0000000000402ab0 <twalk@plt>:
  402ab0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ab4:	ldr	x17, [x16, #112]
  402ab8:	add	x16, x16, #0x70
  402abc:	br	x17

0000000000402ac0 <ulckpwdf@plt>:
  402ac0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ac4:	ldr	x17, [x16, #120]
  402ac8:	add	x16, x16, #0x78
  402acc:	br	x17

0000000000402ad0 <strtoimax@plt>:
  402ad0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ad4:	ldr	x17, [x16, #128]
  402ad8:	add	x16, x16, #0x80
  402adc:	br	x17

0000000000402ae0 <getegid@plt>:
  402ae0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ae4:	ldr	x17, [x16, #136]
  402ae8:	add	x16, x16, #0x88
  402aec:	br	x17

0000000000402af0 <strtoll@plt>:
  402af0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402af4:	ldr	x17, [x16, #144]
  402af8:	add	x16, x16, #0x90
  402afc:	br	x17

0000000000402b00 <strtod@plt>:
  402b00:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402b04:	ldr	x17, [x16, #152]
  402b08:	add	x16, x16, #0x98
  402b0c:	br	x17

0000000000402b10 <scols_table_enable_noheadings@plt>:
  402b10:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402b14:	ldr	x17, [x16, #160]
  402b18:	add	x16, x16, #0xa0
  402b1c:	br	x17

0000000000402b20 <scols_table_new_column@plt>:
  402b20:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402b24:	ldr	x17, [x16, #168]
  402b28:	add	x16, x16, #0xa8
  402b2c:	br	x17

0000000000402b30 <setutxent@plt>:
  402b30:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402b34:	ldr	x17, [x16, #176]
  402b38:	add	x16, x16, #0xb0
  402b3c:	br	x17

0000000000402b40 <scols_free_iter@plt>:
  402b40:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402b44:	ldr	x17, [x16, #184]
  402b48:	add	x16, x16, #0xb8
  402b4c:	br	x17

0000000000402b50 <localtime_r@plt>:
  402b50:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402b54:	ldr	x17, [x16, #192]
  402b58:	add	x16, x16, #0xc0
  402b5c:	br	x17

0000000000402b60 <setenv@plt>:
  402b60:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402b64:	ldr	x17, [x16, #200]
  402b68:	add	x16, x16, #0xc8
  402b6c:	br	x17

0000000000402b70 <getgrnam@plt>:
  402b70:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402b74:	ldr	x17, [x16, #208]
  402b78:	add	x16, x16, #0xd0
  402b7c:	br	x17

0000000000402b80 <fgets_unlocked@plt>:
  402b80:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402b84:	ldr	x17, [x16, #216]
  402b88:	add	x16, x16, #0xd8
  402b8c:	br	x17

0000000000402b90 <sprintf@plt>:
  402b90:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402b94:	ldr	x17, [x16, #224]
  402b98:	add	x16, x16, #0xe0
  402b9c:	br	x17

0000000000402ba0 <getuid@plt>:
  402ba0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ba4:	ldr	x17, [x16, #232]
  402ba8:	add	x16, x16, #0xe8
  402bac:	br	x17

0000000000402bb0 <opendir@plt>:
  402bb0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402bb4:	ldr	x17, [x16, #240]
  402bb8:	add	x16, x16, #0xf0
  402bbc:	br	x17

0000000000402bc0 <strftime@plt>:
  402bc0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402bc4:	ldr	x17, [x16, #248]
  402bc8:	add	x16, x16, #0xf8
  402bcc:	br	x17

0000000000402bd0 <__cxa_atexit@plt>:
  402bd0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402bd4:	ldr	x17, [x16, #256]
  402bd8:	add	x16, x16, #0x100
  402bdc:	br	x17

0000000000402be0 <fputc@plt>:
  402be0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402be4:	ldr	x17, [x16, #264]
  402be8:	add	x16, x16, #0x108
  402bec:	br	x17

0000000000402bf0 <scols_table_enable_raw@plt>:
  402bf0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402bf4:	ldr	x17, [x16, #272]
  402bf8:	add	x16, x16, #0x110
  402bfc:	br	x17

0000000000402c00 <scols_table_set_line_separator@plt>:
  402c00:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402c04:	ldr	x17, [x16, #280]
  402c08:	add	x16, x16, #0x118
  402c0c:	br	x17

0000000000402c10 <sd_journal_get_data@plt>:
  402c10:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402c14:	ldr	x17, [x16, #288]
  402c18:	add	x16, x16, #0x120
  402c1c:	br	x17

0000000000402c20 <scols_table_set_column_separator@plt>:
  402c20:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402c24:	ldr	x17, [x16, #296]
  402c28:	add	x16, x16, #0x128
  402c2c:	br	x17

0000000000402c30 <strptime@plt>:
  402c30:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402c34:	ldr	x17, [x16, #304]
  402c38:	add	x16, x16, #0x130
  402c3c:	br	x17

0000000000402c40 <snprintf@plt>:
  402c40:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402c44:	ldr	x17, [x16, #312]
  402c48:	add	x16, x16, #0x138
  402c4c:	br	x17

0000000000402c50 <localeconv@plt>:
  402c50:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402c54:	ldr	x17, [x16, #320]
  402c58:	add	x16, x16, #0x140
  402c5c:	br	x17

0000000000402c60 <sd_journal_open@plt>:
  402c60:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402c64:	ldr	x17, [x16, #328]
  402c68:	add	x16, x16, #0x148
  402c6c:	br	x17

0000000000402c70 <fileno@plt>:
  402c70:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402c74:	ldr	x17, [x16, #336]
  402c78:	add	x16, x16, #0x150
  402c7c:	br	x17

0000000000402c80 <fclose@plt>:
  402c80:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402c84:	ldr	x17, [x16, #344]
  402c88:	add	x16, x16, #0x158
  402c8c:	br	x17

0000000000402c90 <sd_journal_add_match@plt>:
  402c90:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402c94:	ldr	x17, [x16, #352]
  402c98:	add	x16, x16, #0x160
  402c9c:	br	x17

0000000000402ca0 <fopen@plt>:
  402ca0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ca4:	ldr	x17, [x16, #360]
  402ca8:	add	x16, x16, #0x168
  402cac:	br	x17

0000000000402cb0 <time@plt>:
  402cb0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402cb4:	ldr	x17, [x16, #368]
  402cb8:	add	x16, x16, #0x170
  402cbc:	br	x17

0000000000402cc0 <malloc@plt>:
  402cc0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402cc4:	ldr	x17, [x16, #376]
  402cc8:	add	x16, x16, #0x178
  402ccc:	br	x17

0000000000402cd0 <open@plt>:
  402cd0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402cd4:	ldr	x17, [x16, #384]
  402cd8:	add	x16, x16, #0x180
  402cdc:	br	x17

0000000000402ce0 <strncmp@plt>:
  402ce0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ce4:	ldr	x17, [x16, #392]
  402ce8:	add	x16, x16, #0x188
  402cec:	br	x17

0000000000402cf0 <bindtextdomain@plt>:
  402cf0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402cf4:	ldr	x17, [x16, #400]
  402cf8:	add	x16, x16, #0x190
  402cfc:	br	x17

0000000000402d00 <__libc_start_main@plt>:
  402d00:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402d04:	ldr	x17, [x16, #408]
  402d08:	add	x16, x16, #0x198
  402d0c:	br	x17

0000000000402d10 <fgetc@plt>:
  402d10:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402d14:	ldr	x17, [x16, #416]
  402d18:	add	x16, x16, #0x1a0
  402d1c:	br	x17

0000000000402d20 <sd_journal_previous_skip@plt>:
  402d20:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402d24:	ldr	x17, [x16, #424]
  402d28:	add	x16, x16, #0x1a8
  402d2c:	br	x17

0000000000402d30 <memset@plt>:
  402d30:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402d34:	ldr	x17, [x16, #432]
  402d38:	add	x16, x16, #0x1b0
  402d3c:	br	x17

0000000000402d40 <fdopen@plt>:
  402d40:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402d44:	ldr	x17, [x16, #440]
  402d48:	add	x16, x16, #0x1b8
  402d4c:	br	x17

0000000000402d50 <gettimeofday@plt>:
  402d50:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402d54:	ldr	x17, [x16, #448]
  402d58:	add	x16, x16, #0x1c0
  402d5c:	br	x17

0000000000402d60 <getpwnam@plt>:
  402d60:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402d64:	ldr	x17, [x16, #456]
  402d68:	add	x16, x16, #0x1c8
  402d6c:	br	x17

0000000000402d70 <gmtime_r@plt>:
  402d70:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402d74:	ldr	x17, [x16, #464]
  402d78:	add	x16, x16, #0x1d0
  402d7c:	br	x17

0000000000402d80 <scols_new_table@plt>:
  402d80:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402d84:	ldr	x17, [x16, #472]
  402d88:	add	x16, x16, #0x1d8
  402d8c:	br	x17

0000000000402d90 <scols_table_enable_export@plt>:
  402d90:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402d94:	ldr	x17, [x16, #480]
  402d98:	add	x16, x16, #0x1e0
  402d9c:	br	x17

0000000000402da0 <tsearch@plt>:
  402da0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402da4:	ldr	x17, [x16, #488]
  402da8:	add	x16, x16, #0x1e8
  402dac:	br	x17

0000000000402db0 <getspnam@plt>:
  402db0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402db4:	ldr	x17, [x16, #496]
  402db8:	add	x16, x16, #0x1f0
  402dbc:	br	x17

0000000000402dc0 <calloc@plt>:
  402dc0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402dc4:	ldr	x17, [x16, #504]
  402dc8:	add	x16, x16, #0x1f8
  402dcc:	br	x17

0000000000402dd0 <sd_journal_close@plt>:
  402dd0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402dd4:	ldr	x17, [x16, #512]
  402dd8:	add	x16, x16, #0x200
  402ddc:	br	x17

0000000000402de0 <strcasecmp@plt>:
  402de0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402de4:	ldr	x17, [x16, #520]
  402de8:	add	x16, x16, #0x208
  402dec:	br	x17

0000000000402df0 <readdir@plt>:
  402df0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402df4:	ldr	x17, [x16, #528]
  402df8:	add	x16, x16, #0x210
  402dfc:	br	x17

0000000000402e00 <realloc@plt>:
  402e00:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402e04:	ldr	x17, [x16, #536]
  402e08:	add	x16, x16, #0x218
  402e0c:	br	x17

0000000000402e10 <lckpwdf@plt>:
  402e10:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402e14:	ldr	x17, [x16, #544]
  402e18:	add	x16, x16, #0x220
  402e1c:	br	x17

0000000000402e20 <strdup@plt>:
  402e20:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402e24:	ldr	x17, [x16, #552]
  402e28:	add	x16, x16, #0x228
  402e2c:	br	x17

0000000000402e30 <scols_table_new_line@plt>:
  402e30:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402e34:	ldr	x17, [x16, #560]
  402e38:	add	x16, x16, #0x230
  402e3c:	br	x17

0000000000402e40 <closedir@plt>:
  402e40:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402e44:	ldr	x17, [x16, #568]
  402e48:	add	x16, x16, #0x238
  402e4c:	br	x17

0000000000402e50 <scols_unref_table@plt>:
  402e50:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402e54:	ldr	x17, [x16, #576]
  402e58:	add	x16, x16, #0x240
  402e5c:	br	x17

0000000000402e60 <close@plt>:
  402e60:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402e64:	ldr	x17, [x16, #584]
  402e68:	add	x16, x16, #0x248
  402e6c:	br	x17

0000000000402e70 <__gmon_start__@plt>:
  402e70:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402e74:	ldr	x17, [x16, #592]
  402e78:	add	x16, x16, #0x250
  402e7c:	br	x17

0000000000402e80 <mktime@plt>:
  402e80:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402e84:	ldr	x17, [x16, #600]
  402e88:	add	x16, x16, #0x258
  402e8c:	br	x17

0000000000402e90 <strtoumax@plt>:
  402e90:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402e94:	ldr	x17, [x16, #608]
  402e98:	add	x16, x16, #0x260
  402e9c:	br	x17

0000000000402ea0 <abort@plt>:
  402ea0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ea4:	ldr	x17, [x16, #616]
  402ea8:	add	x16, x16, #0x268
  402eac:	br	x17

0000000000402eb0 <access@plt>:
  402eb0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402eb4:	ldr	x17, [x16, #624]
  402eb8:	add	x16, x16, #0x270
  402ebc:	br	x17

0000000000402ec0 <tdestroy@plt>:
  402ec0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ec4:	ldr	x17, [x16, #632]
  402ec8:	add	x16, x16, #0x278
  402ecc:	br	x17

0000000000402ed0 <textdomain@plt>:
  402ed0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ed4:	ldr	x17, [x16, #640]
  402ed8:	add	x16, x16, #0x280
  402edc:	br	x17

0000000000402ee0 <getopt_long@plt>:
  402ee0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ee4:	ldr	x17, [x16, #648]
  402ee8:	add	x16, x16, #0x288
  402eec:	br	x17

0000000000402ef0 <strcmp@plt>:
  402ef0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ef4:	ldr	x17, [x16, #656]
  402ef8:	add	x16, x16, #0x290
  402efc:	br	x17

0000000000402f00 <getpwuid@plt>:
  402f00:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402f04:	ldr	x17, [x16, #664]
  402f08:	add	x16, x16, #0x298
  402f0c:	br	x17

0000000000402f10 <warn@plt>:
  402f10:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402f14:	ldr	x17, [x16, #672]
  402f18:	add	x16, x16, #0x2a0
  402f1c:	br	x17

0000000000402f20 <__ctype_b_loc@plt>:
  402f20:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402f24:	ldr	x17, [x16, #680]
  402f28:	add	x16, x16, #0x2a8
  402f2c:	br	x17

0000000000402f30 <scols_line_get_cell@plt>:
  402f30:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402f34:	ldr	x17, [x16, #688]
  402f38:	add	x16, x16, #0x2b0
  402f3c:	br	x17

0000000000402f40 <strtol@plt>:
  402f40:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402f44:	ldr	x17, [x16, #696]
  402f48:	add	x16, x16, #0x2b8
  402f4c:	br	x17

0000000000402f50 <scols_table_next_column@plt>:
  402f50:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402f54:	ldr	x17, [x16, #704]
  402f58:	add	x16, x16, #0x2c0
  402f5c:	br	x17

0000000000402f60 <utmpxname@plt>:
  402f60:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402f64:	ldr	x17, [x16, #712]
  402f68:	add	x16, x16, #0x2c8
  402f6c:	br	x17

0000000000402f70 <setreuid@plt>:
  402f70:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402f74:	ldr	x17, [x16, #720]
  402f78:	add	x16, x16, #0x2d0
  402f7c:	br	x17

0000000000402f80 <scols_cell_get_data@plt>:
  402f80:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402f84:	ldr	x17, [x16, #728]
  402f88:	add	x16, x16, #0x2d8
  402f8c:	br	x17

0000000000402f90 <free@plt>:
  402f90:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402f94:	ldr	x17, [x16, #736]
  402f98:	add	x16, x16, #0x2e0
  402f9c:	br	x17

0000000000402fa0 <sd_journal_next@plt>:
  402fa0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402fa4:	ldr	x17, [x16, #744]
  402fa8:	add	x16, x16, #0x2e8
  402fac:	br	x17

0000000000402fb0 <endutxent@plt>:
  402fb0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402fb4:	ldr	x17, [x16, #752]
  402fb8:	add	x16, x16, #0x2f0
  402fbc:	br	x17

0000000000402fc0 <sd_journal_get_realtime_usec@plt>:
  402fc0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402fc4:	ldr	x17, [x16, #760]
  402fc8:	add	x16, x16, #0x2f8
  402fcc:	br	x17

0000000000402fd0 <getgrouplist@plt>:
  402fd0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402fd4:	ldr	x17, [x16, #768]
  402fd8:	add	x16, x16, #0x300
  402fdc:	br	x17

0000000000402fe0 <strncasecmp@plt>:
  402fe0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402fe4:	ldr	x17, [x16, #776]
  402fe8:	add	x16, x16, #0x308
  402fec:	br	x17

0000000000402ff0 <nanosleep@plt>:
  402ff0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  402ff4:	ldr	x17, [x16, #784]
  402ff8:	add	x16, x16, #0x310
  402ffc:	br	x17

0000000000403000 <vasprintf@plt>:
  403000:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403004:	ldr	x17, [x16, #792]
  403008:	add	x16, x16, #0x318
  40300c:	br	x17

0000000000403010 <setregid@plt>:
  403010:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403014:	ldr	x17, [x16, #800]
  403018:	add	x16, x16, #0x320
  40301c:	br	x17

0000000000403020 <strndup@plt>:
  403020:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403024:	ldr	x17, [x16, #808]
  403028:	add	x16, x16, #0x328
  40302c:	br	x17

0000000000403030 <strspn@plt>:
  403030:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403034:	ldr	x17, [x16, #816]
  403038:	add	x16, x16, #0x330
  40303c:	br	x17

0000000000403040 <strchr@plt>:
  403040:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403044:	ldr	x17, [x16, #824]
  403048:	add	x16, x16, #0x338
  40304c:	br	x17

0000000000403050 <fflush@plt>:
  403050:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403054:	ldr	x17, [x16, #832]
  403058:	add	x16, x16, #0x340
  40305c:	br	x17

0000000000403060 <scols_table_get_line@plt>:
  403060:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403064:	ldr	x17, [x16, #840]
  403068:	add	x16, x16, #0x348
  40306c:	br	x17

0000000000403070 <dirfd@plt>:
  403070:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403074:	ldr	x17, [x16, #848]
  403078:	add	x16, x16, #0x350
  40307c:	br	x17

0000000000403080 <scols_print_table@plt>:
  403080:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403084:	ldr	x17, [x16, #856]
  403088:	add	x16, x16, #0x358
  40308c:	br	x17

0000000000403090 <warnx@plt>:
  403090:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403094:	ldr	x17, [x16, #864]
  403098:	add	x16, x16, #0x360
  40309c:	br	x17

00000000004030a0 <read@plt>:
  4030a0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4030a4:	ldr	x17, [x16, #872]
  4030a8:	add	x16, x16, #0x368
  4030ac:	br	x17

00000000004030b0 <memchr@plt>:
  4030b0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4030b4:	ldr	x17, [x16, #880]
  4030b8:	add	x16, x16, #0x370
  4030bc:	br	x17

00000000004030c0 <getpwent@plt>:
  4030c0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4030c4:	ldr	x17, [x16, #888]
  4030c8:	add	x16, x16, #0x378
  4030cc:	br	x17

00000000004030d0 <scols_new_iter@plt>:
  4030d0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4030d4:	ldr	x17, [x16, #896]
  4030d8:	add	x16, x16, #0x380
  4030dc:	br	x17

00000000004030e0 <strstr@plt>:
  4030e0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4030e4:	ldr	x17, [x16, #904]
  4030e8:	add	x16, x16, #0x388
  4030ec:	br	x17

00000000004030f0 <dcgettext@plt>:
  4030f0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4030f4:	ldr	x17, [x16, #912]
  4030f8:	add	x16, x16, #0x390
  4030fc:	br	x17

0000000000403100 <__isoc99_sscanf@plt>:
  403100:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403104:	ldr	x17, [x16, #920]
  403108:	add	x16, x16, #0x398
  40310c:	br	x17

0000000000403110 <errx@plt>:
  403110:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403114:	ldr	x17, [x16, #928]
  403118:	add	x16, x16, #0x3a0
  40311c:	br	x17

0000000000403120 <strcspn@plt>:
  403120:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403124:	ldr	x17, [x16, #936]
  403128:	add	x16, x16, #0x3a8
  40312c:	br	x17

0000000000403130 <openat@plt>:
  403130:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403134:	ldr	x17, [x16, #944]
  403138:	add	x16, x16, #0x3b0
  40313c:	br	x17

0000000000403140 <printf@plt>:
  403140:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403144:	ldr	x17, [x16, #952]
  403148:	add	x16, x16, #0x3b8
  40314c:	br	x17

0000000000403150 <__assert_fail@plt>:
  403150:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403154:	ldr	x17, [x16, #960]
  403158:	add	x16, x16, #0x3c0
  40315c:	br	x17

0000000000403160 <__errno_location@plt>:
  403160:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403164:	ldr	x17, [x16, #968]
  403168:	add	x16, x16, #0x3c8
  40316c:	br	x17

0000000000403170 <__xstat@plt>:
  403170:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403174:	ldr	x17, [x16, #976]
  403178:	add	x16, x16, #0x3d0
  40317c:	br	x17

0000000000403180 <getgrgid@plt>:
  403180:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403184:	ldr	x17, [x16, #984]
  403188:	add	x16, x16, #0x3d8
  40318c:	br	x17

0000000000403190 <getutxent@plt>:
  403190:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403194:	ldr	x17, [x16, #992]
  403198:	add	x16, x16, #0x3e0
  40319c:	br	x17

00000000004031a0 <asctime_r@plt>:
  4031a0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4031a4:	ldr	x17, [x16, #1000]
  4031a8:	add	x16, x16, #0x3e8
  4031ac:	br	x17

00000000004031b0 <sd_journal_open_directory@plt>:
  4031b0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4031b4:	ldr	x17, [x16, #1008]
  4031b8:	add	x16, x16, #0x3f0
  4031bc:	br	x17

00000000004031c0 <fprintf@plt>:
  4031c0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4031c4:	ldr	x17, [x16, #1016]
  4031c8:	add	x16, x16, #0x3f8
  4031cc:	br	x17

00000000004031d0 <fgets@plt>:
  4031d0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4031d4:	ldr	x17, [x16, #1024]
  4031d8:	add	x16, x16, #0x400
  4031dc:	br	x17

00000000004031e0 <scols_init_debug@plt>:
  4031e0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4031e4:	ldr	x17, [x16, #1032]
  4031e8:	add	x16, x16, #0x408
  4031ec:	br	x17

00000000004031f0 <err@plt>:
  4031f0:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  4031f4:	ldr	x17, [x16, #1040]
  4031f8:	add	x16, x16, #0x410
  4031fc:	br	x17

0000000000403200 <setlocale@plt>:
  403200:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403204:	ldr	x17, [x16, #1048]
  403208:	add	x16, x16, #0x418
  40320c:	br	x17

0000000000403210 <__fxstatat@plt>:
  403210:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403214:	ldr	x17, [x16, #1056]
  403218:	add	x16, x16, #0x420
  40321c:	br	x17

0000000000403220 <ferror@plt>:
  403220:	adrp	x16, 41c000 <ferror@plt+0x18de0>
  403224:	ldr	x17, [x16, #1064]
  403228:	add	x16, x16, #0x428
  40322c:	br	x17

Disassembly of section .text:

0000000000403230 <.text>:
  403230:	mov	x29, #0x0                   	// #0
  403234:	mov	x30, #0x0                   	// #0
  403238:	mov	x5, x0
  40323c:	ldr	x1, [sp]
  403240:	add	x2, sp, #0x8
  403244:	mov	x6, sp
  403248:	movz	x0, #0x0, lsl #48
  40324c:	movk	x0, #0x0, lsl #32
  403250:	movk	x0, #0x40, lsl #16
  403254:	movk	x0, #0x3380
  403258:	movz	x3, #0x0, lsl #48
  40325c:	movk	x3, #0x0, lsl #32
  403260:	movk	x3, #0x40, lsl #16
  403264:	movk	x3, #0x95d8
  403268:	movz	x4, #0x0, lsl #48
  40326c:	movk	x4, #0x0, lsl #32
  403270:	movk	x4, #0x40, lsl #16
  403274:	movk	x4, #0x9658
  403278:	bl	402d00 <__libc_start_main@plt>
  40327c:	bl	402ea0 <abort@plt>
  403280:	adrp	x0, 41b000 <ferror@plt+0x17de0>
  403284:	ldr	x0, [x0, #4064]
  403288:	cbz	x0, 403290 <ferror@plt+0x70>
  40328c:	b	402e70 <__gmon_start__@plt>
  403290:	ret
  403294:	adrp	x0, 41c000 <ferror@plt+0x18de0>
  403298:	add	x0, x0, #0x448
  40329c:	adrp	x1, 41c000 <ferror@plt+0x18de0>
  4032a0:	add	x1, x1, #0x448
  4032a4:	cmp	x0, x1
  4032a8:	b.eq	4032dc <ferror@plt+0xbc>  // b.none
  4032ac:	stp	x29, x30, [sp, #-32]!
  4032b0:	mov	x29, sp
  4032b4:	adrp	x0, 409000 <ferror@plt+0x5de0>
  4032b8:	ldr	x0, [x0, #1720]
  4032bc:	str	x0, [sp, #24]
  4032c0:	mov	x1, x0
  4032c4:	cbz	x1, 4032d4 <ferror@plt+0xb4>
  4032c8:	adrp	x0, 41c000 <ferror@plt+0x18de0>
  4032cc:	add	x0, x0, #0x448
  4032d0:	blr	x1
  4032d4:	ldp	x29, x30, [sp], #32
  4032d8:	ret
  4032dc:	ret
  4032e0:	adrp	x0, 41c000 <ferror@plt+0x18de0>
  4032e4:	add	x0, x0, #0x448
  4032e8:	adrp	x1, 41c000 <ferror@plt+0x18de0>
  4032ec:	add	x1, x1, #0x448
  4032f0:	sub	x0, x0, x1
  4032f4:	lsr	x1, x0, #63
  4032f8:	add	x0, x1, x0, asr #3
  4032fc:	cmp	xzr, x0, asr #1
  403300:	b.eq	403338 <ferror@plt+0x118>  // b.none
  403304:	stp	x29, x30, [sp, #-32]!
  403308:	mov	x29, sp
  40330c:	asr	x1, x0, #1
  403310:	adrp	x0, 409000 <ferror@plt+0x5de0>
  403314:	ldr	x0, [x0, #1728]
  403318:	str	x0, [sp, #24]
  40331c:	mov	x2, x0
  403320:	cbz	x2, 403330 <ferror@plt+0x110>
  403324:	adrp	x0, 41c000 <ferror@plt+0x18de0>
  403328:	add	x0, x0, #0x448
  40332c:	blr	x2
  403330:	ldp	x29, x30, [sp], #32
  403334:	ret
  403338:	ret
  40333c:	adrp	x0, 41c000 <ferror@plt+0x18de0>
  403340:	ldrb	w0, [x0, #1136]
  403344:	cbnz	w0, 403368 <ferror@plt+0x148>
  403348:	stp	x29, x30, [sp, #-16]!
  40334c:	mov	x29, sp
  403350:	bl	403294 <ferror@plt+0x74>
  403354:	adrp	x0, 41c000 <ferror@plt+0x18de0>
  403358:	mov	w1, #0x1                   	// #1
  40335c:	strb	w1, [x0, #1136]
  403360:	ldp	x29, x30, [sp], #16
  403364:	ret
  403368:	ret
  40336c:	stp	x29, x30, [sp, #-16]!
  403370:	mov	x29, sp
  403374:	bl	4032e0 <ferror@plt+0xc0>
  403378:	ldp	x29, x30, [sp], #16
  40337c:	ret
  403380:	sub	sp, sp, #0xa0
  403384:	stp	x26, x25, [sp, #96]
  403388:	mov	w25, w0
  40338c:	mov	w0, #0x68                  	// #104
  403390:	stp	x29, x30, [sp, #64]
  403394:	stp	x28, x27, [sp, #80]
  403398:	stp	x24, x23, [sp, #112]
  40339c:	stp	x22, x21, [sp, #128]
  4033a0:	stp	x20, x19, [sp, #144]
  4033a4:	add	x29, sp, #0x40
  4033a8:	mov	x26, x1
  4033ac:	bl	403b18 <ferror@plt+0x8f8>
  4033b0:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  4033b4:	mov	x19, x0
  4033b8:	add	x1, x1, #0x723
  4033bc:	mov	w0, #0x6                   	// #6
  4033c0:	stp	xzr, xzr, [sp, #32]
  4033c4:	str	wzr, [sp, #56]
  4033c8:	str	xzr, [sp, #48]
  4033cc:	bl	403200 <setlocale@plt>
  4033d0:	adrp	x20, 40a000 <ferror@plt+0x6de0>
  4033d4:	add	x20, x20, #0x1e3
  4033d8:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  4033dc:	add	x1, x1, #0x1ee
  4033e0:	mov	x0, x20
  4033e4:	bl	402cf0 <bindtextdomain@plt>
  4033e8:	mov	x0, x20
  4033ec:	bl	402ed0 <textdomain@plt>
  4033f0:	bl	403b5c <ferror@plt+0x93c>
  4033f4:	adrp	x28, 41c000 <ferror@plt+0x18de0>
  4033f8:	ldr	x0, [x28, #1360]
  4033fc:	mov	w21, #0x1                   	// #1
  403400:	str	w21, [x19, #80]
  403404:	add	x8, x0, #0x1
  403408:	str	x8, [x28, #1360]
  40340c:	bl	403b78 <ferror@plt+0x958>
  403410:	ldr	x20, [x28, #1360]
  403414:	adrp	x22, 41c000 <ferror@plt+0x18de0>
  403418:	add	x22, x22, #0x478
  40341c:	str	w21, [x22, x0, lsl #2]
  403420:	add	x8, x20, #0x1
  403424:	mov	x0, x20
  403428:	str	x8, [x28, #1360]
  40342c:	bl	403b78 <ferror@plt+0x958>
  403430:	adrp	x2, 40a000 <ferror@plt+0x6de0>
  403434:	adrp	x3, 409000 <ferror@plt+0x5de0>
  403438:	add	x2, x2, #0x200
  40343c:	add	x3, x3, #0x790
  403440:	mov	w0, w25
  403444:	mov	x1, x26
  403448:	mov	x4, xzr
  40344c:	str	wzr, [x22, x20, lsl #2]
  403450:	bl	402ee0 <getopt_long@plt>
  403454:	cmn	w0, #0x1
  403458:	adrp	x23, 41c000 <ferror@plt+0x18de0>
  40345c:	b.eq	403874 <ferror@plt+0x654>  // b.none
  403460:	adrp	x8, 40a000 <ferror@plt+0x6de0>
  403464:	add	x8, x8, #0x11c
  403468:	str	x8, [sp, #8]
  40346c:	adrp	x8, 40a000 <ferror@plt+0x6de0>
  403470:	adrp	x20, 409000 <ferror@plt+0x5de0>
  403474:	mov	w27, w0
  403478:	mov	x24, xzr
  40347c:	mov	x21, xzr
  403480:	add	x8, x8, #0x12a
  403484:	add	x20, x20, #0x6c8
  403488:	stp	x8, xzr, [sp, #16]
  40348c:	b	4034d4 <ferror@plt+0x2b4>
  403490:	ldr	x0, [x28, #1360]
  403494:	add	x8, x0, #0x1
  403498:	str	x8, [x28, #1360]
  40349c:	bl	403b78 <ferror@plt+0x958>
  4034a0:	mov	w8, #0x19                  	// #25
  4034a4:	str	w8, [x22, x0, lsl #2]
  4034a8:	adrp	x2, 40a000 <ferror@plt+0x6de0>
  4034ac:	adrp	x3, 409000 <ferror@plt+0x5de0>
  4034b0:	add	x2, x2, #0x200
  4034b4:	add	x3, x3, #0x790
  4034b8:	mov	w0, w25
  4034bc:	mov	x1, x26
  4034c0:	mov	x4, xzr
  4034c4:	bl	402ee0 <getopt_long@plt>
  4034c8:	mov	w27, w0
  4034cc:	cmn	w0, #0x1
  4034d0:	b.eq	403894 <ferror@plt+0x674>  // b.none
  4034d4:	add	x1, sp, #0x20
  4034d8:	mov	w0, w27
  4034dc:	bl	403bb0 <ferror@plt+0x990>
  4034e0:	sub	w8, w27, #0x47
  4034e4:	cmp	w8, #0x3e
  4034e8:	b.hi	403a8c <ferror@plt+0x86c>  // b.pmore
  4034ec:	adr	x9, 403490 <ferror@plt+0x270>
  4034f0:	ldrh	w10, [x20, x8, lsl #1]
  4034f4:	add	x9, x9, x10, lsl #2
  4034f8:	br	x9
  4034fc:	ldr	x0, [x28, #1360]
  403500:	add	x8, x0, #0x1
  403504:	str	x8, [x28, #1360]
  403508:	bl	403b78 <ferror@plt+0x958>
  40350c:	ldr	x27, [x28, #1360]
  403510:	mov	w8, #0xb                   	// #11
  403514:	str	w8, [x22, x0, lsl #2]
  403518:	add	x8, x27, #0x1
  40351c:	mov	x0, x27
  403520:	str	x8, [x28, #1360]
  403524:	bl	403b78 <ferror@plt+0x958>
  403528:	ldr	x0, [x28, #1360]
  40352c:	mov	w8, #0xa                   	// #10
  403530:	str	w8, [x22, x27, lsl #2]
  403534:	add	x8, x0, #0x1
  403538:	str	x8, [x28, #1360]
  40353c:	bl	403b78 <ferror@plt+0x958>
  403540:	ldr	x27, [x28, #1360]
  403544:	mov	w8, #0xd                   	// #13
  403548:	str	w8, [x22, x0, lsl #2]
  40354c:	add	x8, x27, #0x1
  403550:	mov	x0, x27
  403554:	str	x8, [x28, #1360]
  403558:	bl	403b78 <ferror@plt+0x958>
  40355c:	mov	w8, #0xc                   	// #12
  403560:	str	w8, [x22, x27, lsl #2]
  403564:	b	4034a8 <ferror@plt+0x288>
  403568:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  40356c:	ldr	x9, [x8, #1104]
  403570:	ldrb	w10, [x9]
  403574:	cmp	w10, #0x3d
  403578:	b.ne	403584 <ferror@plt+0x364>  // b.any
  40357c:	add	x9, x9, #0x1
  403580:	str	x9, [x8, #1104]
  403584:	ldr	x24, [x8, #1104]
  403588:	b	4034a8 <ferror@plt+0x288>
  40358c:	mov	w8, #0x5                   	// #5
  403590:	str	w8, [x23, #1368]
  403594:	b	4034a8 <ferror@plt+0x288>
  403598:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  40359c:	add	x0, x0, #0x216
  4035a0:	mov	w1, #0x65                  	// #101
  4035a4:	bl	40632c <ferror@plt+0x310c>
  4035a8:	str	w0, [x19, #52]
  4035ac:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  4035b0:	add	x0, x0, #0x222
  4035b4:	mov	w1, #0x3e7                 	// #999
  4035b8:	bl	40632c <ferror@plt+0x310c>
  4035bc:	adrp	x9, 41c000 <ferror@plt+0x18de0>
  4035c0:	ldr	w8, [x9, #1372]
  4035c4:	str	w0, [x19, #56]
  4035c8:	orr	w8, w8, #0x8
  4035cc:	str	w8, [x9, #1372]
  4035d0:	b	4034a8 <ferror@plt+0x288>
  4035d4:	ldr	x0, [x28, #1360]
  4035d8:	add	x8, x0, #0x1
  4035dc:	str	x8, [x28, #1360]
  4035e0:	bl	403b78 <ferror@plt+0x958>
  4035e4:	ldr	x27, [x28, #1360]
  4035e8:	mov	w8, #0xf                   	// #15
  4035ec:	str	w8, [x22, x0, lsl #2]
  4035f0:	add	x8, x27, #0x1
  4035f4:	mov	x0, x27
  4035f8:	str	x8, [x28, #1360]
  4035fc:	bl	403b78 <ferror@plt+0x958>
  403600:	ldr	x0, [x28, #1360]
  403604:	mov	w8, #0x10                  	// #16
  403608:	str	w8, [x22, x27, lsl #2]
  40360c:	add	x8, x0, #0x1
  403610:	str	x8, [x28, #1360]
  403614:	bl	403b78 <ferror@plt+0x958>
  403618:	mov	w8, #0xe                   	// #14
  40361c:	b	4034a4 <ferror@plt+0x284>
  403620:	mov	w8, #0x1                   	// #1
  403624:	str	w8, [x23, #1368]
  403628:	b	4034a8 <ferror@plt+0x288>
  40362c:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  403630:	ldr	x8, [x8, #1104]
  403634:	str	x8, [sp, #16]
  403638:	b	4034a8 <ferror@plt+0x288>
  40363c:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  403640:	ldr	x0, [x8, #1104]
  403644:	bl	4040f4 <ferror@plt+0xed4>
  403648:	str	w0, [x19, #80]
  40364c:	b	4034a8 <ferror@plt+0x288>
  403650:	mov	x8, xzr
  403654:	str	xzr, [x28, #1360]
  403658:	str	w8, [x22, x8, lsl #2]
  40365c:	add	x8, x8, #0x1
  403660:	cmp	x8, #0x1b
  403664:	b.ne	403658 <ferror@plt+0x438>  // b.any
  403668:	str	x8, [x28, #1360]
  40366c:	b	4034a8 <ferror@plt+0x288>
  403670:	mov	w8, #0x2                   	// #2
  403674:	str	w8, [x23, #1368]
  403678:	b	4034a8 <ferror@plt+0x288>
  40367c:	ldrb	w8, [x19, #96]
  403680:	orr	w8, w8, #0x10
  403684:	strb	w8, [x19, #96]
  403688:	b	4034a8 <ferror@plt+0x288>
  40368c:	ldr	x0, [x28, #1360]
  403690:	add	x8, x0, #0x1
  403694:	str	x8, [x28, #1360]
  403698:	bl	403b78 <ferror@plt+0x958>
  40369c:	ldr	x27, [x28, #1360]
  4036a0:	mov	w8, #0x14                  	// #20
  4036a4:	str	w8, [x22, x0, lsl #2]
  4036a8:	add	x8, x27, #0x1
  4036ac:	mov	x0, x27
  4036b0:	str	x8, [x28, #1360]
  4036b4:	bl	403b78 <ferror@plt+0x958>
  4036b8:	ldr	x0, [x28, #1360]
  4036bc:	mov	w8, #0x16                  	// #22
  4036c0:	str	w8, [x22, x27, lsl #2]
  4036c4:	add	x8, x0, #0x1
  4036c8:	str	x8, [x28, #1360]
  4036cc:	bl	403b78 <ferror@plt+0x958>
  4036d0:	ldr	x27, [x28, #1360]
  4036d4:	mov	w8, #0x17                  	// #23
  4036d8:	str	w8, [x22, x0, lsl #2]
  4036dc:	add	x8, x27, #0x1
  4036e0:	mov	x0, x27
  4036e4:	str	x8, [x28, #1360]
  4036e8:	bl	403b78 <ferror@plt+0x958>
  4036ec:	ldr	x0, [x28, #1360]
  4036f0:	mov	w8, #0x15                  	// #21
  4036f4:	str	w8, [x22, x27, lsl #2]
  4036f8:	add	x8, x0, #0x1
  4036fc:	str	x8, [x28, #1360]
  403700:	bl	403b78 <ferror@plt+0x958>
  403704:	mov	w8, #0x18                  	// #24
  403708:	b	4034a4 <ferror@plt+0x284>
  40370c:	mov	w8, #0x3                   	// #3
  403710:	str	w8, [x23, #1368]
  403714:	b	4034a8 <ferror@plt+0x288>
  403718:	ldr	x0, [x28, #1360]
  40371c:	add	x8, x0, #0x1
  403720:	str	x8, [x28, #1360]
  403724:	bl	403b78 <ferror@plt+0x958>
  403728:	ldr	x27, [x28, #1360]
  40372c:	mov	w8, #0x11                  	// #17
  403730:	str	w8, [x22, x0, lsl #2]
  403734:	add	x8, x27, #0x1
  403738:	mov	x0, x27
  40373c:	str	x8, [x28, #1360]
  403740:	bl	403b78 <ferror@plt+0x958>
  403744:	mov	w8, #0x12                  	// #18
  403748:	str	w8, [x22, x27, lsl #2]
  40374c:	b	4034a8 <ferror@plt+0x288>
  403750:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  403754:	ldr	x8, [x8, #1104]
  403758:	str	x8, [sp, #24]
  40375c:	b	4034a8 <ferror@plt+0x288>
  403760:	ldr	x0, [x28, #1360]
  403764:	add	x8, x0, #0x1
  403768:	str	x8, [x28, #1360]
  40376c:	bl	403b78 <ferror@plt+0x958>
  403770:	ldr	x27, [x28, #1360]
  403774:	mov	w8, #0x7                   	// #7
  403778:	str	w8, [x22, x0, lsl #2]
  40377c:	add	x8, x27, #0x1
  403780:	mov	x0, x27
  403784:	str	x8, [x28, #1360]
  403788:	bl	403b78 <ferror@plt+0x958>
  40378c:	ldr	x0, [x28, #1360]
  403790:	mov	w8, #0x6                   	// #6
  403794:	str	w8, [x22, x27, lsl #2]
  403798:	add	x8, x0, #0x1
  40379c:	str	x8, [x28, #1360]
  4037a0:	bl	403b78 <ferror@plt+0x958>
  4037a4:	ldr	x27, [x28, #1360]
  4037a8:	mov	w8, #0x8                   	// #8
  4037ac:	str	w8, [x22, x0, lsl #2]
  4037b0:	add	x8, x27, #0x1
  4037b4:	mov	x0, x27
  4037b8:	str	x8, [x28, #1360]
  4037bc:	bl	403b78 <ferror@plt+0x958>
  4037c0:	ldr	x0, [x28, #1360]
  4037c4:	mov	w8, #0x5                   	// #5
  4037c8:	str	w8, [x22, x27, lsl #2]
  4037cc:	add	x8, x0, #0x1
  4037d0:	str	x8, [x28, #1360]
  4037d4:	bl	403b78 <ferror@plt+0x958>
  4037d8:	ldr	x27, [x28, #1360]
  4037dc:	mov	w8, #0x13                  	// #19
  4037e0:	str	w8, [x22, x0, lsl #2]
  4037e4:	add	x8, x27, #0x1
  4037e8:	mov	x0, x27
  4037ec:	str	x8, [x28, #1360]
  4037f0:	bl	403b78 <ferror@plt+0x958>
  4037f4:	mov	w8, #0x9                   	// #9
  4037f8:	str	w8, [x22, x27, lsl #2]
  4037fc:	b	4034a8 <ferror@plt+0x288>
  403800:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  403804:	ldr	x21, [x8, #1104]
  403808:	b	4034a8 <ferror@plt+0x288>
  40380c:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  403810:	add	x0, x0, #0x21a
  403814:	mov	w1, #0x3e8                 	// #1000
  403818:	bl	40632c <ferror@plt+0x310c>
  40381c:	str	w0, [x19, #44]
  403820:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  403824:	add	x0, x0, #0x226
  403828:	mov	w1, #0xea60                	// #60000
  40382c:	bl	40632c <ferror@plt+0x310c>
  403830:	adrp	x9, 41c000 <ferror@plt+0x18de0>
  403834:	ldr	w8, [x9, #1372]
  403838:	str	w0, [x19, #48]
  40383c:	orr	w8, w8, #0x10
  403840:	str	w8, [x9, #1372]
  403844:	b	4034a8 <ferror@plt+0x288>
  403848:	ldrb	w8, [x19, #96]
  40384c:	orr	w8, w8, #0x8
  403850:	strb	w8, [x19, #96]
  403854:	b	4034a8 <ferror@plt+0x288>
  403858:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  40385c:	ldr	x8, [x8, #1104]
  403860:	str	x8, [sp, #8]
  403864:	b	4034a8 <ferror@plt+0x288>
  403868:	mov	w8, #0x4                   	// #4
  40386c:	str	w8, [x23, #1368]
  403870:	b	4034a8 <ferror@plt+0x288>
  403874:	adrp	x8, 40a000 <ferror@plt+0x6de0>
  403878:	add	x8, x8, #0x12a
  40387c:	stp	x8, xzr, [sp, #16]
  403880:	adrp	x8, 40a000 <ferror@plt+0x6de0>
  403884:	add	x8, x8, #0x11c
  403888:	mov	x21, xzr
  40388c:	mov	x24, xzr
  403890:	str	x8, [sp, #8]
  403894:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  403898:	ldrsw	x8, [x8, #1112]
  40389c:	sub	w9, w25, w8
  4038a0:	cmp	w9, #0x1
  4038a4:	b.ne	4038d4 <ferror@plt+0x6b4>  // b.any
  4038a8:	ldr	x21, [x26, x8, lsl #3]
  4038ac:	mov	w1, #0x2c                  	// #44
  4038b0:	mov	x0, x21
  4038b4:	bl	403040 <strchr@plt>
  4038b8:	cbnz	x0, 403af8 <ferror@plt+0x8d8>
  4038bc:	ldrb	w8, [x19, #96]
  4038c0:	mov	w9, #0x6                   	// #6
  4038c4:	str	w9, [x23, #1368]
  4038c8:	orr	w8, w8, #0x2
  4038cc:	strb	w8, [x19, #96]
  4038d0:	b	4038dc <ferror@plt+0x6bc>
  4038d4:	cmp	w8, w25
  4038d8:	b.ne	403af8 <ferror@plt+0x8d8>  // b.any
  4038dc:	mov	w0, wzr
  4038e0:	bl	4031e0 <scols_init_debug@plt>
  4038e4:	adrp	x10, 41c000 <ferror@plt+0x18de0>
  4038e8:	ldr	w8, [x10, #1372]
  4038ec:	mvn	w9, w8
  4038f0:	tst	w9, #0x18
  4038f4:	b.ne	403900 <ferror@plt+0x6e0>  // b.any
  4038f8:	and	w8, w8, #0xffffffe7
  4038fc:	str	w8, [x10, #1372]
  403900:	ldr	w8, [x23, #1368]
  403904:	cmp	w8, #0x6
  403908:	b.ne	403930 <ferror@plt+0x710>  // b.any
  40390c:	mov	x8, xzr
  403910:	str	xzr, [x28, #1360]
  403914:	add	x9, x8, #0x1
  403918:	cmp	x9, #0x1b
  40391c:	str	w8, [x22, x8, lsl #2]
  403920:	mov	x8, x9
  403924:	b.ne	403914 <ferror@plt+0x6f4>  // b.any
  403928:	str	x8, [x28, #1360]
  40392c:	b	4039bc <ferror@plt+0x79c>
  403930:	ldr	x8, [x28, #1360]
  403934:	cmp	x8, #0x2
  403938:	b.ne	4039bc <ferror@plt+0x79c>  // b.any
  40393c:	mov	w8, #0x3                   	// #3
  403940:	mov	w0, #0x2                   	// #2
  403944:	str	x8, [x28, #1360]
  403948:	mov	w20, #0x2                   	// #2
  40394c:	bl	403b78 <ferror@plt+0x958>
  403950:	ldr	x0, [x28, #1360]
  403954:	mov	w8, #0x1a                  	// #26
  403958:	str	w8, [x22, #8]
  40395c:	add	x8, x0, #0x1
  403960:	str	x8, [x28, #1360]
  403964:	bl	403b78 <ferror@plt+0x958>
  403968:	ldr	x25, [x28, #1360]
  40396c:	mov	w8, #0x6                   	// #6
  403970:	str	w8, [x22, x0, lsl #2]
  403974:	add	x8, x25, #0x1
  403978:	mov	x0, x25
  40397c:	str	x8, [x28, #1360]
  403980:	bl	403b78 <ferror@plt+0x958>
  403984:	ldr	x0, [x28, #1360]
  403988:	mov	w8, #0x8                   	// #8
  40398c:	str	w8, [x22, x25, lsl #2]
  403990:	add	x8, x0, #0x1
  403994:	str	x8, [x28, #1360]
  403998:	bl	403b78 <ferror@plt+0x958>
  40399c:	ldr	x25, [x28, #1360]
  4039a0:	mov	w8, #0xe                   	// #14
  4039a4:	str	w8, [x22, x0, lsl #2]
  4039a8:	add	x8, x25, #0x1
  4039ac:	mov	x0, x25
  4039b0:	str	x8, [x28, #1360]
  4039b4:	bl	403b78 <ferror@plt+0x958>
  4039b8:	str	w20, [x22, x25, lsl #2]
  4039bc:	cbz	x24, 4039e8 <ferror@plt+0x7c8>
  4039c0:	adrp	x1, 41c000 <ferror@plt+0x18de0>
  4039c4:	adrp	x3, 41c000 <ferror@plt+0x18de0>
  4039c8:	adrp	x4, 404000 <ferror@plt+0xde0>
  4039cc:	add	x1, x1, #0x478
  4039d0:	add	x3, x3, #0x550
  4039d4:	add	x4, x4, #0x16c
  4039d8:	mov	w2, #0x36                  	// #54
  4039dc:	mov	x0, x24
  4039e0:	bl	407980 <ferror@plt+0x4760>
  4039e4:	tbnz	w0, #31, 403a34 <ferror@plt+0x814>
  4039e8:	bl	404218 <ferror@plt+0xff8>
  4039ec:	cbz	w0, 4039fc <ferror@plt+0x7dc>
  4039f0:	ldr	x1, [sp, #8]
  4039f4:	mov	x0, x19
  4039f8:	bl	404260 <ferror@plt+0x1040>
  4039fc:	bl	4042b4 <ferror@plt+0x1094>
  403a00:	cbz	w0, 403a10 <ferror@plt+0x7f0>
  403a04:	ldr	x1, [sp, #16]
  403a08:	mov	x0, x19
  403a0c:	bl	4042fc <ferror@plt+0x10dc>
  403a10:	ldr	x2, [sp, #24]
  403a14:	orr	x8, x2, x21
  403a18:	cbz	x8, 403a28 <ferror@plt+0x808>
  403a1c:	mov	x0, x19
  403a20:	mov	x1, x21
  403a24:	bl	404350 <ferror@plt+0x1130>
  403a28:	mov	x0, x19
  403a2c:	bl	404500 <ferror@plt+0x12e0>
  403a30:	cbz	w0, 403a3c <ferror@plt+0x81c>
  403a34:	mov	w0, #0x1                   	// #1
  403a38:	b	403a6c <ferror@plt+0x84c>
  403a3c:	mov	x0, x19
  403a40:	bl	40462c <ferror@plt+0x140c>
  403a44:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  403a48:	ldr	x0, [x8, #1376]
  403a4c:	bl	402e50 <scols_unref_table@plt>
  403a50:	ldr	x0, [x19, #32]
  403a54:	adrp	x1, 404000 <ferror@plt+0xde0>
  403a58:	add	x1, x1, #0x6d4
  403a5c:	bl	402ec0 <tdestroy@plt>
  403a60:	mov	x0, x19
  403a64:	bl	404778 <ferror@plt+0x1558>
  403a68:	mov	w0, wzr
  403a6c:	ldp	x20, x19, [sp, #144]
  403a70:	ldp	x22, x21, [sp, #128]
  403a74:	ldp	x24, x23, [sp, #112]
  403a78:	ldp	x26, x25, [sp, #96]
  403a7c:	ldp	x28, x27, [sp, #80]
  403a80:	ldp	x29, x30, [sp, #64]
  403a84:	add	sp, sp, #0xa0
  403a88:	ret
  403a8c:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  403a90:	ldr	x19, [x8, #1096]
  403a94:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403a98:	add	x1, x1, #0x24c
  403a9c:	mov	w2, #0x5                   	// #5
  403aa0:	mov	x0, xzr
  403aa4:	bl	4030f0 <dcgettext@plt>
  403aa8:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  403aac:	ldr	x2, [x8, #1128]
  403ab0:	mov	x1, x0
  403ab4:	mov	x0, x19
  403ab8:	bl	4031c0 <fprintf@plt>
  403abc:	mov	w0, #0x1                   	// #1
  403ac0:	bl	402a80 <exit@plt>
  403ac4:	bl	403d00 <ferror@plt+0xae0>
  403ac8:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403acc:	add	x1, x1, #0x22e
  403ad0:	mov	w2, #0x5                   	// #5
  403ad4:	mov	x0, xzr
  403ad8:	bl	4030f0 <dcgettext@plt>
  403adc:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  403ae0:	ldr	x1, [x8, #1128]
  403ae4:	adrp	x2, 40a000 <ferror@plt+0x6de0>
  403ae8:	add	x2, x2, #0x23a
  403aec:	bl	403140 <printf@plt>
  403af0:	mov	w0, wzr
  403af4:	bl	402a80 <exit@plt>
  403af8:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403afc:	add	x1, x1, #0x273
  403b00:	mov	w2, #0x5                   	// #5
  403b04:	mov	x0, xzr
  403b08:	bl	4030f0 <dcgettext@plt>
  403b0c:	mov	x1, x0
  403b10:	mov	w0, #0x1                   	// #1
  403b14:	bl	403110 <errx@plt>
  403b18:	stp	x29, x30, [sp, #-32]!
  403b1c:	str	x19, [sp, #16]
  403b20:	mov	x19, x0
  403b24:	mov	w0, #0x1                   	// #1
  403b28:	mov	x1, x19
  403b2c:	mov	x29, sp
  403b30:	bl	402dc0 <calloc@plt>
  403b34:	cbz	x19, 403b3c <ferror@plt+0x91c>
  403b38:	cbz	x0, 403b48 <ferror@plt+0x928>
  403b3c:	ldr	x19, [sp, #16]
  403b40:	ldp	x29, x30, [sp], #32
  403b44:	ret
  403b48:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403b4c:	add	x1, x1, #0x2ae
  403b50:	mov	w0, #0x1                   	// #1
  403b54:	mov	x2, x19
  403b58:	bl	4031f0 <err@plt>
  403b5c:	stp	x29, x30, [sp, #-16]!
  403b60:	adrp	x0, 404000 <ferror@plt+0xde0>
  403b64:	add	x0, x0, #0x7d8
  403b68:	mov	x29, sp
  403b6c:	bl	409660 <ferror@plt+0x6440>
  403b70:	ldp	x29, x30, [sp], #16
  403b74:	ret
  403b78:	cmp	x0, #0x36
  403b7c:	b.cs	403b84 <ferror@plt+0x964>  // b.hs, b.nlast
  403b80:	ret
  403b84:	stp	x29, x30, [sp, #-16]!
  403b88:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403b8c:	add	x1, x1, #0x2d4
  403b90:	mov	w2, #0x5                   	// #5
  403b94:	mov	x0, xzr
  403b98:	mov	x29, sp
  403b9c:	bl	4030f0 <dcgettext@plt>
  403ba0:	mov	x1, x0
  403ba4:	mov	w0, #0x1                   	// #1
  403ba8:	mov	w2, #0x35                  	// #53
  403bac:	bl	403110 <errx@plt>
  403bb0:	stp	x29, x30, [sp, #-64]!
  403bb4:	cmp	w0, #0x47
  403bb8:	stp	x24, x23, [sp, #16]
  403bbc:	stp	x22, x21, [sp, #32]
  403bc0:	stp	x20, x19, [sp, #48]
  403bc4:	mov	x29, sp
  403bc8:	b.ge	403be0 <ferror@plt+0x9c0>  // b.tcont
  403bcc:	ldp	x20, x19, [sp, #48]
  403bd0:	ldp	x22, x21, [sp, #32]
  403bd4:	ldp	x24, x23, [sp, #16]
  403bd8:	ldp	x29, x30, [sp], #64
  403bdc:	ret
  403be0:	adrp	x20, 409000 <ferror@plt+0x5de0>
  403be4:	mov	x8, xzr
  403be8:	add	x20, x20, #0xa90
  403bec:	ldr	w9, [x20]
  403bf0:	cbz	w9, 403c30 <ferror@plt+0xa10>
  403bf4:	cmp	w9, w0
  403bf8:	b.gt	403c30 <ferror@plt+0xa10>
  403bfc:	mov	w10, #0x4                   	// #4
  403c00:	cmp	w9, w0
  403c04:	b.eq	403c20 <ferror@plt+0xa00>  // b.none
  403c08:	ldr	w9, [x20, x10]
  403c0c:	cbz	w9, 403c30 <ferror@plt+0xa10>
  403c10:	cmp	w9, w0
  403c14:	add	x10, x10, #0x4
  403c18:	b.le	403c00 <ferror@plt+0x9e0>
  403c1c:	b	403c30 <ferror@plt+0xa10>
  403c20:	ldr	w9, [x1, x8, lsl #2]
  403c24:	cbz	w9, 403c48 <ferror@plt+0xa28>
  403c28:	cmp	w9, w0
  403c2c:	b.ne	403c58 <ferror@plt+0xa38>  // b.any
  403c30:	ldr	w9, [x20, #64]!
  403c34:	cbz	w9, 403bcc <ferror@plt+0x9ac>
  403c38:	cmp	w9, w0
  403c3c:	add	x8, x8, #0x1
  403c40:	b.le	403bec <ferror@plt+0x9cc>
  403c44:	b	403bcc <ferror@plt+0x9ac>
  403c48:	str	w0, [x1, x8, lsl #2]
  403c4c:	ldr	w9, [x20, #64]!
  403c50:	cbnz	w9, 403c38 <ferror@plt+0xa18>
  403c54:	b	403bcc <ferror@plt+0x9ac>
  403c58:	adrp	x22, 41c000 <ferror@plt+0x18de0>
  403c5c:	ldr	x19, [x22, #1096]
  403c60:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403c64:	add	x1, x1, #0x309
  403c68:	mov	w2, #0x5                   	// #5
  403c6c:	mov	x0, xzr
  403c70:	bl	4030f0 <dcgettext@plt>
  403c74:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  403c78:	ldr	x2, [x8, #1128]
  403c7c:	mov	x1, x0
  403c80:	mov	x0, x19
  403c84:	bl	4031c0 <fprintf@plt>
  403c88:	adrp	x19, 40a000 <ferror@plt+0x6de0>
  403c8c:	adrp	x23, 40a000 <ferror@plt+0x6de0>
  403c90:	mov	x24, xzr
  403c94:	add	x19, x19, #0x331
  403c98:	add	x23, x23, #0x32b
  403c9c:	ldr	w21, [x20, x24]
  403ca0:	cbz	w21, 403cec <ferror@plt+0xacc>
  403ca4:	mov	w0, w21
  403ca8:	bl	4048c0 <ferror@plt+0x16a0>
  403cac:	cbnz	x0, 403cd0 <ferror@plt+0xab0>
  403cb0:	mov	w0, w21
  403cb4:	bl	4048fc <ferror@plt+0x16dc>
  403cb8:	cbz	w0, 403ce0 <ferror@plt+0xac0>
  403cbc:	ldr	x0, [x22, #1096]
  403cc0:	mov	x1, x19
  403cc4:	mov	w2, w21
  403cc8:	bl	4031c0 <fprintf@plt>
  403ccc:	b	403ce0 <ferror@plt+0xac0>
  403cd0:	mov	x2, x0
  403cd4:	ldr	x0, [x22, #1096]
  403cd8:	mov	x1, x23
  403cdc:	bl	4031c0 <fprintf@plt>
  403ce0:	add	x24, x24, #0x4
  403ce4:	cmp	x24, #0x3c
  403ce8:	b.ne	403c9c <ferror@plt+0xa7c>  // b.any
  403cec:	ldr	x1, [x22, #1096]
  403cf0:	mov	w0, #0xa                   	// #10
  403cf4:	bl	402be0 <fputc@plt>
  403cf8:	mov	w0, #0x1                   	// #1
  403cfc:	bl	402a80 <exit@plt>
  403d00:	stp	x29, x30, [sp, #-64]!
  403d04:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  403d08:	stp	x20, x19, [sp, #48]
  403d0c:	ldr	x19, [x8, #1120]
  403d10:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403d14:	add	x1, x1, #0x336
  403d18:	mov	w2, #0x5                   	// #5
  403d1c:	mov	x0, xzr
  403d20:	str	x23, [sp, #16]
  403d24:	stp	x22, x21, [sp, #32]
  403d28:	mov	x29, sp
  403d2c:	bl	4030f0 <dcgettext@plt>
  403d30:	mov	x1, x19
  403d34:	bl	402a50 <fputs@plt>
  403d38:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403d3c:	add	x1, x1, #0x33f
  403d40:	mov	w2, #0x5                   	// #5
  403d44:	mov	x0, xzr
  403d48:	bl	4030f0 <dcgettext@plt>
  403d4c:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  403d50:	ldr	x2, [x8, #1128]
  403d54:	mov	x1, x0
  403d58:	mov	x0, x19
  403d5c:	bl	4031c0 <fprintf@plt>
  403d60:	mov	w0, #0xa                   	// #10
  403d64:	mov	x1, x19
  403d68:	bl	402be0 <fputc@plt>
  403d6c:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403d70:	add	x1, x1, #0x35b
  403d74:	mov	w2, #0x5                   	// #5
  403d78:	mov	x0, xzr
  403d7c:	bl	4030f0 <dcgettext@plt>
  403d80:	mov	x1, x19
  403d84:	bl	402a50 <fputs@plt>
  403d88:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403d8c:	add	x1, x1, #0x391
  403d90:	mov	w2, #0x5                   	// #5
  403d94:	mov	x0, xzr
  403d98:	bl	4030f0 <dcgettext@plt>
  403d9c:	mov	x1, x19
  403da0:	bl	402a50 <fputs@plt>
  403da4:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403da8:	add	x1, x1, #0x39c
  403dac:	mov	w2, #0x5                   	// #5
  403db0:	mov	x0, xzr
  403db4:	bl	4030f0 <dcgettext@plt>
  403db8:	mov	x1, x19
  403dbc:	bl	402a50 <fputs@plt>
  403dc0:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403dc4:	add	x1, x1, #0x3df
  403dc8:	mov	w2, #0x5                   	// #5
  403dcc:	mov	x0, xzr
  403dd0:	bl	4030f0 <dcgettext@plt>
  403dd4:	mov	x1, x19
  403dd8:	bl	402a50 <fputs@plt>
  403ddc:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403de0:	add	x1, x1, #0x42a
  403de4:	mov	w2, #0x5                   	// #5
  403de8:	mov	x0, xzr
  403dec:	bl	4030f0 <dcgettext@plt>
  403df0:	mov	x1, x19
  403df4:	bl	402a50 <fputs@plt>
  403df8:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403dfc:	add	x1, x1, #0x46d
  403e00:	mov	w2, #0x5                   	// #5
  403e04:	mov	x0, xzr
  403e08:	bl	4030f0 <dcgettext@plt>
  403e0c:	mov	x1, x19
  403e10:	bl	402a50 <fputs@plt>
  403e14:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403e18:	add	x1, x1, #0x4b9
  403e1c:	mov	w2, #0x5                   	// #5
  403e20:	mov	x0, xzr
  403e24:	bl	4030f0 <dcgettext@plt>
  403e28:	mov	x1, x19
  403e2c:	bl	402a50 <fputs@plt>
  403e30:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403e34:	add	x1, x1, #0x4f5
  403e38:	mov	w2, #0x5                   	// #5
  403e3c:	mov	x0, xzr
  403e40:	bl	4030f0 <dcgettext@plt>
  403e44:	mov	x1, x19
  403e48:	bl	402a50 <fputs@plt>
  403e4c:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403e50:	add	x1, x1, #0x53f
  403e54:	mov	w2, #0x5                   	// #5
  403e58:	mov	x0, xzr
  403e5c:	bl	4030f0 <dcgettext@plt>
  403e60:	mov	x1, x19
  403e64:	bl	402a50 <fputs@plt>
  403e68:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403e6c:	add	x1, x1, #0x589
  403e70:	mov	w2, #0x5                   	// #5
  403e74:	mov	x0, xzr
  403e78:	bl	4030f0 <dcgettext@plt>
  403e7c:	mov	x1, x19
  403e80:	bl	402a50 <fputs@plt>
  403e84:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403e88:	add	x1, x1, #0x5c5
  403e8c:	mov	w2, #0x5                   	// #5
  403e90:	mov	x0, xzr
  403e94:	bl	4030f0 <dcgettext@plt>
  403e98:	mov	x1, x19
  403e9c:	bl	402a50 <fputs@plt>
  403ea0:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403ea4:	add	x1, x1, #0x610
  403ea8:	mov	w2, #0x5                   	// #5
  403eac:	mov	x0, xzr
  403eb0:	bl	4030f0 <dcgettext@plt>
  403eb4:	mov	x1, x19
  403eb8:	bl	402a50 <fputs@plt>
  403ebc:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403ec0:	add	x1, x1, #0x640
  403ec4:	mov	w2, #0x5                   	// #5
  403ec8:	mov	x0, xzr
  403ecc:	bl	4030f0 <dcgettext@plt>
  403ed0:	mov	x1, x19
  403ed4:	bl	402a50 <fputs@plt>
  403ed8:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403edc:	add	x1, x1, #0x671
  403ee0:	mov	w2, #0x5                   	// #5
  403ee4:	mov	x0, xzr
  403ee8:	bl	4030f0 <dcgettext@plt>
  403eec:	mov	x1, x19
  403ef0:	bl	402a50 <fputs@plt>
  403ef4:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403ef8:	add	x1, x1, #0x6a9
  403efc:	mov	w2, #0x5                   	// #5
  403f00:	mov	x0, xzr
  403f04:	bl	4030f0 <dcgettext@plt>
  403f08:	mov	x1, x19
  403f0c:	bl	402a50 <fputs@plt>
  403f10:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403f14:	add	x1, x1, #0x6d7
  403f18:	mov	w2, #0x5                   	// #5
  403f1c:	mov	x0, xzr
  403f20:	bl	4030f0 <dcgettext@plt>
  403f24:	mov	x1, x19
  403f28:	bl	402a50 <fputs@plt>
  403f2c:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403f30:	add	x1, x1, #0x724
  403f34:	mov	w2, #0x5                   	// #5
  403f38:	mov	x0, xzr
  403f3c:	bl	4030f0 <dcgettext@plt>
  403f40:	mov	x1, x19
  403f44:	bl	402a50 <fputs@plt>
  403f48:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403f4c:	add	x1, x1, #0x753
  403f50:	mov	w2, #0x5                   	// #5
  403f54:	mov	x0, xzr
  403f58:	bl	4030f0 <dcgettext@plt>
  403f5c:	mov	x1, x19
  403f60:	bl	402a50 <fputs@plt>
  403f64:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403f68:	add	x1, x1, #0x786
  403f6c:	mov	w2, #0x5                   	// #5
  403f70:	mov	x0, xzr
  403f74:	bl	4030f0 <dcgettext@plt>
  403f78:	mov	x1, x19
  403f7c:	bl	402a50 <fputs@plt>
  403f80:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403f84:	add	x1, x1, #0x7cc
  403f88:	mov	w2, #0x5                   	// #5
  403f8c:	mov	x0, xzr
  403f90:	bl	4030f0 <dcgettext@plt>
  403f94:	mov	x1, x19
  403f98:	bl	402a50 <fputs@plt>
  403f9c:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403fa0:	add	x1, x1, #0x7fd
  403fa4:	mov	w2, #0x5                   	// #5
  403fa8:	mov	x0, xzr
  403fac:	bl	4030f0 <dcgettext@plt>
  403fb0:	mov	x1, x19
  403fb4:	bl	402a50 <fputs@plt>
  403fb8:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403fbc:	add	x1, x1, #0x831
  403fc0:	mov	w2, #0x5                   	// #5
  403fc4:	mov	x0, xzr
  403fc8:	bl	4030f0 <dcgettext@plt>
  403fcc:	mov	x1, x19
  403fd0:	bl	402a50 <fputs@plt>
  403fd4:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403fd8:	add	x1, x1, #0x876
  403fdc:	mov	w2, #0x5                   	// #5
  403fe0:	mov	x0, xzr
  403fe4:	bl	4030f0 <dcgettext@plt>
  403fe8:	mov	x1, x19
  403fec:	bl	402a50 <fputs@plt>
  403ff0:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  403ff4:	add	x1, x1, #0x8b0
  403ff8:	mov	w2, #0x5                   	// #5
  403ffc:	mov	x0, xzr
  404000:	bl	4030f0 <dcgettext@plt>
  404004:	mov	x1, x19
  404008:	bl	402a50 <fputs@plt>
  40400c:	mov	w0, #0xa                   	// #10
  404010:	mov	x1, x19
  404014:	bl	402be0 <fputc@plt>
  404018:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  40401c:	add	x1, x1, #0x907
  404020:	mov	w2, #0x5                   	// #5
  404024:	mov	x0, xzr
  404028:	bl	4030f0 <dcgettext@plt>
  40402c:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  404030:	mov	x20, x0
  404034:	add	x1, x1, #0x928
  404038:	mov	w2, #0x5                   	// #5
  40403c:	mov	x0, xzr
  404040:	bl	4030f0 <dcgettext@plt>
  404044:	mov	x4, x0
  404048:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  40404c:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  404050:	adrp	x3, 40a000 <ferror@plt+0x6de0>
  404054:	add	x0, x0, #0x8ea
  404058:	add	x1, x1, #0x8fb
  40405c:	add	x3, x3, #0x919
  404060:	mov	x2, x20
  404064:	bl	403140 <printf@plt>
  404068:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  40406c:	add	x1, x1, #0x938
  404070:	mov	w2, #0x5                   	// #5
  404074:	mov	x0, xzr
  404078:	bl	4030f0 <dcgettext@plt>
  40407c:	mov	x1, x19
  404080:	bl	402a50 <fputs@plt>
  404084:	adrp	x23, 409000 <ferror@plt+0x5de0>
  404088:	adrp	x20, 40a000 <ferror@plt+0x6de0>
  40408c:	mov	x22, xzr
  404090:	add	x23, x23, #0xc50
  404094:	add	x20, x20, #0x954
  404098:	add	x8, x23, x22
  40409c:	ldp	x21, x1, [x8]
  4040a0:	mov	w2, #0x5                   	// #5
  4040a4:	mov	x0, xzr
  4040a8:	bl	4030f0 <dcgettext@plt>
  4040ac:	mov	x3, x0
  4040b0:	mov	x0, x19
  4040b4:	mov	x1, x20
  4040b8:	mov	x2, x21
  4040bc:	bl	4031c0 <fprintf@plt>
  4040c0:	add	x22, x22, #0x28
  4040c4:	cmp	x22, #0x438
  4040c8:	b.ne	404098 <ferror@plt+0xe78>  // b.any
  4040cc:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  4040d0:	add	x1, x1, #0x95f
  4040d4:	mov	w2, #0x5                   	// #5
  4040d8:	mov	x0, xzr
  4040dc:	bl	4030f0 <dcgettext@plt>
  4040e0:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  4040e4:	add	x1, x1, #0x97a
  4040e8:	bl	403140 <printf@plt>
  4040ec:	mov	w0, wzr
  4040f0:	bl	402a80 <exit@plt>
  4040f4:	stp	x29, x30, [sp, #-48]!
  4040f8:	str	x21, [sp, #16]
  4040fc:	adrp	x21, 40a000 <ferror@plt+0x6de0>
  404100:	stp	x20, x19, [sp, #32]
  404104:	mov	x19, x0
  404108:	mov	x20, xzr
  40410c:	add	x21, x21, #0x88
  404110:	mov	x29, sp
  404114:	ldr	x0, [x21, x20]
  404118:	mov	x1, x19
  40411c:	bl	402ef0 <strcmp@plt>
  404120:	cbz	w0, 404154 <ferror@plt+0xf34>
  404124:	add	x20, x20, #0x10
  404128:	cmp	x20, #0x30
  40412c:	b.ne	404114 <ferror@plt+0xef4>  // b.any
  404130:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  404134:	add	x1, x1, #0xed4
  404138:	mov	w2, #0x5                   	// #5
  40413c:	mov	x0, xzr
  404140:	bl	4030f0 <dcgettext@plt>
  404144:	mov	x1, x0
  404148:	mov	w0, #0x1                   	// #1
  40414c:	mov	x2, x19
  404150:	bl	403110 <errx@plt>
  404154:	add	x8, x21, x20
  404158:	ldr	w0, [x8, #8]
  40415c:	ldp	x20, x19, [sp, #32]
  404160:	ldr	x21, [sp, #16]
  404164:	ldp	x29, x30, [sp], #48
  404168:	ret
  40416c:	stp	x29, x30, [sp, #-64]!
  404170:	stp	x24, x23, [sp, #16]
  404174:	adrp	x24, 409000 <ferror@plt+0x5de0>
  404178:	stp	x22, x21, [sp, #32]
  40417c:	stp	x20, x19, [sp, #48]
  404180:	mov	x29, sp
  404184:	mov	x21, x1
  404188:	mov	x19, x0
  40418c:	mov	x23, xzr
  404190:	add	x24, x24, #0xc50
  404194:	b	4041bc <ferror@plt+0xf9c>
  404198:	ldrb	w8, [x22, x21]
  40419c:	cmp	w8, #0x0
  4041a0:	cset	w8, ne  // ne = any
  4041a4:	csel	w20, w23, w20, eq  // eq = none
  4041a8:	tbz	w8, #0, 404200 <ferror@plt+0xfe0>
  4041ac:	add	x23, x23, #0x1
  4041b0:	cmp	x23, #0x1b
  4041b4:	add	x24, x24, #0x28
  4041b8:	b.eq	4041e0 <ferror@plt+0xfc0>  // b.none
  4041bc:	ldr	x22, [x24]
  4041c0:	mov	x0, x19
  4041c4:	mov	x2, x21
  4041c8:	mov	x1, x22
  4041cc:	bl	402fe0 <strncasecmp@plt>
  4041d0:	cbz	w0, 404198 <ferror@plt+0xf78>
  4041d4:	mov	w8, #0x1                   	// #1
  4041d8:	tbnz	w8, #0, 4041ac <ferror@plt+0xf8c>
  4041dc:	b	404200 <ferror@plt+0xfe0>
  4041e0:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  4041e4:	add	x1, x1, #0xeec
  4041e8:	mov	w2, #0x5                   	// #5
  4041ec:	mov	x0, xzr
  4041f0:	bl	4030f0 <dcgettext@plt>
  4041f4:	mov	x1, x19
  4041f8:	bl	403090 <warnx@plt>
  4041fc:	mov	w20, #0xffffffff            	// #-1
  404200:	mov	w0, w20
  404204:	ldp	x20, x19, [sp, #48]
  404208:	ldp	x22, x21, [sp, #32]
  40420c:	ldp	x24, x23, [sp, #16]
  404210:	ldp	x29, x30, [sp], #64
  404214:	ret
  404218:	adrp	x9, 41c000 <ferror@plt+0x18de0>
  40421c:	ldr	x8, [x9, #1360]
  404220:	cbz	x8, 404250 <ferror@plt+0x1030>
  404224:	ldr	x9, [x9, #1360]
  404228:	adrp	x10, 41c000 <ferror@plt+0x18de0>
  40422c:	mov	x8, xzr
  404230:	add	x10, x10, #0x478
  404234:	ldr	w11, [x10, x8, lsl #2]
  404238:	sub	w11, w11, #0xe
  40423c:	cmp	w11, #0x2
  404240:	b.ls	404258 <ferror@plt+0x1038>  // b.plast
  404244:	add	x8, x8, #0x1
  404248:	cmp	x8, x9
  40424c:	b.cc	404234 <ferror@plt+0x1014>  // b.lo, b.ul, b.last
  404250:	mov	w0, wzr
  404254:	ret
  404258:	mov	w0, #0x1                   	// #1
  40425c:	ret
  404260:	stp	x29, x30, [sp, #-32]!
  404264:	str	x19, [sp, #16]
  404268:	mov	x19, x1
  40426c:	mov	x2, x0
  404270:	add	x1, x0, #0x8
  404274:	mov	x0, x19
  404278:	mov	x29, sp
  40427c:	bl	40490c <ferror@plt+0x16ec>
  404280:	tbz	w0, #31, 404294 <ferror@plt+0x1074>
  404284:	bl	403160 <__errno_location@plt>
  404288:	ldr	w8, [x0]
  40428c:	cmp	w8, #0xd
  404290:	b.ne	4042a0 <ferror@plt+0x1080>  // b.any
  404294:	ldr	x19, [sp, #16]
  404298:	ldp	x29, x30, [sp], #32
  40429c:	ret
  4042a0:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4042a4:	add	x1, x1, #0x12b
  4042a8:	mov	w0, #0x1                   	// #1
  4042ac:	mov	x2, x19
  4042b0:	bl	4031f0 <err@plt>
  4042b4:	adrp	x9, 41c000 <ferror@plt+0x18de0>
  4042b8:	ldr	x8, [x9, #1360]
  4042bc:	cbz	x8, 4042ec <ferror@plt+0x10cc>
  4042c0:	ldr	x9, [x9, #1360]
  4042c4:	adrp	x10, 41c000 <ferror@plt+0x18de0>
  4042c8:	mov	x8, xzr
  4042cc:	add	x10, x10, #0x478
  4042d0:	ldr	w11, [x10, x8, lsl #2]
  4042d4:	sub	w11, w11, #0x11
  4042d8:	cmp	w11, #0x1
  4042dc:	b.ls	4042f4 <ferror@plt+0x10d4>  // b.plast
  4042e0:	add	x8, x8, #0x1
  4042e4:	cmp	x8, x9
  4042e8:	b.cc	4042d0 <ferror@plt+0x10b0>  // b.lo, b.ul, b.last
  4042ec:	mov	w0, wzr
  4042f0:	ret
  4042f4:	mov	w0, #0x1                   	// #1
  4042f8:	ret
  4042fc:	stp	x29, x30, [sp, #-32]!
  404300:	str	x19, [sp, #16]
  404304:	mov	x19, x1
  404308:	add	x1, x0, #0x18
  40430c:	add	x2, x0, #0x10
  404310:	mov	x0, x19
  404314:	mov	x29, sp
  404318:	bl	40490c <ferror@plt+0x16ec>
  40431c:	tbz	w0, #31, 404330 <ferror@plt+0x1110>
  404320:	bl	403160 <__errno_location@plt>
  404324:	ldr	w8, [x0]
  404328:	cmp	w8, #0xd
  40432c:	b.ne	40433c <ferror@plt+0x111c>  // b.any
  404330:	ldr	x19, [sp, #16]
  404334:	ldp	x29, x30, [sp], #32
  404338:	ret
  40433c:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  404340:	add	x1, x1, #0x12b
  404344:	mov	w0, #0x1                   	// #1
  404348:	mov	x2, x19
  40434c:	bl	4031f0 <err@plt>
  404350:	sub	sp, sp, #0x50
  404354:	mov	w8, #0x20                  	// #32
  404358:	stp	x29, x30, [sp, #16]
  40435c:	stp	x24, x23, [sp, #32]
  404360:	stp	x22, x21, [sp, #48]
  404364:	stp	x20, x19, [sp, #64]
  404368:	mov	x19, x0
  40436c:	str	x8, [x0, #72]
  404370:	mov	w0, #0x100                 	// #256
  404374:	add	x29, sp, #0x10
  404378:	mov	x20, x2
  40437c:	mov	x22, x1
  404380:	bl	403b18 <ferror@plt+0x8f8>
  404384:	mov	x23, xzr
  404388:	str	x0, [x19, #64]
  40438c:	cbz	x22, 404424 <ferror@plt+0x1204>
  404390:	adrp	x21, 40b000 <ferror@plt+0x7de0>
  404394:	add	x21, x21, #0xbd
  404398:	mov	x0, x22
  40439c:	mov	x1, x21
  4043a0:	bl	402a20 <strtok@plt>
  4043a4:	cbz	x0, 404418 <ferror@plt+0x11f8>
  4043a8:	sub	x1, x29, #0x4
  4043ac:	mov	x22, x0
  4043b0:	bl	404a4c <ferror@plt+0x182c>
  4043b4:	cbnz	w0, 4043cc <ferror@plt+0x11ac>
  4043b8:	ldur	w0, [x29, #-4]
  4043bc:	bl	402f00 <getpwuid@plt>
  4043c0:	mov	x22, xzr
  4043c4:	cbz	x0, 404398 <ferror@plt+0x1178>
  4043c8:	ldr	x22, [x0]
  4043cc:	mov	x0, x22
  4043d0:	bl	404a9c <ferror@plt+0x187c>
  4043d4:	ldr	x8, [x19, #64]
  4043d8:	add	x24, x23, #0x1
  4043dc:	mov	x22, xzr
  4043e0:	str	x0, [x8, x23, lsl #3]
  4043e4:	ldr	x8, [x19, #72]
  4043e8:	mov	x23, x24
  4043ec:	cmp	x24, x8
  4043f0:	b.ne	404398 <ferror@plt+0x1178>  // b.any
  4043f4:	ldr	x0, [x19, #64]
  4043f8:	add	x8, x8, #0x20
  4043fc:	lsl	x1, x8, #3
  404400:	str	x8, [x19, #72]
  404404:	bl	404a10 <ferror@plt+0x17f0>
  404408:	mov	x22, xzr
  40440c:	str	x0, [x19, #64]
  404410:	mov	x23, x24
  404414:	b	404398 <ferror@plt+0x1178>
  404418:	ldrb	w8, [x19, #96]
  40441c:	orr	w8, w8, #0x4
  404420:	strb	w8, [x19, #96]
  404424:	cbz	x20, 4044e4 <ferror@plt+0x12c4>
  404428:	adrp	x21, 40b000 <ferror@plt+0x7de0>
  40442c:	add	x21, x21, #0xbd
  404430:	mov	x0, x20
  404434:	mov	x1, x21
  404438:	bl	402a20 <strtok@plt>
  40443c:	cbz	x0, 4044d8 <ferror@plt+0x12b8>
  404440:	add	x1, sp, #0x8
  404444:	mov	x20, x0
  404448:	bl	404a4c <ferror@plt+0x182c>
  40444c:	cbz	w0, 40445c <ferror@plt+0x123c>
  404450:	mov	x0, x20
  404454:	bl	402b70 <getgrnam@plt>
  404458:	b	404464 <ferror@plt+0x1244>
  40445c:	ldr	w0, [sp, #8]
  404460:	bl	403180 <getgrgid@plt>
  404464:	mov	x22, x0
  404468:	mov	x20, xzr
  40446c:	cbz	x0, 404430 <ferror@plt+0x1210>
  404470:	ldr	x8, [x22, #24]
  404474:	mov	x20, xzr
  404478:	ldr	x0, [x8]
  40447c:	cbz	x0, 404430 <ferror@plt+0x1210>
  404480:	mov	w20, #0x1                   	// #1
  404484:	b	404498 <ferror@plt+0x1278>
  404488:	ldr	x8, [x22, #24]
  40448c:	ldr	x0, [x8, x20, lsl #3]
  404490:	add	x20, x20, #0x1
  404494:	cbz	x0, 4044d0 <ferror@plt+0x12b0>
  404498:	bl	404a9c <ferror@plt+0x187c>
  40449c:	ldr	x8, [x19, #64]
  4044a0:	str	x0, [x8, x23, lsl #3]
  4044a4:	ldr	x8, [x19, #72]
  4044a8:	add	x23, x23, #0x1
  4044ac:	cmp	x23, x8
  4044b0:	b.ne	404488 <ferror@plt+0x1268>  // b.any
  4044b4:	ldr	x0, [x19, #64]
  4044b8:	add	x8, x8, #0x20
  4044bc:	lsl	x1, x8, #3
  4044c0:	str	x8, [x19, #72]
  4044c4:	bl	404a10 <ferror@plt+0x17f0>
  4044c8:	str	x0, [x19, #64]
  4044cc:	b	404488 <ferror@plt+0x1268>
  4044d0:	mov	x20, xzr
  4044d4:	b	404430 <ferror@plt+0x1210>
  4044d8:	ldrb	w8, [x19, #96]
  4044dc:	orr	w8, w8, #0x4
  4044e0:	strb	w8, [x19, #96]
  4044e4:	str	x23, [x19, #72]
  4044e8:	ldp	x20, x19, [sp, #64]
  4044ec:	ldp	x22, x21, [sp, #48]
  4044f0:	ldp	x24, x23, [sp, #32]
  4044f4:	ldp	x29, x30, [sp, #16]
  4044f8:	add	sp, sp, #0x50
  4044fc:	ret
  404500:	stp	x29, x30, [sp, #-64]!
  404504:	mov	x29, sp
  404508:	stp	x22, x21, [sp, #32]
  40450c:	stp	x20, x19, [sp, #48]
  404510:	str	xzr, [x29, #24]
  404514:	ldrb	w8, [x0, #96]
  404518:	mov	x19, x0
  40451c:	str	x23, [sp, #16]
  404520:	tbnz	w8, #2, 404564 <ferror@plt+0x1344>
  404524:	mov	x0, x19
  404528:	bl	404b5c <ferror@plt+0x193c>
  40452c:	str	x0, [x29, #24]
  404530:	cbz	x0, 404608 <ferror@plt+0x13e8>
  404534:	adrp	x21, 404000 <ferror@plt+0xde0>
  404538:	add	x20, x19, #0x20
  40453c:	add	x21, x21, #0xb44
  404540:	mov	x1, x20
  404544:	mov	x2, x21
  404548:	bl	402da0 <tsearch@plt>
  40454c:	mov	x0, x19
  404550:	bl	404b5c <ferror@plt+0x193c>
  404554:	cbnz	x0, 404540 <ferror@plt+0x1320>
  404558:	mov	w8, wzr
  40455c:	str	x0, [x29, #24]
  404560:	b	404614 <ferror@plt+0x13f4>
  404564:	ldr	x8, [x19, #72]
  404568:	cbz	x8, 404614 <ferror@plt+0x13f4>
  40456c:	adrp	x21, 404000 <ferror@plt+0xde0>
  404570:	adrp	x22, 40a000 <ferror@plt+0x6de0>
  404574:	mov	x23, xzr
  404578:	add	x20, x19, #0x20
  40457c:	add	x21, x21, #0xb44
  404580:	add	x22, x22, #0xf4a
  404584:	ldr	x8, [x19, #64]
  404588:	add	x1, x29, #0x18
  40458c:	mov	x0, x19
  404590:	ldr	x2, [x8, x23, lsl #3]
  404594:	bl	404ae8 <ferror@plt+0x18c8>
  404598:	ldrb	w9, [x19, #96]
  40459c:	ldr	x8, [x29, #24]
  4045a0:	tbz	w9, #1, 4045cc <ferror@plt+0x13ac>
  4045a4:	cbnz	x8, 4045cc <ferror@plt+0x13ac>
  4045a8:	mov	w2, #0x5                   	// #5
  4045ac:	mov	x0, xzr
  4045b0:	mov	x1, x22
  4045b4:	bl	4030f0 <dcgettext@plt>
  4045b8:	ldr	x8, [x19, #64]
  4045bc:	ldr	x1, [x8, x23, lsl #3]
  4045c0:	bl	403090 <warnx@plt>
  4045c4:	mov	w9, #0x1                   	// #1
  4045c8:	b	4045ec <ferror@plt+0x13cc>
  4045cc:	mov	w9, #0x4                   	// #4
  4045d0:	cbnz	w0, 4045ec <ferror@plt+0x13cc>
  4045d4:	cbz	x8, 4045ec <ferror@plt+0x13cc>
  4045d8:	mov	x0, x8
  4045dc:	mov	x1, x20
  4045e0:	mov	x2, x21
  4045e4:	bl	402da0 <tsearch@plt>
  4045e8:	mov	w9, wzr
  4045ec:	orr	w8, w9, #0x4
  4045f0:	cmp	w8, #0x4
  4045f4:	b.ne	404610 <ferror@plt+0x13f0>  // b.any
  4045f8:	ldr	x8, [x19, #72]
  4045fc:	add	x23, x23, #0x1
  404600:	cmp	x23, x8
  404604:	b.cc	404584 <ferror@plt+0x1364>  // b.lo, b.ul, b.last
  404608:	mov	w8, wzr
  40460c:	b	404614 <ferror@plt+0x13f4>
  404610:	mov	w8, #0xffffffff            	// #-1
  404614:	ldp	x20, x19, [sp, #48]
  404618:	ldp	x22, x21, [sp, #32]
  40461c:	ldr	x23, [sp, #16]
  404620:	mov	w0, w8
  404624:	ldp	x29, x30, [sp], #64
  404628:	ret
  40462c:	stp	x29, x30, [sp, #-48]!
  404630:	str	x21, [sp, #16]
  404634:	stp	x20, x19, [sp, #32]
  404638:	mov	x29, sp
  40463c:	mov	x19, x0
  404640:	bl	405738 <ferror@plt+0x2518>
  404644:	adrp	x20, 41c000 <ferror@plt+0x18de0>
  404648:	str	x0, [x20, #1376]
  40464c:	cbz	x0, 4046c4 <ferror@plt+0x14a4>
  404650:	ldr	x0, [x19, #32]
  404654:	adrp	x1, 405000 <ferror@plt+0x1de0>
  404658:	add	x1, x1, #0x8ac
  40465c:	bl	402ab0 <twalk@plt>
  404660:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  404664:	ldr	w8, [x8, #1368]
  404668:	ldr	x0, [x20, #1376]
  40466c:	cmp	w8, #0x6
  404670:	b.ne	4046c0 <ferror@plt+0x14a0>  // b.any
  404674:	bl	405acc <ferror@plt+0x28ac>
  404678:	adrp	x21, 41c000 <ferror@plt+0x18de0>
  40467c:	ldr	x20, [x21, #1120]
  404680:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  404684:	add	x1, x1, #0x28
  404688:	mov	w2, #0x5                   	// #5
  40468c:	mov	x0, xzr
  404690:	bl	4030f0 <dcgettext@plt>
  404694:	mov	x1, x0
  404698:	mov	x0, x20
  40469c:	bl	4031c0 <fprintf@plt>
  4046a0:	ldr	x0, [x19, #88]
  4046a4:	ldr	w1, [x19, #40]
  4046a8:	ldr	w2, [x19, #80]
  4046ac:	bl	405be8 <ferror@plt+0x29c8>
  4046b0:	ldr	x1, [x21, #1120]
  4046b4:	mov	w0, #0xa                   	// #10
  4046b8:	bl	402be0 <fputc@plt>
  4046bc:	b	4046c4 <ferror@plt+0x14a4>
  4046c0:	bl	403080 <scols_print_table@plt>
  4046c4:	ldp	x20, x19, [sp, #32]
  4046c8:	ldr	x21, [sp, #16]
  4046cc:	ldp	x29, x30, [sp], #48
  4046d0:	ret
  4046d4:	stp	x29, x30, [sp, #-32]!
  4046d8:	str	x19, [sp, #16]
  4046dc:	mov	x19, x0
  4046e0:	ldr	x0, [x0]
  4046e4:	mov	x29, sp
  4046e8:	bl	402f90 <free@plt>
  4046ec:	ldr	x0, [x19, #16]
  4046f0:	bl	402f90 <free@plt>
  4046f4:	ldr	x0, [x19, #32]
  4046f8:	bl	402f90 <free@plt>
  4046fc:	ldr	x0, [x19, #56]
  404700:	bl	402f90 <free@plt>
  404704:	ldr	x0, [x19, #72]
  404708:	bl	402f90 <free@plt>
  40470c:	ldr	x0, [x19, #80]
  404710:	bl	402f90 <free@plt>
  404714:	ldr	x0, [x19, #96]
  404718:	bl	402f90 <free@plt>
  40471c:	ldr	x0, [x19, #104]
  404720:	bl	402f90 <free@plt>
  404724:	ldr	x0, [x19, #120]
  404728:	bl	402f90 <free@plt>
  40472c:	ldr	x0, [x19, #128]
  404730:	bl	402f90 <free@plt>
  404734:	ldr	x0, [x19, #136]
  404738:	bl	402f90 <free@plt>
  40473c:	ldr	x0, [x19, #144]
  404740:	bl	402f90 <free@plt>
  404744:	ldr	x0, [x19, #152]
  404748:	bl	402f90 <free@plt>
  40474c:	ldr	x0, [x19, #160]
  404750:	bl	402f90 <free@plt>
  404754:	ldr	x0, [x19, #168]
  404758:	bl	402f90 <free@plt>
  40475c:	ldr	x0, [x19, #176]
  404760:	bl	402f90 <free@plt>
  404764:	mov	x0, x19
  404768:	bl	402f90 <free@plt>
  40476c:	ldr	x19, [sp, #16]
  404770:	ldp	x29, x30, [sp], #32
  404774:	ret
  404778:	stp	x29, x30, [sp, #-32]!
  40477c:	stp	x20, x19, [sp, #16]
  404780:	mov	x19, x0
  404784:	ldr	x0, [x0]
  404788:	mov	x29, sp
  40478c:	bl	402f90 <free@plt>
  404790:	ldr	x0, [x19, #16]
  404794:	bl	402f90 <free@plt>
  404798:	ldp	x0, x8, [x19, #64]
  40479c:	cbz	x8, 4047c0 <ferror@plt+0x15a0>
  4047a0:	mov	x8, xzr
  4047a4:	ldr	x0, [x0, x8, lsl #3]
  4047a8:	add	x20, x8, #0x1
  4047ac:	bl	402f90 <free@plt>
  4047b0:	ldp	x0, x8, [x19, #64]
  4047b4:	cmp	x20, x8
  4047b8:	mov	x8, x20
  4047bc:	b.cc	4047a4 <ferror@plt+0x1584>  // b.lo, b.ul, b.last
  4047c0:	bl	402f90 <free@plt>
  4047c4:	mov	x0, x19
  4047c8:	bl	402f90 <free@plt>
  4047cc:	ldp	x20, x19, [sp, #16]
  4047d0:	ldp	x29, x30, [sp], #32
  4047d4:	ret
  4047d8:	stp	x29, x30, [sp, #-32]!
  4047dc:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  4047e0:	ldr	x0, [x8, #1120]
  4047e4:	str	x19, [sp, #16]
  4047e8:	mov	x29, sp
  4047ec:	bl	404854 <ferror@plt+0x1634>
  4047f0:	cbz	w0, 404804 <ferror@plt+0x15e4>
  4047f4:	bl	403160 <__errno_location@plt>
  4047f8:	ldr	w8, [x0]
  4047fc:	cmp	w8, #0x20
  404800:	b.ne	404820 <ferror@plt+0x1600>  // b.any
  404804:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  404808:	ldr	x0, [x8, #1096]
  40480c:	bl	404854 <ferror@plt+0x1634>
  404810:	cbnz	w0, 404840 <ferror@plt+0x1620>
  404814:	ldr	x19, [sp, #16]
  404818:	ldp	x29, x30, [sp], #32
  40481c:	ret
  404820:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  404824:	add	x1, x1, #0x2c8
  404828:	mov	w2, #0x5                   	// #5
  40482c:	mov	x0, xzr
  404830:	mov	w19, w8
  404834:	bl	4030f0 <dcgettext@plt>
  404838:	cbnz	w19, 404848 <ferror@plt+0x1628>
  40483c:	bl	403090 <warnx@plt>
  404840:	mov	w0, #0x1                   	// #1
  404844:	bl	4029f0 <_exit@plt>
  404848:	bl	402f10 <warn@plt>
  40484c:	mov	w0, #0x1                   	// #1
  404850:	bl	4029f0 <_exit@plt>
  404854:	stp	x29, x30, [sp, #-32]!
  404858:	stp	x20, x19, [sp, #16]
  40485c:	mov	x29, sp
  404860:	mov	x20, x0
  404864:	bl	403160 <__errno_location@plt>
  404868:	mov	x19, x0
  40486c:	str	wzr, [x0]
  404870:	mov	x0, x20
  404874:	bl	403220 <ferror@plt>
  404878:	cbnz	w0, 404888 <ferror@plt+0x1668>
  40487c:	mov	x0, x20
  404880:	bl	403050 <fflush@plt>
  404884:	cbz	w0, 4048a0 <ferror@plt+0x1680>
  404888:	ldr	w8, [x19]
  40488c:	cmp	w8, #0x9
  404890:	csetm	w0, ne  // ne = any
  404894:	ldp	x20, x19, [sp, #16]
  404898:	ldp	x29, x30, [sp], #32
  40489c:	ret
  4048a0:	mov	x0, x20
  4048a4:	bl	402c70 <fileno@plt>
  4048a8:	tbnz	w0, #31, 404888 <ferror@plt+0x1668>
  4048ac:	bl	402a90 <dup@plt>
  4048b0:	tbnz	w0, #31, 404888 <ferror@plt+0x1668>
  4048b4:	bl	402e60 <close@plt>
  4048b8:	cbnz	w0, 404888 <ferror@plt+0x1668>
  4048bc:	b	404894 <ferror@plt+0x1674>
  4048c0:	cmp	w0, #0x61
  4048c4:	b.ne	4048d4 <ferror@plt+0x16b4>  // b.any
  4048c8:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  4048cc:	add	x0, x0, #0x138
  4048d0:	ret
  4048d4:	adrp	x9, 409000 <ferror@plt+0x5de0>
  4048d8:	mov	w8, w0
  4048dc:	add	x9, x9, #0x7b0
  4048e0:	ldr	x0, [x9]
  4048e4:	cbz	x0, 4048f8 <ferror@plt+0x16d8>
  4048e8:	ldr	w10, [x9, #24]
  4048ec:	add	x9, x9, #0x20
  4048f0:	cmp	w10, w8
  4048f4:	b.ne	4048e0 <ferror@plt+0x16c0>  // b.any
  4048f8:	ret
  4048fc:	sub	w8, w0, #0x21
  404900:	cmp	w8, #0x5e
  404904:	cset	w0, cc  // cc = lo, ul, last
  404908:	ret
  40490c:	stp	x29, x30, [sp, #-96]!
  404910:	str	x27, [sp, #16]
  404914:	stp	x26, x25, [sp, #32]
  404918:	stp	x24, x23, [sp, #48]
  40491c:	stp	x22, x21, [sp, #64]
  404920:	stp	x20, x19, [sp, #80]
  404924:	mov	x29, sp
  404928:	mov	x19, x2
  40492c:	mov	x20, x1
  404930:	bl	402f60 <utmpxname@plt>
  404934:	tbnz	w0, #31, 4049b0 <ferror@plt+0x1790>
  404938:	bl	402b30 <setutxent@plt>
  40493c:	bl	403160 <__errno_location@plt>
  404940:	mov	x21, x0
  404944:	str	wzr, [x0]
  404948:	bl	403190 <getutxent@plt>
  40494c:	cbz	x0, 4049c0 <ferror@plt+0x17a0>
  404950:	mov	x23, x0
  404954:	mov	x25, xzr
  404958:	mov	x22, xzr
  40495c:	mov	x26, xzr
  404960:	mov	x24, xzr
  404964:	mov	w27, #0x190                 	// #400
  404968:	b	404990 <ferror@plt+0x1770>
  40496c:	add	x0, x22, x25
  404970:	mov	w2, #0x190                 	// #400
  404974:	mov	x1, x23
  404978:	add	x24, x24, #0x1
  40497c:	bl	4029d0 <memcpy@plt>
  404980:	bl	403190 <getutxent@plt>
  404984:	mov	x23, x0
  404988:	add	x25, x25, #0x190
  40498c:	cbz	x0, 4049c8 <ferror@plt+0x17a8>
  404990:	cmp	x24, x26
  404994:	b.ne	40496c <ferror@plt+0x174c>  // b.any
  404998:	add	x26, x26, #0x20
  40499c:	mul	x1, x26, x27
  4049a0:	mov	x0, x22
  4049a4:	bl	404a10 <ferror@plt+0x17f0>
  4049a8:	mov	x22, x0
  4049ac:	b	40496c <ferror@plt+0x174c>
  4049b0:	bl	403160 <__errno_location@plt>
  4049b4:	ldr	w8, [x0]
  4049b8:	neg	w0, w8
  4049bc:	b	4049f4 <ferror@plt+0x17d4>
  4049c0:	mov	x24, xzr
  4049c4:	mov	x22, xzr
  4049c8:	ldr	w8, [x21]
  4049cc:	cbz	w8, 4049e4 <ferror@plt+0x17c4>
  4049d0:	mov	x0, x22
  4049d4:	bl	402f90 <free@plt>
  4049d8:	ldr	w8, [x21]
  4049dc:	neg	w0, w8
  4049e0:	b	4049f4 <ferror@plt+0x17d4>
  4049e4:	bl	402fb0 <endutxent@plt>
  4049e8:	mov	w0, wzr
  4049ec:	str	x24, [x20]
  4049f0:	str	x22, [x19]
  4049f4:	ldp	x20, x19, [sp, #80]
  4049f8:	ldp	x22, x21, [sp, #64]
  4049fc:	ldp	x24, x23, [sp, #48]
  404a00:	ldp	x26, x25, [sp, #32]
  404a04:	ldr	x27, [sp, #16]
  404a08:	ldp	x29, x30, [sp], #96
  404a0c:	ret
  404a10:	stp	x29, x30, [sp, #-32]!
  404a14:	str	x19, [sp, #16]
  404a18:	mov	x29, sp
  404a1c:	mov	x19, x1
  404a20:	bl	402e00 <realloc@plt>
  404a24:	cbz	x19, 404a2c <ferror@plt+0x180c>
  404a28:	cbz	x0, 404a38 <ferror@plt+0x1818>
  404a2c:	ldr	x19, [sp, #16]
  404a30:	ldp	x29, x30, [sp], #32
  404a34:	ret
  404a38:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  404a3c:	add	x1, x1, #0x2ae
  404a40:	mov	w0, #0x1                   	// #1
  404a44:	mov	x2, x19
  404a48:	bl	4031f0 <err@plt>
  404a4c:	stp	x29, x30, [sp, #-32]!
  404a50:	str	x19, [sp, #16]
  404a54:	mov	x29, sp
  404a58:	cbz	x0, 404a8c <ferror@plt+0x186c>
  404a5c:	ldrb	w8, [x0]
  404a60:	cbz	w8, 404a8c <ferror@plt+0x186c>
  404a64:	mov	x19, x1
  404a68:	add	x1, x29, #0x18
  404a6c:	mov	w2, wzr
  404a70:	bl	402a30 <strtoul@plt>
  404a74:	str	w0, [x19]
  404a78:	ldr	x8, [x29, #24]
  404a7c:	ldrb	w8, [x8]
  404a80:	cmp	w8, #0x0
  404a84:	cset	w0, ne  // ne = any
  404a88:	b	404a90 <ferror@plt+0x1870>
  404a8c:	mov	w0, #0xffffffff            	// #-1
  404a90:	ldr	x19, [sp, #16]
  404a94:	ldp	x29, x30, [sp], #32
  404a98:	ret
  404a9c:	stp	x29, x30, [sp, #-16]!
  404aa0:	mov	x29, sp
  404aa4:	cbz	x0, 404ab8 <ferror@plt+0x1898>
  404aa8:	bl	402e20 <strdup@plt>
  404aac:	cbz	x0, 404ad8 <ferror@plt+0x18b8>
  404ab0:	ldp	x29, x30, [sp], #16
  404ab4:	ret
  404ab8:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  404abc:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  404ac0:	adrp	x3, 40a000 <ferror@plt+0x6de0>
  404ac4:	add	x0, x0, #0xeff
  404ac8:	add	x1, x1, #0xf03
  404acc:	add	x3, x3, #0xf16
  404ad0:	mov	w2, #0x4a                  	// #74
  404ad4:	bl	403150 <__assert_fail@plt>
  404ad8:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  404adc:	add	x1, x1, #0xf32
  404ae0:	mov	w0, #0x1                   	// #1
  404ae4:	bl	4031f0 <err@plt>
  404ae8:	stp	x29, x30, [sp, #-32]!
  404aec:	str	x19, [sp, #16]
  404af0:	mov	x19, x1
  404af4:	mov	x1, x2
  404af8:	mov	x29, sp
  404afc:	bl	404ba4 <ferror@plt+0x1984>
  404b00:	str	x0, [x19]
  404b04:	cbz	x0, 404b10 <ferror@plt+0x18f0>
  404b08:	mov	w0, wzr
  404b0c:	b	404b38 <ferror@plt+0x1918>
  404b10:	bl	403160 <__errno_location@plt>
  404b14:	ldr	w8, [x0]
  404b18:	sub	w8, w8, #0x1
  404b1c:	cmp	w8, #0xa
  404b20:	b.hi	404b34 <ferror@plt+0x1914>  // b.pmore
  404b24:	adrp	x9, 40a000 <ferror@plt+0x6de0>
  404b28:	add	x9, x9, #0xf0
  404b2c:	ldr	w0, [x9, w8, sxtw #2]
  404b30:	b	404b38 <ferror@plt+0x1918>
  404b34:	mov	w0, #0xffffffff            	// #-1
  404b38:	ldr	x19, [sp, #16]
  404b3c:	ldp	x29, x30, [sp], #32
  404b40:	ret
  404b44:	ldr	w8, [x0, #8]
  404b48:	ldr	w9, [x1, #8]
  404b4c:	cmp	w8, w9
  404b50:	csetm	w8, cc  // cc = lo, ul, last
  404b54:	csinc	w0, w8, wzr, ls  // ls = plast
  404b58:	ret
  404b5c:	stp	x29, x30, [sp, #-32]!
  404b60:	stp	x20, x19, [sp, #16]
  404b64:	mov	x29, sp
  404b68:	mov	x19, x0
  404b6c:	bl	403160 <__errno_location@plt>
  404b70:	mov	x20, x0
  404b74:	str	wzr, [x0]
  404b78:	mov	x0, x19
  404b7c:	mov	x1, xzr
  404b80:	bl	404ba4 <ferror@plt+0x1984>
  404b84:	cbnz	x0, 404b98 <ferror@plt+0x1978>
  404b88:	ldr	w8, [x20]
  404b8c:	cmp	w8, #0xb
  404b90:	b.eq	404b78 <ferror@plt+0x1958>  // b.none
  404b94:	mov	x0, xzr
  404b98:	ldp	x20, x19, [sp, #16]
  404b9c:	ldp	x29, x30, [sp], #32
  404ba0:	ret
  404ba4:	sub	sp, sp, #0xb0
  404ba8:	stp	x29, x30, [sp, #80]
  404bac:	stp	x28, x27, [sp, #96]
  404bb0:	stp	x26, x25, [sp, #112]
  404bb4:	stp	x24, x23, [sp, #128]
  404bb8:	stp	x22, x21, [sp, #144]
  404bbc:	stp	x20, x19, [sp, #160]
  404bc0:	add	x29, sp, #0x50
  404bc4:	mov	x20, x1
  404bc8:	mov	x19, x0
  404bcc:	bl	403160 <__errno_location@plt>
  404bd0:	mov	x22, x0
  404bd4:	str	wzr, [x0]
  404bd8:	cbz	x20, 404bf0 <ferror@plt+0x19d0>
  404bdc:	mov	x0, x20
  404be0:	bl	402d60 <getpwnam@plt>
  404be4:	mov	x20, x0
  404be8:	cbnz	x0, 404bfc <ferror@plt+0x19dc>
  404bec:	b	404c68 <ferror@plt+0x1a48>
  404bf0:	bl	4030c0 <getpwent@plt>
  404bf4:	mov	x20, x0
  404bf8:	cbz	x0, 404c68 <ferror@plt+0x1a48>
  404bfc:	ldr	w21, [x20, #16]
  404c00:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  404c04:	str	w21, [x19, #40]
  404c08:	ldr	w23, [x8, #1372]
  404c0c:	tbnz	w23, #4, 404c70 <ferror@plt+0x1a50>
  404c10:	tbnz	w23, #3, 404ca4 <ferror@plt+0x1a84>
  404c14:	str	wzr, [x22]
  404c18:	ldr	w0, [x20, #20]
  404c1c:	bl	403180 <getgrgid@plt>
  404c20:	cbz	x0, 404c68 <ferror@plt+0x1a48>
  404c24:	mov	x22, x0
  404c28:	mov	w0, #0xc8                  	// #200
  404c2c:	bl	403b18 <ferror@plt+0x8f8>
  404c30:	ldr	x8, [x19]
  404c34:	mov	x21, x0
  404c38:	cbz	x8, 404ccc <ferror@plt+0x1aac>
  404c3c:	ldr	x1, [x20]
  404c40:	mov	x0, x19
  404c44:	bl	405134 <ferror@plt+0x1f14>
  404c48:	mov	x23, x0
  404c4c:	ldr	x8, [x19, #16]
  404c50:	cbz	x8, 404cd8 <ferror@plt+0x1ab8>
  404c54:	ldr	x1, [x20]
  404c58:	mov	x0, x19
  404c5c:	bl	405194 <ferror@plt+0x1f74>
  404c60:	stur	x0, [x29, #-8]
  404c64:	b	404cdc <ferror@plt+0x1abc>
  404c68:	mov	x21, xzr
  404c6c:	b	4050e0 <ferror@plt+0x1ec0>
  404c70:	ldr	x1, [x20]
  404c74:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  404c78:	add	x0, x0, #0xf5c
  404c7c:	bl	402ef0 <strcmp@plt>
  404c80:	cbz	w21, 404c10 <ferror@plt+0x19f0>
  404c84:	cbz	w0, 404c10 <ferror@plt+0x19f0>
  404c88:	ldr	w8, [x19, #44]
  404c8c:	cmp	w21, w8
  404c90:	b.cc	404cbc <ferror@plt+0x1a9c>  // b.lo, b.ul, b.last
  404c94:	ldr	w8, [x19, #48]
  404c98:	cmp	w21, w8
  404c9c:	b.ls	404c14 <ferror@plt+0x19f4>  // b.plast
  404ca0:	b	404cbc <ferror@plt+0x1a9c>
  404ca4:	ldr	w8, [x19, #52]
  404ca8:	cmp	w21, w8
  404cac:	b.cc	404cbc <ferror@plt+0x1a9c>  // b.lo, b.ul, b.last
  404cb0:	ldr	w8, [x19, #56]
  404cb4:	cmp	w21, w8
  404cb8:	b.ls	404c14 <ferror@plt+0x19f4>  // b.plast
  404cbc:	mov	w8, #0xb                   	// #11
  404cc0:	mov	x21, xzr
  404cc4:	str	w8, [x22]
  404cc8:	b	4050e0 <ferror@plt+0x1ec0>
  404ccc:	mov	x23, xzr
  404cd0:	ldr	x8, [x19, #16]
  404cd4:	cbnz	x8, 404c54 <ferror@plt+0x1a34>
  404cd8:	stur	xzr, [x29, #-8]
  404cdc:	bl	402e10 <lckpwdf@plt>
  404ce0:	ldr	x0, [x20]
  404ce4:	bl	402db0 <getspnam@plt>
  404ce8:	mov	x25, x0
  404cec:	bl	402ac0 <ulckpwdf@plt>
  404cf0:	adrp	x26, 41c000 <ferror@plt+0x18de0>
  404cf4:	ldr	w8, [x20, #16]
  404cf8:	ldr	x9, [x26, #1360]
  404cfc:	str	w8, [x21, #8]
  404d00:	cbz	x9, 4050e0 <ferror@plt+0x1ec0>
  404d04:	add	x8, x21, #0xc0
  404d08:	stur	x8, [x29, #-32]
  404d0c:	add	x8, x21, #0x68
  404d10:	str	x8, [sp, #16]
  404d14:	add	x8, x21, #0x60
  404d18:	str	x8, [sp, #8]
  404d1c:	add	x8, x21, #0x50
  404d20:	str	x8, [sp]
  404d24:	ldur	x8, [x29, #-8]
  404d28:	adrp	x28, 41c000 <ferror@plt+0x18de0>
  404d2c:	adrp	x24, 409000 <ferror@plt+0x5de0>
  404d30:	mov	x27, xzr
  404d34:	add	x8, x8, #0x8
  404d38:	str	x8, [sp, #40]
  404d3c:	add	x8, x23, #0x4c
  404d40:	str	x8, [sp, #32]
  404d44:	add	x8, x23, #0x8
  404d48:	str	x8, [sp, #24]
  404d4c:	add	x8, x21, #0x38
  404d50:	stur	x8, [x29, #-16]
  404d54:	add	x8, x21, #0x40
  404d58:	add	x28, x28, #0x478
  404d5c:	add	x24, x24, #0x746
  404d60:	stur	x8, [x29, #-24]
  404d64:	b	404d88 <ferror@plt+0x1b68>
  404d68:	ldp	x1, x0, [x29, #-24]
  404d6c:	mov	x2, x20
  404d70:	bl	4051f4 <ferror@plt+0x1fd4>
  404d74:	cbnz	w0, 405114 <ferror@plt+0x1ef4>
  404d78:	ldr	x8, [x26, #1360]
  404d7c:	add	x27, x27, #0x1
  404d80:	cmp	x27, x8
  404d84:	b.cs	4050e0 <ferror@plt+0x1ec0>  // b.hs, b.nlast
  404d88:	ldr	w8, [x28, x27, lsl #2]
  404d8c:	cmp	w8, #0x1a
  404d90:	b.hi	405104 <ferror@plt+0x1ee4>  // b.pmore
  404d94:	adr	x9, 404d68 <ferror@plt+0x1b48>
  404d98:	ldrb	w10, [x24, x8]
  404d9c:	add	x9, x9, x10, lsl #2
  404da0:	br	x9
  404da4:	ldr	x0, [x20]
  404da8:	bl	404a9c <ferror@plt+0x187c>
  404dac:	str	x0, [x21]
  404db0:	b	404d78 <ferror@plt+0x1b58>
  404db4:	ldr	x0, [x22]
  404db8:	bl	404a9c <ferror@plt+0x187c>
  404dbc:	str	x0, [x21, #16]
  404dc0:	b	404d78 <ferror@plt+0x1b58>
  404dc4:	ldr	x0, [x20, #32]
  404dc8:	bl	404a9c <ferror@plt+0x187c>
  404dcc:	str	x0, [x21, #160]
  404dd0:	b	404d78 <ferror@plt+0x1b58>
  404dd4:	cbz	x23, 404d78 <ferror@plt+0x1b58>
  404dd8:	ldr	x1, [x23, #344]
  404ddc:	ldr	w0, [x19, #80]
  404de0:	bl	4052cc <ferror@plt+0x20ac>
  404de4:	str	x0, [x21, #120]
  404de8:	b	404d78 <ferror@plt+0x1b58>
  404dec:	cbz	x25, 404d78 <ferror@plt+0x1b58>
  404df0:	ldr	x2, [x25, #32]
  404df4:	cmp	x2, #0x1
  404df8:	b.lt	404d78 <ferror@plt+0x1b58>  // b.tstop
  404dfc:	ldr	x0, [sp, #16]
  404e00:	b	405048 <ferror@plt+0x1e28>
  404e04:	cbz	x25, 404d78 <ferror@plt+0x1b58>
  404e08:	ldr	x8, [x25, #56]
  404e0c:	tbnz	x8, #63, 404d78 <ferror@plt+0x1b58>
  404e10:	ldr	w9, [x19, #80]
  404e14:	mov	w10, #0x4                   	// #4
  404e18:	cmp	w9, #0x3
  404e1c:	csel	w0, w10, w9, eq  // eq = none
  404e20:	mov	w9, #0x5180                	// #20864
  404e24:	movk	w9, #0x1, lsl #16
  404e28:	mul	x1, x8, x9
  404e2c:	bl	4052cc <ferror@plt+0x20ac>
  404e30:	str	x0, [x21, #88]
  404e34:	b	404d78 <ferror@plt+0x1b58>
  404e38:	ldr	w8, [x20, #20]
  404e3c:	str	w8, [x21, #24]
  404e40:	b	404d78 <ferror@plt+0x1b58>
  404e44:	cbz	x25, 405078 <ferror@plt+0x1e58>
  404e48:	ldr	x8, [x25, #8]
  404e4c:	ldrb	w9, [x8]
  404e50:	cmp	w9, #0x2a
  404e54:	b.eq	404e60 <ferror@plt+0x1c40>  // b.none
  404e58:	cmp	w9, #0x21
  404e5c:	b.ne	404d78 <ferror@plt+0x1b58>  // b.any
  404e60:	add	x0, x8, #0x1
  404e64:	bl	405450 <ferror@plt+0x2230>
  404e68:	cbnz	w0, 404d78 <ferror@plt+0x1b58>
  404e6c:	mov	w8, #0x1                   	// #1
  404e70:	str	w8, [x21, #52]
  404e74:	b	404d78 <ferror@plt+0x1b58>
  404e78:	ldr	w8, [x20, #16]
  404e7c:	str	w8, [x21, #8]
  404e80:	b	404d78 <ferror@plt+0x1b58>
  404e84:	ldr	x0, [x20, #24]
  404e88:	bl	404a9c <ferror@plt+0x187c>
  404e8c:	str	x0, [x21, #32]
  404e90:	b	404d78 <ferror@plt+0x1b58>
  404e94:	cbz	x25, 405084 <ferror@plt+0x1e64>
  404e98:	ldr	x8, [x25, #8]
  404e9c:	ldrb	w9, [x8]
  404ea0:	cmp	w9, #0x21
  404ea4:	b.ne	404d78 <ferror@plt+0x1b58>  // b.any
  404ea8:	add	x0, x8, #0x1
  404eac:	bl	405450 <ferror@plt+0x2230>
  404eb0:	cbz	w0, 404d78 <ferror@plt+0x1b58>
  404eb4:	mov	w8, #0x1                   	// #1
  404eb8:	str	w8, [x21, #48]
  404ebc:	b	404d78 <ferror@plt+0x1b58>
  404ec0:	cbz	x23, 404d78 <ferror@plt+0x1b58>
  404ec4:	mov	w0, #0x101                 	// #257
  404ec8:	bl	4053e0 <ferror@plt+0x21c0>
  404ecc:	ldr	x1, [sp, #32]
  404ed0:	mov	w2, #0x100                 	// #256
  404ed4:	mov	w3, #0x101                 	// #257
  404ed8:	str	x0, [x21, #136]
  404edc:	bl	40541c <ferror@plt+0x21fc>
  404ee0:	b	404d78 <ferror@plt+0x1b58>
  404ee4:	mov	x0, x20
  404ee8:	mov	w1, wzr
  404eec:	bl	406554 <ferror@plt+0x3334>
  404ef0:	cmn	w0, #0x1
  404ef4:	mov	w8, #0x2                   	// #2
  404ef8:	csel	w8, w8, w0, eq  // eq = none
  404efc:	str	w8, [x21, #184]
  404f00:	b	404d78 <ferror@plt+0x1b58>
  404f04:	cbz	x25, 404d78 <ferror@plt+0x1b58>
  404f08:	ldr	x2, [x25, #40]
  404f0c:	tbnz	x2, #63, 404d78 <ferror@plt+0x1b58>
  404f10:	ldr	x0, [sp]
  404f14:	b	405048 <ferror@plt+0x1e28>
  404f18:	ldur	x8, [x29, #-8]
  404f1c:	cbz	x8, 404d78 <ferror@plt+0x1b58>
  404f20:	ldur	x8, [x29, #-8]
  404f24:	ldr	w0, [x19, #80]
  404f28:	ldr	x1, [x8, #344]
  404f2c:	bl	4052cc <ferror@plt+0x20ac>
  404f30:	str	x0, [x21, #144]
  404f34:	b	404d78 <ferror@plt+0x1b58>
  404f38:	ldr	x0, [x20, #40]
  404f3c:	bl	404a9c <ferror@plt+0x187c>
  404f40:	str	x0, [x21, #168]
  404f44:	b	404d78 <ferror@plt+0x1b58>
  404f48:	ldr	x0, [x20, #40]
  404f4c:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  404f50:	add	x1, x1, #0xf8e
  404f54:	bl	4030e0 <strstr@plt>
  404f58:	cbz	x0, 405090 <ferror@plt+0x1e70>
  404f5c:	mov	w8, #0x1                   	// #1
  404f60:	str	w8, [x21, #44]
  404f64:	b	404d78 <ferror@plt+0x1b58>
  404f68:	cbz	x25, 4050cc <ferror@plt+0x1eac>
  404f6c:	ldr	x8, [x25, #8]
  404f70:	ldrb	w8, [x8]
  404f74:	cbnz	w8, 404d78 <ferror@plt+0x1b58>
  404f78:	mov	w8, #0x1                   	// #1
  404f7c:	str	w8, [x21, #40]
  404f80:	b	404d78 <ferror@plt+0x1b58>
  404f84:	cbz	x25, 4050d8 <ferror@plt+0x1eb8>
  404f88:	ldr	x0, [x25, #8]
  404f8c:	ldrb	w8, [x0]
  404f90:	cmp	w8, #0x2a
  404f94:	b.eq	404fa0 <ferror@plt+0x1d80>  // b.none
  404f98:	cmp	w8, #0x21
  404f9c:	b.ne	404fa4 <ferror@plt+0x1d84>  // b.any
  404fa0:	add	x0, x0, #0x1
  404fa4:	mov	x1, xzr
  404fa8:	mov	x2, xzr
  404fac:	bl	405568 <ferror@plt+0x2348>
  404fb0:	str	x0, [x21, #112]
  404fb4:	b	404d78 <ferror@plt+0x1b58>
  404fb8:	cbz	x25, 404d78 <ferror@plt+0x1b58>
  404fbc:	ldr	w8, [x19, #80]
  404fc0:	ldr	x9, [x25, #16]
  404fc4:	mov	w10, #0x4                   	// #4
  404fc8:	cmp	w8, #0x3
  404fcc:	csel	w0, w10, w8, eq  // eq = none
  404fd0:	mov	w8, #0x5180                	// #20864
  404fd4:	movk	w8, #0x1, lsl #16
  404fd8:	mul	x1, x9, x8
  404fdc:	bl	4052cc <ferror@plt+0x20ac>
  404fe0:	str	x0, [x21, #72]
  404fe4:	b	404d78 <ferror@plt+0x1b58>
  404fe8:	ldur	x8, [x29, #-8]
  404fec:	cbz	x8, 404d78 <ferror@plt+0x1b58>
  404ff0:	mov	w0, #0x21                  	// #33
  404ff4:	bl	4053e0 <ferror@plt+0x21c0>
  404ff8:	ldr	x1, [sp, #40]
  404ffc:	mov	w2, #0x20                  	// #32
  405000:	mov	w3, #0x21                  	// #33
  405004:	str	x0, [x21, #152]
  405008:	bl	40541c <ferror@plt+0x21fc>
  40500c:	b	404d78 <ferror@plt+0x1b58>
  405010:	cbz	x23, 404d78 <ferror@plt+0x1b58>
  405014:	mov	w0, #0x21                  	// #33
  405018:	bl	4053e0 <ferror@plt+0x21c0>
  40501c:	ldr	x1, [sp, #24]
  405020:	mov	w2, #0x20                  	// #32
  405024:	mov	w3, #0x21                  	// #33
  405028:	str	x0, [x21, #128]
  40502c:	bl	40541c <ferror@plt+0x21fc>
  405030:	b	404d78 <ferror@plt+0x1b58>
  405034:	cbz	x25, 404d78 <ferror@plt+0x1b58>
  405038:	ldr	x2, [x25, #24]
  40503c:	cmp	x2, #0x1
  405040:	b.lt	404d78 <ferror@plt+0x1b58>  // b.tstop
  405044:	ldr	x0, [sp, #8]
  405048:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  40504c:	add	x1, x1, #0xfa7
  405050:	bl	405660 <ferror@plt+0x2440>
  405054:	b	404d78 <ferror@plt+0x1b58>
  405058:	ldr	w0, [x20, #16]
  40505c:	bl	4056e0 <ferror@plt+0x24c0>
  405060:	mov	w2, w0
  405064:	ldur	x0, [x29, #-32]
  405068:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  40506c:	add	x1, x1, #0x311
  405070:	bl	405660 <ferror@plt+0x2440>
  405074:	b	404d78 <ferror@plt+0x1b58>
  405078:	mov	w8, #0x2                   	// #2
  40507c:	str	w8, [x21, #52]
  405080:	b	404d78 <ferror@plt+0x1b58>
  405084:	mov	w8, #0x2                   	// #2
  405088:	str	w8, [x21, #48]
  40508c:	b	404d78 <ferror@plt+0x1b58>
  405090:	ldr	w8, [x20, #16]
  405094:	cbz	w8, 404d78 <ferror@plt+0x1b58>
  405098:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  40509c:	add	x0, x0, #0xf89
  4050a0:	mov	w1, wzr
  4050a4:	bl	402eb0 <access@plt>
  4050a8:	cbz	w0, 404f5c <ferror@plt+0x1d3c>
  4050ac:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  4050b0:	add	x0, x0, #0xf96
  4050b4:	mov	w1, wzr
  4050b8:	bl	402eb0 <access@plt>
  4050bc:	cmp	w0, #0x0
  4050c0:	cset	w8, eq  // eq = none
  4050c4:	str	w8, [x21, #44]
  4050c8:	b	404d78 <ferror@plt+0x1b58>
  4050cc:	mov	w8, #0x2                   	// #2
  4050d0:	str	w8, [x21, #40]
  4050d4:	b	404d78 <ferror@plt+0x1b58>
  4050d8:	str	xzr, [x21, #112]
  4050dc:	b	404d78 <ferror@plt+0x1b58>
  4050e0:	mov	x0, x21
  4050e4:	ldp	x20, x19, [sp, #160]
  4050e8:	ldp	x22, x21, [sp, #144]
  4050ec:	ldp	x24, x23, [sp, #128]
  4050f0:	ldp	x26, x25, [sp, #112]
  4050f4:	ldp	x28, x27, [sp, #96]
  4050f8:	ldp	x29, x30, [sp, #80]
  4050fc:	add	sp, sp, #0xb0
  405100:	ret
  405104:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  405108:	add	x1, x1, #0xfab
  40510c:	mov	w0, #0x1                   	// #1
  405110:	bl	4031f0 <err@plt>
  405114:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  405118:	add	x1, x1, #0xf66
  40511c:	mov	w2, #0x5                   	// #5
  405120:	mov	x0, xzr
  405124:	bl	4030f0 <dcgettext@plt>
  405128:	mov	x1, x0
  40512c:	mov	w0, #0x1                   	// #1
  405130:	bl	4031f0 <err@plt>
  405134:	stp	x29, x30, [sp, #-48]!
  405138:	str	x21, [sp, #16]
  40513c:	stp	x20, x19, [sp, #32]
  405140:	mov	x29, sp
  405144:	cbz	x1, 40517c <ferror@plt+0x1f5c>
  405148:	ldp	x8, x21, [x0]
  40514c:	mov	w9, #0x190                 	// #400
  405150:	mov	x19, x1
  405154:	madd	x8, x21, x9, x8
  405158:	sub	x20, x8, #0x190
  40515c:	add	x1, x20, #0x2c
  405160:	mov	w2, #0x20                  	// #32
  405164:	mov	x0, x19
  405168:	bl	402ce0 <strncmp@plt>
  40516c:	cbz	w0, 405180 <ferror@plt+0x1f60>
  405170:	sub	x21, x21, #0x1
  405174:	sub	x20, x20, #0x190
  405178:	cbnz	x21, 40515c <ferror@plt+0x1f3c>
  40517c:	mov	x20, xzr
  405180:	mov	x0, x20
  405184:	ldp	x20, x19, [sp, #32]
  405188:	ldr	x21, [sp, #16]
  40518c:	ldp	x29, x30, [sp], #48
  405190:	ret
  405194:	stp	x29, x30, [sp, #-48]!
  405198:	str	x21, [sp, #16]
  40519c:	stp	x20, x19, [sp, #32]
  4051a0:	mov	x29, sp
  4051a4:	cbz	x1, 4051dc <ferror@plt+0x1fbc>
  4051a8:	ldp	x8, x21, [x0, #16]
  4051ac:	mov	w9, #0x190                 	// #400
  4051b0:	mov	x19, x1
  4051b4:	madd	x8, x21, x9, x8
  4051b8:	sub	x20, x8, #0x190
  4051bc:	add	x1, x20, #0x2c
  4051c0:	mov	w2, #0x20                  	// #32
  4051c4:	mov	x0, x19
  4051c8:	bl	402ce0 <strncmp@plt>
  4051cc:	cbz	w0, 4051e0 <ferror@plt+0x1fc0>
  4051d0:	sub	x21, x21, #0x1
  4051d4:	sub	x20, x20, #0x190
  4051d8:	cbnz	x21, 4051bc <ferror@plt+0x1f9c>
  4051dc:	mov	x20, xzr
  4051e0:	mov	x0, x20
  4051e4:	ldp	x20, x19, [sp, #32]
  4051e8:	ldr	x21, [sp, #16]
  4051ec:	ldp	x29, x30, [sp], #48
  4051f0:	ret
  4051f4:	stp	x29, x30, [sp, #-48]!
  4051f8:	mov	x29, sp
  4051fc:	stp	x20, x19, [sp, #32]
  405200:	str	wzr, [x29, #28]
  405204:	str	xzr, [x1]
  405208:	str	xzr, [x0]
  40520c:	mov	x19, x1
  405210:	mov	x20, x0
  405214:	ldr	x0, [x2]
  405218:	ldr	w1, [x2, #20]
  40521c:	str	x21, [sp, #16]
  405220:	mov	x21, x2
  405224:	add	x3, x29, #0x1c
  405228:	mov	x2, xzr
  40522c:	bl	402fd0 <getgrouplist@plt>
  405230:	ldrsw	x8, [x29, #28]
  405234:	cbz	w8, 405294 <ferror@plt+0x2074>
  405238:	lsl	x0, x8, #2
  40523c:	bl	403b18 <ferror@plt+0x8f8>
  405240:	str	x0, [x20]
  405244:	mov	x2, x0
  405248:	ldr	x0, [x21]
  40524c:	ldr	w1, [x21, #20]
  405250:	add	x3, x29, #0x1c
  405254:	bl	402fd0 <getgrouplist@plt>
  405258:	cmn	w0, #0x1
  40525c:	b.eq	4052bc <ferror@plt+0x209c>  // b.none
  405260:	ldrsw	x8, [x29, #28]
  405264:	str	x8, [x19]
  405268:	cbz	w8, 40529c <ferror@plt+0x207c>
  40526c:	ldr	x10, [x20]
  405270:	ldr	w11, [x21, #20]
  405274:	mov	x9, xzr
  405278:	ldr	w12, [x10, x9, lsl #2]
  40527c:	cmp	w12, w11
  405280:	b.eq	4052a0 <ferror@plt+0x2080>  // b.none
  405284:	add	x9, x9, #0x1
  405288:	cmp	x9, x8
  40528c:	b.cc	405278 <ferror@plt+0x2058>  // b.lo, b.ul, b.last
  405290:	b	4052a0 <ferror@plt+0x2080>
  405294:	mov	w0, #0xffffffff            	// #-1
  405298:	b	4052bc <ferror@plt+0x209c>
  40529c:	mov	x9, xzr
  4052a0:	mov	w0, wzr
  4052a4:	cbz	w8, 4052bc <ferror@plt+0x209c>
  4052a8:	ldr	x10, [x20]
  4052ac:	sub	x8, x8, #0x1
  4052b0:	str	x8, [x19]
  4052b4:	ldr	w8, [x10, x8, lsl #2]
  4052b8:	str	w8, [x10, x9, lsl #2]
  4052bc:	ldp	x20, x19, [sp, #32]
  4052c0:	ldr	x21, [sp, #16]
  4052c4:	ldp	x29, x30, [sp], #48
  4052c8:	ret
  4052cc:	sub	sp, sp, #0xa0
  4052d0:	sub	w8, w0, #0x1
  4052d4:	stp	x29, x30, [sp, #128]
  4052d8:	add	x29, sp, #0x80
  4052dc:	movi	v0.2d, #0x0
  4052e0:	cmp	w8, #0x3
  4052e4:	str	x19, [sp, #144]
  4052e8:	str	x1, [x29, #24]
  4052ec:	stp	q0, q0, [sp, #96]
  4052f0:	stp	q0, q0, [sp, #64]
  4052f4:	b.hi	4053c0 <ferror@plt+0x21a0>  // b.pmore
  4052f8:	adrp	x9, 409000 <ferror@plt+0x5de0>
  4052fc:	add	x9, x9, #0x761
  405300:	adr	x10, 405310 <ferror@plt+0x20f0>
  405304:	ldrb	w11, [x9, x8]
  405308:	add	x10, x10, x11, lsl #2
  40530c:	br	x10
  405310:	adrp	x1, 41c000 <ferror@plt+0x18de0>
  405314:	add	x1, x1, #0x568
  405318:	add	x0, x29, #0x18
  40531c:	add	x3, sp, #0x40
  405320:	mov	w2, #0x2                   	// #2
  405324:	mov	w4, #0x40                  	// #64
  405328:	bl	408dcc <ferror@plt+0x5bac>
  40532c:	cbz	w0, 40535c <ferror@plt+0x213c>
  405330:	b	4053b4 <ferror@plt+0x2194>
  405334:	add	x0, x29, #0x18
  405338:	add	x2, sp, #0x40
  40533c:	mov	w1, #0x27                  	// #39
  405340:	b	405350 <ferror@plt+0x2130>
  405344:	add	x0, x29, #0x18
  405348:	add	x2, sp, #0x40
  40534c:	mov	w1, #0x1                   	// #1
  405350:	mov	w3, #0x40                  	// #64
  405354:	bl	408d38 <ferror@plt+0x5b18>
  405358:	cbnz	w0, 4053b4 <ferror@plt+0x2194>
  40535c:	add	x0, sp, #0x40
  405360:	bl	404a9c <ferror@plt+0x187c>
  405364:	ldr	x19, [sp, #144]
  405368:	ldp	x29, x30, [sp, #128]
  40536c:	add	sp, sp, #0xa0
  405370:	ret
  405374:	add	x0, x29, #0x18
  405378:	add	x1, sp, #0x8
  40537c:	bl	402b50 <localtime_r@plt>
  405380:	add	x0, sp, #0x8
  405384:	add	x1, sp, #0x40
  405388:	add	x19, sp, #0x40
  40538c:	bl	4031a0 <asctime_r@plt>
  405390:	add	x0, sp, #0x40
  405394:	bl	402a40 <strlen@plt>
  405398:	add	x8, x19, x0
  40539c:	ldurb	w9, [x8, #-1]
  4053a0:	cmp	w9, #0xa
  4053a4:	b.ne	4053ac <ferror@plt+0x218c>  // b.any
  4053a8:	sturb	wzr, [x8, #-1]
  4053ac:	mov	w0, wzr
  4053b0:	cbz	w0, 40535c <ferror@plt+0x213c>
  4053b4:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  4053b8:	add	x1, x1, #0xfd6
  4053bc:	b	4053c8 <ferror@plt+0x21a8>
  4053c0:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  4053c4:	add	x1, x1, #0xfc0
  4053c8:	mov	w2, #0x5                   	// #5
  4053cc:	mov	x0, xzr
  4053d0:	bl	4030f0 <dcgettext@plt>
  4053d4:	mov	x1, x0
  4053d8:	mov	w0, #0x1                   	// #1
  4053dc:	bl	403110 <errx@plt>
  4053e0:	stp	x29, x30, [sp, #-32]!
  4053e4:	str	x19, [sp, #16]
  4053e8:	mov	x29, sp
  4053ec:	mov	x19, x0
  4053f0:	bl	402cc0 <malloc@plt>
  4053f4:	cbz	x19, 4053fc <ferror@plt+0x21dc>
  4053f8:	cbz	x0, 405408 <ferror@plt+0x21e8>
  4053fc:	ldr	x19, [sp, #16]
  405400:	ldp	x29, x30, [sp], #32
  405404:	ret
  405408:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  40540c:	add	x1, x1, #0x2ae
  405410:	mov	w0, #0x1                   	// #1
  405414:	mov	x2, x19
  405418:	bl	4031f0 <err@plt>
  40541c:	stp	x29, x30, [sp, #-32]!
  405420:	add	x8, x2, #0x1
  405424:	stp	x20, x19, [sp, #16]
  405428:	sub	x20, x3, #0x1
  40542c:	cmp	x8, x3
  405430:	csel	x2, x20, x2, hi  // hi = pmore
  405434:	mov	x29, sp
  405438:	mov	x19, x0
  40543c:	bl	4029d0 <memcpy@plt>
  405440:	strb	wzr, [x19, x20]
  405444:	ldp	x20, x19, [sp, #16]
  405448:	ldp	x29, x30, [sp], #32
  40544c:	ret
  405450:	sub	sp, sp, #0x30
  405454:	stp	x29, x30, [sp, #16]
  405458:	stp	x20, x19, [sp, #32]
  40545c:	add	x29, sp, #0x10
  405460:	str	x0, [sp, #8]
  405464:	str	wzr, [sp, #4]
  405468:	cbz	x0, 405538 <ferror@plt+0x2318>
  40546c:	ldrb	w8, [x0]
  405470:	cbz	w8, 405534 <ferror@plt+0x2314>
  405474:	add	x1, sp, #0x8
  405478:	add	x2, sp, #0x4
  40547c:	bl	405568 <ferror@plt+0x2348>
  405480:	cbz	x0, 405538 <ferror@plt+0x2318>
  405484:	ldr	x8, [sp, #8]
  405488:	cbz	x8, 405534 <ferror@plt+0x2314>
  40548c:	ldrb	w8, [x8]
  405490:	cbnz	w8, 4054a0 <ferror@plt+0x2280>
  405494:	b	405534 <ferror@plt+0x2314>
  405498:	add	x8, x19, #0x1
  40549c:	str	x8, [sp, #8]
  4054a0:	ldr	x19, [sp, #8]
  4054a4:	ldrb	w20, [x19]
  4054a8:	cbz	w20, 4054dc <ferror@plt+0x22bc>
  4054ac:	cmp	w20, #0x24
  4054b0:	b.eq	4054d4 <ferror@plt+0x22b4>  // b.none
  4054b4:	bl	402f20 <__ctype_b_loc@plt>
  4054b8:	and	w8, w20, #0xfe
  4054bc:	cmp	w8, #0x2e
  4054c0:	b.eq	405498 <ferror@plt+0x2278>  // b.none
  4054c4:	ldr	x8, [x0]
  4054c8:	ldrh	w8, [x8, x20, lsl #1]
  4054cc:	tbnz	w8, #3, 405498 <ferror@plt+0x2278>
  4054d0:	b	405534 <ferror@plt+0x2314>
  4054d4:	add	x8, x19, #0x1
  4054d8:	str	x8, [sp, #8]
  4054dc:	ldr	x8, [sp, #8]
  4054e0:	ldrb	w8, [x8]
  4054e4:	cbz	w8, 405534 <ferror@plt+0x2314>
  4054e8:	ldr	x20, [sp, #8]
  4054ec:	ldrb	w19, [x20]
  4054f0:	cbz	w19, 405548 <ferror@plt+0x2328>
  4054f4:	bl	402f20 <__ctype_b_loc@plt>
  4054f8:	mov	x8, xzr
  4054fc:	add	x9, x20, #0x1
  405500:	b	405518 <ferror@plt+0x22f8>
  405504:	add	x10, x9, x8
  405508:	str	x10, [sp, #8]
  40550c:	ldrb	w19, [x9, x8]
  405510:	add	x8, x8, #0x1
  405514:	cbz	w19, 40554c <ferror@plt+0x232c>
  405518:	and	w10, w19, #0xfe
  40551c:	cmp	w10, #0x2e
  405520:	b.eq	405504 <ferror@plt+0x22e4>  // b.none
  405524:	ldr	x10, [x0]
  405528:	and	x11, x19, #0xff
  40552c:	ldrh	w10, [x10, x11, lsl #1]
  405530:	tbnz	w10, #3, 405504 <ferror@plt+0x22e4>
  405534:	mov	w0, wzr
  405538:	ldp	x20, x19, [sp, #32]
  40553c:	ldp	x29, x30, [sp, #16]
  405540:	add	sp, sp, #0x30
  405544:	ret
  405548:	mov	w8, wzr
  40554c:	ldr	w9, [sp, #4]
  405550:	cmp	w9, #0x0
  405554:	cset	w10, eq  // eq = none
  405558:	cmp	w8, w9
  40555c:	cset	w8, eq  // eq = none
  405560:	orr	w0, w10, w8
  405564:	b	405538 <ferror@plt+0x2318>
  405568:	cbz	x0, 405654 <ferror@plt+0x2434>
  40556c:	mov	x9, x0
  405570:	ldrb	w10, [x9], #1
  405574:	mov	x8, x0
  405578:	cmp	w10, #0x24
  40557c:	b.ne	405658 <ferror@plt+0x2438>  // b.any
  405580:	cbz	x2, 405588 <ferror@plt+0x2368>
  405584:	str	wzr, [x2]
  405588:	ldrsb	w10, [x9]
  40558c:	mov	x0, xzr
  405590:	sub	w10, w10, #0x31
  405594:	cmp	w10, #0x5
  405598:	b.hi	405654 <ferror@plt+0x2434>  // b.pmore
  40559c:	adrp	x11, 409000 <ferror@plt+0x5de0>
  4055a0:	add	x11, x11, #0x765
  4055a4:	adr	x12, 4055b4 <ferror@plt+0x2394>
  4055a8:	ldrb	w13, [x11, x10]
  4055ac:	add	x12, x12, x13, lsl #2
  4055b0:	br	x12
  4055b4:	cbz	x2, 405620 <ferror@plt+0x2400>
  4055b8:	mov	w8, #0x16                  	// #22
  4055bc:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  4055c0:	str	w8, [x2]
  4055c4:	add	x0, x0, #0xff4
  4055c8:	b	40563c <ferror@plt+0x241c>
  4055cc:	ldrb	w10, [x8, #2]!
  4055d0:	cmp	w10, #0x79
  4055d4:	mov	x9, x8
  4055d8:	b.eq	4055e4 <ferror@plt+0x23c4>  // b.none
  4055dc:	cmp	w10, #0x61
  4055e0:	b.ne	405638 <ferror@plt+0x2418>  // b.any
  4055e4:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  4055e8:	add	x0, x0, #0xff8
  4055ec:	b	40563c <ferror@plt+0x241c>
  4055f0:	cbz	x2, 40562c <ferror@plt+0x240c>
  4055f4:	mov	w8, #0x2b                  	// #43
  4055f8:	adrp	x0, 40b000 <ferror@plt+0x7de0>
  4055fc:	str	w8, [x2]
  405600:	add	x0, x0, #0x1
  405604:	b	40563c <ferror@plt+0x241c>
  405608:	cbz	x2, 405614 <ferror@plt+0x23f4>
  40560c:	mov	w8, #0x56                  	// #86
  405610:	str	w8, [x2]
  405614:	adrp	x0, 40b000 <ferror@plt+0x7de0>
  405618:	add	x0, x0, #0x9
  40561c:	b	40563c <ferror@plt+0x241c>
  405620:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  405624:	add	x0, x0, #0xff4
  405628:	b	40563c <ferror@plt+0x241c>
  40562c:	adrp	x0, 40b000 <ferror@plt+0x7de0>
  405630:	add	x0, x0, #0x1
  405634:	b	40563c <ferror@plt+0x241c>
  405638:	mov	x0, xzr
  40563c:	ldrb	w8, [x9, #1]
  405640:	cmp	w8, #0x24
  405644:	b.ne	405658 <ferror@plt+0x2438>  // b.any
  405648:	cbz	x1, 405654 <ferror@plt+0x2434>
  40564c:	add	x8, x9, #0x2
  405650:	str	x8, [x1]
  405654:	ret
  405658:	mov	x0, xzr
  40565c:	ret
  405660:	sub	sp, sp, #0x100
  405664:	stp	x29, x30, [sp, #240]
  405668:	add	x29, sp, #0xf0
  40566c:	mov	x8, #0xffffffffffffffd0    	// #-48
  405670:	mov	x9, sp
  405674:	sub	x10, x29, #0x70
  405678:	movk	x8, #0xff80, lsl #32
  40567c:	add	x11, x29, #0x10
  405680:	add	x9, x9, #0x80
  405684:	add	x10, x10, #0x30
  405688:	stp	x9, x8, [x29, #-16]
  40568c:	stp	x11, x10, [x29, #-32]
  405690:	stp	x2, x3, [x29, #-112]
  405694:	stp	x4, x5, [x29, #-96]
  405698:	stp	x6, x7, [x29, #-80]
  40569c:	stp	q1, q2, [sp, #16]
  4056a0:	str	q0, [sp]
  4056a4:	ldp	q0, q1, [x29, #-32]
  4056a8:	sub	x2, x29, #0x40
  4056ac:	stp	q3, q4, [sp, #48]
  4056b0:	stp	q5, q6, [sp, #80]
  4056b4:	str	q7, [sp, #112]
  4056b8:	stp	q0, q1, [x29, #-64]
  4056bc:	bl	403000 <vasprintf@plt>
  4056c0:	tbnz	w0, #31, 4056d0 <ferror@plt+0x24b0>
  4056c4:	ldp	x29, x30, [sp, #240]
  4056c8:	add	sp, sp, #0x100
  4056cc:	ret
  4056d0:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4056d4:	add	x1, x1, #0x11
  4056d8:	mov	w0, #0x1                   	// #1
  4056dc:	bl	4031f0 <err@plt>
  4056e0:	sub	sp, sp, #0x30
  4056e4:	stp	x29, x30, [sp, #16]
  4056e8:	stp	x20, x19, [sp, #32]
  4056ec:	add	x29, sp, #0x10
  4056f0:	mov	w20, w0
  4056f4:	bl	4091fc <ferror@plt+0x5fdc>
  4056f8:	mov	w1, w20
  4056fc:	mov	x19, x0
  405700:	bl	4092a0 <ferror@plt+0x6080>
  405704:	mov	w20, #0xffffffff            	// #-1
  405708:	sub	x1, x29, #0x4
  40570c:	mov	x0, x19
  405710:	bl	4092b4 <ferror@plt+0x6094>
  405714:	add	w20, w20, #0x1
  405718:	cbz	w0, 405708 <ferror@plt+0x24e8>
  40571c:	mov	x0, x19
  405720:	bl	40924c <ferror@plt+0x602c>
  405724:	mov	w0, w20
  405728:	ldp	x20, x19, [sp, #32]
  40572c:	ldp	x29, x30, [sp, #16]
  405730:	add	sp, sp, #0x30
  405734:	ret
  405738:	stp	x29, x30, [sp, #-80]!
  40573c:	str	x25, [sp, #16]
  405740:	stp	x24, x23, [sp, #32]
  405744:	stp	x22, x21, [sp, #48]
  405748:	stp	x20, x19, [sp, #64]
  40574c:	mov	x29, sp
  405750:	mov	x20, x0
  405754:	bl	402d80 <scols_new_table@plt>
  405758:	cbz	x0, 405890 <ferror@plt+0x2670>
  40575c:	ldrb	w8, [x20, #96]
  405760:	mov	x19, x0
  405764:	tbz	w8, #3, 405774 <ferror@plt+0x2554>
  405768:	mov	w1, #0x1                   	// #1
  40576c:	mov	x0, x19
  405770:	bl	402b10 <scols_table_enable_noheadings@plt>
  405774:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  405778:	ldr	w8, [x8, #1368]
  40577c:	sub	w8, w8, #0x1
  405780:	cmp	w8, #0x5
  405784:	b.hi	40580c <ferror@plt+0x25ec>  // b.pmore
  405788:	adrp	x9, 409000 <ferror@plt+0x5de0>
  40578c:	add	x9, x9, #0x76b
  405790:	adr	x10, 4057a0 <ferror@plt+0x2580>
  405794:	ldrb	w11, [x9, x8]
  405798:	add	x10, x10, x11, lsl #2
  40579c:	br	x10
  4057a0:	mov	w1, #0x1                   	// #1
  4057a4:	mov	x0, x19
  4057a8:	bl	402bf0 <scols_table_enable_raw@plt>
  4057ac:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  4057b0:	add	x1, x1, #0x329
  4057b4:	mov	x0, x19
  4057b8:	bl	402c20 <scols_table_set_column_separator@plt>
  4057bc:	b	40580c <ferror@plt+0x25ec>
  4057c0:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  4057c4:	add	x1, x1, #0xb8
  4057c8:	mov	x0, x19
  4057cc:	bl	402c00 <scols_table_set_line_separator@plt>
  4057d0:	mov	w1, #0x1                   	// #1
  4057d4:	mov	x0, x19
  4057d8:	bl	402bf0 <scols_table_enable_raw@plt>
  4057dc:	b	40580c <ferror@plt+0x25ec>
  4057e0:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  4057e4:	add	x1, x1, #0x722
  4057e8:	mov	x0, x19
  4057ec:	bl	402c20 <scols_table_set_column_separator@plt>
  4057f0:	mov	w1, #0x1                   	// #1
  4057f4:	mov	x0, x19
  4057f8:	bl	402d90 <scols_table_enable_export@plt>
  4057fc:	b	40580c <ferror@plt+0x25ec>
  405800:	mov	w1, #0x1                   	// #1
  405804:	mov	x0, x19
  405808:	bl	402b10 <scols_table_enable_noheadings@plt>
  40580c:	adrp	x23, 41c000 <ferror@plt+0x18de0>
  405810:	adrp	x25, 409000 <ferror@plt+0x5de0>
  405814:	mov	x21, xzr
  405818:	adrp	x22, 41c000 <ferror@plt+0x18de0>
  40581c:	add	x23, x23, #0x478
  405820:	mov	w24, #0x28                  	// #40
  405824:	add	x25, x25, #0xc50
  405828:	ldr	x8, [x22, #1360]
  40582c:	cmp	x21, x8
  405830:	b.cs	405874 <ferror@plt+0x2654>  // b.hs, b.nlast
  405834:	ldrsw	x8, [x23, x21, lsl #2]
  405838:	ldrb	w10, [x20, #96]
  40583c:	mov	x0, x19
  405840:	madd	x8, x8, x24, x25
  405844:	ldr	w9, [x8, #32]
  405848:	ldr	x1, [x8]
  40584c:	ldr	d0, [x8, #24]
  405850:	tst	w10, #0x10
  405854:	and	w8, w9, #0xfffffffe
  405858:	csel	w2, w9, w8, eq  // eq = none
  40585c:	bl	402b20 <scols_table_new_column@plt>
  405860:	add	x21, x21, #0x1
  405864:	cbnz	x0, 405828 <ferror@plt+0x2608>
  405868:	mov	x0, x19
  40586c:	bl	402e50 <scols_unref_table@plt>
  405870:	mov	x19, xzr
  405874:	mov	x0, x19
  405878:	ldp	x20, x19, [sp, #64]
  40587c:	ldp	x22, x21, [sp, #48]
  405880:	ldp	x24, x23, [sp, #32]
  405884:	ldr	x25, [sp, #16]
  405888:	ldp	x29, x30, [sp], #80
  40588c:	ret
  405890:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  405894:	add	x1, x1, #0x35
  405898:	mov	w2, #0x5                   	// #5
  40589c:	bl	4030f0 <dcgettext@plt>
  4058a0:	mov	x1, x0
  4058a4:	mov	w0, #0x1                   	// #1
  4058a8:	bl	4031f0 <err@plt>
  4058ac:	stp	x29, x30, [sp, #-64]!
  4058b0:	tst	w1, #0xfffffffd
  4058b4:	stp	x24, x23, [sp, #16]
  4058b8:	stp	x22, x21, [sp, #32]
  4058bc:	stp	x20, x19, [sp, #48]
  4058c0:	mov	x29, sp
  4058c4:	b.eq	405a7c <ferror@plt+0x285c>  // b.none
  4058c8:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  4058cc:	ldr	x21, [x0]
  4058d0:	ldr	x0, [x8, #1376]
  4058d4:	mov	x1, xzr
  4058d8:	bl	402e30 <scols_table_new_line@plt>
  4058dc:	cbz	x0, 405abc <ferror@plt+0x289c>
  4058e0:	adrp	x22, 41c000 <ferror@plt+0x18de0>
  4058e4:	ldr	x8, [x22, #1360]
  4058e8:	cbz	x8, 405a7c <ferror@plt+0x285c>
  4058ec:	adrp	x23, 41c000 <ferror@plt+0x18de0>
  4058f0:	adrp	x24, 409000 <ferror@plt+0x5de0>
  4058f4:	mov	x19, x0
  4058f8:	mov	x20, xzr
  4058fc:	add	x23, x23, #0x478
  405900:	add	x24, x24, #0x771
  405904:	ldr	w8, [x23, x20, lsl #2]
  405908:	cmp	w8, #0x1a
  40590c:	b.hi	405a90 <ferror@plt+0x2870>  // b.pmore
  405910:	adr	x9, 405924 <ferror@plt+0x2704>
  405914:	ldrb	w10, [x24, x8]
  405918:	add	x9, x9, x10, lsl #2
  40591c:	mov	w0, wzr
  405920:	br	x9
  405924:	ldr	x2, [x21]
  405928:	b	405a38 <ferror@plt+0x2818>
  40592c:	ldr	x2, [x21, #128]
  405930:	b	405a38 <ferror@plt+0x2818>
  405934:	ldp	x0, x1, [x21, #56]
  405938:	mov	w2, wzr
  40593c:	b	4059d0 <ferror@plt+0x27b0>
  405940:	ldr	x2, [x21, #16]
  405944:	b	405a38 <ferror@plt+0x2818>
  405948:	ldr	x2, [x21, #160]
  40594c:	b	405a38 <ferror@plt+0x2818>
  405950:	ldr	w0, [x21, #24]
  405954:	bl	405dec <ferror@plt+0x2bcc>
  405958:	b	4059d4 <ferror@plt+0x27b4>
  40595c:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  405960:	ldr	w8, [x8, #1368]
  405964:	ldrsw	x9, [x21, #52]
  405968:	b	405a1c <ferror@plt+0x27fc>
  40596c:	ldr	x2, [x21, #104]
  405970:	b	405a38 <ferror@plt+0x2818>
  405974:	ldr	x2, [x21, #88]
  405978:	b	405a38 <ferror@plt+0x2818>
  40597c:	ldr	w0, [x21, #8]
  405980:	bl	405db8 <ferror@plt+0x2b98>
  405984:	b	4059d4 <ferror@plt+0x27b4>
  405988:	ldr	x2, [x21, #120]
  40598c:	b	405a38 <ferror@plt+0x2818>
  405990:	ldr	x2, [x21, #32]
  405994:	b	405a38 <ferror@plt+0x2818>
  405998:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  40599c:	ldr	w8, [x8, #1368]
  4059a0:	ldrsw	x9, [x21, #48]
  4059a4:	b	405a1c <ferror@plt+0x27fc>
  4059a8:	ldr	x2, [x21, #136]
  4059ac:	b	405a38 <ferror@plt+0x2818>
  4059b0:	ldr	x2, [x21, #168]
  4059b4:	b	405a38 <ferror@plt+0x2818>
  4059b8:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  4059bc:	ldr	w8, [x8, #1368]
  4059c0:	ldrsw	x9, [x21, #184]
  4059c4:	b	405a1c <ferror@plt+0x27fc>
  4059c8:	ldp	x0, x1, [x21, #56]
  4059cc:	mov	w2, #0x1                   	// #1
  4059d0:	bl	405e20 <ferror@plt+0x2c00>
  4059d4:	mov	x2, x0
  4059d8:	mov	x0, x19
  4059dc:	mov	x1, x20
  4059e0:	bl	402aa0 <scols_line_refer_data@plt>
  4059e4:	b	405a44 <ferror@plt+0x2824>
  4059e8:	ldr	x2, [x21, #80]
  4059ec:	b	405a38 <ferror@plt+0x2818>
  4059f0:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  4059f4:	ldr	w8, [x8, #1368]
  4059f8:	ldrsw	x9, [x21, #44]
  4059fc:	b	405a1c <ferror@plt+0x27fc>
  405a00:	ldr	x2, [x21, #112]
  405a04:	b	405a38 <ferror@plt+0x2818>
  405a08:	ldr	x2, [x21, #144]
  405a0c:	b	405a38 <ferror@plt+0x2818>
  405a10:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  405a14:	ldr	w8, [x8, #1368]
  405a18:	ldrsw	x9, [x21, #40]
  405a1c:	adrp	x10, 40a000 <ferror@plt+0x6de0>
  405a20:	adrp	x11, 40a000 <ferror@plt+0x6de0>
  405a24:	add	x10, x10, #0xd8
  405a28:	add	x11, x11, #0xc0
  405a2c:	cmp	w8, #0x6
  405a30:	csel	x8, x11, x10, eq  // eq = none
  405a34:	ldr	x2, [x8, x9, lsl #3]
  405a38:	mov	x0, x19
  405a3c:	mov	x1, x20
  405a40:	bl	402a70 <scols_line_set_data@plt>
  405a44:	cbnz	w0, 405a9c <ferror@plt+0x287c>
  405a48:	ldr	x8, [x22, #1360]
  405a4c:	add	x20, x20, #0x1
  405a50:	cmp	x20, x8
  405a54:	b.cc	405904 <ferror@plt+0x26e4>  // b.lo, b.ul, b.last
  405a58:	b	405a7c <ferror@plt+0x285c>
  405a5c:	ldr	x2, [x21, #72]
  405a60:	b	405a38 <ferror@plt+0x2818>
  405a64:	ldr	x2, [x21, #152]
  405a68:	b	405a38 <ferror@plt+0x2818>
  405a6c:	ldr	x2, [x21, #96]
  405a70:	b	405a38 <ferror@plt+0x2818>
  405a74:	ldr	x2, [x21, #192]
  405a78:	b	405a38 <ferror@plt+0x2818>
  405a7c:	ldp	x20, x19, [sp, #48]
  405a80:	ldp	x22, x21, [sp, #32]
  405a84:	ldp	x24, x23, [sp, #16]
  405a88:	ldp	x29, x30, [sp], #64
  405a8c:	ret
  405a90:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  405a94:	add	x1, x1, #0x74
  405a98:	b	405aa4 <ferror@plt+0x2884>
  405a9c:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  405aa0:	add	x1, x1, #0x93
  405aa4:	mov	w2, #0x5                   	// #5
  405aa8:	mov	x0, xzr
  405aac:	bl	4030f0 <dcgettext@plt>
  405ab0:	mov	x1, x0
  405ab4:	mov	w0, #0x1                   	// #1
  405ab8:	bl	4031f0 <err@plt>
  405abc:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  405ac0:	add	x1, x1, #0x55
  405ac4:	mov	w2, #0x5                   	// #5
  405ac8:	b	405aac <ferror@plt+0x288c>
  405acc:	sub	sp, sp, #0x70
  405ad0:	stp	x20, x19, [sp, #96]
  405ad4:	mov	x19, x0
  405ad8:	mov	w0, wzr
  405adc:	stp	x29, x30, [sp, #16]
  405ae0:	stp	x28, x27, [sp, #32]
  405ae4:	stp	x26, x25, [sp, #48]
  405ae8:	stp	x24, x23, [sp, #64]
  405aec:	stp	x22, x21, [sp, #80]
  405af0:	add	x29, sp, #0x10
  405af4:	bl	4030d0 <scols_new_iter@plt>
  405af8:	mov	x20, x0
  405afc:	mov	x0, x19
  405b00:	mov	x1, xzr
  405b04:	bl	403060 <scols_table_get_line@plt>
  405b08:	mov	x21, x0
  405b0c:	add	x2, sp, #0x8
  405b10:	mov	x0, x19
  405b14:	mov	x1, x20
  405b18:	bl	402f50 <scols_table_next_column@plt>
  405b1c:	cbz	w0, 405b48 <ferror@plt+0x2928>
  405b20:	mov	x0, x20
  405b24:	bl	402b40 <scols_free_iter@plt>
  405b28:	ldp	x20, x19, [sp, #96]
  405b2c:	ldp	x22, x21, [sp, #80]
  405b30:	ldp	x24, x23, [sp, #64]
  405b34:	ldp	x26, x25, [sp, #48]
  405b38:	ldp	x28, x27, [sp, #32]
  405b3c:	ldp	x29, x30, [sp, #16]
  405b40:	add	sp, sp, #0x70
  405b44:	ret
  405b48:	adrp	x26, 41c000 <ferror@plt+0x18de0>
  405b4c:	adrp	x28, 409000 <ferror@plt+0x5de0>
  405b50:	adrp	x23, 40b000 <ferror@plt+0x7de0>
  405b54:	mov	x22, xzr
  405b58:	add	x26, x26, #0x478
  405b5c:	mov	w27, #0x28                  	// #40
  405b60:	add	x28, x28, #0xc50
  405b64:	add	x23, x23, #0xbf
  405b68:	b	405b84 <ferror@plt+0x2964>
  405b6c:	add	x2, sp, #0x8
  405b70:	mov	x0, x19
  405b74:	mov	x1, x20
  405b78:	add	x22, x22, #0x1
  405b7c:	bl	402f50 <scols_table_next_column@plt>
  405b80:	cbnz	w0, 405b20 <ferror@plt+0x2900>
  405b84:	mov	x0, x21
  405b88:	mov	x1, x22
  405b8c:	bl	402f30 <scols_line_get_cell@plt>
  405b90:	ldrsw	x8, [x26, x22, lsl #2]
  405b94:	mov	x25, x0
  405b98:	mov	w2, #0x5                   	// #5
  405b9c:	mov	x0, xzr
  405ba0:	madd	x8, x8, x27, x28
  405ba4:	ldr	x1, [x8, #16]
  405ba8:	bl	4030f0 <dcgettext@plt>
  405bac:	mov	x24, x0
  405bb0:	mov	x0, x25
  405bb4:	bl	402f80 <scols_cell_get_data@plt>
  405bb8:	cbz	x0, 405b6c <ferror@plt+0x294c>
  405bbc:	mov	x25, x0
  405bc0:	mov	x0, x24
  405bc4:	bl	402a40 <strlen@plt>
  405bc8:	mov	w8, #0x23                  	// #35
  405bcc:	sub	w2, w8, w0
  405bd0:	mov	w3, #0x20                  	// #32
  405bd4:	mov	x0, x23
  405bd8:	mov	x1, x24
  405bdc:	mov	x4, x25
  405be0:	bl	403140 <printf@plt>
  405be4:	b	405b6c <ferror@plt+0x294c>
  405be8:	sub	sp, sp, #0xb0
  405bec:	stp	x20, x19, [sp, #160]
  405bf0:	mov	w19, w2
  405bf4:	mov	w20, w1
  405bf8:	stp	x29, x30, [sp, #80]
  405bfc:	stp	x28, x27, [sp, #96]
  405c00:	stp	x26, x25, [sp, #112]
  405c04:	stp	x24, x23, [sp, #128]
  405c08:	stp	x22, x21, [sp, #144]
  405c0c:	add	x29, sp, #0x50
  405c10:	cbz	x0, 405c28 <ferror@plt+0x2a08>
  405c14:	mov	x1, x0
  405c18:	sub	x0, x29, #0x8
  405c1c:	mov	w2, wzr
  405c20:	bl	4031b0 <sd_journal_open_directory@plt>
  405c24:	b	405c34 <ferror@plt+0x2a14>
  405c28:	sub	x0, x29, #0x8
  405c2c:	mov	w1, #0x1                   	// #1
  405c30:	bl	402c60 <sd_journal_open@plt>
  405c34:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  405c38:	add	x1, x1, #0xcc
  405c3c:	sub	x0, x29, #0x10
  405c40:	mov	w2, w20
  405c44:	bl	405660 <ferror@plt+0x2440>
  405c48:	ldp	x1, x0, [x29, #-16]
  405c4c:	mov	x2, xzr
  405c50:	bl	402c90 <sd_journal_add_match@plt>
  405c54:	ldur	x0, [x29, #-8]
  405c58:	bl	402a00 <sd_journal_seek_tail@plt>
  405c5c:	ldur	x0, [x29, #-8]
  405c60:	mov	w1, #0x3                   	// #3
  405c64:	bl	402d20 <sd_journal_previous_skip@plt>
  405c68:	mov	x27, #0x34db                	// #13531
  405c6c:	movk	x27, #0xd7b6, lsl #16
  405c70:	adrp	x20, 40b000 <ferror@plt+0x7de0>
  405c74:	adrp	x21, 40b000 <ferror@plt+0x7de0>
  405c78:	adrp	x22, 40b000 <ferror@plt+0x7de0>
  405c7c:	movk	x27, #0xde82, lsl #32
  405c80:	adrp	x23, 40b000 <ferror@plt+0x7de0>
  405c84:	add	x20, x20, #0xd4
  405c88:	add	x21, x21, #0xe6
  405c8c:	add	x22, x22, #0xeb
  405c90:	movk	x27, #0x431b, lsl #48
  405c94:	adrp	x28, 41c000 <ferror@plt+0x18de0>
  405c98:	add	x23, x23, #0xf3
  405c9c:	ldur	x0, [x29, #-8]
  405ca0:	sub	x2, x29, #0x20
  405ca4:	add	x3, sp, #0x18
  405ca8:	mov	x1, x20
  405cac:	bl	402c10 <sd_journal_get_data@plt>
  405cb0:	tbnz	w0, #31, 405d80 <ferror@plt+0x2b60>
  405cb4:	ldur	x0, [x29, #-8]
  405cb8:	add	x2, sp, #0x28
  405cbc:	add	x3, sp, #0x10
  405cc0:	mov	x1, x21
  405cc4:	bl	402c10 <sd_journal_get_data@plt>
  405cc8:	tbnz	w0, #31, 405d80 <ferror@plt+0x2b60>
  405ccc:	ldur	x0, [x29, #-8]
  405cd0:	add	x2, sp, #0x20
  405cd4:	add	x3, sp, #0x8
  405cd8:	mov	x1, x22
  405cdc:	bl	402c10 <sd_journal_get_data@plt>
  405ce0:	tbnz	w0, #31, 405d80 <ferror@plt+0x2b60>
  405ce4:	ldur	x0, [x29, #-8]
  405ce8:	sub	x1, x29, #0x18
  405cec:	bl	402fc0 <sd_journal_get_realtime_usec@plt>
  405cf0:	ldur	x8, [x29, #-24]
  405cf4:	mov	w0, w19
  405cf8:	umulh	x8, x8, x27
  405cfc:	lsr	x1, x8, #18
  405d00:	bl	4052cc <ferror@plt+0x20ac>
  405d04:	ldur	x8, [x29, #-32]
  405d08:	mov	x24, x0
  405d0c:	mov	w1, #0x3d                  	// #61
  405d10:	mov	x0, x8
  405d14:	bl	403040 <strchr@plt>
  405d18:	ldr	x8, [sp, #40]
  405d1c:	add	x25, x0, #0x1
  405d20:	mov	w1, #0x3d                  	// #61
  405d24:	stur	x25, [x29, #-32]
  405d28:	mov	x0, x8
  405d2c:	bl	403040 <strchr@plt>
  405d30:	ldr	x8, [sp, #32]
  405d34:	add	x26, x0, #0x1
  405d38:	mov	w1, #0x3d                  	// #61
  405d3c:	str	x26, [sp, #40]
  405d40:	mov	x0, x8
  405d44:	bl	403040 <strchr@plt>
  405d48:	ldr	x8, [x28, #1120]
  405d4c:	add	x5, x0, #0x1
  405d50:	mov	x1, x23
  405d54:	mov	x2, x24
  405d58:	mov	x0, x8
  405d5c:	mov	x3, x25
  405d60:	mov	x4, x26
  405d64:	str	x5, [sp, #32]
  405d68:	bl	4031c0 <fprintf@plt>
  405d6c:	mov	x0, x24
  405d70:	bl	402f90 <free@plt>
  405d74:	ldur	x0, [x29, #-8]
  405d78:	bl	402fa0 <sd_journal_next@plt>
  405d7c:	cbnz	w0, 405c9c <ferror@plt+0x2a7c>
  405d80:	ldur	x0, [x29, #-16]
  405d84:	bl	402f90 <free@plt>
  405d88:	ldur	x0, [x29, #-8]
  405d8c:	bl	4029e0 <sd_journal_flush_matches@plt>
  405d90:	ldur	x0, [x29, #-8]
  405d94:	bl	402dd0 <sd_journal_close@plt>
  405d98:	ldp	x20, x19, [sp, #160]
  405d9c:	ldp	x22, x21, [sp, #144]
  405da0:	ldp	x24, x23, [sp, #128]
  405da4:	ldp	x26, x25, [sp, #112]
  405da8:	ldp	x28, x27, [sp, #96]
  405dac:	ldp	x29, x30, [sp, #80]
  405db0:	add	sp, sp, #0xb0
  405db4:	ret
  405db8:	sub	sp, sp, #0x20
  405dbc:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  405dc0:	mov	w2, w0
  405dc4:	add	x1, x1, #0xad
  405dc8:	add	x0, sp, #0x8
  405dcc:	stp	x29, x30, [sp, #16]
  405dd0:	add	x29, sp, #0x10
  405dd4:	str	xzr, [sp, #8]
  405dd8:	bl	405660 <ferror@plt+0x2440>
  405ddc:	ldr	x0, [sp, #8]
  405de0:	ldp	x29, x30, [sp, #16]
  405de4:	add	sp, sp, #0x20
  405de8:	ret
  405dec:	sub	sp, sp, #0x20
  405df0:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  405df4:	mov	w2, w0
  405df8:	add	x1, x1, #0xad
  405dfc:	add	x0, sp, #0x8
  405e00:	stp	x29, x30, [sp, #16]
  405e04:	add	x29, sp, #0x10
  405e08:	str	xzr, [sp, #8]
  405e0c:	bl	405660 <ferror@plt+0x2440>
  405e10:	ldr	x0, [sp, #8]
  405e14:	ldp	x29, x30, [sp, #16]
  405e18:	add	sp, sp, #0x20
  405e1c:	ret
  405e20:	sub	sp, sp, #0x70
  405e24:	stp	x29, x30, [sp, #16]
  405e28:	stp	x28, x27, [sp, #32]
  405e2c:	stp	x26, x25, [sp, #48]
  405e30:	stp	x24, x23, [sp, #64]
  405e34:	stp	x22, x21, [sp, #80]
  405e38:	stp	x20, x19, [sp, #96]
  405e3c:	add	x29, sp, #0x10
  405e40:	cbz	x1, 405f3c <ferror@plt+0x2d1c>
  405e44:	add	x8, x1, x1, lsl #2
  405e48:	lsl	x23, x8, #1
  405e4c:	mov	x22, x0
  405e50:	mov	x0, x23
  405e54:	mov	w19, w2
  405e58:	str	x1, [sp, #8]
  405e5c:	bl	4053e0 <ferror@plt+0x21c0>
  405e60:	adrp	x24, 40b000 <ferror@plt+0x7de0>
  405e64:	adrp	x25, 40b000 <ferror@plt+0x7de0>
  405e68:	mov	x20, x0
  405e6c:	mov	x21, xzr
  405e70:	add	x24, x24, #0xb7
  405e74:	add	x25, x25, #0xbb
  405e78:	mov	x27, x23
  405e7c:	mov	x26, x0
  405e80:	b	405e88 <ferror@plt+0x2c68>
  405e84:	tbz	w8, #0, 405f3c <ferror@plt+0x2d1c>
  405e88:	ldr	x8, [sp, #8]
  405e8c:	cmp	x21, x8
  405e90:	b.cc	405eb8 <ferror@plt+0x2c98>  // b.lo, b.ul, b.last
  405e94:	b	405f44 <ferror@plt+0x2d24>
  405e98:	lsl	x23, x23, #1
  405e9c:	mov	x0, x20
  405ea0:	mov	x1, x23
  405ea4:	sub	x27, x26, x20
  405ea8:	bl	404a10 <ferror@plt+0x17f0>
  405eac:	mov	x20, x0
  405eb0:	add	x26, x0, x27
  405eb4:	sub	x27, x23, x27
  405eb8:	ldr	w3, [x22, x21, lsl #2]
  405ebc:	cbz	w19, 405ef0 <ferror@plt+0x2cd0>
  405ec0:	mov	w0, w3
  405ec4:	bl	403180 <getgrgid@plt>
  405ec8:	cbz	x0, 405f0c <ferror@plt+0x2cec>
  405ecc:	ldr	x3, [x0]
  405ed0:	mov	x0, x26
  405ed4:	mov	x1, x27
  405ed8:	mov	x2, x25
  405edc:	bl	402c40 <snprintf@plt>
  405ee0:	mov	w28, w0
  405ee4:	mov	w8, #0x1                   	// #1
  405ee8:	cbnz	w8, 405f1c <ferror@plt+0x2cfc>
  405eec:	b	405e84 <ferror@plt+0x2c64>
  405ef0:	mov	x0, x26
  405ef4:	mov	x1, x27
  405ef8:	mov	x2, x24
  405efc:	bl	402c40 <snprintf@plt>
  405f00:	mov	w28, w0
  405f04:	tbz	w28, #31, 405f20 <ferror@plt+0x2d00>
  405f08:	b	405e98 <ferror@plt+0x2c78>
  405f0c:	mov	x0, x20
  405f10:	bl	402f90 <free@plt>
  405f14:	mov	w8, wzr
  405f18:	cbz	w8, 405e84 <ferror@plt+0x2c64>
  405f1c:	tbnz	w28, #31, 405e98 <ferror@plt+0x2c78>
  405f20:	sxtw	x8, w28
  405f24:	subs	x27, x27, x8
  405f28:	b.ls	405e98 <ferror@plt+0x2c78>  // b.plast
  405f2c:	add	x26, x26, x8
  405f30:	add	x21, x21, #0x1
  405f34:	mov	w8, #0x1                   	// #1
  405f38:	b	405e84 <ferror@plt+0x2c64>
  405f3c:	mov	x20, xzr
  405f40:	b	405f50 <ferror@plt+0x2d30>
  405f44:	cmp	x26, x20
  405f48:	b.ls	405f50 <ferror@plt+0x2d30>  // b.plast
  405f4c:	sturb	wzr, [x26, #-1]
  405f50:	mov	x0, x20
  405f54:	ldp	x20, x19, [sp, #96]
  405f58:	ldp	x22, x21, [sp, #80]
  405f5c:	ldp	x24, x23, [sp, #64]
  405f60:	ldp	x26, x25, [sp, #48]
  405f64:	ldp	x28, x27, [sp, #32]
  405f68:	ldp	x29, x30, [sp, #16]
  405f6c:	add	sp, sp, #0x70
  405f70:	ret
  405f74:	stp	x29, x30, [sp, #-48]!
  405f78:	stp	x20, x19, [sp, #32]
  405f7c:	adrp	x20, 41c000 <ferror@plt+0x18de0>
  405f80:	ldr	x19, [x20, #1400]
  405f84:	str	x21, [sp, #16]
  405f88:	mov	x29, sp
  405f8c:	cbz	x19, 405fb8 <ferror@plt+0x2d98>
  405f90:	ldp	x0, x21, [x19, #16]
  405f94:	bl	402f90 <free@plt>
  405f98:	ldr	x0, [x19]
  405f9c:	bl	402f90 <free@plt>
  405fa0:	ldr	x0, [x19, #8]
  405fa4:	bl	402f90 <free@plt>
  405fa8:	mov	x0, x19
  405fac:	bl	402f90 <free@plt>
  405fb0:	mov	x19, x21
  405fb4:	cbnz	x21, 405f90 <ferror@plt+0x2d70>
  405fb8:	str	xzr, [x20, #1400]
  405fbc:	ldp	x20, x19, [sp, #32]
  405fc0:	ldr	x21, [sp, #16]
  405fc4:	ldp	x29, x30, [sp], #48
  405fc8:	ret
  405fcc:	stp	x29, x30, [sp, #-80]!
  405fd0:	str	x28, [sp, #16]
  405fd4:	stp	x24, x23, [sp, #32]
  405fd8:	stp	x22, x21, [sp, #48]
  405fdc:	stp	x20, x19, [sp, #64]
  405fe0:	mov	x29, sp
  405fe4:	sub	sp, sp, #0x2, lsl #12
  405fe8:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  405fec:	add	x1, x1, #0x3ac
  405ff0:	mov	x19, x0
  405ff4:	bl	402ca0 <fopen@plt>
  405ff8:	cbz	x0, 4061dc <ferror@plt+0x2fbc>
  405ffc:	mov	x20, x0
  406000:	mov	x0, sp
  406004:	mov	w1, #0x2000                	// #8192
  406008:	mov	x23, sp
  40600c:	b	406028 <ferror@plt+0x2e08>
  406010:	mov	x0, x21
  406014:	mov	x1, x22
  406018:	mov	x2, x19
  40601c:	bl	4061f8 <ferror@plt+0x2fd8>
  406020:	mov	x0, sp
  406024:	mov	w1, #0x2000                	// #8192
  406028:	mov	x2, x20
  40602c:	bl	402b80 <fgets_unlocked@plt>
  406030:	cbz	x0, 4061d4 <ferror@plt+0x2fb4>
  406034:	ldrb	w8, [sp]
  406038:	cmp	w8, #0xa
  40603c:	b.eq	406020 <ferror@plt+0x2e00>  // b.none
  406040:	cmp	w8, #0x23
  406044:	b.eq	406020 <ferror@plt+0x2e00>  // b.none
  406048:	mov	x0, sp
  40604c:	mov	w1, #0x23                  	// #35
  406050:	bl	403040 <strchr@plt>
  406054:	cbz	x0, 406090 <ferror@plt+0x2e70>
  406058:	strb	wzr, [x0]
  40605c:	ldrb	w8, [sp]
  406060:	cbz	w8, 406020 <ferror@plt+0x2e00>
  406064:	ldrb	w22, [sp]
  406068:	cbz	w22, 4060b4 <ferror@plt+0x2e94>
  40606c:	mov	x21, sp
  406070:	bl	402f20 <__ctype_b_loc@plt>
  406074:	ldr	x8, [x0]
  406078:	sxtb	x9, w22
  40607c:	ldrh	w9, [x8, x9, lsl #1]
  406080:	tbz	w9, #13, 4060b8 <ferror@plt+0x2e98>
  406084:	ldrb	w22, [x21, #1]!
  406088:	cbnz	w22, 406078 <ferror@plt+0x2e58>
  40608c:	b	4060b8 <ferror@plt+0x2e98>
  406090:	mov	x0, sp
  406094:	bl	402a40 <strlen@plt>
  406098:	cbz	x0, 40605c <ferror@plt+0x2e3c>
  40609c:	add	x8, x23, x0
  4060a0:	ldurb	w9, [x8, #-1]
  4060a4:	cmp	w9, #0xa
  4060a8:	b.ne	40605c <ferror@plt+0x2e3c>  // b.any
  4060ac:	sturb	wzr, [x8, #-1]
  4060b0:	b	40605c <ferror@plt+0x2e3c>
  4060b4:	mov	x21, sp
  4060b8:	ldrsb	x22, [x21]
  4060bc:	cmp	x22, #0x0
  4060c0:	cset	w24, eq  // eq = none
  4060c4:	cbz	x22, 406114 <ferror@plt+0x2ef4>
  4060c8:	bl	402f20 <__ctype_b_loc@plt>
  4060cc:	cmp	w22, #0x3d
  4060d0:	b.eq	4061c4 <ferror@plt+0x2fa4>  // b.none
  4060d4:	ldr	x8, [x0]
  4060d8:	ldrh	w9, [x8, x22, lsl #1]
  4060dc:	mov	x22, x21
  4060e0:	tbnz	w9, #13, 406118 <ferror@plt+0x2ef8>
  4060e4:	add	x9, x21, #0x1
  4060e8:	mov	x22, x9
  4060ec:	ldrsb	x9, [x9]
  4060f0:	cmp	x9, #0x0
  4060f4:	cset	w24, eq  // eq = none
  4060f8:	cbz	x9, 406118 <ferror@plt+0x2ef8>
  4060fc:	cmp	w9, #0x3d
  406100:	b.eq	406118 <ferror@plt+0x2ef8>  // b.none
  406104:	ldrh	w10, [x8, x9, lsl #1]
  406108:	add	x9, x22, #0x1
  40610c:	tbz	w10, #13, 4060e8 <ferror@plt+0x2ec8>
  406110:	b	406118 <ferror@plt+0x2ef8>
  406114:	mov	x22, x21
  406118:	cmp	x22, x21
  40611c:	b.ls	406128 <ferror@plt+0x2f08>  // b.plast
  406120:	tbnz	w24, #0, 406128 <ferror@plt+0x2f08>
  406124:	strb	wzr, [x22], #1
  406128:	cmp	x22, x21
  40612c:	b.eq	406020 <ferror@plt+0x2e00>  // b.none
  406130:	ldrb	w8, [x21]
  406134:	cbz	w8, 406020 <ferror@plt+0x2e00>
  406138:	ldrb	w24, [x22]
  40613c:	cbz	w24, 406174 <ferror@plt+0x2f54>
  406140:	bl	402f20 <__ctype_b_loc@plt>
  406144:	ldr	x8, [x0]
  406148:	b	406154 <ferror@plt+0x2f34>
  40614c:	ldrb	w24, [x22, #1]!
  406150:	cbz	w24, 406174 <ferror@plt+0x2f54>
  406154:	sxtb	x9, w24
  406158:	ldrh	w9, [x8, x9, lsl #1]
  40615c:	tbnz	w9, #13, 40614c <ferror@plt+0x2f2c>
  406160:	and	w9, w24, #0xff
  406164:	cmp	w9, #0x3d
  406168:	b.eq	40614c <ferror@plt+0x2f2c>  // b.none
  40616c:	cmp	w9, #0x22
  406170:	b.eq	40614c <ferror@plt+0x2f2c>  // b.none
  406174:	mov	x0, x22
  406178:	bl	402a40 <strlen@plt>
  40617c:	add	x8, x22, x0
  406180:	sub	x9, x8, #0x1
  406184:	cmp	x0, #0x0
  406188:	csel	x24, x9, x8, gt
  40618c:	cmp	x24, x22
  406190:	b.ls	406010 <ferror@plt+0x2df0>  // b.plast
  406194:	bl	402f20 <__ctype_b_loc@plt>
  406198:	b	4061a8 <ferror@plt+0x2f88>
  40619c:	strb	wzr, [x24], #-1
  4061a0:	cmp	x24, x22
  4061a4:	b.ls	406010 <ferror@plt+0x2df0>  // b.plast
  4061a8:	ldrsb	x8, [x24]
  4061ac:	cmp	x8, #0x22
  4061b0:	b.eq	40619c <ferror@plt+0x2f7c>  // b.none
  4061b4:	ldr	x9, [x0]
  4061b8:	ldrh	w8, [x9, x8, lsl #1]
  4061bc:	tbnz	w8, #13, 40619c <ferror@plt+0x2f7c>
  4061c0:	b	406010 <ferror@plt+0x2df0>
  4061c4:	mov	x22, x21
  4061c8:	cmp	x22, x21
  4061cc:	b.hi	406120 <ferror@plt+0x2f00>  // b.pmore
  4061d0:	b	406128 <ferror@plt+0x2f08>
  4061d4:	mov	x0, x20
  4061d8:	bl	402c80 <fclose@plt>
  4061dc:	add	sp, sp, #0x2, lsl #12
  4061e0:	ldp	x20, x19, [sp, #64]
  4061e4:	ldp	x22, x21, [sp, #48]
  4061e8:	ldp	x24, x23, [sp, #32]
  4061ec:	ldr	x28, [sp, #16]
  4061f0:	ldp	x29, x30, [sp], #80
  4061f4:	ret
  4061f8:	stp	x29, x30, [sp, #-48]!
  4061fc:	stp	x22, x21, [sp, #16]
  406200:	stp	x20, x19, [sp, #32]
  406204:	mov	x29, sp
  406208:	mov	x20, x2
  40620c:	mov	x21, x1
  406210:	mov	x22, x0
  406214:	bl	406820 <ferror@plt+0x3600>
  406218:	cbz	x22, 406274 <ferror@plt+0x3054>
  40621c:	mov	x19, x0
  406220:	mov	x0, x22
  406224:	bl	406850 <ferror@plt+0x3630>
  406228:	str	x0, [x19]
  40622c:	cbz	x21, 406244 <ferror@plt+0x3024>
  406230:	ldrb	w8, [x21]
  406234:	cbz	w8, 406244 <ferror@plt+0x3024>
  406238:	mov	x0, x21
  40623c:	bl	406850 <ferror@plt+0x3630>
  406240:	b	406248 <ferror@plt+0x3028>
  406244:	mov	x0, xzr
  406248:	str	x0, [x19, #8]
  40624c:	mov	x0, x20
  406250:	bl	406850 <ferror@plt+0x3630>
  406254:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  406258:	ldr	x9, [x8, #1400]
  40625c:	str	x19, [x8, #1400]
  406260:	ldp	x22, x21, [sp, #16]
  406264:	stp	x0, x9, [x19, #16]
  406268:	ldp	x20, x19, [sp, #32]
  40626c:	ldp	x29, x30, [sp], #48
  406270:	ret
  406274:	bl	402ea0 <abort@plt>
  406278:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  40627c:	adrp	x9, 41c000 <ferror@plt+0x18de0>
  406280:	str	x0, [x8, #1408]
  406284:	str	x1, [x9, #1416]
  406288:	ret
  40628c:	stp	x29, x30, [sp, #-32]!
  406290:	str	x19, [sp, #16]
  406294:	mov	x29, sp
  406298:	mov	w19, w1
  40629c:	bl	4062d0 <ferror@plt+0x30b0>
  4062a0:	cbz	x0, 4062c0 <ferror@plt+0x30a0>
  4062a4:	ldr	x0, [x0, #8]
  4062a8:	cbz	x0, 4062c0 <ferror@plt+0x30a0>
  4062ac:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4062b0:	add	x1, x1, #0xb3
  4062b4:	bl	402de0 <strcasecmp@plt>
  4062b8:	cmp	w0, #0x0
  4062bc:	cset	w19, eq  // eq = none
  4062c0:	mov	w0, w19
  4062c4:	ldr	x19, [sp, #16]
  4062c8:	ldp	x29, x30, [sp], #32
  4062cc:	ret
  4062d0:	stp	x29, x30, [sp, #-32]!
  4062d4:	stp	x20, x19, [sp, #16]
  4062d8:	adrp	x19, 41c000 <ferror@plt+0x18de0>
  4062dc:	ldr	x8, [x19, #1400]
  4062e0:	mov	x20, x0
  4062e4:	mov	x29, sp
  4062e8:	cbz	x8, 4062f8 <ferror@plt+0x30d8>
  4062ec:	ldr	x19, [x19, #1400]
  4062f0:	cbnz	x19, 406304 <ferror@plt+0x30e4>
  4062f4:	b	40631c <ferror@plt+0x30fc>
  4062f8:	bl	40689c <ferror@plt+0x367c>
  4062fc:	ldr	x19, [x19, #1400]
  406300:	cbz	x19, 40631c <ferror@plt+0x30fc>
  406304:	ldr	x1, [x19]
  406308:	mov	x0, x20
  40630c:	bl	402de0 <strcasecmp@plt>
  406310:	cbz	w0, 40631c <ferror@plt+0x30fc>
  406314:	ldr	x19, [x19, #24]
  406318:	cbnz	x19, 406304 <ferror@plt+0x30e4>
  40631c:	mov	x0, x19
  406320:	ldp	x20, x19, [sp, #16]
  406324:	ldp	x29, x30, [sp], #32
  406328:	ret
  40632c:	stp	x29, x30, [sp, #-64]!
  406330:	str	x23, [sp, #16]
  406334:	stp	x22, x21, [sp, #32]
  406338:	stp	x20, x19, [sp, #48]
  40633c:	mov	x29, sp
  406340:	mov	x19, x1
  406344:	mov	x20, x0
  406348:	bl	4062d0 <ferror@plt+0x30b0>
  40634c:	str	xzr, [x29, #24]
  406350:	cbz	x0, 4063cc <ferror@plt+0x31ac>
  406354:	ldr	x23, [x0, #8]
  406358:	mov	x21, x0
  40635c:	cbz	x23, 4063cc <ferror@plt+0x31ac>
  406360:	bl	403160 <__errno_location@plt>
  406364:	mov	x22, x0
  406368:	str	wzr, [x0]
  40636c:	add	x1, x29, #0x18
  406370:	mov	x0, x23
  406374:	mov	w2, wzr
  406378:	bl	402a30 <strtoul@plt>
  40637c:	ldr	x8, [x29, #24]
  406380:	cbz	x8, 406394 <ferror@plt+0x3174>
  406384:	ldrb	w8, [x8]
  406388:	cbnz	w8, 406394 <ferror@plt+0x3174>
  40638c:	ldr	w8, [x22]
  406390:	cbz	w8, 4063e4 <ferror@plt+0x31c4>
  406394:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  406398:	add	x1, x1, #0x102
  40639c:	mov	w2, #0x5                   	// #5
  4063a0:	mov	x0, xzr
  4063a4:	bl	4030f0 <dcgettext@plt>
  4063a8:	mov	x22, x0
  4063ac:	mov	x0, x20
  4063b0:	bl	4063ec <ferror@plt+0x31cc>
  4063b4:	ldr	x4, [x21, #8]
  4063b8:	mov	x2, x0
  4063bc:	mov	w0, #0x5                   	// #5
  4063c0:	mov	x1, x22
  4063c4:	mov	x3, x20
  4063c8:	bl	402a60 <syslog@plt>
  4063cc:	mov	x0, x19
  4063d0:	ldp	x20, x19, [sp, #48]
  4063d4:	ldp	x22, x21, [sp, #32]
  4063d8:	ldr	x23, [sp, #16]
  4063dc:	ldp	x29, x30, [sp], #64
  4063e0:	ret
  4063e4:	mov	x19, x0
  4063e8:	b	4063cc <ferror@plt+0x31ac>
  4063ec:	stp	x29, x30, [sp, #-32]!
  4063f0:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  4063f4:	stp	x20, x19, [sp, #16]
  4063f8:	ldr	x20, [x8, #1400]
  4063fc:	mov	x29, sp
  406400:	cbz	x20, 406420 <ferror@plt+0x3200>
  406404:	mov	x19, x0
  406408:	ldr	x1, [x20]
  40640c:	mov	x0, x19
  406410:	bl	402de0 <strcasecmp@plt>
  406414:	cbz	w0, 406428 <ferror@plt+0x3208>
  406418:	ldr	x20, [x20, #24]
  40641c:	cbnz	x20, 406408 <ferror@plt+0x31e8>
  406420:	mov	x0, xzr
  406424:	b	40642c <ferror@plt+0x320c>
  406428:	ldr	x0, [x20, #16]
  40642c:	ldp	x20, x19, [sp, #16]
  406430:	ldp	x29, x30, [sp], #32
  406434:	ret
  406438:	stp	x29, x30, [sp, #-32]!
  40643c:	str	x19, [sp, #16]
  406440:	mov	x29, sp
  406444:	mov	x19, x1
  406448:	bl	4062d0 <ferror@plt+0x30b0>
  40644c:	cbz	x0, 406464 <ferror@plt+0x3244>
  406450:	ldr	x8, [x0, #8]
  406454:	adrp	x9, 40a000 <ferror@plt+0x6de0>
  406458:	add	x9, x9, #0x723
  40645c:	cmp	x8, #0x0
  406460:	csel	x19, x9, x8, eq  // eq = none
  406464:	mov	x0, x19
  406468:	ldr	x19, [sp, #16]
  40646c:	ldp	x29, x30, [sp], #32
  406470:	ret
  406474:	stp	x29, x30, [sp, #-48]!
  406478:	stp	x20, x19, [sp, #32]
  40647c:	mov	x19, x0
  406480:	mov	x0, x1
  406484:	mov	x1, x2
  406488:	stp	x22, x21, [sp, #16]
  40648c:	mov	x29, sp
  406490:	mov	x20, x2
  406494:	bl	406438 <ferror@plt+0x3218>
  406498:	cbz	x0, 406508 <ferror@plt+0x32e8>
  40649c:	mov	w1, #0x3d                  	// #61
  4064a0:	mov	x21, x0
  4064a4:	bl	403040 <strchr@plt>
  4064a8:	cbz	x0, 4064f0 <ferror@plt+0x32d0>
  4064ac:	mov	x22, x0
  4064b0:	mov	x0, x19
  4064b4:	bl	402a40 <strlen@plt>
  4064b8:	mov	x2, x0
  4064bc:	mov	x0, x21
  4064c0:	mov	x1, x19
  4064c4:	bl	402ce0 <strncmp@plt>
  4064c8:	cbnz	w0, 4064f0 <ferror@plt+0x32d0>
  4064cc:	mov	x8, x22
  4064d0:	ldrb	w9, [x8, #1]!
  4064d4:	cbz	w9, 4064f0 <ferror@plt+0x32d0>
  4064d8:	cmp	w9, #0x22
  4064dc:	b.ne	4064e4 <ferror@plt+0x32c4>  // b.any
  4064e0:	add	x8, x22, #0x2
  4064e4:	ldrb	w9, [x8]
  4064e8:	cmp	w9, #0x0
  4064ec:	csel	x21, x20, x8, eq  // eq = none
  4064f0:	cbz	x21, 406508 <ferror@plt+0x32e8>
  4064f4:	mov	w2, #0x1                   	// #1
  4064f8:	mov	x0, x19
  4064fc:	mov	x1, x21
  406500:	bl	402b60 <setenv@plt>
  406504:	b	40650c <ferror@plt+0x32ec>
  406508:	mov	w0, #0xffffffff            	// #-1
  40650c:	ldp	x20, x19, [sp, #32]
  406510:	ldp	x22, x21, [sp, #16]
  406514:	ldp	x29, x30, [sp], #48
  406518:	ret
  40651c:	stp	x29, x30, [sp, #-32]!
  406520:	str	x19, [sp, #16]
  406524:	mov	x29, sp
  406528:	bl	402cd0 <open@plt>
  40652c:	mov	w19, w0
  406530:	cmn	w0, #0x1
  406534:	b.eq	406540 <ferror@plt+0x3320>  // b.none
  406538:	mov	w0, w19
  40653c:	bl	402e60 <close@plt>
  406540:	cmn	w19, #0x1
  406544:	ldr	x19, [sp, #16]
  406548:	csetm	w0, eq  // eq = none
  40654c:	ldp	x29, x30, [sp], #32
  406550:	ret
  406554:	stp	x29, x30, [sp, #-96]!
  406558:	stp	x28, x27, [sp, #16]
  40655c:	stp	x26, x25, [sp, #32]
  406560:	stp	x24, x23, [sp, #48]
  406564:	stp	x22, x21, [sp, #64]
  406568:	stp	x20, x19, [sp, #80]
  40656c:	mov	x29, sp
  406570:	sub	sp, sp, #0x2, lsl #12
  406574:	sub	sp, sp, #0xa0
  406578:	adrp	x8, 40b000 <ferror@plt+0x7de0>
  40657c:	add	x8, x8, #0x1a0
  406580:	ldr	q0, [x8]
  406584:	ldr	x8, [x8, #16]
  406588:	mov	x20, x0
  40658c:	adrp	x0, 40b000 <ferror@plt+0x7de0>
  406590:	mov	w19, w1
  406594:	add	x0, x0, #0x149
  406598:	mov	x1, xzr
  40659c:	stur	q0, [x29, #-32]
  4065a0:	stur	x8, [x29, #-16]
  4065a4:	bl	406438 <ferror@plt+0x3218>
  4065a8:	cbz	x0, 4065b8 <ferror@plt+0x3398>
  4065ac:	ldrb	w8, [x0]
  4065b0:	cbz	w8, 4067cc <ferror@plt+0x35ac>
  4065b4:	stp	x0, xzr, [x29, #-32]
  4065b8:	ldur	x24, [x29, #-32]
  4065bc:	cbz	x24, 4067cc <ferror@plt+0x35ac>
  4065c0:	mov	x26, xzr
  4065c4:	add	x27, sp, #0x80
  4065c8:	mov	w28, #0x28                  	// #40
  4065cc:	sub	x21, x29, #0x20
  4065d0:	ldrb	w8, [x24]
  4065d4:	cmp	w8, #0x2f
  4065d8:	b.ne	406674 <ferror@plt+0x3454>  // b.any
  4065dc:	mov	x1, sp
  4065e0:	mov	x0, x24
  4065e4:	bl	409670 <ferror@plt+0x6450>
  4065e8:	cbnz	w0, 40668c <ferror@plt+0x346c>
  4065ec:	ldr	x8, [sp, #48]
  4065f0:	cbz	x8, 406728 <ferror@plt+0x3508>
  4065f4:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4065f8:	mov	x0, x24
  4065fc:	add	x1, x1, #0x3ac
  406600:	bl	402ca0 <fopen@plt>
  406604:	cbz	x0, 40668c <ferror@plt+0x346c>
  406608:	mov	x24, x0
  40660c:	add	x0, sp, #0x80
  406610:	mov	w1, #0x2000                	// #8192
  406614:	mov	x2, x24
  406618:	bl	402b80 <fgets_unlocked@plt>
  40661c:	cbz	x0, 4067b4 <ferror@plt+0x3594>
  406620:	ldrb	w8, [sp, #128]
  406624:	cbz	w8, 406638 <ferror@plt+0x3418>
  406628:	add	x0, sp, #0x80
  40662c:	bl	402a40 <strlen@plt>
  406630:	add	x8, x0, x27
  406634:	sturb	wzr, [x8, #-1]
  406638:	ldrb	w8, [sp, #128]
  40663c:	add	x0, sp, #0x80
  406640:	cmp	w8, #0x2f
  406644:	csel	x8, x28, xzr, eq  // eq = none
  406648:	ldr	x1, [x20, x8]
  40664c:	bl	402ef0 <strcmp@plt>
  406650:	cmp	w0, #0x0
  406654:	cset	w22, ne  // ne = any
  406658:	cbz	w0, 4067b8 <ferror@plt+0x3598>
  40665c:	add	x0, sp, #0x80
  406660:	mov	w1, #0x2000                	// #8192
  406664:	mov	x2, x24
  406668:	bl	402b80 <fgets_unlocked@plt>
  40666c:	cbnz	x0, 406620 <ferror@plt+0x3400>
  406670:	b	4067b8 <ferror@plt+0x3598>
  406674:	ldr	x25, [x20, #32]
  406678:	mov	x0, x25
  40667c:	bl	402a40 <strlen@plt>
  406680:	add	x8, x0, #0xa
  406684:	cmp	x8, #0x2, lsl #12
  406688:	b.ls	4066ac <ferror@plt+0x348c>  // b.plast
  40668c:	mov	w22, #0x4                   	// #4
  406690:	orr	w8, w22, #0x4
  406694:	cmp	w8, #0x4
  406698:	b.ne	4067d0 <ferror@plt+0x35b0>  // b.any
  40669c:	add	x26, x26, #0x1
  4066a0:	ldr	x24, [x21, x26, lsl #3]
  4066a4:	cbnz	x24, 4065d0 <ferror@plt+0x33b0>
  4066a8:	b	4067cc <ferror@plt+0x35ac>
  4066ac:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4066b0:	add	x0, sp, #0x80
  4066b4:	add	x1, x1, #0x158
  4066b8:	mov	x2, x25
  4066bc:	mov	x3, x24
  4066c0:	bl	402b90 <sprintf@plt>
  4066c4:	cbz	w19, 4066f0 <ferror@plt+0x34d0>
  4066c8:	bl	402ba0 <getuid@plt>
  4066cc:	mov	w25, w0
  4066d0:	bl	402ae0 <getegid@plt>
  4066d4:	ldr	w1, [x20, #20]
  4066d8:	mov	w24, w0
  4066dc:	mov	w0, #0xffffffff            	// #-1
  4066e0:	bl	403010 <setregid@plt>
  4066e4:	cbz	w0, 406734 <ferror@plt+0x3514>
  4066e8:	mov	w22, wzr
  4066ec:	b	406758 <ferror@plt+0x3538>
  4066f0:	add	x0, sp, #0x80
  4066f4:	mov	w1, wzr
  4066f8:	bl	40651c <ferror@plt+0x32fc>
  4066fc:	cbz	w0, 4067a0 <ferror@plt+0x3580>
  406700:	cmn	w0, #0x1
  406704:	b.ne	406794 <ferror@plt+0x3574>  // b.any
  406708:	bl	403160 <__errno_location@plt>
  40670c:	ldr	w8, [x0]
  406710:	cmp	w8, #0xd
  406714:	b.ne	406794 <ferror@plt+0x3574>  // b.any
  406718:	mov	w23, #0xffffffff            	// #-1
  40671c:	mov	w22, #0x1                   	// #1
  406720:	cbnz	w22, 406690 <ferror@plt+0x3470>
  406724:	b	4067ac <ferror@plt+0x358c>
  406728:	mov	w22, #0x1                   	// #1
  40672c:	mov	w23, #0x1                   	// #1
  406730:	b	406690 <ferror@plt+0x3470>
  406734:	ldr	w1, [x20, #16]
  406738:	bl	402f70 <setreuid@plt>
  40673c:	mov	w22, wzr
  406740:	cbnz	w0, 406758 <ferror@plt+0x3538>
  406744:	add	x0, sp, #0x80
  406748:	mov	w1, wzr
  40674c:	bl	40651c <ferror@plt+0x32fc>
  406750:	cmp	w0, #0x0
  406754:	cset	w22, eq  // eq = none
  406758:	mov	w0, wzr
  40675c:	bl	402a10 <setuid@plt>
  406760:	cbnz	w0, 4067f8 <ferror@plt+0x35d8>
  406764:	mov	w0, w25
  406768:	mov	w1, wzr
  40676c:	bl	402f70 <setreuid@plt>
  406770:	cbnz	w0, 4067f8 <ferror@plt+0x35d8>
  406774:	mov	w0, #0xffffffff            	// #-1
  406778:	mov	w1, w24
  40677c:	bl	403010 <setregid@plt>
  406780:	cbnz	w0, 4067f8 <ferror@plt+0x35d8>
  406784:	cmp	w22, #0x0
  406788:	csinc	w23, w23, wzr, eq  // eq = none
  40678c:	cbnz	w22, 406690 <ferror@plt+0x3470>
  406790:	b	4067ac <ferror@plt+0x358c>
  406794:	mov	w22, wzr
  406798:	cbnz	w22, 406690 <ferror@plt+0x3470>
  40679c:	b	4067ac <ferror@plt+0x358c>
  4067a0:	mov	w22, #0x1                   	// #1
  4067a4:	mov	w23, #0x1                   	// #1
  4067a8:	cbnz	w22, 406690 <ferror@plt+0x3470>
  4067ac:	mov	w22, wzr
  4067b0:	b	406690 <ferror@plt+0x3470>
  4067b4:	mov	w22, #0x1                   	// #1
  4067b8:	mov	x0, x24
  4067bc:	bl	402c80 <fclose@plt>
  4067c0:	eor	w23, w22, #0x1
  4067c4:	mov	w22, #0x1                   	// #1
  4067c8:	b	406690 <ferror@plt+0x3470>
  4067cc:	mov	w23, wzr
  4067d0:	mov	w0, w23
  4067d4:	add	sp, sp, #0x2, lsl #12
  4067d8:	add	sp, sp, #0xa0
  4067dc:	ldp	x20, x19, [sp, #80]
  4067e0:	ldp	x22, x21, [sp, #64]
  4067e4:	ldp	x24, x23, [sp, #48]
  4067e8:	ldp	x26, x25, [sp, #32]
  4067ec:	ldp	x28, x27, [sp, #16]
  4067f0:	ldp	x29, x30, [sp], #96
  4067f4:	ret
  4067f8:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4067fc:	add	x1, x1, #0x15e
  406800:	mov	w2, #0x5                   	// #5
  406804:	mov	x0, xzr
  406808:	bl	4030f0 <dcgettext@plt>
  40680c:	mov	x1, x0
  406810:	mov	w0, #0x1                   	// #1
  406814:	bl	402a60 <syslog@plt>
  406818:	mov	w0, #0x1                   	// #1
  40681c:	bl	402a80 <exit@plt>
  406820:	stp	x29, x30, [sp, #-16]!
  406824:	mov	w0, #0x20                  	// #32
  406828:	mov	x29, sp
  40682c:	bl	402cc0 <malloc@plt>
  406830:	cbz	x0, 40683c <ferror@plt+0x361c>
  406834:	ldp	x29, x30, [sp], #16
  406838:	ret
  40683c:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  406840:	add	x1, x1, #0x2ae
  406844:	mov	w0, #0x1                   	// #1
  406848:	mov	w2, #0x20                  	// #32
  40684c:	bl	4031f0 <err@plt>
  406850:	stp	x29, x30, [sp, #-16]!
  406854:	mov	x29, sp
  406858:	cbz	x0, 40686c <ferror@plt+0x364c>
  40685c:	bl	402e20 <strdup@plt>
  406860:	cbz	x0, 40688c <ferror@plt+0x366c>
  406864:	ldp	x29, x30, [sp], #16
  406868:	ret
  40686c:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  406870:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  406874:	adrp	x3, 40a000 <ferror@plt+0x6de0>
  406878:	add	x0, x0, #0xeff
  40687c:	add	x1, x1, #0xf03
  406880:	add	x3, x3, #0xf16
  406884:	mov	w2, #0x4a                  	// #74
  406888:	bl	403150 <__assert_fail@plt>
  40688c:	adrp	x1, 40a000 <ferror@plt+0x6de0>
  406890:	add	x1, x1, #0xf32
  406894:	mov	w0, #0x1                   	// #1
  406898:	bl	4031f0 <err@plt>
  40689c:	stp	x29, x30, [sp, #-16]!
  4068a0:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  4068a4:	ldr	x8, [x8, #1408]
  4068a8:	mov	x29, sp
  4068ac:	cbz	x8, 4068c4 <ferror@plt+0x36a4>
  4068b0:	adrp	x9, 41c000 <ferror@plt+0x18de0>
  4068b4:	ldr	x0, [x9, #1416]
  4068b8:	blr	x8
  4068bc:	ldp	x29, x30, [sp], #16
  4068c0:	ret
  4068c4:	adrp	x0, 40b000 <ferror@plt+0x7de0>
  4068c8:	add	x0, x0, #0x18d
  4068cc:	bl	405fcc <ferror@plt+0x2dac>
  4068d0:	ldp	x29, x30, [sp], #16
  4068d4:	ret
  4068d8:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  4068dc:	str	w0, [x8, #1088]
  4068e0:	ret
  4068e4:	sub	sp, sp, #0x80
  4068e8:	stp	x29, x30, [sp, #32]
  4068ec:	stp	x28, x27, [sp, #48]
  4068f0:	stp	x26, x25, [sp, #64]
  4068f4:	stp	x24, x23, [sp, #80]
  4068f8:	stp	x22, x21, [sp, #96]
  4068fc:	stp	x20, x19, [sp, #112]
  406900:	add	x29, sp, #0x20
  406904:	str	xzr, [x1]
  406908:	cbz	x0, 406944 <ferror@plt+0x3724>
  40690c:	ldrb	w8, [x0]
  406910:	mov	x21, x0
  406914:	cbz	w8, 406944 <ferror@plt+0x3724>
  406918:	mov	x20, x2
  40691c:	mov	x19, x1
  406920:	bl	402f20 <__ctype_b_loc@plt>
  406924:	ldr	x8, [x0]
  406928:	mov	x23, x0
  40692c:	mov	x9, x21
  406930:	ldrb	w10, [x9], #1
  406934:	ldrh	w11, [x8, x10, lsl #1]
  406938:	tbnz	w11, #13, 406930 <ferror@plt+0x3710>
  40693c:	cmp	w10, #0x2d
  406940:	b.ne	40695c <ferror@plt+0x373c>  // b.any
  406944:	mov	w21, #0xffffffea            	// #-22
  406948:	tbz	w21, #31, 406b88 <ferror@plt+0x3968>
  40694c:	neg	w19, w21
  406950:	bl	403160 <__errno_location@plt>
  406954:	str	w19, [x0]
  406958:	b	406b88 <ferror@plt+0x3968>
  40695c:	bl	403160 <__errno_location@plt>
  406960:	mov	x25, x0
  406964:	str	wzr, [x0]
  406968:	sub	x1, x29, #0x8
  40696c:	mov	x0, x21
  406970:	mov	w2, wzr
  406974:	stur	xzr, [x29, #-8]
  406978:	bl	402e90 <strtoumax@plt>
  40697c:	ldur	x24, [x29, #-8]
  406980:	str	x0, [sp, #16]
  406984:	cmp	x24, x21
  406988:	b.eq	4069a0 <ferror@plt+0x3780>  // b.none
  40698c:	add	x8, x0, #0x1
  406990:	cmp	x8, #0x1
  406994:	b.hi	4069b8 <ferror@plt+0x3798>  // b.pmore
  406998:	ldr	w8, [x25]
  40699c:	cbz	w8, 4069b8 <ferror@plt+0x3798>
  4069a0:	ldr	w8, [x25]
  4069a4:	mov	w9, #0xffffffea            	// #-22
  4069a8:	cmp	w8, #0x0
  4069ac:	csneg	w21, w9, w8, eq  // eq = none
  4069b0:	tbz	w21, #31, 406b88 <ferror@plt+0x3968>
  4069b4:	b	40694c <ferror@plt+0x372c>
  4069b8:	cbz	x24, 406b78 <ferror@plt+0x3958>
  4069bc:	ldrb	w8, [x24]
  4069c0:	cbz	w8, 406b78 <ferror@plt+0x3958>
  4069c4:	mov	w28, wzr
  4069c8:	mov	w21, wzr
  4069cc:	mov	x22, xzr
  4069d0:	b	4069e8 <ferror@plt+0x37c8>
  4069d4:	mov	x27, xzr
  4069d8:	cbz	x22, 406a70 <ferror@plt+0x3850>
  4069dc:	mov	w21, #0xffffffea            	// #-22
  4069e0:	mov	w8, wzr
  4069e4:	tbz	wzr, #0, 406b84 <ferror@plt+0x3964>
  4069e8:	ldrb	w8, [x24, #1]
  4069ec:	cmp	w8, #0x61
  4069f0:	b.le	406a30 <ferror@plt+0x3810>
  4069f4:	cmp	w8, #0x62
  4069f8:	b.eq	406a38 <ferror@plt+0x3818>  // b.none
  4069fc:	cmp	w8, #0x69
  406a00:	b.ne	406a44 <ferror@plt+0x3824>  // b.any
  406a04:	ldrb	w9, [x24, #2]
  406a08:	orr	w9, w9, #0x20
  406a0c:	cmp	w9, #0x62
  406a10:	b.ne	406a1c <ferror@plt+0x37fc>  // b.any
  406a14:	ldrb	w9, [x24, #3]
  406a18:	cbz	w9, 406bac <ferror@plt+0x398c>
  406a1c:	cmp	w8, #0x42
  406a20:	b.eq	406a38 <ferror@plt+0x3818>  // b.none
  406a24:	cmp	w8, #0x62
  406a28:	b.ne	406a40 <ferror@plt+0x3820>  // b.any
  406a2c:	b	406a38 <ferror@plt+0x3818>
  406a30:	cmp	w8, #0x42
  406a34:	b.ne	406a40 <ferror@plt+0x3820>  // b.any
  406a38:	ldrb	w9, [x24, #2]
  406a3c:	cbz	w9, 406bb4 <ferror@plt+0x3994>
  406a40:	cbz	w8, 406bac <ferror@plt+0x398c>
  406a44:	bl	402c50 <localeconv@plt>
  406a48:	cbz	x0, 406a58 <ferror@plt+0x3838>
  406a4c:	ldr	x26, [x0]
  406a50:	cbnz	x26, 406a60 <ferror@plt+0x3840>
  406a54:	b	4069d4 <ferror@plt+0x37b4>
  406a58:	mov	x26, xzr
  406a5c:	cbz	x26, 4069d4 <ferror@plt+0x37b4>
  406a60:	mov	x0, x26
  406a64:	bl	402a40 <strlen@plt>
  406a68:	mov	x27, x0
  406a6c:	cbnz	x22, 4069dc <ferror@plt+0x37bc>
  406a70:	mov	w8, wzr
  406a74:	cbz	x26, 406af0 <ferror@plt+0x38d0>
  406a78:	ldrb	w9, [x24]
  406a7c:	cbz	w9, 406afc <ferror@plt+0x38dc>
  406a80:	mov	x0, x26
  406a84:	mov	x1, x24
  406a88:	mov	x2, x27
  406a8c:	bl	402ce0 <strncmp@plt>
  406a90:	cbnz	w0, 4069dc <ferror@plt+0x37bc>
  406a94:	add	x24, x24, x27
  406a98:	ldrb	w8, [x24]
  406a9c:	cmp	w8, #0x30
  406aa0:	b.ne	406ab4 <ferror@plt+0x3894>  // b.any
  406aa4:	ldrb	w8, [x24, #1]!
  406aa8:	add	w28, w28, #0x1
  406aac:	cmp	w8, #0x30
  406ab0:	b.eq	406aa4 <ferror@plt+0x3884>  // b.none
  406ab4:	ldr	x9, [x23]
  406ab8:	sxtb	x8, w8
  406abc:	ldrh	w8, [x9, x8, lsl #1]
  406ac0:	tbnz	w8, #11, 406b08 <ferror@plt+0x38e8>
  406ac4:	mov	x22, xzr
  406ac8:	stur	x24, [x29, #-8]
  406acc:	cbz	x22, 406ae0 <ferror@plt+0x38c0>
  406ad0:	ldur	x8, [x29, #-8]
  406ad4:	cbz	x8, 406b60 <ferror@plt+0x3940>
  406ad8:	ldrb	w8, [x8]
  406adc:	cbz	w8, 406b6c <ferror@plt+0x394c>
  406ae0:	ldur	x24, [x29, #-8]
  406ae4:	mov	w8, #0x1                   	// #1
  406ae8:	tbnz	w8, #0, 4069e8 <ferror@plt+0x37c8>
  406aec:	b	406b84 <ferror@plt+0x3964>
  406af0:	mov	w21, #0xffffffea            	// #-22
  406af4:	tbnz	w8, #0, 4069e8 <ferror@plt+0x37c8>
  406af8:	b	406b84 <ferror@plt+0x3964>
  406afc:	mov	w21, #0xffffffea            	// #-22
  406b00:	tbnz	w8, #0, 4069e8 <ferror@plt+0x37c8>
  406b04:	b	406b84 <ferror@plt+0x3964>
  406b08:	sub	x1, x29, #0x8
  406b0c:	mov	x0, x24
  406b10:	mov	w2, wzr
  406b14:	str	wzr, [x25]
  406b18:	stur	xzr, [x29, #-8]
  406b1c:	bl	402e90 <strtoumax@plt>
  406b20:	ldur	x8, [x29, #-8]
  406b24:	mov	x22, x0
  406b28:	cmp	x8, x24
  406b2c:	b.eq	406b44 <ferror@plt+0x3924>  // b.none
  406b30:	add	x8, x22, #0x1
  406b34:	cmp	x8, #0x1
  406b38:	b.hi	406acc <ferror@plt+0x38ac>  // b.pmore
  406b3c:	ldr	w8, [x25]
  406b40:	cbz	w8, 406acc <ferror@plt+0x38ac>
  406b44:	ldr	w9, [x25]
  406b48:	mov	w10, #0xffffffea            	// #-22
  406b4c:	mov	w8, wzr
  406b50:	cmp	w9, #0x0
  406b54:	csneg	w21, w10, w9, eq  // eq = none
  406b58:	tbnz	w8, #0, 4069e8 <ferror@plt+0x37c8>
  406b5c:	b	406b84 <ferror@plt+0x3964>
  406b60:	mov	w21, #0xffffffea            	// #-22
  406b64:	tbnz	w8, #0, 4069e8 <ferror@plt+0x37c8>
  406b68:	b	406b84 <ferror@plt+0x3964>
  406b6c:	mov	w21, #0xffffffea            	// #-22
  406b70:	tbnz	w8, #0, 4069e8 <ferror@plt+0x37c8>
  406b74:	b	406b84 <ferror@plt+0x3964>
  406b78:	mov	w21, wzr
  406b7c:	ldr	x8, [sp, #16]
  406b80:	str	x8, [x19]
  406b84:	tbnz	w21, #31, 40694c <ferror@plt+0x372c>
  406b88:	mov	w0, w21
  406b8c:	ldp	x20, x19, [sp, #112]
  406b90:	ldp	x22, x21, [sp, #96]
  406b94:	ldp	x24, x23, [sp, #80]
  406b98:	ldp	x26, x25, [sp, #64]
  406b9c:	ldp	x28, x27, [sp, #48]
  406ba0:	ldp	x29, x30, [sp, #32]
  406ba4:	add	sp, sp, #0x80
  406ba8:	ret
  406bac:	mov	w23, #0x400                 	// #1024
  406bb0:	b	406bb8 <ferror@plt+0x3998>
  406bb4:	mov	w23, #0x3e8                 	// #1000
  406bb8:	ldrsb	w24, [x24]
  406bbc:	adrp	x21, 40b000 <ferror@plt+0x7de0>
  406bc0:	add	x21, x21, #0x1c4
  406bc4:	mov	w2, #0x9                   	// #9
  406bc8:	mov	x0, x21
  406bcc:	mov	w1, w24
  406bd0:	bl	4030b0 <memchr@plt>
  406bd4:	cbnz	x0, 406bf4 <ferror@plt+0x39d4>
  406bd8:	adrp	x21, 40b000 <ferror@plt+0x7de0>
  406bdc:	add	x21, x21, #0x1cd
  406be0:	mov	w2, #0x9                   	// #9
  406be4:	mov	x0, x21
  406be8:	mov	w1, w24
  406bec:	bl	4030b0 <memchr@plt>
  406bf0:	cbz	x0, 406944 <ferror@plt+0x3724>
  406bf4:	sub	w8, w0, w21
  406bf8:	add	w24, w8, #0x1
  406bfc:	add	x0, sp, #0x10
  406c00:	mov	w1, w23
  406c04:	mov	w2, w24
  406c08:	bl	406cc8 <ferror@plt+0x3aa8>
  406c0c:	mov	w21, w0
  406c10:	cbz	x20, 406c18 <ferror@plt+0x39f8>
  406c14:	str	w24, [x20]
  406c18:	cbz	x22, 406b7c <ferror@plt+0x395c>
  406c1c:	cbz	w24, 406b7c <ferror@plt+0x395c>
  406c20:	mov	w8, #0x1                   	// #1
  406c24:	add	x0, sp, #0x8
  406c28:	mov	w1, w23
  406c2c:	mov	w2, w24
  406c30:	str	x8, [sp, #8]
  406c34:	bl	406cc8 <ferror@plt+0x3aa8>
  406c38:	mov	w8, #0xa                   	// #10
  406c3c:	cmp	x22, #0xb
  406c40:	b.cc	406c54 <ferror@plt+0x3a34>  // b.lo, b.ul, b.last
  406c44:	add	x8, x8, x8, lsl #2
  406c48:	lsl	x8, x8, #1
  406c4c:	cmp	x8, x22
  406c50:	b.cc	406c44 <ferror@plt+0x3a24>  // b.lo, b.ul, b.last
  406c54:	cmp	w28, #0x1
  406c58:	b.lt	406c6c <ferror@plt+0x3a4c>  // b.tstop
  406c5c:	add	x8, x8, x8, lsl #2
  406c60:	subs	w28, w28, #0x1
  406c64:	lsl	x8, x8, #1
  406c68:	b.ne	406c5c <ferror@plt+0x3a3c>  // b.any
  406c6c:	ldp	x10, x9, [sp, #8]
  406c70:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  406c74:	mov	w13, #0x1                   	// #1
  406c78:	movk	x11, #0xcccd
  406c7c:	mov	w12, #0xa                   	// #10
  406c80:	b	406c94 <ferror@plt+0x3a74>
  406c84:	cmp	x22, #0x9
  406c88:	mov	x22, x14
  406c8c:	mov	x13, x15
  406c90:	b.ls	406cc0 <ferror@plt+0x3aa0>  // b.plast
  406c94:	umulh	x14, x22, x11
  406c98:	lsr	x14, x14, #3
  406c9c:	add	x15, x13, x13, lsl #2
  406ca0:	msub	x16, x14, x12, x22
  406ca4:	lsl	x15, x15, #1
  406ca8:	cbz	x16, 406c84 <ferror@plt+0x3a64>
  406cac:	udiv	x13, x8, x13
  406cb0:	udiv	x13, x13, x16
  406cb4:	udiv	x13, x10, x13
  406cb8:	add	x9, x9, x13
  406cbc:	b	406c84 <ferror@plt+0x3a64>
  406cc0:	str	x9, [sp, #16]
  406cc4:	b	406b7c <ferror@plt+0x395c>
  406cc8:	cbz	w2, 406cf0 <ferror@plt+0x3ad0>
  406ccc:	sxtw	x8, w1
  406cd0:	ldr	x9, [x0]
  406cd4:	umulh	x10, x8, x9
  406cd8:	cmp	xzr, x10
  406cdc:	b.ne	406cf8 <ferror@plt+0x3ad8>  // b.any
  406ce0:	sub	w2, w2, #0x1
  406ce4:	mul	x9, x9, x8
  406ce8:	str	x9, [x0]
  406cec:	cbnz	w2, 406cd0 <ferror@plt+0x3ab0>
  406cf0:	mov	w0, wzr
  406cf4:	ret
  406cf8:	mov	w0, #0xffffffde            	// #-34
  406cfc:	ret
  406d00:	stp	x29, x30, [sp, #-16]!
  406d04:	mov	x2, xzr
  406d08:	mov	x29, sp
  406d0c:	bl	4068e4 <ferror@plt+0x36c4>
  406d10:	ldp	x29, x30, [sp], #16
  406d14:	ret
  406d18:	stp	x29, x30, [sp, #-48]!
  406d1c:	stp	x22, x21, [sp, #16]
  406d20:	stp	x20, x19, [sp, #32]
  406d24:	mov	x20, x1
  406d28:	mov	x19, x0
  406d2c:	mov	x21, x0
  406d30:	mov	x29, sp
  406d34:	cbz	x0, 406d64 <ferror@plt+0x3b44>
  406d38:	ldrb	w22, [x19]
  406d3c:	mov	x21, x19
  406d40:	cbz	w22, 406d64 <ferror@plt+0x3b44>
  406d44:	mov	x21, x19
  406d48:	bl	402f20 <__ctype_b_loc@plt>
  406d4c:	ldr	x8, [x0]
  406d50:	and	x9, x22, #0xff
  406d54:	ldrh	w8, [x8, x9, lsl #1]
  406d58:	tbz	w8, #11, 406d64 <ferror@plt+0x3b44>
  406d5c:	ldrb	w22, [x21, #1]!
  406d60:	cbnz	w22, 406d48 <ferror@plt+0x3b28>
  406d64:	cbz	x20, 406d6c <ferror@plt+0x3b4c>
  406d68:	str	x21, [x20]
  406d6c:	cmp	x21, x19
  406d70:	b.ls	406d84 <ferror@plt+0x3b64>  // b.plast
  406d74:	ldrb	w8, [x21]
  406d78:	cmp	w8, #0x0
  406d7c:	cset	w0, eq  // eq = none
  406d80:	b	406d88 <ferror@plt+0x3b68>
  406d84:	mov	w0, wzr
  406d88:	ldp	x20, x19, [sp, #32]
  406d8c:	ldp	x22, x21, [sp, #16]
  406d90:	ldp	x29, x30, [sp], #48
  406d94:	ret
  406d98:	stp	x29, x30, [sp, #-48]!
  406d9c:	stp	x22, x21, [sp, #16]
  406da0:	stp	x20, x19, [sp, #32]
  406da4:	mov	x20, x1
  406da8:	mov	x19, x0
  406dac:	mov	x21, x0
  406db0:	mov	x29, sp
  406db4:	cbz	x0, 406de4 <ferror@plt+0x3bc4>
  406db8:	ldrb	w22, [x19]
  406dbc:	mov	x21, x19
  406dc0:	cbz	w22, 406de4 <ferror@plt+0x3bc4>
  406dc4:	mov	x21, x19
  406dc8:	bl	402f20 <__ctype_b_loc@plt>
  406dcc:	ldr	x8, [x0]
  406dd0:	and	x9, x22, #0xff
  406dd4:	ldrh	w8, [x8, x9, lsl #1]
  406dd8:	tbz	w8, #12, 406de4 <ferror@plt+0x3bc4>
  406ddc:	ldrb	w22, [x21, #1]!
  406de0:	cbnz	w22, 406dc8 <ferror@plt+0x3ba8>
  406de4:	cbz	x20, 406dec <ferror@plt+0x3bcc>
  406de8:	str	x21, [x20]
  406dec:	cmp	x21, x19
  406df0:	b.ls	406e04 <ferror@plt+0x3be4>  // b.plast
  406df4:	ldrb	w8, [x21]
  406df8:	cmp	w8, #0x0
  406dfc:	cset	w0, eq  // eq = none
  406e00:	b	406e08 <ferror@plt+0x3be8>
  406e04:	mov	w0, wzr
  406e08:	ldp	x20, x19, [sp, #32]
  406e0c:	ldp	x22, x21, [sp, #16]
  406e10:	ldp	x29, x30, [sp], #48
  406e14:	ret
  406e18:	sub	sp, sp, #0x100
  406e1c:	stp	x29, x30, [sp, #208]
  406e20:	add	x29, sp, #0xd0
  406e24:	mov	x8, #0xffffffffffffffd0    	// #-48
  406e28:	mov	x9, sp
  406e2c:	sub	x10, x29, #0x50
  406e30:	stp	x22, x21, [sp, #224]
  406e34:	stp	x20, x19, [sp, #240]
  406e38:	mov	x20, x1
  406e3c:	mov	x19, x0
  406e40:	movk	x8, #0xff80, lsl #32
  406e44:	add	x11, x29, #0x30
  406e48:	add	x9, x9, #0x80
  406e4c:	add	x22, x10, #0x30
  406e50:	stp	x2, x3, [x29, #-80]
  406e54:	stp	x4, x5, [x29, #-64]
  406e58:	stp	x6, x7, [x29, #-48]
  406e5c:	stp	q1, q2, [sp, #16]
  406e60:	stp	q3, q4, [sp, #48]
  406e64:	str	q0, [sp]
  406e68:	stp	q5, q6, [sp, #80]
  406e6c:	str	q7, [sp, #112]
  406e70:	stp	x9, x8, [x29, #-16]
  406e74:	stp	x11, x22, [x29, #-32]
  406e78:	ldursw	x8, [x29, #-8]
  406e7c:	tbz	w8, #31, 406e90 <ferror@plt+0x3c70>
  406e80:	add	w9, w8, #0x8
  406e84:	cmp	w9, #0x0
  406e88:	stur	w9, [x29, #-8]
  406e8c:	b.le	406ef0 <ferror@plt+0x3cd0>
  406e90:	ldur	x8, [x29, #-32]
  406e94:	add	x9, x8, #0x8
  406e98:	stur	x9, [x29, #-32]
  406e9c:	ldr	x1, [x8]
  406ea0:	cbz	x1, 406f0c <ferror@plt+0x3cec>
  406ea4:	ldursw	x8, [x29, #-8]
  406ea8:	tbz	w8, #31, 406ebc <ferror@plt+0x3c9c>
  406eac:	add	w9, w8, #0x8
  406eb0:	cmp	w9, #0x0
  406eb4:	stur	w9, [x29, #-8]
  406eb8:	b.le	406f00 <ferror@plt+0x3ce0>
  406ebc:	ldur	x8, [x29, #-32]
  406ec0:	add	x9, x8, #0x8
  406ec4:	stur	x9, [x29, #-32]
  406ec8:	ldr	x21, [x8]
  406ecc:	cbz	x21, 406f0c <ferror@plt+0x3cec>
  406ed0:	mov	x0, x19
  406ed4:	bl	402ef0 <strcmp@plt>
  406ed8:	cbz	w0, 406f28 <ferror@plt+0x3d08>
  406edc:	mov	x0, x19
  406ee0:	mov	x1, x21
  406ee4:	bl	402ef0 <strcmp@plt>
  406ee8:	cbnz	w0, 406e78 <ferror@plt+0x3c58>
  406eec:	b	406f2c <ferror@plt+0x3d0c>
  406ef0:	add	x8, x22, x8
  406ef4:	ldr	x1, [x8]
  406ef8:	cbnz	x1, 406ea4 <ferror@plt+0x3c84>
  406efc:	b	406f0c <ferror@plt+0x3cec>
  406f00:	add	x8, x22, x8
  406f04:	ldr	x21, [x8]
  406f08:	cbnz	x21, 406ed0 <ferror@plt+0x3cb0>
  406f0c:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  406f10:	ldr	w0, [x8, #1088]
  406f14:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  406f18:	add	x1, x1, #0x1d6
  406f1c:	mov	x2, x20
  406f20:	mov	x3, x19
  406f24:	bl	403110 <errx@plt>
  406f28:	mov	w0, #0x1                   	// #1
  406f2c:	ldp	x20, x19, [sp, #240]
  406f30:	ldp	x22, x21, [sp, #224]
  406f34:	ldp	x29, x30, [sp, #208]
  406f38:	add	sp, sp, #0x100
  406f3c:	ret
  406f40:	cbz	x1, 406f64 <ferror@plt+0x3d44>
  406f44:	sxtb	w8, w2
  406f48:	ldrsb	w9, [x0]
  406f4c:	cbz	w9, 406f64 <ferror@plt+0x3d44>
  406f50:	cmp	w8, w9
  406f54:	b.eq	406f68 <ferror@plt+0x3d48>  // b.none
  406f58:	sub	x1, x1, #0x1
  406f5c:	add	x0, x0, #0x1
  406f60:	cbnz	x1, 406f48 <ferror@plt+0x3d28>
  406f64:	mov	x0, xzr
  406f68:	ret
  406f6c:	stp	x29, x30, [sp, #-32]!
  406f70:	stp	x20, x19, [sp, #16]
  406f74:	mov	x29, sp
  406f78:	mov	x20, x1
  406f7c:	mov	x19, x0
  406f80:	bl	406fc0 <ferror@plt+0x3da0>
  406f84:	cmp	w0, w0, sxth
  406f88:	b.ne	406f98 <ferror@plt+0x3d78>  // b.any
  406f8c:	ldp	x20, x19, [sp, #16]
  406f90:	ldp	x29, x30, [sp], #32
  406f94:	ret
  406f98:	bl	403160 <__errno_location@plt>
  406f9c:	mov	w8, #0x22                  	// #34
  406fa0:	str	w8, [x0]
  406fa4:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  406fa8:	ldr	w0, [x8, #1088]
  406fac:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  406fb0:	add	x1, x1, #0x1d6
  406fb4:	mov	x2, x20
  406fb8:	mov	x3, x19
  406fbc:	bl	4031f0 <err@plt>
  406fc0:	stp	x29, x30, [sp, #-32]!
  406fc4:	stp	x20, x19, [sp, #16]
  406fc8:	mov	x29, sp
  406fcc:	mov	x20, x1
  406fd0:	mov	x19, x0
  406fd4:	bl	407098 <ferror@plt+0x3e78>
  406fd8:	cmp	x0, w0, sxtw
  406fdc:	b.ne	406fec <ferror@plt+0x3dcc>  // b.any
  406fe0:	ldp	x20, x19, [sp, #16]
  406fe4:	ldp	x29, x30, [sp], #32
  406fe8:	ret
  406fec:	bl	403160 <__errno_location@plt>
  406ff0:	mov	w8, #0x22                  	// #34
  406ff4:	str	w8, [x0]
  406ff8:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  406ffc:	ldr	w0, [x8, #1088]
  407000:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  407004:	add	x1, x1, #0x1d6
  407008:	mov	x2, x20
  40700c:	mov	x3, x19
  407010:	bl	4031f0 <err@plt>
  407014:	stp	x29, x30, [sp, #-16]!
  407018:	mov	w2, #0xa                   	// #10
  40701c:	mov	x29, sp
  407020:	bl	40702c <ferror@plt+0x3e0c>
  407024:	ldp	x29, x30, [sp], #16
  407028:	ret
  40702c:	stp	x29, x30, [sp, #-32]!
  407030:	stp	x20, x19, [sp, #16]
  407034:	mov	x29, sp
  407038:	mov	x20, x1
  40703c:	mov	x19, x0
  407040:	bl	407150 <ferror@plt+0x3f30>
  407044:	cmp	w0, #0x10, lsl #12
  407048:	b.cs	407058 <ferror@plt+0x3e38>  // b.hs, b.nlast
  40704c:	ldp	x20, x19, [sp, #16]
  407050:	ldp	x29, x30, [sp], #32
  407054:	ret
  407058:	bl	403160 <__errno_location@plt>
  40705c:	mov	w8, #0x22                  	// #34
  407060:	str	w8, [x0]
  407064:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  407068:	ldr	w0, [x8, #1088]
  40706c:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  407070:	add	x1, x1, #0x1d6
  407074:	mov	x2, x20
  407078:	mov	x3, x19
  40707c:	bl	4031f0 <err@plt>
  407080:	stp	x29, x30, [sp, #-16]!
  407084:	mov	w2, #0x10                  	// #16
  407088:	mov	x29, sp
  40708c:	bl	40702c <ferror@plt+0x3e0c>
  407090:	ldp	x29, x30, [sp], #16
  407094:	ret
  407098:	stp	x29, x30, [sp, #-48]!
  40709c:	mov	x29, sp
  4070a0:	str	x21, [sp, #16]
  4070a4:	stp	x20, x19, [sp, #32]
  4070a8:	mov	x20, x1
  4070ac:	mov	x19, x0
  4070b0:	str	xzr, [x29, #24]
  4070b4:	bl	403160 <__errno_location@plt>
  4070b8:	mov	x21, x0
  4070bc:	str	wzr, [x0]
  4070c0:	cbz	x19, 40710c <ferror@plt+0x3eec>
  4070c4:	ldrb	w8, [x19]
  4070c8:	cbz	w8, 40710c <ferror@plt+0x3eec>
  4070cc:	add	x1, x29, #0x18
  4070d0:	mov	w2, #0xa                   	// #10
  4070d4:	mov	x0, x19
  4070d8:	bl	402ad0 <strtoimax@plt>
  4070dc:	ldr	w8, [x21]
  4070e0:	cbnz	w8, 40710c <ferror@plt+0x3eec>
  4070e4:	ldr	x8, [x29, #24]
  4070e8:	cmp	x8, x19
  4070ec:	b.eq	40710c <ferror@plt+0x3eec>  // b.none
  4070f0:	cbz	x8, 4070fc <ferror@plt+0x3edc>
  4070f4:	ldrb	w8, [x8]
  4070f8:	cbnz	w8, 40710c <ferror@plt+0x3eec>
  4070fc:	ldp	x20, x19, [sp, #32]
  407100:	ldr	x21, [sp, #16]
  407104:	ldp	x29, x30, [sp], #48
  407108:	ret
  40710c:	ldr	w8, [x21]
  407110:	adrp	x9, 41c000 <ferror@plt+0x18de0>
  407114:	ldr	w0, [x9, #1088]
  407118:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  40711c:	add	x1, x1, #0x1d6
  407120:	mov	x2, x20
  407124:	mov	x3, x19
  407128:	cmp	w8, #0x22
  40712c:	b.ne	407134 <ferror@plt+0x3f14>  // b.any
  407130:	bl	4031f0 <err@plt>
  407134:	bl	403110 <errx@plt>
  407138:	stp	x29, x30, [sp, #-16]!
  40713c:	mov	w2, #0xa                   	// #10
  407140:	mov	x29, sp
  407144:	bl	407150 <ferror@plt+0x3f30>
  407148:	ldp	x29, x30, [sp], #16
  40714c:	ret
  407150:	stp	x29, x30, [sp, #-32]!
  407154:	stp	x20, x19, [sp, #16]
  407158:	mov	x29, sp
  40715c:	mov	x20, x1
  407160:	mov	x19, x0
  407164:	bl	4071d4 <ferror@plt+0x3fb4>
  407168:	lsr	x8, x0, #32
  40716c:	cbnz	x8, 40717c <ferror@plt+0x3f5c>
  407170:	ldp	x20, x19, [sp, #16]
  407174:	ldp	x29, x30, [sp], #32
  407178:	ret
  40717c:	bl	403160 <__errno_location@plt>
  407180:	mov	w8, #0x22                  	// #34
  407184:	str	w8, [x0]
  407188:	adrp	x8, 41c000 <ferror@plt+0x18de0>
  40718c:	ldr	w0, [x8, #1088]
  407190:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  407194:	add	x1, x1, #0x1d6
  407198:	mov	x2, x20
  40719c:	mov	x3, x19
  4071a0:	bl	4031f0 <err@plt>
  4071a4:	stp	x29, x30, [sp, #-16]!
  4071a8:	mov	w2, #0x10                  	// #16
  4071ac:	mov	x29, sp
  4071b0:	bl	407150 <ferror@plt+0x3f30>
  4071b4:	ldp	x29, x30, [sp], #16
  4071b8:	ret
  4071bc:	stp	x29, x30, [sp, #-16]!
  4071c0:	mov	w2, #0xa                   	// #10
  4071c4:	mov	x29, sp
  4071c8:	bl	4071d4 <ferror@plt+0x3fb4>
  4071cc:	ldp	x29, x30, [sp], #16
  4071d0:	ret
  4071d4:	sub	sp, sp, #0x40
  4071d8:	stp	x29, x30, [sp, #16]
  4071dc:	stp	x22, x21, [sp, #32]
  4071e0:	stp	x20, x19, [sp, #48]
  4071e4:	add	x29, sp, #0x10
  4071e8:	mov	w22, w2
  4071ec:	mov	x20, x1
  4071f0:	mov	x19, x0
  4071f4:	str	xzr, [sp, #8]
  4071f8:	bl	403160 <__errno_location@plt>
  4071fc:	mov	x21, x0
  407200:	str	wzr, [x0]
  407204:	cbz	x19, 407254 <ferror@plt+0x4034>
  407208:	ldrb	w8, [x19]
  40720c:	cbz	w8, 407254 <ferror@plt+0x4034>
  407210:	add	x1, sp, #0x8
  407214:	mov	x0, x19
  407218:	mov	w2, w22
  40721c:	bl	402e90 <strtoumax@plt>
  407220:	ldr	w8, [x21]
  407224:	cbnz	w8, 407254 <ferror@plt+0x4034>
  407228:	ldr	x8, [sp, #8]
  40722c:	cmp	x8, x19
  407230:	b.eq	407254 <ferror@plt+0x4034>  // b.none
  407234:	cbz	x8, 407240 <ferror@plt+0x4020>
  407238:	ldrb	w8, [x8]
  40723c:	cbnz	w8, 407254 <ferror@plt+0x4034>
  407240:	ldp	x20, x19, [sp, #48]
  407244:	ldp	x22, x21, [sp, #32]
  407248:	ldp	x29, x30, [sp, #16]
  40724c:	add	sp, sp, #0x40
  407250:	ret
  407254:	ldr	w8, [x21]
  407258:	adrp	x9, 41c000 <ferror@plt+0x18de0>
  40725c:	ldr	w0, [x9, #1088]
  407260:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  407264:	add	x1, x1, #0x1d6
  407268:	mov	x2, x20
  40726c:	mov	x3, x19
  407270:	cmp	w8, #0x22
  407274:	b.ne	40727c <ferror@plt+0x405c>  // b.any
  407278:	bl	4031f0 <err@plt>
  40727c:	bl	403110 <errx@plt>
  407280:	stp	x29, x30, [sp, #-16]!
  407284:	mov	w2, #0x10                  	// #16
  407288:	mov	x29, sp
  40728c:	bl	4071d4 <ferror@plt+0x3fb4>
  407290:	ldp	x29, x30, [sp], #16
  407294:	ret
  407298:	stp	x29, x30, [sp, #-48]!
  40729c:	mov	x29, sp
  4072a0:	str	x21, [sp, #16]
  4072a4:	stp	x20, x19, [sp, #32]
  4072a8:	mov	x20, x1
  4072ac:	mov	x19, x0
  4072b0:	str	xzr, [x29, #24]
  4072b4:	bl	403160 <__errno_location@plt>
  4072b8:	mov	x21, x0
  4072bc:	str	wzr, [x0]
  4072c0:	cbz	x19, 407308 <ferror@plt+0x40e8>
  4072c4:	ldrb	w8, [x19]
  4072c8:	cbz	w8, 407308 <ferror@plt+0x40e8>
  4072cc:	add	x1, x29, #0x18
  4072d0:	mov	x0, x19
  4072d4:	bl	402b00 <strtod@plt>
  4072d8:	ldr	w8, [x21]
  4072dc:	cbnz	w8, 407308 <ferror@plt+0x40e8>
  4072e0:	ldr	x8, [x29, #24]
  4072e4:	cmp	x8, x19
  4072e8:	b.eq	407308 <ferror@plt+0x40e8>  // b.none
  4072ec:	cbz	x8, 4072f8 <ferror@plt+0x40d8>
  4072f0:	ldrb	w8, [x8]
  4072f4:	cbnz	w8, 407308 <ferror@plt+0x40e8>
  4072f8:	ldp	x20, x19, [sp, #32]
  4072fc:	ldr	x21, [sp, #16]
  407300:	ldp	x29, x30, [sp], #48
  407304:	ret
  407308:	ldr	w8, [x21]
  40730c:	adrp	x9, 41c000 <ferror@plt+0x18de0>
  407310:	ldr	w0, [x9, #1088]
  407314:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  407318:	add	x1, x1, #0x1d6
  40731c:	mov	x2, x20
  407320:	mov	x3, x19
  407324:	cmp	w8, #0x22
  407328:	b.ne	407330 <ferror@plt+0x4110>  // b.any
  40732c:	bl	4031f0 <err@plt>
  407330:	bl	403110 <errx@plt>
  407334:	stp	x29, x30, [sp, #-48]!
  407338:	mov	x29, sp
  40733c:	str	x21, [sp, #16]
  407340:	stp	x20, x19, [sp, #32]
  407344:	mov	x20, x1
  407348:	mov	x19, x0
  40734c:	str	xzr, [x29, #24]
  407350:	bl	403160 <__errno_location@plt>
  407354:	mov	x21, x0
  407358:	str	wzr, [x0]
  40735c:	cbz	x19, 4073a8 <ferror@plt+0x4188>
  407360:	ldrb	w8, [x19]
  407364:	cbz	w8, 4073a8 <ferror@plt+0x4188>
  407368:	add	x1, x29, #0x18
  40736c:	mov	w2, #0xa                   	// #10
  407370:	mov	x0, x19
  407374:	bl	402f40 <strtol@plt>
  407378:	ldr	w8, [x21]
  40737c:	cbnz	w8, 4073a8 <ferror@plt+0x4188>
  407380:	ldr	x8, [x29, #24]
  407384:	cmp	x8, x19
  407388:	b.eq	4073a8 <ferror@plt+0x4188>  // b.none
  40738c:	cbz	x8, 407398 <ferror@plt+0x4178>
  407390:	ldrb	w8, [x8]
  407394:	cbnz	w8, 4073a8 <ferror@plt+0x4188>
  407398:	ldp	x20, x19, [sp, #32]
  40739c:	ldr	x21, [sp, #16]
  4073a0:	ldp	x29, x30, [sp], #48
  4073a4:	ret
  4073a8:	ldr	w8, [x21]
  4073ac:	adrp	x9, 41c000 <ferror@plt+0x18de0>
  4073b0:	ldr	w0, [x9, #1088]
  4073b4:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4073b8:	add	x1, x1, #0x1d6
  4073bc:	mov	x2, x20
  4073c0:	mov	x3, x19
  4073c4:	cmp	w8, #0x22
  4073c8:	b.ne	4073d0 <ferror@plt+0x41b0>  // b.any
  4073cc:	bl	4031f0 <err@plt>
  4073d0:	bl	403110 <errx@plt>
  4073d4:	stp	x29, x30, [sp, #-48]!
  4073d8:	mov	x29, sp
  4073dc:	str	x21, [sp, #16]
  4073e0:	stp	x20, x19, [sp, #32]
  4073e4:	mov	x20, x1
  4073e8:	mov	x19, x0
  4073ec:	str	xzr, [x29, #24]
  4073f0:	bl	403160 <__errno_location@plt>
  4073f4:	mov	x21, x0
  4073f8:	str	wzr, [x0]
  4073fc:	cbz	x19, 407448 <ferror@plt+0x4228>
  407400:	ldrb	w8, [x19]
  407404:	cbz	w8, 407448 <ferror@plt+0x4228>
  407408:	add	x1, x29, #0x18
  40740c:	mov	w2, #0xa                   	// #10
  407410:	mov	x0, x19
  407414:	bl	402a30 <strtoul@plt>
  407418:	ldr	w8, [x21]
  40741c:	cbnz	w8, 407448 <ferror@plt+0x4228>
  407420:	ldr	x8, [x29, #24]
  407424:	cmp	x8, x19
  407428:	b.eq	407448 <ferror@plt+0x4228>  // b.none
  40742c:	cbz	x8, 407438 <ferror@plt+0x4218>
  407430:	ldrb	w8, [x8]
  407434:	cbnz	w8, 407448 <ferror@plt+0x4228>
  407438:	ldp	x20, x19, [sp, #32]
  40743c:	ldr	x21, [sp, #16]
  407440:	ldp	x29, x30, [sp], #48
  407444:	ret
  407448:	ldr	w8, [x21]
  40744c:	adrp	x9, 41c000 <ferror@plt+0x18de0>
  407450:	ldr	w0, [x9, #1088]
  407454:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  407458:	add	x1, x1, #0x1d6
  40745c:	mov	x2, x20
  407460:	mov	x3, x19
  407464:	cmp	w8, #0x22
  407468:	b.ne	407470 <ferror@plt+0x4250>  // b.any
  40746c:	bl	4031f0 <err@plt>
  407470:	bl	403110 <errx@plt>
  407474:	sub	sp, sp, #0x30
  407478:	stp	x20, x19, [sp, #32]
  40747c:	mov	x20, x1
  407480:	add	x1, sp, #0x8
  407484:	stp	x29, x30, [sp, #16]
  407488:	add	x29, sp, #0x10
  40748c:	mov	x19, x0
  407490:	bl	406d00 <ferror@plt+0x3ae0>
  407494:	cbnz	w0, 4074ac <ferror@plt+0x428c>
  407498:	ldr	x0, [sp, #8]
  40749c:	ldp	x20, x19, [sp, #32]
  4074a0:	ldp	x29, x30, [sp, #16]
  4074a4:	add	sp, sp, #0x30
  4074a8:	ret
  4074ac:	bl	403160 <__errno_location@plt>
  4074b0:	adrp	x9, 41c000 <ferror@plt+0x18de0>
  4074b4:	ldr	w8, [x0]
  4074b8:	ldr	w0, [x9, #1088]
  4074bc:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4074c0:	add	x1, x1, #0x1d6
  4074c4:	mov	x2, x20
  4074c8:	mov	x3, x19
  4074cc:	cbnz	w8, 4074d4 <ferror@plt+0x42b4>
  4074d0:	bl	403110 <errx@plt>
  4074d4:	bl	4031f0 <err@plt>
  4074d8:	stp	x29, x30, [sp, #-32]!
  4074dc:	str	x19, [sp, #16]
  4074e0:	mov	x19, x1
  4074e4:	mov	x1, x2
  4074e8:	mov	x29, sp
  4074ec:	bl	407298 <ferror@plt+0x4078>
  4074f0:	fcvtzs	x8, d0
  4074f4:	mov	x9, #0x848000000000        	// #145685290680320
  4074f8:	movk	x9, #0x412e, lsl #48
  4074fc:	scvtf	d1, x8
  407500:	fmov	d2, x9
  407504:	fsub	d0, d0, d1
  407508:	fmul	d0, d0, d2
  40750c:	fcvtzs	x9, d0
  407510:	stp	x8, x9, [x19]
  407514:	ldr	x19, [sp, #16]
  407518:	ldp	x29, x30, [sp], #32
  40751c:	ret
  407520:	and	w8, w0, #0xf000
  407524:	sub	w8, w8, #0x1, lsl #12
  407528:	lsr	w9, w8, #12
  40752c:	cmp	w9, #0xb
  407530:	mov	w8, wzr
  407534:	b.hi	407588 <ferror@plt+0x4368>  // b.pmore
  407538:	adrp	x10, 40b000 <ferror@plt+0x7de0>
  40753c:	add	x10, x10, #0x1b8
  407540:	adr	x11, 407554 <ferror@plt+0x4334>
  407544:	ldrb	w12, [x10, x9]
  407548:	add	x11, x11, x12, lsl #2
  40754c:	mov	w9, #0x64                  	// #100
  407550:	br	x11
  407554:	mov	w9, #0x70                  	// #112
  407558:	b	407580 <ferror@plt+0x4360>
  40755c:	mov	w9, #0x63                  	// #99
  407560:	b	407580 <ferror@plt+0x4360>
  407564:	mov	w9, #0x62                  	// #98
  407568:	b	407580 <ferror@plt+0x4360>
  40756c:	mov	w9, #0x6c                  	// #108
  407570:	b	407580 <ferror@plt+0x4360>
  407574:	mov	w9, #0x73                  	// #115
  407578:	b	407580 <ferror@plt+0x4360>
  40757c:	mov	w9, #0x2d                  	// #45
  407580:	mov	w8, #0x1                   	// #1
  407584:	strb	w9, [x1]
  407588:	tst	w0, #0x100
  40758c:	mov	w9, #0x72                  	// #114
  407590:	mov	w10, #0x2d                  	// #45
  407594:	add	x11, x1, x8
  407598:	mov	w12, #0x77                  	// #119
  40759c:	csel	w17, w10, w9, eq  // eq = none
  4075a0:	tst	w0, #0x80
  4075a4:	mov	w14, #0x53                  	// #83
  4075a8:	mov	w15, #0x73                  	// #115
  4075ac:	mov	w16, #0x78                  	// #120
  4075b0:	strb	w17, [x11]
  4075b4:	csel	w17, w10, w12, eq  // eq = none
  4075b8:	tst	w0, #0x40
  4075bc:	orr	x13, x8, #0x2
  4075c0:	strb	w17, [x11, #1]
  4075c4:	csel	w11, w15, w14, ne  // ne = any
  4075c8:	csel	w17, w16, w10, ne  // ne = any
  4075cc:	tst	w0, #0x800
  4075d0:	csel	w11, w17, w11, eq  // eq = none
  4075d4:	add	x13, x13, x1
  4075d8:	tst	w0, #0x20
  4075dc:	strb	w11, [x13]
  4075e0:	csel	w11, w10, w9, eq  // eq = none
  4075e4:	tst	w0, #0x10
  4075e8:	strb	w11, [x13, #1]
  4075ec:	csel	w11, w10, w12, eq  // eq = none
  4075f0:	tst	w0, #0x8
  4075f4:	csel	w14, w15, w14, ne  // ne = any
  4075f8:	csel	w15, w16, w10, ne  // ne = any
  4075fc:	tst	w0, #0x400
  407600:	orr	x8, x8, #0x6
  407604:	csel	w14, w15, w14, eq  // eq = none
  407608:	tst	w0, #0x4
  40760c:	add	x8, x8, x1
  407610:	csel	w9, w10, w9, eq  // eq = none
  407614:	tst	w0, #0x2
  407618:	mov	w17, #0x54                  	// #84
  40761c:	strb	w11, [x13, #2]
  407620:	mov	w11, #0x74                  	// #116
  407624:	strb	w14, [x13, #3]
  407628:	strb	w9, [x8]
  40762c:	csel	w9, w10, w12, eq  // eq = none
  407630:	tst	w0, #0x1
  407634:	strb	w9, [x8, #1]
  407638:	csel	w9, w11, w17, ne  // ne = any
  40763c:	csel	w10, w16, w10, ne  // ne = any
  407640:	tst	w0, #0x200
  407644:	csel	w9, w10, w9, eq  // eq = none
  407648:	mov	x0, x1
  40764c:	strb	w9, [x8, #2]
  407650:	strb	wzr, [x8, #3]
  407654:	ret
  407658:	sub	sp, sp, #0x60
  40765c:	stp	x22, x21, [sp, #64]
  407660:	stp	x20, x19, [sp, #80]
  407664:	mov	x21, x1
  407668:	mov	w20, w0
  40766c:	add	x22, sp, #0x8
  407670:	stp	x29, x30, [sp, #48]
  407674:	add	x29, sp, #0x30
  407678:	tbz	w0, #1, 407688 <ferror@plt+0x4468>
  40767c:	orr	x22, x22, #0x1
  407680:	mov	w8, #0x20                  	// #32
  407684:	strb	w8, [sp, #8]
  407688:	mov	x0, x21
  40768c:	bl	407828 <ferror@plt+0x4608>
  407690:	cbz	w0, 4076b4 <ferror@plt+0x4494>
  407694:	mov	w8, #0x6667                	// #26215
  407698:	movk	w8, #0x6666, lsl #16
  40769c:	smull	x8, w0, w8
  4076a0:	lsr	x9, x8, #63
  4076a4:	asr	x8, x8, #34
  4076a8:	add	w8, w8, w9
  4076ac:	sxtw	x9, w8
  4076b0:	b	4076b8 <ferror@plt+0x4498>
  4076b4:	mov	x9, xzr
  4076b8:	adrp	x8, 40b000 <ferror@plt+0x7de0>
  4076bc:	add	x8, x8, #0x1df
  4076c0:	ldrb	w11, [x8, x9]
  4076c4:	mov	x10, #0xffffffffffffffff    	// #-1
  4076c8:	lsl	x8, x10, x0
  4076cc:	bic	x8, x21, x8
  4076d0:	cmp	w0, #0x0
  4076d4:	mov	x10, x22
  4076d8:	lsr	x19, x21, x0
  4076dc:	csel	x8, x8, xzr, ne  // ne = any
  4076e0:	strb	w11, [x10], #1
  4076e4:	tbz	w20, #0, 4076f8 <ferror@plt+0x44d8>
  4076e8:	cbz	x9, 4076f8 <ferror@plt+0x44d8>
  4076ec:	mov	w9, #0x4269                	// #17001
  4076f0:	add	x10, x22, #0x3
  4076f4:	sturh	w9, [x22, #1]
  4076f8:	strb	wzr, [x10]
  4076fc:	cbz	x8, 407744 <ferror@plt+0x4524>
  407700:	sub	w9, w0, #0xa
  407704:	lsr	x8, x8, x9
  407708:	tbnz	w20, #2, 407750 <ferror@plt+0x4530>
  40770c:	mov	x10, #0xf5c3                	// #62915
  407710:	movk	x10, #0x5c28, lsl #16
  407714:	add	x9, x8, #0x32
  407718:	movk	x10, #0xc28f, lsl #32
  40771c:	movk	x10, #0x28f5, lsl #48
  407720:	sub	x8, x8, #0x3b6
  407724:	lsr	x9, x9, #2
  407728:	cmp	x8, #0x64
  40772c:	umulh	x8, x9, x10
  407730:	lsr	x8, x8, #2
  407734:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  407738:	cinc	w19, w19, cc  // cc = lo, ul, last
  40773c:	cbnz	x20, 407780 <ferror@plt+0x4560>
  407740:	b	4077f0 <ferror@plt+0x45d0>
  407744:	mov	x20, xzr
  407748:	cbnz	x20, 407780 <ferror@plt+0x4560>
  40774c:	b	4077f0 <ferror@plt+0x45d0>
  407750:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  407754:	add	x8, x8, #0x5
  407758:	movk	x9, #0xcccd
  40775c:	umulh	x10, x8, x9
  407760:	lsr	x20, x10, #3
  407764:	mul	x9, x20, x9
  407768:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40776c:	ror	x9, x9, #1
  407770:	movk	x10, #0x1999, lsl #48
  407774:	cmp	x9, x10
  407778:	b.ls	4077d0 <ferror@plt+0x45b0>  // b.plast
  40777c:	cbz	x20, 4077f0 <ferror@plt+0x45d0>
  407780:	bl	402c50 <localeconv@plt>
  407784:	cbz	x0, 407794 <ferror@plt+0x4574>
  407788:	ldr	x4, [x0]
  40778c:	cbnz	x4, 40779c <ferror@plt+0x457c>
  407790:	b	4077a4 <ferror@plt+0x4584>
  407794:	mov	x4, xzr
  407798:	cbz	x4, 4077a4 <ferror@plt+0x4584>
  40779c:	ldrb	w8, [x4]
  4077a0:	cbnz	w8, 4077ac <ferror@plt+0x458c>
  4077a4:	adrp	x4, 40b000 <ferror@plt+0x7de0>
  4077a8:	add	x4, x4, #0x339
  4077ac:	adrp	x2, 40b000 <ferror@plt+0x7de0>
  4077b0:	add	x2, x2, #0x1e7
  4077b4:	add	x0, sp, #0x10
  4077b8:	add	x6, sp, #0x8
  4077bc:	mov	w1, #0x20                  	// #32
  4077c0:	mov	w3, w19
  4077c4:	mov	x5, x20
  4077c8:	bl	402c40 <snprintf@plt>
  4077cc:	b	40780c <ferror@plt+0x45ec>
  4077d0:	mov	x9, #0xf5c3                	// #62915
  4077d4:	movk	x9, #0x5c28, lsl #16
  4077d8:	movk	x9, #0xc28f, lsl #32
  4077dc:	lsr	x8, x8, #2
  4077e0:	movk	x9, #0x28f5, lsl #48
  4077e4:	umulh	x8, x8, x9
  4077e8:	lsr	x20, x8, #2
  4077ec:	cbnz	x20, 407780 <ferror@plt+0x4560>
  4077f0:	adrp	x2, 40b000 <ferror@plt+0x7de0>
  4077f4:	add	x2, x2, #0x1f1
  4077f8:	add	x0, sp, #0x10
  4077fc:	add	x4, sp, #0x8
  407800:	mov	w1, #0x20                  	// #32
  407804:	mov	w3, w19
  407808:	bl	402c40 <snprintf@plt>
  40780c:	add	x0, sp, #0x10
  407810:	bl	402e20 <strdup@plt>
  407814:	ldp	x20, x19, [sp, #80]
  407818:	ldp	x22, x21, [sp, #64]
  40781c:	ldp	x29, x30, [sp, #48]
  407820:	add	sp, sp, #0x60
  407824:	ret
  407828:	mov	w8, #0xa                   	// #10
  40782c:	lsr	x9, x0, x8
  407830:	cbz	x9, 407844 <ferror@plt+0x4624>
  407834:	cmp	x8, #0x33
  407838:	add	x8, x8, #0xa
  40783c:	b.cc	40782c <ferror@plt+0x460c>  // b.lo, b.ul, b.last
  407840:	mov	w8, #0x46                  	// #70
  407844:	sub	w0, w8, #0xa
  407848:	ret
  40784c:	stp	x29, x30, [sp, #-80]!
  407850:	stp	x26, x25, [sp, #16]
  407854:	stp	x24, x23, [sp, #32]
  407858:	stp	x22, x21, [sp, #48]
  40785c:	stp	x20, x19, [sp, #64]
  407860:	mov	x29, sp
  407864:	cbz	x0, 407948 <ferror@plt+0x4728>
  407868:	mov	x20, x3
  40786c:	mov	w19, #0xffffffff            	// #-1
  407870:	cbz	x3, 407964 <ferror@plt+0x4744>
  407874:	mov	x21, x2
  407878:	cbz	x2, 407964 <ferror@plt+0x4744>
  40787c:	mov	x22, x1
  407880:	cbz	x1, 407964 <ferror@plt+0x4744>
  407884:	ldrb	w8, [x0]
  407888:	cbz	w8, 407964 <ferror@plt+0x4744>
  40788c:	ldrb	w8, [x0]
  407890:	cbz	w8, 407950 <ferror@plt+0x4730>
  407894:	mov	x24, xzr
  407898:	mov	x23, xzr
  40789c:	add	x25, x0, #0x1
  4078a0:	b	4078ac <ferror@plt+0x468c>
  4078a4:	ldrb	w8, [x25], #1
  4078a8:	cbz	w8, 407960 <ferror@plt+0x4740>
  4078ac:	cmp	x24, x21
  4078b0:	b.cs	407920 <ferror@plt+0x4700>  // b.hs, b.nlast
  4078b4:	ldrb	w10, [x25]
  4078b8:	sub	x9, x25, #0x1
  4078bc:	cmp	x23, #0x0
  4078c0:	and	w8, w8, #0xff
  4078c4:	csel	x23, x9, x23, eq  // eq = none
  4078c8:	cmp	w8, #0x2c
  4078cc:	csel	x8, x9, xzr, eq  // eq = none
  4078d0:	cmp	w10, #0x0
  4078d4:	csel	x26, x25, x8, eq  // eq = none
  4078d8:	mov	w8, #0x4                   	// #4
  4078dc:	cbz	x23, 407928 <ferror@plt+0x4708>
  4078e0:	cbz	x26, 407928 <ferror@plt+0x4708>
  4078e4:	subs	x1, x26, x23
  4078e8:	b.ls	407938 <ferror@plt+0x4718>  // b.plast
  4078ec:	mov	x0, x23
  4078f0:	blr	x20
  4078f4:	cmn	w0, #0x1
  4078f8:	b.eq	407938 <ferror@plt+0x4718>  // b.none
  4078fc:	str	w0, [x22, x24, lsl #2]
  407900:	ldrb	w8, [x26]
  407904:	mov	x23, xzr
  407908:	add	x24, x24, #0x1
  40790c:	cmp	w8, #0x0
  407910:	cset	w8, eq  // eq = none
  407914:	lsl	w8, w8, #1
  407918:	cbnz	w8, 40792c <ferror@plt+0x470c>
  40791c:	b	4078a4 <ferror@plt+0x4684>
  407920:	mov	w19, #0xfffffffe            	// #-2
  407924:	mov	w8, #0x1                   	// #1
  407928:	cbz	w8, 4078a4 <ferror@plt+0x4684>
  40792c:	cmp	w8, #0x4
  407930:	b.eq	4078a4 <ferror@plt+0x4684>  // b.none
  407934:	b	407958 <ferror@plt+0x4738>
  407938:	mov	w19, #0xffffffff            	// #-1
  40793c:	mov	w8, #0x1                   	// #1
  407940:	cbnz	w8, 40792c <ferror@plt+0x470c>
  407944:	b	4078a4 <ferror@plt+0x4684>
  407948:	mov	w19, #0xffffffff            	// #-1
  40794c:	b	407964 <ferror@plt+0x4744>
  407950:	mov	x24, xzr
  407954:	b	407960 <ferror@plt+0x4740>
  407958:	cmp	w8, #0x2
  40795c:	b.ne	407964 <ferror@plt+0x4744>  // b.any
  407960:	mov	w19, w24
  407964:	mov	w0, w19
  407968:	ldp	x20, x19, [sp, #64]
  40796c:	ldp	x22, x21, [sp, #48]
  407970:	ldp	x24, x23, [sp, #32]
  407974:	ldp	x26, x25, [sp, #16]
  407978:	ldp	x29, x30, [sp], #80
  40797c:	ret
  407980:	stp	x29, x30, [sp, #-32]!
  407984:	str	x19, [sp, #16]
  407988:	mov	x29, sp
  40798c:	cbz	x0, 4079b0 <ferror@plt+0x4790>
  407990:	mov	x19, x3
  407994:	mov	w8, #0xffffffff            	// #-1
  407998:	cbz	x3, 4079b4 <ferror@plt+0x4794>
  40799c:	ldrb	w9, [x0]
  4079a0:	cbz	w9, 4079b4 <ferror@plt+0x4794>
  4079a4:	ldr	x8, [x19]
  4079a8:	cmp	x8, x2
  4079ac:	b.ls	4079c4 <ferror@plt+0x47a4>  // b.plast
  4079b0:	mov	w8, #0xffffffff            	// #-1
  4079b4:	ldr	x19, [sp, #16]
  4079b8:	mov	w0, w8
  4079bc:	ldp	x29, x30, [sp], #32
  4079c0:	ret
  4079c4:	cmp	w9, #0x2b
  4079c8:	b.ne	4079d4 <ferror@plt+0x47b4>  // b.any
  4079cc:	add	x0, x0, #0x1
  4079d0:	b	4079d8 <ferror@plt+0x47b8>
  4079d4:	str	xzr, [x19]
  4079d8:	ldr	x8, [x19]
  4079dc:	mov	x3, x4
  4079e0:	add	x1, x1, x8, lsl #2
  4079e4:	sub	x2, x2, x8
  4079e8:	bl	40784c <ferror@plt+0x462c>
  4079ec:	mov	w8, w0
  4079f0:	cmp	w0, #0x1
  4079f4:	b.lt	4079b4 <ferror@plt+0x4794>  // b.tstop
  4079f8:	ldr	x9, [x19]
  4079fc:	add	x9, x9, w8, sxtw
  407a00:	str	x9, [x19]
  407a04:	b	4079b4 <ferror@plt+0x4794>
  407a08:	stp	x29, x30, [sp, #-80]!
  407a0c:	stp	x22, x21, [sp, #48]
  407a10:	mov	w21, #0xffffffea            	// #-22
  407a14:	str	x25, [sp, #16]
  407a18:	stp	x24, x23, [sp, #32]
  407a1c:	stp	x20, x19, [sp, #64]
  407a20:	mov	x29, sp
  407a24:	cbz	x1, 407b10 <ferror@plt+0x48f0>
  407a28:	cbz	x0, 407b10 <ferror@plt+0x48f0>
  407a2c:	mov	x19, x2
  407a30:	cbz	x2, 407b10 <ferror@plt+0x48f0>
  407a34:	ldrb	w8, [x0]
  407a38:	cbz	w8, 407b0c <ferror@plt+0x48ec>
  407a3c:	mov	x20, x1
  407a40:	mov	x22, xzr
  407a44:	add	x23, x0, #0x1
  407a48:	mov	w24, #0x1                   	// #1
  407a4c:	b	407a58 <ferror@plt+0x4838>
  407a50:	ldrb	w8, [x23], #1
  407a54:	cbz	w8, 407b0c <ferror@plt+0x48ec>
  407a58:	mov	x9, x23
  407a5c:	ldrb	w10, [x9], #-1
  407a60:	cmp	x22, #0x0
  407a64:	and	w8, w8, #0xff
  407a68:	csel	x22, x9, x22, eq  // eq = none
  407a6c:	cmp	w8, #0x2c
  407a70:	csel	x8, x9, xzr, eq  // eq = none
  407a74:	cmp	w10, #0x0
  407a78:	csel	x25, x23, x8, eq  // eq = none
  407a7c:	mov	w8, #0x4                   	// #4
  407a80:	cbz	x22, 407ae4 <ferror@plt+0x48c4>
  407a84:	cbz	x25, 407ae4 <ferror@plt+0x48c4>
  407a88:	subs	x1, x25, x22
  407a8c:	b.ls	407adc <ferror@plt+0x48bc>  // b.plast
  407a90:	mov	x0, x22
  407a94:	blr	x19
  407a98:	tbnz	w0, #31, 407af4 <ferror@plt+0x48d4>
  407a9c:	add	w8, w0, #0x7
  407aa0:	cmp	w0, #0x0
  407aa4:	csel	w8, w8, w0, lt  // lt = tstop
  407aa8:	sbfx	x8, x8, #3, #29
  407aac:	ldrb	w9, [x20, x8]
  407ab0:	and	w10, w0, #0x7
  407ab4:	lsl	w10, w24, w10
  407ab8:	mov	x22, xzr
  407abc:	orr	w9, w9, w10
  407ac0:	strb	w9, [x20, x8]
  407ac4:	ldrb	w8, [x25]
  407ac8:	cmp	w8, #0x0
  407acc:	cset	w8, eq  // eq = none
  407ad0:	lsl	w8, w8, #1
  407ad4:	cbnz	w8, 407ae8 <ferror@plt+0x48c8>
  407ad8:	b	407a50 <ferror@plt+0x4830>
  407adc:	mov	w21, #0xffffffff            	// #-1
  407ae0:	mov	w8, #0x1                   	// #1
  407ae4:	cbz	w8, 407a50 <ferror@plt+0x4830>
  407ae8:	cmp	w8, #0x4
  407aec:	b.eq	407a50 <ferror@plt+0x4830>  // b.none
  407af0:	b	407b04 <ferror@plt+0x48e4>
  407af4:	mov	w8, #0x1                   	// #1
  407af8:	mov	w21, w0
  407afc:	cbnz	w8, 407ae8 <ferror@plt+0x48c8>
  407b00:	b	407a50 <ferror@plt+0x4830>
  407b04:	cmp	w8, #0x2
  407b08:	b.ne	407b10 <ferror@plt+0x48f0>  // b.any
  407b0c:	mov	w21, wzr
  407b10:	mov	w0, w21
  407b14:	ldp	x20, x19, [sp, #64]
  407b18:	ldp	x22, x21, [sp, #48]
  407b1c:	ldp	x24, x23, [sp, #32]
  407b20:	ldr	x25, [sp, #16]
  407b24:	ldp	x29, x30, [sp], #80
  407b28:	ret
  407b2c:	stp	x29, x30, [sp, #-64]!
  407b30:	stp	x22, x21, [sp, #32]
  407b34:	mov	w21, #0xffffffea            	// #-22
  407b38:	stp	x24, x23, [sp, #16]
  407b3c:	stp	x20, x19, [sp, #48]
  407b40:	mov	x29, sp
  407b44:	cbz	x1, 407c14 <ferror@plt+0x49f4>
  407b48:	cbz	x0, 407c14 <ferror@plt+0x49f4>
  407b4c:	mov	x19, x2
  407b50:	cbz	x2, 407c14 <ferror@plt+0x49f4>
  407b54:	ldrb	w8, [x0]
  407b58:	cbz	w8, 407c10 <ferror@plt+0x49f0>
  407b5c:	mov	x20, x1
  407b60:	mov	x22, xzr
  407b64:	add	x23, x0, #0x1
  407b68:	b	407b74 <ferror@plt+0x4954>
  407b6c:	ldrb	w8, [x23], #1
  407b70:	cbz	w8, 407c10 <ferror@plt+0x49f0>
  407b74:	mov	x9, x23
  407b78:	ldrb	w10, [x9], #-1
  407b7c:	cmp	x22, #0x0
  407b80:	and	w8, w8, #0xff
  407b84:	csel	x22, x9, x22, eq  // eq = none
  407b88:	cmp	w8, #0x2c
  407b8c:	csel	x8, x9, xzr, eq  // eq = none
  407b90:	cmp	w10, #0x0
  407b94:	csel	x24, x23, x8, eq  // eq = none
  407b98:	mov	w8, #0x4                   	// #4
  407b9c:	cbz	x22, 407be8 <ferror@plt+0x49c8>
  407ba0:	cbz	x24, 407be8 <ferror@plt+0x49c8>
  407ba4:	subs	x1, x24, x22
  407ba8:	b.ls	407be0 <ferror@plt+0x49c0>  // b.plast
  407bac:	mov	x0, x22
  407bb0:	blr	x19
  407bb4:	tbnz	x0, #63, 407bf8 <ferror@plt+0x49d8>
  407bb8:	ldr	x8, [x20]
  407bbc:	mov	x22, xzr
  407bc0:	orr	x8, x8, x0
  407bc4:	str	x8, [x20]
  407bc8:	ldrb	w8, [x24]
  407bcc:	cmp	w8, #0x0
  407bd0:	cset	w8, eq  // eq = none
  407bd4:	lsl	w8, w8, #1
  407bd8:	cbnz	w8, 407bec <ferror@plt+0x49cc>
  407bdc:	b	407b6c <ferror@plt+0x494c>
  407be0:	mov	w21, #0xffffffff            	// #-1
  407be4:	mov	w8, #0x1                   	// #1
  407be8:	cbz	w8, 407b6c <ferror@plt+0x494c>
  407bec:	cmp	w8, #0x4
  407bf0:	b.eq	407b6c <ferror@plt+0x494c>  // b.none
  407bf4:	b	407c08 <ferror@plt+0x49e8>
  407bf8:	mov	w8, #0x1                   	// #1
  407bfc:	mov	w21, w0
  407c00:	cbnz	w8, 407bec <ferror@plt+0x49cc>
  407c04:	b	407b6c <ferror@plt+0x494c>
  407c08:	cmp	w8, #0x2
  407c0c:	b.ne	407c14 <ferror@plt+0x49f4>  // b.any
  407c10:	mov	w21, wzr
  407c14:	mov	w0, w21
  407c18:	ldp	x20, x19, [sp, #48]
  407c1c:	ldp	x22, x21, [sp, #32]
  407c20:	ldp	x24, x23, [sp, #16]
  407c24:	ldp	x29, x30, [sp], #64
  407c28:	ret
  407c2c:	stp	x29, x30, [sp, #-64]!
  407c30:	mov	x29, sp
  407c34:	str	x23, [sp, #16]
  407c38:	stp	x22, x21, [sp, #32]
  407c3c:	stp	x20, x19, [sp, #48]
  407c40:	str	xzr, [x29, #24]
  407c44:	cbz	x0, 407d34 <ferror@plt+0x4b14>
  407c48:	mov	w21, w3
  407c4c:	mov	x19, x2
  407c50:	mov	x23, x1
  407c54:	mov	x22, x0
  407c58:	str	w3, [x1]
  407c5c:	str	w3, [x2]
  407c60:	bl	403160 <__errno_location@plt>
  407c64:	str	wzr, [x0]
  407c68:	ldrb	w8, [x22]
  407c6c:	mov	x20, x0
  407c70:	cmp	w8, #0x3a
  407c74:	b.ne	407cbc <ferror@plt+0x4a9c>  // b.any
  407c78:	add	x21, x22, #0x1
  407c7c:	add	x1, x29, #0x18
  407c80:	mov	w2, #0xa                   	// #10
  407c84:	mov	x0, x21
  407c88:	bl	402f40 <strtol@plt>
  407c8c:	str	w0, [x19]
  407c90:	ldr	w8, [x20]
  407c94:	mov	w0, #0xffffffff            	// #-1
  407c98:	cbnz	w8, 407d34 <ferror@plt+0x4b14>
  407c9c:	ldr	x8, [x29, #24]
  407ca0:	cbz	x8, 407d34 <ferror@plt+0x4b14>
  407ca4:	cmp	x8, x21
  407ca8:	mov	w0, #0xffffffff            	// #-1
  407cac:	b.eq	407d34 <ferror@plt+0x4b14>  // b.none
  407cb0:	ldrb	w8, [x8]
  407cb4:	cbz	w8, 407d30 <ferror@plt+0x4b10>
  407cb8:	b	407d34 <ferror@plt+0x4b14>
  407cbc:	add	x1, x29, #0x18
  407cc0:	mov	w2, #0xa                   	// #10
  407cc4:	mov	x0, x22
  407cc8:	bl	402f40 <strtol@plt>
  407ccc:	str	w0, [x23]
  407cd0:	str	w0, [x19]
  407cd4:	ldr	x8, [x29, #24]
  407cd8:	mov	w0, #0xffffffff            	// #-1
  407cdc:	cmp	x8, x22
  407ce0:	b.eq	407d34 <ferror@plt+0x4b14>  // b.none
  407ce4:	ldr	w9, [x20]
  407ce8:	cbnz	w9, 407d34 <ferror@plt+0x4b14>
  407cec:	cbz	x8, 407d34 <ferror@plt+0x4b14>
  407cf0:	ldrb	w9, [x8]
  407cf4:	cmp	w9, #0x2d
  407cf8:	b.eq	407d1c <ferror@plt+0x4afc>  // b.none
  407cfc:	cmp	w9, #0x3a
  407d00:	b.ne	407d30 <ferror@plt+0x4b10>  // b.any
  407d04:	ldrb	w10, [x8, #1]
  407d08:	cbz	w10, 407d2c <ferror@plt+0x4b0c>
  407d0c:	cmp	w9, #0x3a
  407d10:	b.eq	407d1c <ferror@plt+0x4afc>  // b.none
  407d14:	cmp	w9, #0x2d
  407d18:	b.ne	407d30 <ferror@plt+0x4b10>  // b.any
  407d1c:	add	x21, x8, #0x1
  407d20:	str	xzr, [x29, #24]
  407d24:	str	wzr, [x20]
  407d28:	b	407c7c <ferror@plt+0x4a5c>
  407d2c:	str	w21, [x19]
  407d30:	mov	w0, wzr
  407d34:	ldp	x20, x19, [sp, #48]
  407d38:	ldp	x22, x21, [sp, #32]
  407d3c:	ldr	x23, [sp, #16]
  407d40:	ldp	x29, x30, [sp], #64
  407d44:	ret
  407d48:	sub	sp, sp, #0x50
  407d4c:	stp	x20, x19, [sp, #64]
  407d50:	mov	x20, x1
  407d54:	mov	x19, x0
  407d58:	stp	x29, x30, [sp, #16]
  407d5c:	stp	x24, x23, [sp, #32]
  407d60:	stp	x22, x21, [sp, #48]
  407d64:	add	x29, sp, #0x10
  407d68:	mov	w0, wzr
  407d6c:	cbz	x20, 407e38 <ferror@plt+0x4c18>
  407d70:	cbz	x19, 407e38 <ferror@plt+0x4c18>
  407d74:	add	x1, sp, #0x8
  407d78:	mov	x0, x19
  407d7c:	bl	407e50 <ferror@plt+0x4c30>
  407d80:	mov	x21, x0
  407d84:	mov	x1, sp
  407d88:	mov	x0, x20
  407d8c:	bl	407e50 <ferror@plt+0x4c30>
  407d90:	ldp	x24, x22, [sp]
  407d94:	adds	x8, x24, x22
  407d98:	b.eq	407dc4 <ferror@plt+0x4ba4>  // b.none
  407d9c:	mov	x23, x0
  407da0:	cmp	x8, #0x1
  407da4:	b.ne	407dec <ferror@plt+0x4bcc>  // b.any
  407da8:	cbz	x21, 407dd0 <ferror@plt+0x4bb0>
  407dac:	ldrb	w8, [x21]
  407db0:	cmp	w8, #0x2f
  407db4:	b.ne	407dd0 <ferror@plt+0x4bb0>  // b.any
  407db8:	mov	w0, #0x1                   	// #1
  407dbc:	cbnz	w0, 407e2c <ferror@plt+0x4c0c>
  407dc0:	b	407d68 <ferror@plt+0x4b48>
  407dc4:	mov	w0, #0x1                   	// #1
  407dc8:	cbnz	w0, 407e2c <ferror@plt+0x4c0c>
  407dcc:	b	407d68 <ferror@plt+0x4b48>
  407dd0:	cbz	x23, 407dec <ferror@plt+0x4bcc>
  407dd4:	ldrb	w8, [x23]
  407dd8:	cmp	w8, #0x2f
  407ddc:	b.ne	407dec <ferror@plt+0x4bcc>  // b.any
  407de0:	mov	w0, #0x1                   	// #1
  407de4:	cbnz	w0, 407e2c <ferror@plt+0x4c0c>
  407de8:	b	407d68 <ferror@plt+0x4b48>
  407dec:	mov	w0, #0x3                   	// #3
  407df0:	cbz	x21, 407e18 <ferror@plt+0x4bf8>
  407df4:	cbz	x23, 407e18 <ferror@plt+0x4bf8>
  407df8:	cmp	x22, x24
  407dfc:	b.ne	407e18 <ferror@plt+0x4bf8>  // b.any
  407e00:	mov	x0, x21
  407e04:	mov	x1, x23
  407e08:	mov	x2, x22
  407e0c:	bl	402ce0 <strncmp@plt>
  407e10:	cbz	w0, 407e20 <ferror@plt+0x4c00>
  407e14:	mov	w0, #0x3                   	// #3
  407e18:	cbnz	w0, 407e2c <ferror@plt+0x4c0c>
  407e1c:	b	407d68 <ferror@plt+0x4b48>
  407e20:	add	x19, x21, x22
  407e24:	add	x20, x23, x24
  407e28:	cbz	w0, 407d68 <ferror@plt+0x4b48>
  407e2c:	cmp	w0, #0x3
  407e30:	b.ne	407e38 <ferror@plt+0x4c18>  // b.any
  407e34:	mov	w0, wzr
  407e38:	ldp	x20, x19, [sp, #64]
  407e3c:	ldp	x22, x21, [sp, #48]
  407e40:	ldp	x24, x23, [sp, #32]
  407e44:	ldp	x29, x30, [sp, #16]
  407e48:	add	sp, sp, #0x50
  407e4c:	ret
  407e50:	mov	x8, x0
  407e54:	str	xzr, [x1]
  407e58:	mov	x0, x8
  407e5c:	cbz	x8, 407ea4 <ferror@plt+0x4c84>
  407e60:	ldrb	w9, [x0]
  407e64:	cmp	w9, #0x2f
  407e68:	b.ne	407e7c <ferror@plt+0x4c5c>  // b.any
  407e6c:	mov	x8, x0
  407e70:	ldrb	w10, [x8, #1]!
  407e74:	cmp	w10, #0x2f
  407e78:	b.eq	407e58 <ferror@plt+0x4c38>  // b.none
  407e7c:	cbz	w9, 407ea0 <ferror@plt+0x4c80>
  407e80:	mov	w8, #0x1                   	// #1
  407e84:	str	x8, [x1]
  407e88:	ldrb	w9, [x0, x8]
  407e8c:	cbz	w9, 407ea4 <ferror@plt+0x4c84>
  407e90:	cmp	w9, #0x2f
  407e94:	b.eq	407ea4 <ferror@plt+0x4c84>  // b.none
  407e98:	add	x8, x8, #0x1
  407e9c:	b	407e84 <ferror@plt+0x4c64>
  407ea0:	mov	x0, xzr
  407ea4:	ret
  407ea8:	stp	x29, x30, [sp, #-64]!
  407eac:	orr	x8, x0, x1
  407eb0:	stp	x24, x23, [sp, #16]
  407eb4:	stp	x22, x21, [sp, #32]
  407eb8:	stp	x20, x19, [sp, #48]
  407ebc:	mov	x29, sp
  407ec0:	cbz	x8, 407ef4 <ferror@plt+0x4cd4>
  407ec4:	mov	x19, x1
  407ec8:	mov	x22, x0
  407ecc:	mov	x20, x2
  407ed0:	cbz	x0, 407f08 <ferror@plt+0x4ce8>
  407ed4:	cbz	x19, 407f1c <ferror@plt+0x4cfc>
  407ed8:	mov	x0, x22
  407edc:	bl	402a40 <strlen@plt>
  407ee0:	mvn	x8, x0
  407ee4:	cmp	x8, x20
  407ee8:	b.cs	407f24 <ferror@plt+0x4d04>  // b.hs, b.nlast
  407eec:	mov	x21, xzr
  407ef0:	b	407f60 <ferror@plt+0x4d40>
  407ef4:	adrp	x0, 40a000 <ferror@plt+0x6de0>
  407ef8:	add	x0, x0, #0x723
  407efc:	bl	402e20 <strdup@plt>
  407f00:	mov	x21, x0
  407f04:	b	407f60 <ferror@plt+0x4d40>
  407f08:	mov	x0, x19
  407f0c:	mov	x1, x20
  407f10:	bl	403020 <strndup@plt>
  407f14:	mov	x21, x0
  407f18:	b	407f60 <ferror@plt+0x4d40>
  407f1c:	mov	x0, x22
  407f20:	b	407efc <ferror@plt+0x4cdc>
  407f24:	add	x24, x0, x20
  407f28:	mov	x23, x0
  407f2c:	add	x0, x24, #0x1
  407f30:	bl	402cc0 <malloc@plt>
  407f34:	mov	x21, x0
  407f38:	cbz	x0, 407f60 <ferror@plt+0x4d40>
  407f3c:	mov	x0, x21
  407f40:	mov	x1, x22
  407f44:	mov	x2, x23
  407f48:	bl	4029d0 <memcpy@plt>
  407f4c:	add	x0, x21, x23
  407f50:	mov	x1, x19
  407f54:	mov	x2, x20
  407f58:	bl	4029d0 <memcpy@plt>
  407f5c:	strb	wzr, [x21, x24]
  407f60:	mov	x0, x21
  407f64:	ldp	x20, x19, [sp, #48]
  407f68:	ldp	x22, x21, [sp, #32]
  407f6c:	ldp	x24, x23, [sp, #16]
  407f70:	ldp	x29, x30, [sp], #64
  407f74:	ret
  407f78:	stp	x29, x30, [sp, #-32]!
  407f7c:	stp	x20, x19, [sp, #16]
  407f80:	mov	x19, x1
  407f84:	mov	x20, x0
  407f88:	mov	x29, sp
  407f8c:	cbz	x1, 407fa0 <ferror@plt+0x4d80>
  407f90:	mov	x0, x19
  407f94:	bl	402a40 <strlen@plt>
  407f98:	mov	x2, x0
  407f9c:	b	407fa4 <ferror@plt+0x4d84>
  407fa0:	mov	x2, xzr
  407fa4:	mov	x0, x20
  407fa8:	mov	x1, x19
  407fac:	bl	407ea8 <ferror@plt+0x4c88>
  407fb0:	ldp	x20, x19, [sp, #16]
  407fb4:	ldp	x29, x30, [sp], #32
  407fb8:	ret
  407fbc:	sub	sp, sp, #0x120
  407fc0:	stp	x29, x30, [sp, #256]
  407fc4:	add	x29, sp, #0x100
  407fc8:	add	x9, sp, #0x80
  407fcc:	mov	x10, sp
  407fd0:	mov	x11, #0xffffffffffffffd0    	// #-48
  407fd4:	add	x8, x29, #0x20
  407fd8:	movk	x11, #0xff80, lsl #32
  407fdc:	add	x9, x9, #0x30
  407fe0:	add	x10, x10, #0x80
  407fe4:	stp	x8, x9, [x29, #-32]
  407fe8:	stp	x10, x11, [x29, #-16]
  407fec:	stp	q1, q2, [sp, #16]
  407ff0:	str	q0, [sp]
  407ff4:	ldp	q0, q1, [x29, #-32]
  407ff8:	stp	x28, x19, [sp, #272]
  407ffc:	mov	x19, x0
  408000:	stp	x2, x3, [sp, #128]
  408004:	sub	x0, x29, #0x28
  408008:	sub	x2, x29, #0x50
  40800c:	stp	x4, x5, [sp, #144]
  408010:	stp	x6, x7, [sp, #160]
  408014:	stp	q3, q4, [sp, #48]
  408018:	stp	q5, q6, [sp, #80]
  40801c:	str	q7, [sp, #112]
  408020:	stp	q0, q1, [x29, #-80]
  408024:	bl	403000 <vasprintf@plt>
  408028:	tbnz	w0, #31, 408050 <ferror@plt+0x4e30>
  40802c:	ldur	x1, [x29, #-40]
  408030:	sxtw	x2, w0
  408034:	mov	x0, x19
  408038:	bl	407ea8 <ferror@plt+0x4c88>
  40803c:	ldur	x8, [x29, #-40]
  408040:	mov	x19, x0
  408044:	mov	x0, x8
  408048:	bl	402f90 <free@plt>
  40804c:	b	408054 <ferror@plt+0x4e34>
  408050:	mov	x19, xzr
  408054:	mov	x0, x19
  408058:	ldp	x28, x19, [sp, #272]
  40805c:	ldp	x29, x30, [sp, #256]
  408060:	add	sp, sp, #0x120
  408064:	ret
  408068:	stp	x29, x30, [sp, #-80]!
  40806c:	stp	x24, x23, [sp, #32]
  408070:	stp	x22, x21, [sp, #48]
  408074:	stp	x20, x19, [sp, #64]
  408078:	ldr	x19, [x0]
  40807c:	str	x25, [sp, #16]
  408080:	mov	x29, sp
  408084:	ldrb	w8, [x19]
  408088:	cbz	w8, 408188 <ferror@plt+0x4f68>
  40808c:	mov	x20, x0
  408090:	mov	x22, x1
  408094:	mov	x0, x19
  408098:	mov	x1, x2
  40809c:	mov	w23, w3
  4080a0:	mov	x21, x2
  4080a4:	bl	403030 <strspn@plt>
  4080a8:	add	x19, x19, x0
  4080ac:	ldrb	w8, [x19]
  4080b0:	cbz	x8, 408184 <ferror@plt+0x4f64>
  4080b4:	cbz	w23, 40813c <ferror@plt+0x4f1c>
  4080b8:	cmp	w8, #0x3f
  4080bc:	b.hi	408154 <ferror@plt+0x4f34>  // b.pmore
  4080c0:	mov	w9, #0x1                   	// #1
  4080c4:	lsl	x8, x9, x8
  4080c8:	mov	x9, #0x1                   	// #1
  4080cc:	movk	x9, #0x84, lsl #32
  4080d0:	and	x8, x8, x9
  4080d4:	cbz	x8, 408154 <ferror@plt+0x4f34>
  4080d8:	mov	x23, x19
  4080dc:	ldrb	w25, [x23], #1
  4080e0:	add	x1, x29, #0x1c
  4080e4:	strb	wzr, [x29, #29]
  4080e8:	mov	x0, x23
  4080ec:	strb	w25, [x29, #28]
  4080f0:	bl	4081c0 <ferror@plt+0x4fa0>
  4080f4:	str	x0, [x22]
  4080f8:	add	x8, x0, x19
  4080fc:	ldrb	w9, [x8, #1]
  408100:	mov	w8, wzr
  408104:	cbz	w9, 4081ac <ferror@plt+0x4f8c>
  408108:	cmp	w9, w25
  40810c:	b.ne	4081ac <ferror@plt+0x4f8c>  // b.any
  408110:	add	x8, x0, x19
  408114:	ldrsb	w1, [x8, #2]
  408118:	mov	x24, x0
  40811c:	cbz	w1, 40812c <ferror@plt+0x4f0c>
  408120:	mov	x0, x21
  408124:	bl	403040 <strchr@plt>
  408128:	cbz	x0, 4081a8 <ferror@plt+0x4f88>
  40812c:	add	x8, x19, x24
  408130:	add	x19, x8, #0x2
  408134:	mov	w8, #0x1                   	// #1
  408138:	b	4081b0 <ferror@plt+0x4f90>
  40813c:	mov	x0, x19
  408140:	mov	x1, x21
  408144:	bl	403120 <strcspn@plt>
  408148:	str	x0, [x22]
  40814c:	add	x22, x19, x0
  408150:	b	40817c <ferror@plt+0x4f5c>
  408154:	mov	x0, x19
  408158:	mov	x1, x21
  40815c:	bl	4081c0 <ferror@plt+0x4fa0>
  408160:	str	x0, [x22]
  408164:	add	x22, x19, x0
  408168:	ldrsb	w1, [x22]
  40816c:	cbz	w1, 40817c <ferror@plt+0x4f5c>
  408170:	mov	x0, x21
  408174:	bl	403040 <strchr@plt>
  408178:	cbz	x0, 408184 <ferror@plt+0x4f64>
  40817c:	str	x22, [x20]
  408180:	b	40818c <ferror@plt+0x4f6c>
  408184:	str	x19, [x20]
  408188:	mov	x19, xzr
  40818c:	mov	x0, x19
  408190:	ldp	x20, x19, [sp, #64]
  408194:	ldp	x22, x21, [sp, #48]
  408198:	ldp	x24, x23, [sp, #32]
  40819c:	ldr	x25, [sp, #16]
  4081a0:	ldp	x29, x30, [sp], #80
  4081a4:	ret
  4081a8:	mov	w8, wzr
  4081ac:	mov	x23, x19
  4081b0:	str	x19, [x20]
  4081b4:	mov	x19, x23
  4081b8:	tbz	w8, #0, 408188 <ferror@plt+0x4f68>
  4081bc:	b	40818c <ferror@plt+0x4f6c>
  4081c0:	stp	x29, x30, [sp, #-48]!
  4081c4:	stp	x22, x21, [sp, #16]
  4081c8:	stp	x20, x19, [sp, #32]
  4081cc:	ldrb	w8, [x0]
  4081d0:	mov	x29, sp
  4081d4:	cbz	w8, 408224 <ferror@plt+0x5004>
  4081d8:	mov	x19, x1
  4081dc:	mov	x22, xzr
  4081e0:	mov	w20, wzr
  4081e4:	add	x21, x0, #0x1
  4081e8:	b	40820c <ferror@plt+0x4fec>
  4081ec:	sxtb	w1, w8
  4081f0:	mov	x0, x19
  4081f4:	bl	403040 <strchr@plt>
  4081f8:	cbnz	x0, 408230 <ferror@plt+0x5010>
  4081fc:	mov	w20, wzr
  408200:	ldrb	w8, [x21, x22]
  408204:	add	x22, x22, #0x1
  408208:	cbz	w8, 408230 <ferror@plt+0x5010>
  40820c:	cbnz	w20, 4081fc <ferror@plt+0x4fdc>
  408210:	and	w9, w8, #0xff
  408214:	cmp	w9, #0x5c
  408218:	b.ne	4081ec <ferror@plt+0x4fcc>  // b.any
  40821c:	mov	w20, #0x1                   	// #1
  408220:	b	408200 <ferror@plt+0x4fe0>
  408224:	mov	w20, wzr
  408228:	mov	w22, wzr
  40822c:	b	408230 <ferror@plt+0x5010>
  408230:	sub	w8, w22, w20
  408234:	ldp	x20, x19, [sp, #32]
  408238:	ldp	x22, x21, [sp, #16]
  40823c:	sxtw	x0, w8
  408240:	ldp	x29, x30, [sp], #48
  408244:	ret
  408248:	stp	x29, x30, [sp, #-32]!
  40824c:	str	x19, [sp, #16]
  408250:	mov	x19, x0
  408254:	mov	x29, sp
  408258:	mov	x0, x19
  40825c:	bl	402d10 <fgetc@plt>
  408260:	cmn	w0, #0x1
  408264:	b.eq	408278 <ferror@plt+0x5058>  // b.none
  408268:	cmp	w0, #0xa
  40826c:	b.ne	408258 <ferror@plt+0x5038>  // b.any
  408270:	mov	w0, wzr
  408274:	b	40827c <ferror@plt+0x505c>
  408278:	mov	w0, #0x1                   	// #1
  40827c:	ldr	x19, [sp, #16]
  408280:	ldp	x29, x30, [sp], #32
  408284:	ret
  408288:	sub	sp, sp, #0xe0
  40828c:	stp	x29, x30, [sp, #160]
  408290:	stp	x24, x23, [sp, #176]
  408294:	stp	x22, x21, [sp, #192]
  408298:	stp	x20, x19, [sp, #208]
  40829c:	add	x29, sp, #0xa0
  4082a0:	stp	xzr, xzr, [sp, #8]
  4082a4:	cbz	x0, 408708 <ferror@plt+0x54e8>
  4082a8:	mov	x19, x1
  4082ac:	cbz	x1, 408728 <ferror@plt+0x5508>
  4082b0:	mov	x20, x0
  4082b4:	mov	x0, xzr
  4082b8:	bl	402cb0 <time@plt>
  4082bc:	str	x0, [sp, #24]
  4082c0:	add	x0, sp, #0x18
  4082c4:	sub	x1, x29, #0x40
  4082c8:	bl	402b50 <localtime_r@plt>
  4082cc:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4082d0:	mov	w22, #0xffffffff            	// #-1
  4082d4:	add	x1, x1, #0x28c
  4082d8:	mov	x0, x20
  4082dc:	stur	w22, [x29, #-32]
  4082e0:	bl	402ef0 <strcmp@plt>
  4082e4:	cbz	w0, 408384 <ferror@plt+0x5164>
  4082e8:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4082ec:	add	x1, x1, #0x290
  4082f0:	mov	x0, x20
  4082f4:	bl	402ef0 <strcmp@plt>
  4082f8:	cbz	w0, 40834c <ferror@plt+0x512c>
  4082fc:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  408300:	add	x1, x1, #0x296
  408304:	mov	x0, x20
  408308:	bl	402ef0 <strcmp@plt>
  40830c:	cbz	w0, 408358 <ferror@plt+0x5138>
  408310:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  408314:	add	x1, x1, #0x2a0
  408318:	mov	x0, x20
  40831c:	bl	402ef0 <strcmp@plt>
  408320:	cbz	w0, 40836c <ferror@plt+0x514c>
  408324:	ldrb	w8, [x20]
  408328:	cmp	w8, #0x2d
  40832c:	b.eq	4083cc <ferror@plt+0x51ac>  // b.none
  408330:	cmp	w8, #0x2b
  408334:	b.ne	4083e4 <ferror@plt+0x51c4>  // b.any
  408338:	add	x0, x20, #0x1
  40833c:	add	x1, sp, #0x10
  408340:	bl	408748 <ferror@plt+0x5528>
  408344:	tbz	w0, #31, 408380 <ferror@plt+0x5160>
  408348:	b	4083dc <ferror@plt+0x51bc>
  40834c:	stur	wzr, [x29, #-56]
  408350:	stur	xzr, [x29, #-64]
  408354:	b	408380 <ferror@plt+0x5160>
  408358:	ldur	w8, [x29, #-52]
  40835c:	stur	wzr, [x29, #-56]
  408360:	stur	xzr, [x29, #-64]
  408364:	sub	w8, w8, #0x1
  408368:	b	40837c <ferror@plt+0x515c>
  40836c:	ldur	w8, [x29, #-52]
  408370:	stur	wzr, [x29, #-56]
  408374:	stur	xzr, [x29, #-64]
  408378:	add	w8, w8, #0x1
  40837c:	stur	w8, [x29, #-52]
  408380:	mov	w22, #0xffffffff            	// #-1
  408384:	sub	x0, x29, #0x40
  408388:	bl	402e80 <mktime@plt>
  40838c:	cmn	x0, #0x1
  408390:	str	x0, [sp, #24]
  408394:	b.eq	4086c4 <ferror@plt+0x54a4>  // b.none
  408398:	tbnz	w22, #31, 4083a8 <ferror@plt+0x5188>
  40839c:	ldur	w8, [x29, #-40]
  4083a0:	cmp	w8, w22
  4083a4:	b.ne	4086c4 <ferror@plt+0x54a4>  // b.any
  4083a8:	ldp	x9, x8, [sp, #8]
  4083ac:	mov	w10, #0x4240                	// #16960
  4083b0:	movk	w10, #0xf, lsl #16
  4083b4:	mov	w20, wzr
  4083b8:	madd	x8, x0, x10, x8
  4083bc:	subs	x8, x8, x9
  4083c0:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  4083c4:	str	x8, [x19]
  4083c8:	b	4086c8 <ferror@plt+0x54a8>
  4083cc:	add	x0, x20, #0x1
  4083d0:	add	x1, sp, #0x8
  4083d4:	bl	408748 <ferror@plt+0x5528>
  4083d8:	tbz	w0, #31, 408380 <ferror@plt+0x5160>
  4083dc:	mov	w20, w0
  4083e0:	b	4086c8 <ferror@plt+0x54a8>
  4083e4:	mov	x0, x20
  4083e8:	bl	4089e0 <ferror@plt+0x57c0>
  4083ec:	cbz	x0, 40842c <ferror@plt+0x520c>
  4083f0:	mov	x0, x20
  4083f4:	bl	402a40 <strlen@plt>
  4083f8:	sub	x1, x0, #0x4
  4083fc:	mov	x0, x20
  408400:	bl	403020 <strndup@plt>
  408404:	cbz	x0, 4086e4 <ferror@plt+0x54c4>
  408408:	add	x1, sp, #0x8
  40840c:	mov	x21, x0
  408410:	bl	408748 <ferror@plt+0x5528>
  408414:	mov	w20, w0
  408418:	mov	x0, x21
  40841c:	bl	402f90 <free@plt>
  408420:	mvn	w8, w20
  408424:	lsr	w8, w8, #31
  408428:	b	4086ec <ferror@plt+0x54cc>
  40842c:	adrp	x24, 41b000 <ferror@plt+0x17de0>
  408430:	mov	x23, xzr
  408434:	mov	w22, #0xffffffff            	// #-1
  408438:	add	x24, x24, #0xb40
  40843c:	b	408458 <ferror@plt+0x5238>
  408440:	mov	w8, #0x1                   	// #1
  408444:	cbz	w8, 408494 <ferror@plt+0x5274>
  408448:	cmp	x23, #0xd
  40844c:	add	x23, x23, #0x1
  408450:	add	x24, x24, #0x10
  408454:	b.cs	408494 <ferror@plt+0x5274>  // b.hs, b.nlast
  408458:	ldur	x21, [x24, #-8]
  40845c:	mov	x0, x20
  408460:	mov	x1, x21
  408464:	bl	408a30 <ferror@plt+0x5810>
  408468:	cbz	x0, 408440 <ferror@plt+0x5220>
  40846c:	mov	x0, x21
  408470:	bl	402a40 <strlen@plt>
  408474:	ldrb	w8, [x20, x0]
  408478:	cmp	w8, #0x20
  40847c:	b.ne	408440 <ferror@plt+0x5220>  // b.any
  408480:	ldr	w22, [x24]
  408484:	add	x9, x0, x20
  408488:	mov	w8, wzr
  40848c:	add	x20, x9, #0x1
  408490:	cbnz	w8, 408448 <ferror@plt+0x5228>
  408494:	ldp	q0, q1, [x29, #-64]
  408498:	ldur	q2, [x29, #-32]
  40849c:	ldur	x8, [x29, #-16]
  4084a0:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4084a4:	add	x1, x1, #0x2ae
  4084a8:	sub	x2, x29, #0x40
  4084ac:	mov	x0, x20
  4084b0:	stp	q0, q1, [sp, #32]
  4084b4:	str	q2, [sp, #64]
  4084b8:	str	x8, [sp, #80]
  4084bc:	bl	402c30 <strptime@plt>
  4084c0:	cbz	x0, 4084cc <ferror@plt+0x52ac>
  4084c4:	ldrb	w8, [x0]
  4084c8:	cbz	w8, 408384 <ferror@plt+0x5164>
  4084cc:	ldp	q0, q1, [sp, #32]
  4084d0:	ldr	q2, [sp, #64]
  4084d4:	ldr	x8, [sp, #80]
  4084d8:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4084dc:	add	x1, x1, #0x2c0
  4084e0:	sub	x2, x29, #0x40
  4084e4:	mov	x0, x20
  4084e8:	stp	q0, q1, [x29, #-64]
  4084ec:	stur	q2, [x29, #-32]
  4084f0:	stur	x8, [x29, #-16]
  4084f4:	bl	402c30 <strptime@plt>
  4084f8:	cbz	x0, 408504 <ferror@plt+0x52e4>
  4084fc:	ldrb	w8, [x0]
  408500:	cbz	w8, 408384 <ferror@plt+0x5164>
  408504:	ldp	q0, q1, [sp, #32]
  408508:	ldr	q2, [sp, #64]
  40850c:	ldr	x8, [sp, #80]
  408510:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  408514:	add	x1, x1, #0x2d2
  408518:	sub	x2, x29, #0x40
  40851c:	mov	x0, x20
  408520:	stp	q0, q1, [x29, #-64]
  408524:	stur	q2, [x29, #-32]
  408528:	stur	x8, [x29, #-16]
  40852c:	bl	402c30 <strptime@plt>
  408530:	cbz	x0, 40853c <ferror@plt+0x531c>
  408534:	ldrb	w8, [x0]
  408538:	cbz	w8, 408384 <ferror@plt+0x5164>
  40853c:	ldp	q0, q1, [sp, #32]
  408540:	ldr	q2, [sp, #64]
  408544:	ldr	x8, [sp, #80]
  408548:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  40854c:	add	x1, x1, #0x2e4
  408550:	sub	x2, x29, #0x40
  408554:	mov	x0, x20
  408558:	stp	q0, q1, [x29, #-64]
  40855c:	stur	q2, [x29, #-32]
  408560:	stur	x8, [x29, #-16]
  408564:	bl	402c30 <strptime@plt>
  408568:	cbz	x0, 408574 <ferror@plt+0x5354>
  40856c:	ldrb	w8, [x0]
  408570:	cbz	w8, 4086f4 <ferror@plt+0x54d4>
  408574:	ldp	q0, q1, [sp, #32]
  408578:	ldr	q2, [sp, #64]
  40857c:	ldr	x8, [sp, #80]
  408580:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  408584:	add	x1, x1, #0x2f3
  408588:	sub	x2, x29, #0x40
  40858c:	mov	x0, x20
  408590:	stp	q0, q1, [x29, #-64]
  408594:	stur	q2, [x29, #-32]
  408598:	stur	x8, [x29, #-16]
  40859c:	bl	402c30 <strptime@plt>
  4085a0:	cbz	x0, 4085ac <ferror@plt+0x538c>
  4085a4:	ldrb	w8, [x0]
  4085a8:	cbz	w8, 4086f4 <ferror@plt+0x54d4>
  4085ac:	ldp	q0, q1, [sp, #32]
  4085b0:	ldr	q2, [sp, #64]
  4085b4:	ldr	x8, [sp, #80]
  4085b8:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4085bc:	add	x1, x1, #0x302
  4085c0:	sub	x2, x29, #0x40
  4085c4:	mov	x0, x20
  4085c8:	stp	q0, q1, [x29, #-64]
  4085cc:	stur	q2, [x29, #-32]
  4085d0:	stur	x8, [x29, #-16]
  4085d4:	bl	402c30 <strptime@plt>
  4085d8:	cbz	x0, 4085e4 <ferror@plt+0x53c4>
  4085dc:	ldrb	w8, [x0]
  4085e0:	cbz	w8, 4086fc <ferror@plt+0x54dc>
  4085e4:	ldp	q0, q1, [sp, #32]
  4085e8:	ldr	q2, [sp, #64]
  4085ec:	ldr	x8, [sp, #80]
  4085f0:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4085f4:	add	x1, x1, #0x30b
  4085f8:	sub	x2, x29, #0x40
  4085fc:	mov	x0, x20
  408600:	stp	q0, q1, [x29, #-64]
  408604:	stur	q2, [x29, #-32]
  408608:	stur	x8, [x29, #-16]
  40860c:	bl	402c30 <strptime@plt>
  408610:	cbz	x0, 40861c <ferror@plt+0x53fc>
  408614:	ldrb	w8, [x0]
  408618:	cbz	w8, 4086fc <ferror@plt+0x54dc>
  40861c:	ldp	q0, q1, [sp, #32]
  408620:	ldr	q2, [sp, #64]
  408624:	ldr	x8, [sp, #80]
  408628:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  40862c:	add	x1, x1, #0x2c9
  408630:	sub	x2, x29, #0x40
  408634:	mov	x0, x20
  408638:	stp	q0, q1, [x29, #-64]
  40863c:	stur	q2, [x29, #-32]
  408640:	stur	x8, [x29, #-16]
  408644:	bl	402c30 <strptime@plt>
  408648:	cbz	x0, 408654 <ferror@plt+0x5434>
  40864c:	ldrb	w8, [x0]
  408650:	cbz	w8, 408384 <ferror@plt+0x5164>
  408654:	ldp	q0, q1, [sp, #32]
  408658:	ldr	q2, [sp, #64]
  40865c:	ldr	x8, [sp, #80]
  408660:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  408664:	add	x1, x1, #0x2fc
  408668:	sub	x2, x29, #0x40
  40866c:	mov	x0, x20
  408670:	stp	q0, q1, [x29, #-64]
  408674:	stur	q2, [x29, #-32]
  408678:	stur	x8, [x29, #-16]
  40867c:	bl	402c30 <strptime@plt>
  408680:	cbz	x0, 40868c <ferror@plt+0x546c>
  408684:	ldrb	w8, [x0]
  408688:	cbz	w8, 4086f4 <ferror@plt+0x54d4>
  40868c:	ldp	q0, q1, [sp, #32]
  408690:	ldr	q2, [sp, #64]
  408694:	ldr	x8, [sp, #80]
  408698:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  40869c:	add	x1, x1, #0x314
  4086a0:	sub	x2, x29, #0x40
  4086a4:	mov	x0, x20
  4086a8:	stp	q0, q1, [x29, #-64]
  4086ac:	stur	q2, [x29, #-32]
  4086b0:	stur	x8, [x29, #-16]
  4086b4:	bl	402c30 <strptime@plt>
  4086b8:	cbz	x0, 4086c4 <ferror@plt+0x54a4>
  4086bc:	ldrb	w8, [x0]
  4086c0:	cbz	w8, 4086f4 <ferror@plt+0x54d4>
  4086c4:	mov	w20, #0xffffffea            	// #-22
  4086c8:	mov	w0, w20
  4086cc:	ldp	x20, x19, [sp, #208]
  4086d0:	ldp	x22, x21, [sp, #192]
  4086d4:	ldp	x24, x23, [sp, #176]
  4086d8:	ldp	x29, x30, [sp, #160]
  4086dc:	add	sp, sp, #0xe0
  4086e0:	ret
  4086e4:	mov	w8, wzr
  4086e8:	mov	w20, #0xfffffff4            	// #-12
  4086ec:	tbnz	w8, #0, 408380 <ferror@plt+0x5160>
  4086f0:	b	4086c8 <ferror@plt+0x54a8>
  4086f4:	stur	wzr, [x29, #-64]
  4086f8:	b	408384 <ferror@plt+0x5164>
  4086fc:	stur	wzr, [x29, #-56]
  408700:	stur	xzr, [x29, #-64]
  408704:	b	408384 <ferror@plt+0x5164>
  408708:	adrp	x0, 40b000 <ferror@plt+0x7de0>
  40870c:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  408710:	adrp	x3, 40b000 <ferror@plt+0x7de0>
  408714:	add	x0, x0, #0x249
  408718:	add	x1, x1, #0x24b
  40871c:	add	x3, x3, #0x25b
  408720:	mov	w2, #0xc4                  	// #196
  408724:	bl	403150 <__assert_fail@plt>
  408728:	adrp	x0, 40b000 <ferror@plt+0x7de0>
  40872c:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  408730:	adrp	x3, 40b000 <ferror@plt+0x7de0>
  408734:	add	x0, x0, #0x287
  408738:	add	x1, x1, #0x24b
  40873c:	add	x3, x3, #0x25b
  408740:	mov	w2, #0xc5                  	// #197
  408744:	bl	403150 <__assert_fail@plt>
  408748:	sub	sp, sp, #0x80
  40874c:	stp	x29, x30, [sp, #32]
  408750:	stp	x28, x27, [sp, #48]
  408754:	stp	x26, x25, [sp, #64]
  408758:	stp	x24, x23, [sp, #80]
  40875c:	stp	x22, x21, [sp, #96]
  408760:	stp	x20, x19, [sp, #112]
  408764:	add	x29, sp, #0x20
  408768:	cbz	x0, 4089a0 <ferror@plt+0x5780>
  40876c:	str	x1, [sp]
  408770:	cbz	x1, 4089c0 <ferror@plt+0x57a0>
  408774:	adrp	x20, 40b000 <ferror@plt+0x7de0>
  408778:	mov	x22, x0
  40877c:	mov	w28, wzr
  408780:	add	x20, x20, #0x3d7
  408784:	mov	w26, #0x1                   	// #1
  408788:	mov	w27, #0xffffffea            	// #-22
  40878c:	str	xzr, [sp, #16]
  408790:	b	4087a4 <ferror@plt+0x5584>
  408794:	cmp	w28, #0x0
  408798:	cinc	w8, w26, ne  // ne = any
  40879c:	csel	w21, w27, w21, eq  // eq = none
  4087a0:	cbnz	w8, 408964 <ferror@plt+0x5744>
  4087a4:	mov	x0, x22
  4087a8:	mov	x1, x20
  4087ac:	bl	403030 <strspn@plt>
  4087b0:	add	x22, x22, x0
  4087b4:	ldrb	w8, [x22]
  4087b8:	cbz	w8, 408794 <ferror@plt+0x5574>
  4087bc:	bl	403160 <__errno_location@plt>
  4087c0:	mov	x24, x0
  4087c4:	str	wzr, [x0]
  4087c8:	sub	x1, x29, #0x8
  4087cc:	mov	w2, #0xa                   	// #10
  4087d0:	mov	x0, x22
  4087d4:	bl	402af0 <strtoll@plt>
  4087d8:	ldr	w8, [x24]
  4087dc:	cmp	w8, #0x1
  4087e0:	b.lt	4087f0 <ferror@plt+0x55d0>  // b.tstop
  4087e4:	neg	w21, w8
  4087e8:	mov	w8, #0x1                   	// #1
  4087ec:	b	4087a0 <ferror@plt+0x5580>
  4087f0:	mov	x23, x0
  4087f4:	tbnz	x0, #63, 408840 <ferror@plt+0x5620>
  4087f8:	ldur	x8, [x29, #-8]
  4087fc:	ldrb	w9, [x8]
  408800:	cmp	w9, #0x2e
  408804:	b.ne	40884c <ferror@plt+0x562c>  // b.any
  408808:	add	x25, x8, #0x1
  40880c:	sub	x1, x29, #0x8
  408810:	mov	w2, #0xa                   	// #10
  408814:	mov	x0, x25
  408818:	str	wzr, [x24]
  40881c:	bl	402af0 <strtoll@plt>
  408820:	ldr	w8, [x24]
  408824:	cmp	w8, #0x1
  408828:	b.lt	408910 <ferror@plt+0x56f0>  // b.tstop
  40882c:	mov	w19, wzr
  408830:	neg	w21, w8
  408834:	mov	w8, #0x1                   	// #1
  408838:	cbnz	w8, 4087a0 <ferror@plt+0x5580>
  40883c:	b	40885c <ferror@plt+0x563c>
  408840:	mov	w21, #0xffffffde            	// #-34
  408844:	mov	w8, #0x1                   	// #1
  408848:	b	4087a0 <ferror@plt+0x5580>
  40884c:	cmp	x8, x22
  408850:	b.eq	408930 <ferror@plt+0x5710>  // b.none
  408854:	mov	x0, xzr
  408858:	mov	w19, wzr
  40885c:	ldur	x25, [x29, #-8]
  408860:	str	w28, [sp, #12]
  408864:	mov	x28, x0
  408868:	mov	x1, x20
  40886c:	mov	x0, x25
  408870:	bl	403030 <strspn@plt>
  408874:	adrp	x24, 41b000 <ferror@plt+0x17de0>
  408878:	mov	x27, xzr
  40887c:	add	x25, x25, x0
  408880:	add	x24, x24, #0xc20
  408884:	stur	x25, [x29, #-8]
  408888:	ldur	x26, [x24, #-8]
  40888c:	mov	x0, x25
  408890:	mov	x1, x26
  408894:	bl	408f1c <ferror@plt+0x5cfc>
  408898:	cbnz	x0, 4088b4 <ferror@plt+0x5694>
  40889c:	add	x27, x27, #0x1
  4088a0:	cmp	x27, #0x1c
  4088a4:	add	x24, x24, #0x10
  4088a8:	b.ne	408888 <ferror@plt+0x5668>  // b.any
  4088ac:	ldr	w28, [sp, #12]
  4088b0:	b	4088f8 <ferror@plt+0x56d8>
  4088b4:	ldr	x8, [x24]
  4088b8:	mul	x9, x8, x28
  4088bc:	cbz	w19, 4088d8 <ferror@plt+0x56b8>
  4088c0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4088c4:	movk	x10, #0xcccd
  4088c8:	umulh	x9, x9, x10
  4088cc:	subs	w19, w19, #0x1
  4088d0:	lsr	x9, x9, #3
  4088d4:	b.ne	4088c8 <ferror@plt+0x56a8>  // b.any
  4088d8:	ldr	x10, [sp, #16]
  4088dc:	mov	x0, x26
  4088e0:	madd	x8, x8, x23, x10
  4088e4:	add	x8, x8, x9
  4088e8:	str	x8, [sp, #16]
  4088ec:	bl	402a40 <strlen@plt>
  4088f0:	add	x22, x25, x0
  4088f4:	mov	w28, #0x1                   	// #1
  4088f8:	cmp	w27, #0x1b
  4088fc:	mov	w27, #0xffffffea            	// #-22
  408900:	cset	w8, hi  // hi = pmore
  408904:	csel	w21, w27, w21, hi  // hi = pmore
  408908:	mov	w26, #0x1                   	// #1
  40890c:	b	4087a0 <ferror@plt+0x5580>
  408910:	tbnz	x0, #63, 40893c <ferror@plt+0x571c>
  408914:	ldur	x9, [x29, #-8]
  408918:	cmp	x9, x25
  40891c:	b.eq	408950 <ferror@plt+0x5730>  // b.none
  408920:	mov	w8, wzr
  408924:	sub	w19, w9, w25
  408928:	cbnz	wzr, 4087a0 <ferror@plt+0x5580>
  40892c:	b	40885c <ferror@plt+0x563c>
  408930:	mov	w21, #0xffffffea            	// #-22
  408934:	mov	w8, #0x1                   	// #1
  408938:	b	4087a0 <ferror@plt+0x5580>
  40893c:	mov	w19, wzr
  408940:	mov	w21, #0xffffffde            	// #-34
  408944:	mov	w8, #0x1                   	// #1
  408948:	cbnz	w8, 4087a0 <ferror@plt+0x5580>
  40894c:	b	40885c <ferror@plt+0x563c>
  408950:	mov	w19, wzr
  408954:	mov	w21, #0xffffffea            	// #-22
  408958:	mov	w8, #0x1                   	// #1
  40895c:	cbnz	w8, 4087a0 <ferror@plt+0x5580>
  408960:	b	40885c <ferror@plt+0x563c>
  408964:	cmp	w8, #0x2
  408968:	b.ne	40897c <ferror@plt+0x575c>  // b.any
  40896c:	ldr	x8, [sp]
  408970:	ldr	x9, [sp, #16]
  408974:	mov	w21, wzr
  408978:	str	x9, [x8]
  40897c:	mov	w0, w21
  408980:	ldp	x20, x19, [sp, #112]
  408984:	ldp	x22, x21, [sp, #96]
  408988:	ldp	x24, x23, [sp, #80]
  40898c:	ldp	x26, x25, [sp, #64]
  408990:	ldp	x28, x27, [sp, #48]
  408994:	ldp	x29, x30, [sp, #32]
  408998:	add	sp, sp, #0x80
  40899c:	ret
  4089a0:	adrp	x0, 40b000 <ferror@plt+0x7de0>
  4089a4:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4089a8:	adrp	x3, 40b000 <ferror@plt+0x7de0>
  4089ac:	add	x0, x0, #0x249
  4089b0:	add	x1, x1, #0x24b
  4089b4:	add	x3, x3, #0x3b1
  4089b8:	mov	w2, #0x4d                  	// #77
  4089bc:	bl	403150 <__assert_fail@plt>
  4089c0:	adrp	x0, 40b000 <ferror@plt+0x7de0>
  4089c4:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4089c8:	adrp	x3, 40b000 <ferror@plt+0x7de0>
  4089cc:	add	x0, x0, #0x287
  4089d0:	add	x1, x1, #0x24b
  4089d4:	add	x3, x3, #0x3b1
  4089d8:	mov	w2, #0x4e                  	// #78
  4089dc:	bl	403150 <__assert_fail@plt>
  4089e0:	stp	x29, x30, [sp, #-32]!
  4089e4:	str	x19, [sp, #16]
  4089e8:	mov	x19, x0
  4089ec:	mov	x29, sp
  4089f0:	cbz	x0, 4089fc <ferror@plt+0x57dc>
  4089f4:	mov	x0, x19
  4089f8:	bl	402a40 <strlen@plt>
  4089fc:	cmp	x0, #0x4
  408a00:	b.cs	408a0c <ferror@plt+0x57ec>  // b.hs, b.nlast
  408a04:	mov	x0, xzr
  408a08:	b	408a24 <ferror@plt+0x5804>
  408a0c:	add	x8, x19, x0
  408a10:	ldr	w9, [x8, #-4]!
  408a14:	mov	w10, #0x6120                	// #24864
  408a18:	movk	w10, #0x6f67, lsl #16
  408a1c:	cmp	w9, w10
  408a20:	csel	x0, x8, xzr, eq  // eq = none
  408a24:	ldr	x19, [sp, #16]
  408a28:	ldp	x29, x30, [sp], #32
  408a2c:	ret
  408a30:	stp	x29, x30, [sp, #-48]!
  408a34:	stp	x20, x19, [sp, #32]
  408a38:	mov	x20, x1
  408a3c:	mov	x19, x0
  408a40:	str	x21, [sp, #16]
  408a44:	mov	x29, sp
  408a48:	cbz	x1, 408a60 <ferror@plt+0x5840>
  408a4c:	mov	x0, x20
  408a50:	bl	402a40 <strlen@plt>
  408a54:	mov	x21, x0
  408a58:	cbnz	x19, 408a68 <ferror@plt+0x5848>
  408a5c:	b	408a8c <ferror@plt+0x586c>
  408a60:	mov	x21, xzr
  408a64:	cbz	x19, 408a8c <ferror@plt+0x586c>
  408a68:	cbz	x21, 408a8c <ferror@plt+0x586c>
  408a6c:	mov	x0, x19
  408a70:	mov	x1, x20
  408a74:	mov	x2, x21
  408a78:	bl	402fe0 <strncasecmp@plt>
  408a7c:	add	x8, x19, x21
  408a80:	cmp	w0, #0x0
  408a84:	csel	x0, x8, xzr, eq  // eq = none
  408a88:	b	408a90 <ferror@plt+0x5870>
  408a8c:	mov	x0, xzr
  408a90:	ldp	x20, x19, [sp, #32]
  408a94:	ldr	x21, [sp, #16]
  408a98:	ldp	x29, x30, [sp], #48
  408a9c:	ret
  408aa0:	ldr	w8, [x0, #32]
  408aa4:	tbnz	w8, #31, 408ab0 <ferror@plt+0x5890>
  408aa8:	ldr	w0, [x0, #40]
  408aac:	ret
  408ab0:	mov	w0, wzr
  408ab4:	ret
  408ab8:	sub	sp, sp, #0x70
  408abc:	stp	x22, x21, [sp, #80]
  408ac0:	stp	x20, x19, [sp, #96]
  408ac4:	mov	x20, x3
  408ac8:	mov	x21, x2
  408acc:	mov	w22, w1
  408ad0:	mov	x19, x0
  408ad4:	stp	x29, x30, [sp, #64]
  408ad8:	add	x29, sp, #0x40
  408adc:	tbnz	w1, #6, 408b0c <ferror@plt+0x58ec>
  408ae0:	add	x1, sp, #0x8
  408ae4:	mov	x0, x19
  408ae8:	bl	402b50 <localtime_r@plt>
  408aec:	cbz	x0, 408b1c <ferror@plt+0x58fc>
  408af0:	ldr	x1, [x19, #8]
  408af4:	add	x0, sp, #0x8
  408af8:	mov	w2, w22
  408afc:	mov	x3, x21
  408b00:	mov	x4, x20
  408b04:	bl	408b4c <ferror@plt+0x592c>
  408b08:	b	408b38 <ferror@plt+0x5918>
  408b0c:	add	x1, sp, #0x8
  408b10:	mov	x0, x19
  408b14:	bl	402d70 <gmtime_r@plt>
  408b18:	cbnz	x0, 408af0 <ferror@plt+0x58d0>
  408b1c:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  408b20:	add	x1, x1, #0x321
  408b24:	mov	w2, #0x5                   	// #5
  408b28:	bl	4030f0 <dcgettext@plt>
  408b2c:	ldr	x1, [x19]
  408b30:	bl	403090 <warnx@plt>
  408b34:	mov	w0, #0xffffffff            	// #-1
  408b38:	ldp	x20, x19, [sp, #96]
  408b3c:	ldp	x22, x21, [sp, #80]
  408b40:	ldp	x29, x30, [sp, #64]
  408b44:	add	sp, sp, #0x70
  408b48:	ret
  408b4c:	stp	x29, x30, [sp, #-64]!
  408b50:	str	x23, [sp, #16]
  408b54:	stp	x22, x21, [sp, #32]
  408b58:	stp	x20, x19, [sp, #48]
  408b5c:	mov	x19, x4
  408b60:	mov	x20, x3
  408b64:	mov	w22, w2
  408b68:	mov	x23, x1
  408b6c:	mov	x21, x0
  408b70:	mov	x29, sp
  408b74:	tbz	w2, #0, 408bb8 <ferror@plt+0x5998>
  408b78:	ldp	w9, w8, [x21, #16]
  408b7c:	ldr	w5, [x21, #12]
  408b80:	adrp	x2, 40b000 <ferror@plt+0x7de0>
  408b84:	sxtw	x8, w8
  408b88:	add	x3, x8, #0x76c
  408b8c:	add	w4, w9, #0x1
  408b90:	add	x2, x2, #0x3dc
  408b94:	mov	x0, x20
  408b98:	mov	x1, x19
  408b9c:	bl	402c40 <snprintf@plt>
  408ba0:	tbnz	w0, #31, 408c4c <ferror@plt+0x5a2c>
  408ba4:	sxtw	x8, w0
  408ba8:	cmp	x8, x19
  408bac:	b.hi	408c4c <ferror@plt+0x5a2c>  // b.pmore
  408bb0:	sub	x19, x19, x8
  408bb4:	add	x20, x20, x8
  408bb8:	tbz	w22, #1, 408bdc <ferror@plt+0x59bc>
  408bbc:	tbz	w22, #0, 408bdc <ferror@plt+0x59bc>
  408bc0:	cbz	x19, 408c4c <ferror@plt+0x5a2c>
  408bc4:	tst	w22, #0x20
  408bc8:	mov	w8, #0x54                  	// #84
  408bcc:	mov	w9, #0x20                  	// #32
  408bd0:	csel	w8, w9, w8, eq  // eq = none
  408bd4:	strb	w8, [x20], #1
  408bd8:	sub	x19, x19, #0x1
  408bdc:	tbz	w22, #1, 408c10 <ferror@plt+0x59f0>
  408be0:	ldp	w4, w3, [x21, #4]
  408be4:	ldr	w5, [x21]
  408be8:	adrp	x2, 40b000 <ferror@plt+0x7de0>
  408bec:	add	x2, x2, #0x3eb
  408bf0:	mov	x0, x20
  408bf4:	mov	x1, x19
  408bf8:	bl	402c40 <snprintf@plt>
  408bfc:	tbnz	w0, #31, 408c4c <ferror@plt+0x5a2c>
  408c00:	sxtw	x8, w0
  408c04:	subs	x19, x19, x8
  408c08:	b.cc	408c4c <ferror@plt+0x5a2c>  // b.lo, b.ul, b.last
  408c0c:	add	x20, x20, x8
  408c10:	tbnz	w22, #3, 408c24 <ferror@plt+0x5a04>
  408c14:	tbz	w22, #4, 408c80 <ferror@plt+0x5a60>
  408c18:	adrp	x2, 40b000 <ferror@plt+0x7de0>
  408c1c:	add	x2, x2, #0x401
  408c20:	b	408c2c <ferror@plt+0x5a0c>
  408c24:	adrp	x2, 40b000 <ferror@plt+0x7de0>
  408c28:	add	x2, x2, #0x3fa
  408c2c:	mov	x0, x20
  408c30:	mov	x1, x19
  408c34:	mov	x3, x23
  408c38:	bl	402c40 <snprintf@plt>
  408c3c:	tbnz	w0, #31, 408c4c <ferror@plt+0x5a2c>
  408c40:	sxtw	x8, w0
  408c44:	subs	x19, x19, x8
  408c48:	b.cs	408c7c <ferror@plt+0x5a5c>  // b.hs, b.nlast
  408c4c:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  408c50:	add	x1, x1, #0x413
  408c54:	mov	w2, #0x5                   	// #5
  408c58:	mov	x0, xzr
  408c5c:	bl	4030f0 <dcgettext@plt>
  408c60:	bl	403090 <warnx@plt>
  408c64:	mov	w0, #0xffffffff            	// #-1
  408c68:	ldp	x20, x19, [sp, #48]
  408c6c:	ldp	x22, x21, [sp, #32]
  408c70:	ldr	x23, [sp, #16]
  408c74:	ldp	x29, x30, [sp], #64
  408c78:	ret
  408c7c:	add	x20, x20, x8
  408c80:	tbz	w22, #2, 408d0c <ferror@plt+0x5aec>
  408c84:	mov	x0, x21
  408c88:	bl	408aa0 <ferror@plt+0x5880>
  408c8c:	mov	w8, #0x8889                	// #34953
  408c90:	movk	w8, #0x8888, lsl #16
  408c94:	smull	x10, w0, w8
  408c98:	lsr	x10, x10, #32
  408c9c:	mov	w9, #0xb3c5                	// #46021
  408ca0:	add	w10, w10, w0
  408ca4:	movk	w9, #0x91a2, lsl #16
  408ca8:	asr	w11, w10, #5
  408cac:	smull	x9, w0, w9
  408cb0:	add	w10, w11, w10, lsr #31
  408cb4:	lsr	x9, x9, #32
  408cb8:	smull	x8, w10, w8
  408cbc:	add	w9, w9, w0
  408cc0:	lsr	x8, x8, #32
  408cc4:	asr	w11, w9, #11
  408cc8:	add	w8, w8, w10
  408ccc:	add	w3, w11, w9, lsr #31
  408cd0:	asr	w9, w8, #5
  408cd4:	add	w8, w9, w8, lsr #31
  408cd8:	mov	w9, #0x3c                  	// #60
  408cdc:	msub	w8, w8, w9, w10
  408ce0:	cmp	w8, #0x0
  408ce4:	adrp	x2, 40b000 <ferror@plt+0x7de0>
  408ce8:	cneg	w4, w8, mi  // mi = first
  408cec:	add	x2, x2, #0x408
  408cf0:	mov	x0, x20
  408cf4:	mov	x1, x19
  408cf8:	bl	402c40 <snprintf@plt>
  408cfc:	tbnz	w0, #31, 408c4c <ferror@plt+0x5a2c>
  408d00:	sxtw	x8, w0
  408d04:	cmp	x19, x8
  408d08:	b.cc	408c4c <ferror@plt+0x5a2c>  // b.lo, b.ul, b.last
  408d0c:	mov	w0, wzr
  408d10:	b	408c68 <ferror@plt+0x5a48>
  408d14:	stp	x29, x30, [sp, #-16]!
  408d18:	mov	x4, x3
  408d1c:	mov	x3, x2
  408d20:	mov	w2, w1
  408d24:	mov	x1, xzr
  408d28:	mov	x29, sp
  408d2c:	bl	408b4c <ferror@plt+0x592c>
  408d30:	ldp	x29, x30, [sp], #16
  408d34:	ret
  408d38:	sub	sp, sp, #0x70
  408d3c:	stp	x22, x21, [sp, #80]
  408d40:	stp	x20, x19, [sp, #96]
  408d44:	mov	x20, x3
  408d48:	mov	x21, x2
  408d4c:	mov	w22, w1
  408d50:	mov	x19, x0
  408d54:	stp	x29, x30, [sp, #64]
  408d58:	add	x29, sp, #0x40
  408d5c:	tbnz	w1, #6, 408d8c <ferror@plt+0x5b6c>
  408d60:	add	x1, sp, #0x8
  408d64:	mov	x0, x19
  408d68:	bl	402b50 <localtime_r@plt>
  408d6c:	cbz	x0, 408d9c <ferror@plt+0x5b7c>
  408d70:	add	x0, sp, #0x8
  408d74:	mov	x1, xzr
  408d78:	mov	w2, w22
  408d7c:	mov	x3, x21
  408d80:	mov	x4, x20
  408d84:	bl	408b4c <ferror@plt+0x592c>
  408d88:	b	408db8 <ferror@plt+0x5b98>
  408d8c:	add	x1, sp, #0x8
  408d90:	mov	x0, x19
  408d94:	bl	402d70 <gmtime_r@plt>
  408d98:	cbnz	x0, 408d70 <ferror@plt+0x5b50>
  408d9c:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  408da0:	add	x1, x1, #0x321
  408da4:	mov	w2, #0x5                   	// #5
  408da8:	bl	4030f0 <dcgettext@plt>
  408dac:	mov	x1, x19
  408db0:	bl	403090 <warnx@plt>
  408db4:	mov	w0, #0xffffffff            	// #-1
  408db8:	ldp	x20, x19, [sp, #96]
  408dbc:	ldp	x22, x21, [sp, #80]
  408dc0:	ldp	x29, x30, [sp, #64]
  408dc4:	add	sp, sp, #0x70
  408dc8:	ret
  408dcc:	sub	sp, sp, #0xb0
  408dd0:	stp	x29, x30, [sp, #112]
  408dd4:	stp	x22, x21, [sp, #144]
  408dd8:	stp	x20, x19, [sp, #160]
  408ddc:	ldr	x8, [x1]
  408de0:	str	x23, [sp, #128]
  408de4:	mov	x19, x4
  408de8:	mov	x20, x3
  408dec:	mov	w21, w2
  408df0:	mov	x22, x1
  408df4:	mov	x23, x0
  408df8:	add	x29, sp, #0x70
  408dfc:	cbnz	x8, 408e0c <ferror@plt+0x5bec>
  408e00:	mov	x0, x22
  408e04:	mov	x1, xzr
  408e08:	bl	402d50 <gettimeofday@plt>
  408e0c:	add	x1, sp, #0x38
  408e10:	mov	x0, x23
  408e14:	bl	402b50 <localtime_r@plt>
  408e18:	mov	x1, sp
  408e1c:	mov	x0, x22
  408e20:	bl	402b50 <localtime_r@plt>
  408e24:	add	x0, sp, #0x38
  408e28:	mov	x1, sp
  408e2c:	bl	408ed0 <ferror@plt+0x5cb0>
  408e30:	cbz	w0, 408e6c <ferror@plt+0x5c4c>
  408e34:	ldp	w4, w3, [sp, #60]
  408e38:	adrp	x2, 40b000 <ferror@plt+0x7de0>
  408e3c:	add	x2, x2, #0x3f0
  408e40:	mov	x0, x20
  408e44:	mov	x1, x19
  408e48:	bl	402c40 <snprintf@plt>
  408e4c:	mov	w8, w0
  408e50:	mov	w0, #0xffffffff            	// #-1
  408e54:	tbnz	w8, #31, 408eb8 <ferror@plt+0x5c98>
  408e58:	sxtw	x8, w8
  408e5c:	cmp	x8, x19
  408e60:	b.hi	408eb8 <ferror@plt+0x5c98>  // b.pmore
  408e64:	mov	w0, wzr
  408e68:	b	408eb8 <ferror@plt+0x5c98>
  408e6c:	add	x0, sp, #0x38
  408e70:	mov	x1, sp
  408e74:	bl	408f08 <ferror@plt+0x5ce8>
  408e78:	adrp	x8, 40b000 <ferror@plt+0x7de0>
  408e7c:	adrp	x9, 40b000 <ferror@plt+0x7de0>
  408e80:	add	x8, x8, #0x33b
  408e84:	add	x9, x9, #0x349
  408e88:	tst	w21, #0x2
  408e8c:	adrp	x10, 40b000 <ferror@plt+0x7de0>
  408e90:	add	x10, x10, #0x346
  408e94:	csel	x8, x9, x8, eq  // eq = none
  408e98:	cmp	w0, #0x0
  408e9c:	csel	x2, x10, x8, eq  // eq = none
  408ea0:	add	x3, sp, #0x38
  408ea4:	mov	x0, x20
  408ea8:	mov	x1, x19
  408eac:	bl	402bc0 <strftime@plt>
  408eb0:	cmp	w0, #0x1
  408eb4:	csetm	w0, lt  // lt = tstop
  408eb8:	ldp	x20, x19, [sp, #160]
  408ebc:	ldp	x22, x21, [sp, #144]
  408ec0:	ldr	x23, [sp, #128]
  408ec4:	ldp	x29, x30, [sp, #112]
  408ec8:	add	sp, sp, #0xb0
  408ecc:	ret
  408ed0:	stp	x29, x30, [sp, #-16]!
  408ed4:	ldr	w8, [x0, #28]
  408ed8:	ldr	w9, [x1, #28]
  408edc:	mov	x29, sp
  408ee0:	cmp	w8, w9
  408ee4:	b.ne	408efc <ferror@plt+0x5cdc>  // b.any
  408ee8:	bl	408f08 <ferror@plt+0x5ce8>
  408eec:	cmp	w0, #0x0
  408ef0:	cset	w0, ne  // ne = any
  408ef4:	ldp	x29, x30, [sp], #16
  408ef8:	ret
  408efc:	mov	w0, wzr
  408f00:	ldp	x29, x30, [sp], #16
  408f04:	ret
  408f08:	ldr	w8, [x0, #20]
  408f0c:	ldr	w9, [x1, #20]
  408f10:	cmp	w8, w9
  408f14:	cset	w0, eq  // eq = none
  408f18:	ret
  408f1c:	stp	x29, x30, [sp, #-48]!
  408f20:	stp	x20, x19, [sp, #32]
  408f24:	mov	x20, x1
  408f28:	mov	x19, x0
  408f2c:	str	x21, [sp, #16]
  408f30:	mov	x29, sp
  408f34:	cbz	x1, 408f4c <ferror@plt+0x5d2c>
  408f38:	mov	x0, x20
  408f3c:	bl	402a40 <strlen@plt>
  408f40:	mov	x21, x0
  408f44:	cbnz	x19, 408f54 <ferror@plt+0x5d34>
  408f48:	b	408f78 <ferror@plt+0x5d58>
  408f4c:	mov	x21, xzr
  408f50:	cbz	x19, 408f78 <ferror@plt+0x5d58>
  408f54:	cbz	x21, 408f78 <ferror@plt+0x5d58>
  408f58:	mov	x0, x19
  408f5c:	mov	x1, x20
  408f60:	mov	x2, x21
  408f64:	bl	402ce0 <strncmp@plt>
  408f68:	add	x8, x19, x21
  408f6c:	cmp	w0, #0x0
  408f70:	csel	x0, x8, xzr, eq  // eq = none
  408f74:	b	408f7c <ferror@plt+0x5d5c>
  408f78:	mov	x0, xzr
  408f7c:	ldp	x20, x19, [sp, #32]
  408f80:	ldr	x21, [sp, #16]
  408f84:	ldp	x29, x30, [sp], #48
  408f88:	ret
  408f8c:	stp	x29, x30, [sp, #-32]!
  408f90:	stp	x28, x19, [sp, #16]
  408f94:	mov	x29, sp
  408f98:	sub	sp, sp, #0x1, lsl #12
  408f9c:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  408fa0:	mov	w2, w0
  408fa4:	add	x1, x1, #0x435
  408fa8:	mov	x0, sp
  408fac:	bl	402b90 <sprintf@plt>
  408fb0:	mov	w0, #0x8                   	// #8
  408fb4:	bl	402cc0 <malloc@plt>
  408fb8:	mov	x19, x0
  408fbc:	cbz	x0, 408fd0 <ferror@plt+0x5db0>
  408fc0:	mov	x0, sp
  408fc4:	bl	402bb0 <opendir@plt>
  408fc8:	str	x0, [x19]
  408fcc:	cbnz	x0, 408fdc <ferror@plt+0x5dbc>
  408fd0:	mov	x0, x19
  408fd4:	bl	402f90 <free@plt>
  408fd8:	mov	x19, xzr
  408fdc:	mov	x0, x19
  408fe0:	add	sp, sp, #0x1, lsl #12
  408fe4:	ldp	x28, x19, [sp, #16]
  408fe8:	ldp	x29, x30, [sp], #32
  408fec:	ret
  408ff0:	stp	x29, x30, [sp, #-32]!
  408ff4:	str	x19, [sp, #16]
  408ff8:	mov	x19, x0
  408ffc:	mov	x29, sp
  409000:	cbz	x0, 409010 <ferror@plt+0x5df0>
  409004:	ldr	x0, [x19]
  409008:	cbz	x0, 409010 <ferror@plt+0x5df0>
  40900c:	bl	402e40 <closedir@plt>
  409010:	mov	x0, x19
  409014:	bl	402f90 <free@plt>
  409018:	ldr	x19, [sp, #16]
  40901c:	ldp	x29, x30, [sp], #32
  409020:	ret
  409024:	sub	sp, sp, #0x40
  409028:	stp	x20, x19, [sp, #48]
  40902c:	mov	x20, x0
  409030:	mov	w0, #0xffffffea            	// #-22
  409034:	stp	x29, x30, [sp, #16]
  409038:	stp	x22, x21, [sp, #32]
  40903c:	add	x29, sp, #0x10
  409040:	cbz	x20, 4090e4 <ferror@plt+0x5ec4>
  409044:	mov	x19, x1
  409048:	cbz	x1, 4090e4 <ferror@plt+0x5ec4>
  40904c:	str	wzr, [x19]
  409050:	bl	403160 <__errno_location@plt>
  409054:	mov	x21, x0
  409058:	str	wzr, [x0]
  40905c:	b	409068 <ferror@plt+0x5e48>
  409060:	ldr	w8, [x19]
  409064:	cbnz	w8, 4090e0 <ferror@plt+0x5ec0>
  409068:	ldr	x0, [x20]
  40906c:	bl	402df0 <readdir@plt>
  409070:	cbz	x0, 4090cc <ferror@plt+0x5eac>
  409074:	mov	x22, x0
  409078:	bl	402f20 <__ctype_b_loc@plt>
  40907c:	ldr	x8, [x0]
  409080:	ldrb	w9, [x22, #19]!
  409084:	ldrh	w8, [x8, x9, lsl #1]
  409088:	tbz	w8, #11, 409060 <ferror@plt+0x5e40>
  40908c:	add	x1, sp, #0x8
  409090:	mov	w2, #0xa                   	// #10
  409094:	mov	x0, x22
  409098:	str	wzr, [x21]
  40909c:	bl	402f40 <strtol@plt>
  4090a0:	str	w0, [x19]
  4090a4:	ldr	w8, [x21]
  4090a8:	cbnz	w8, 4090c4 <ferror@plt+0x5ea4>
  4090ac:	ldr	x8, [sp, #8]
  4090b0:	cmp	x22, x8
  4090b4:	b.eq	4090c4 <ferror@plt+0x5ea4>  // b.none
  4090b8:	cbz	x8, 409060 <ferror@plt+0x5e40>
  4090bc:	ldrb	w8, [x8]
  4090c0:	cbz	w8, 409060 <ferror@plt+0x5e40>
  4090c4:	mov	w0, #0xffffffff            	// #-1
  4090c8:	b	4090e4 <ferror@plt+0x5ec4>
  4090cc:	ldr	w8, [x21]
  4090d0:	cmp	w8, #0x0
  4090d4:	mov	w8, #0x1                   	// #1
  4090d8:	cneg	w0, w8, ne  // ne = any
  4090dc:	b	4090e4 <ferror@plt+0x5ec4>
  4090e0:	mov	w0, wzr
  4090e4:	ldp	x20, x19, [sp, #48]
  4090e8:	ldp	x22, x21, [sp, #32]
  4090ec:	ldp	x29, x30, [sp, #16]
  4090f0:	add	sp, sp, #0x40
  4090f4:	ret
  4090f8:	stp	x29, x30, [sp, #-16]!
  4090fc:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  409100:	add	x1, x1, #0x444
  409104:	mov	x29, sp
  409108:	bl	409114 <ferror@plt+0x5ef4>
  40910c:	ldp	x29, x30, [sp], #16
  409110:	ret
  409114:	stp	x29, x30, [sp, #-48]!
  409118:	str	x28, [sp, #16]
  40911c:	stp	x20, x19, [sp, #32]
  409120:	mov	x29, sp
  409124:	sub	sp, sp, #0x2, lsl #12
  409128:	adrp	x2, 40b000 <ferror@plt+0x7de0>
  40912c:	mov	x4, x1
  409130:	mov	w3, w0
  409134:	add	x2, x2, #0x46e
  409138:	mov	x0, sp
  40913c:	mov	w1, #0x2000                	// #8192
  409140:	bl	402c40 <snprintf@plt>
  409144:	mov	x0, sp
  409148:	mov	w1, wzr
  40914c:	bl	402cd0 <open@plt>
  409150:	mov	w19, w0
  409154:	tbnz	w0, #31, 409198 <ferror@plt+0x5f78>
  409158:	mov	x1, sp
  40915c:	mov	w0, w19
  409160:	bl	4094e8 <ferror@plt+0x62c8>
  409164:	cmp	x0, #0x1
  409168:	b.lt	409198 <ferror@plt+0x5f78>  // b.tstop
  40916c:	mov	x8, sp
  409170:	mov	w9, #0x20                  	// #32
  409174:	mov	x10, x0
  409178:	b	409188 <ferror@plt+0x5f68>
  40917c:	subs	x10, x10, #0x1
  409180:	add	x8, x8, #0x1
  409184:	b.eq	4091c0 <ferror@plt+0x5fa0>  // b.none
  409188:	ldrb	w11, [x8]
  40918c:	cbnz	w11, 40917c <ferror@plt+0x5f5c>
  409190:	strb	w9, [x8]
  409194:	b	40917c <ferror@plt+0x5f5c>
  409198:	mov	x20, xzr
  40919c:	tbnz	w19, #31, 4091a8 <ferror@plt+0x5f88>
  4091a0:	mov	w0, w19
  4091a4:	bl	402e60 <close@plt>
  4091a8:	mov	x0, x20
  4091ac:	add	sp, sp, #0x2, lsl #12
  4091b0:	ldp	x20, x19, [sp, #32]
  4091b4:	ldr	x28, [sp, #16]
  4091b8:	ldp	x29, x30, [sp], #48
  4091bc:	ret
  4091c0:	mov	x8, sp
  4091c4:	add	x8, x0, x8
  4091c8:	mov	x0, sp
  4091cc:	sturb	wzr, [x8, #-1]
  4091d0:	bl	402e20 <strdup@plt>
  4091d4:	mov	x20, x0
  4091d8:	tbz	w19, #31, 4091a0 <ferror@plt+0x5f80>
  4091dc:	b	4091a8 <ferror@plt+0x5f88>
  4091e0:	stp	x29, x30, [sp, #-16]!
  4091e4:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4091e8:	add	x1, x1, #0x44c
  4091ec:	mov	x29, sp
  4091f0:	bl	409114 <ferror@plt+0x5ef4>
  4091f4:	ldp	x29, x30, [sp], #16
  4091f8:	ret
  4091fc:	stp	x29, x30, [sp, #-32]!
  409200:	mov	w0, #0x1                   	// #1
  409204:	mov	w1, #0x18                  	// #24
  409208:	str	x19, [sp, #16]
  40920c:	mov	x29, sp
  409210:	bl	402dc0 <calloc@plt>
  409214:	mov	x19, x0
  409218:	cbz	x0, 409230 <ferror@plt+0x6010>
  40921c:	adrp	x0, 40b000 <ferror@plt+0x7de0>
  409220:	add	x0, x0, #0x451
  409224:	bl	402bb0 <opendir@plt>
  409228:	str	x0, [x19]
  40922c:	cbnz	x0, 40923c <ferror@plt+0x601c>
  409230:	mov	x0, x19
  409234:	bl	402f90 <free@plt>
  409238:	mov	x19, xzr
  40923c:	mov	x0, x19
  409240:	ldr	x19, [sp, #16]
  409244:	ldp	x29, x30, [sp], #32
  409248:	ret
  40924c:	stp	x29, x30, [sp, #-32]!
  409250:	str	x19, [sp, #16]
  409254:	mov	x19, x0
  409258:	mov	x29, sp
  40925c:	cbz	x0, 40926c <ferror@plt+0x604c>
  409260:	ldr	x0, [x19]
  409264:	cbz	x0, 40926c <ferror@plt+0x604c>
  409268:	bl	402e40 <closedir@plt>
  40926c:	mov	x0, x19
  409270:	bl	402f90 <free@plt>
  409274:	ldr	x19, [sp, #16]
  409278:	ldp	x29, x30, [sp], #32
  40927c:	ret
  409280:	ldrb	w8, [x0, #20]
  409284:	cmp	x1, #0x0
  409288:	cset	w9, ne  // ne = any
  40928c:	str	x1, [x0, #8]
  409290:	and	w8, w8, #0xfe
  409294:	orr	w8, w8, w9
  409298:	strb	w8, [x0, #20]
  40929c:	ret
  4092a0:	ldrb	w8, [x0, #20]
  4092a4:	str	w1, [x0, #16]
  4092a8:	orr	w8, w8, #0x2
  4092ac:	strb	w8, [x0, #20]
  4092b0:	ret
  4092b4:	stp	x29, x30, [sp, #-96]!
  4092b8:	stp	x28, x27, [sp, #16]
  4092bc:	stp	x26, x25, [sp, #32]
  4092c0:	stp	x24, x23, [sp, #48]
  4092c4:	stp	x22, x21, [sp, #64]
  4092c8:	stp	x20, x19, [sp, #80]
  4092cc:	mov	x29, sp
  4092d0:	sub	sp, sp, #0x2, lsl #12
  4092d4:	sub	sp, sp, #0x110
  4092d8:	mov	w24, #0xffffffea            	// #-22
  4092dc:	cbz	x0, 40948c <ferror@plt+0x626c>
  4092e0:	mov	x19, x1
  4092e4:	cbz	x1, 40948c <ferror@plt+0x626c>
  4092e8:	mov	x20, x0
  4092ec:	str	wzr, [x19]
  4092f0:	bl	403160 <__errno_location@plt>
  4092f4:	adrp	x22, 40b000 <ferror@plt+0x7de0>
  4092f8:	mov	x21, x0
  4092fc:	mov	w28, #0xffffffff            	// #-1
  409300:	add	x22, x22, #0x457
  409304:	mov	w23, #0x3                   	// #3
  409308:	str	wzr, [x0]
  40930c:	b	409328 <ferror@plt+0x6108>
  409310:	ldr	w8, [x21]
  409314:	cmp	w8, #0x0
  409318:	mov	w8, #0x1                   	// #1
  40931c:	cneg	w24, w8, ne  // ne = any
  409320:	cmp	w8, #0x3
  409324:	b.ne	40948c <ferror@plt+0x626c>  // b.any
  409328:	str	wzr, [x21]
  40932c:	ldr	x0, [x20]
  409330:	bl	402df0 <readdir@plt>
  409334:	cbz	x0, 409310 <ferror@plt+0x60f0>
  409338:	mov	x25, x0
  40933c:	bl	402f20 <__ctype_b_loc@plt>
  409340:	ldr	x8, [x0]
  409344:	ldrb	w9, [x25, #19]!
  409348:	ldrh	w8, [x8, x9, lsl #1]
  40934c:	tbnz	w8, #11, 409358 <ferror@plt+0x6138>
  409350:	mov	w8, #0x3                   	// #3
  409354:	b	409320 <ferror@plt+0x6100>
  409358:	ldrb	w8, [x20, #20]
  40935c:	tbnz	w8, #1, 4093f0 <ferror@plt+0x61d0>
  409360:	ldrb	w8, [x20, #20]
  409364:	tbz	w8, #0, 409420 <ferror@plt+0x6200>
  409368:	add	x0, sp, #0x108
  40936c:	mov	w1, #0x2000                	// #8192
  409370:	mov	x2, x22
  409374:	mov	x3, x25
  409378:	bl	402c40 <snprintf@plt>
  40937c:	ldr	x0, [x20]
  409380:	bl	403070 <dirfd@plt>
  409384:	add	x1, sp, #0x108
  409388:	bl	4094b4 <ferror@plt+0x6294>
  40938c:	cbz	x0, 409418 <ferror@plt+0x61f8>
  409390:	mov	x26, x0
  409394:	add	x0, sp, #0x108
  409398:	mov	w1, #0x2000                	// #8192
  40939c:	mov	x2, x26
  4093a0:	bl	4031d0 <fgets@plt>
  4093a4:	mov	x27, x0
  4093a8:	str	x0, [sp, #256]
  4093ac:	mov	x0, x26
  4093b0:	bl	402c80 <fclose@plt>
  4093b4:	cbz	x27, 409418 <ferror@plt+0x61f8>
  4093b8:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4093bc:	add	x0, sp, #0x108
  4093c0:	mov	x2, sp
  4093c4:	add	x1, x1, #0x45f
  4093c8:	bl	403100 <__isoc99_sscanf@plt>
  4093cc:	cmp	w0, #0x1
  4093d0:	b.ne	409418 <ferror@plt+0x61f8>  // b.any
  4093d4:	ldr	x1, [x20, #8]
  4093d8:	mov	x0, sp
  4093dc:	bl	402ef0 <strcmp@plt>
  4093e0:	cmp	w0, #0x0
  4093e4:	csel	w8, wzr, w23, eq  // eq = none
  4093e8:	cbnz	w8, 409320 <ferror@plt+0x6100>
  4093ec:	b	409420 <ferror@plt+0x6200>
  4093f0:	ldr	x0, [x20]
  4093f4:	bl	403070 <dirfd@plt>
  4093f8:	add	x2, sp, #0x108
  4093fc:	mov	x1, x25
  409400:	mov	w3, wzr
  409404:	bl	409680 <ferror@plt+0x6460>
  409408:	cbz	w0, 409454 <ferror@plt+0x6234>
  40940c:	mov	w8, #0x3                   	// #3
  409410:	cbnz	w8, 409320 <ferror@plt+0x6100>
  409414:	b	409360 <ferror@plt+0x6140>
  409418:	mov	w8, #0x3                   	// #3
  40941c:	cbnz	w8, 409320 <ferror@plt+0x6100>
  409420:	add	x1, sp, #0x100
  409424:	mov	w2, #0xa                   	// #10
  409428:	mov	x0, x25
  40942c:	str	xzr, [sp, #256]
  409430:	str	wzr, [x21]
  409434:	bl	402f40 <strtol@plt>
  409438:	str	w0, [x19]
  40943c:	ldr	w8, [x21]
  409440:	cbz	w8, 40946c <ferror@plt+0x624c>
  409444:	cmp	w8, #0x0
  409448:	csneg	w24, w28, w8, eq  // eq = none
  40944c:	mov	w8, #0x1                   	// #1
  409450:	b	409320 <ferror@plt+0x6100>
  409454:	ldr	w8, [x20, #16]
  409458:	ldr	w9, [sp, #288]
  40945c:	cmp	w8, w9
  409460:	csel	w8, wzr, w23, eq  // eq = none
  409464:	cbnz	w8, 409320 <ferror@plt+0x6100>
  409468:	b	409360 <ferror@plt+0x6140>
  40946c:	ldr	x9, [sp, #256]
  409470:	cmp	x25, x9
  409474:	b.eq	409444 <ferror@plt+0x6224>  // b.none
  409478:	cbz	x9, 409484 <ferror@plt+0x6264>
  40947c:	ldrb	w9, [x9]
  409480:	cbnz	w9, 409444 <ferror@plt+0x6224>
  409484:	mov	w24, wzr
  409488:	b	40944c <ferror@plt+0x622c>
  40948c:	mov	w0, w24
  409490:	add	sp, sp, #0x2, lsl #12
  409494:	add	sp, sp, #0x110
  409498:	ldp	x20, x19, [sp, #80]
  40949c:	ldp	x22, x21, [sp, #64]
  4094a0:	ldp	x24, x23, [sp, #48]
  4094a4:	ldp	x26, x25, [sp, #32]
  4094a8:	ldp	x28, x27, [sp, #16]
  4094ac:	ldp	x29, x30, [sp], #96
  4094b0:	ret
  4094b4:	stp	x29, x30, [sp, #-16]!
  4094b8:	mov	w2, #0x80000               	// #524288
  4094bc:	mov	x29, sp
  4094c0:	bl	403130 <openat@plt>
  4094c4:	tbnz	w0, #31, 4094dc <ferror@plt+0x62bc>
  4094c8:	adrp	x1, 40b000 <ferror@plt+0x7de0>
  4094cc:	add	x1, x1, #0x3ac
  4094d0:	bl	402d40 <fdopen@plt>
  4094d4:	ldp	x29, x30, [sp], #16
  4094d8:	ret
  4094dc:	mov	x0, xzr
  4094e0:	ldp	x29, x30, [sp], #16
  4094e4:	ret
  4094e8:	stp	x29, x30, [sp, #-64]!
  4094ec:	stp	x20, x19, [sp, #48]
  4094f0:	mov	x19, x1
  4094f4:	mov	w20, w0
  4094f8:	mov	w2, #0x2000                	// #8192
  4094fc:	mov	x0, x1
  409500:	mov	w1, wzr
  409504:	stp	x24, x23, [sp, #16]
  409508:	stp	x22, x21, [sp, #32]
  40950c:	mov	x29, sp
  409510:	mov	w22, #0x2000                	// #8192
  409514:	bl	402d30 <memset@plt>
  409518:	mov	w23, wzr
  40951c:	mov	x21, xzr
  409520:	mov	w24, #0x6                   	// #6
  409524:	mov	w0, w20
  409528:	mov	x1, x19
  40952c:	mov	x2, x22
  409530:	bl	4030a0 <read@plt>
  409534:	cmp	x0, #0x0
  409538:	b.gt	40956c <ferror@plt+0x634c>
  40953c:	tbz	x0, #63, 409584 <ferror@plt+0x6364>
  409540:	bl	403160 <__errno_location@plt>
  409544:	ldr	w8, [x0]
  409548:	cmp	w8, #0xb
  40954c:	b.eq	409558 <ferror@plt+0x6338>  // b.none
  409550:	cmp	w8, #0x4
  409554:	b.ne	409584 <ferror@plt+0x6364>  // b.any
  409558:	subs	w24, w24, #0x1
  40955c:	b.eq	409584 <ferror@plt+0x6364>  // b.none
  409560:	bl	4095a4 <ferror@plt+0x6384>
  409564:	tbz	w23, #0, 409524 <ferror@plt+0x6304>
  409568:	b	40958c <ferror@plt+0x636c>
  40956c:	subs	x22, x22, x0
  409570:	add	x19, x19, x0
  409574:	add	x21, x0, x21
  409578:	cset	w23, eq  // eq = none
  40957c:	cbnz	x22, 409520 <ferror@plt+0x6300>
  409580:	b	40958c <ferror@plt+0x636c>
  409584:	cmp	x21, #0x0
  409588:	csinv	x21, x21, xzr, ne  // ne = any
  40958c:	mov	x0, x21
  409590:	ldp	x20, x19, [sp, #48]
  409594:	ldp	x22, x21, [sp, #32]
  409598:	ldp	x24, x23, [sp, #16]
  40959c:	ldp	x29, x30, [sp], #64
  4095a0:	ret
  4095a4:	sub	sp, sp, #0x20
  4095a8:	mov	w8, #0xb280                	// #45696
  4095ac:	movk	w8, #0xee6, lsl #16
  4095b0:	mov	x0, sp
  4095b4:	mov	x1, xzr
  4095b8:	stp	x29, x30, [sp, #16]
  4095bc:	add	x29, sp, #0x10
  4095c0:	stp	xzr, x8, [sp]
  4095c4:	bl	402ff0 <nanosleep@plt>
  4095c8:	ldp	x29, x30, [sp, #16]
  4095cc:	add	sp, sp, #0x20
  4095d0:	ret
  4095d4:	nop
  4095d8:	stp	x29, x30, [sp, #-64]!
  4095dc:	mov	x29, sp
  4095e0:	stp	x19, x20, [sp, #16]
  4095e4:	adrp	x20, 41b000 <ferror@plt+0x17de0>
  4095e8:	add	x20, x20, #0xb30
  4095ec:	stp	x21, x22, [sp, #32]
  4095f0:	adrp	x21, 41b000 <ferror@plt+0x17de0>
  4095f4:	add	x21, x21, #0xb28
  4095f8:	sub	x20, x20, x21
  4095fc:	mov	w22, w0
  409600:	stp	x23, x24, [sp, #48]
  409604:	mov	x23, x1
  409608:	mov	x24, x2
  40960c:	bl	402998 <memcpy@plt-0x38>
  409610:	cmp	xzr, x20, asr #3
  409614:	b.eq	409640 <ferror@plt+0x6420>  // b.none
  409618:	asr	x20, x20, #3
  40961c:	mov	x19, #0x0                   	// #0
  409620:	ldr	x3, [x21, x19, lsl #3]
  409624:	mov	x2, x24
  409628:	add	x19, x19, #0x1
  40962c:	mov	x1, x23
  409630:	mov	w0, w22
  409634:	blr	x3
  409638:	cmp	x20, x19
  40963c:	b.ne	409620 <ferror@plt+0x6400>  // b.any
  409640:	ldp	x19, x20, [sp, #16]
  409644:	ldp	x21, x22, [sp, #32]
  409648:	ldp	x23, x24, [sp, #48]
  40964c:	ldp	x29, x30, [sp], #64
  409650:	ret
  409654:	nop
  409658:	ret
  40965c:	nop
  409660:	adrp	x2, 41c000 <ferror@plt+0x18de0>
  409664:	mov	x1, #0x0                   	// #0
  409668:	ldr	x2, [x2, #1080]
  40966c:	b	402bd0 <__cxa_atexit@plt>
  409670:	mov	x2, x1
  409674:	mov	x1, x0
  409678:	mov	w0, #0x0                   	// #0
  40967c:	b	403170 <__xstat@plt>
  409680:	mov	x4, x1
  409684:	mov	x5, x2
  409688:	mov	w1, w0
  40968c:	mov	x2, x4
  409690:	mov	w0, #0x0                   	// #0
  409694:	mov	w4, w3
  409698:	mov	x3, x5
  40969c:	b	403210 <__fxstatat@plt>

Disassembly of section .fini:

00000000004096a0 <.fini>:
  4096a0:	stp	x29, x30, [sp, #-16]!
  4096a4:	mov	x29, sp
  4096a8:	ldp	x29, x30, [sp], #16
  4096ac:	ret
