<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsMCCodeEmitter.cpp source code [llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>Mips</a>/<a href='./'>MCTargetDesc</a>/<a href='MipsMCCodeEmitter.cpp.html'>MipsMCCodeEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- MipsMCCodeEmitter.cpp - Convert Mips Code to Machine Code ---------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the MipsMCCodeEmitter class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="MipsMCCodeEmitter.h.html">"MipsMCCodeEmitter.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MipsFixupKinds.h.html">"MCTargetDesc/MipsFixupKinds.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MipsMCExpr.h.html">"MCTargetDesc/MipsMCExpr.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MipsMCTargetDesc.h.html">"MCTargetDesc/MipsMCTargetDesc.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/ADT/APFloat.h.html">"llvm/ADT/APFloat.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixup.h.html">"llvm/MC/MCFixup.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mccodeemitter"</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRMAP_INFO" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</dfn></u></td></tr>
<tr><th id="39">39</th><td><u>#include <span class='error' title="&apos;MipsGenInstrInfo.inc&apos; file not found">"MipsGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="40">40</th><td><u>#undef <a class="macro" href="#38" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</a></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> *<dfn class="decl def" id="_ZN4llvm25createMipsMCCodeEmitterEBERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createMipsMCCodeEmitterEB' data-ref="_ZN4llvm25createMipsMCCodeEmitterEBERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createMipsMCCodeEmitterEB</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col1 decl" id="201MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="201MCII">MCII</dfn>,</td></tr>
<tr><th id="45">45</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col2 decl" id="202MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="202MRI">MRI</dfn>,</td></tr>
<tr><th id="46">46</th><td>                                         <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col3 decl" id="203Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="203Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="47">47</th><td>  <b>return</b> <b>new</b> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a><a class="ref" href="MipsMCCodeEmitter.h.html#_ZN4llvm17MipsMCCodeEmitterC1ERKNS_11MCInstrInfoERNS_9MCContextEb" title='llvm::MipsMCCodeEmitter::MipsMCCodeEmitter' data-ref="_ZN4llvm17MipsMCCodeEmitterC1ERKNS_11MCInstrInfoERNS_9MCContextEb">(</a><a class="local col1 ref" href="#201MCII" title='MCII' data-ref="201MCII">MCII</a>, <a class="local col3 ref" href="#203Ctx" title='Ctx' data-ref="203Ctx">Ctx</a>, <b>false</b>);</td></tr>
<tr><th id="48">48</th><td>}</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> *<dfn class="decl def" id="_ZN4llvm25createMipsMCCodeEmitterELERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createMipsMCCodeEmitterEL' data-ref="_ZN4llvm25createMipsMCCodeEmitterELERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createMipsMCCodeEmitterEL</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col4 decl" id="204MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="204MCII">MCII</dfn>,</td></tr>
<tr><th id="51">51</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col5 decl" id="205MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="205MRI">MRI</dfn>,</td></tr>
<tr><th id="52">52</th><td>                                         <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col6 decl" id="206Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="206Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <b>return</b> <b>new</b> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a><a class="ref" href="MipsMCCodeEmitter.h.html#_ZN4llvm17MipsMCCodeEmitterC1ERKNS_11MCInstrInfoERNS_9MCContextEb" title='llvm::MipsMCCodeEmitter::MipsMCCodeEmitter' data-ref="_ZN4llvm17MipsMCCodeEmitterC1ERKNS_11MCInstrInfoERNS_9MCContextEb">(</a><a class="local col4 ref" href="#204MCII" title='MCII' data-ref="204MCII">MCII</a>, <a class="local col6 ref" href="#206Ctx" title='Ctx' data-ref="206Ctx">Ctx</a>, <b>true</b>);</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i  data-doc="_ZL15LowerLargeShiftRN4llvm6MCInstE">// If the D&lt;shift&gt; instruction has a shift amount that is greater</i></td></tr>
<tr><th id="59">59</th><td><i  data-doc="_ZL15LowerLargeShiftRN4llvm6MCInstE">// than 31 (checked in calling routine), lower it to a D&lt;shift&gt;32 instruction</i></td></tr>
<tr><th id="60">60</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL15LowerLargeShiftRN4llvm6MCInstE" title='LowerLargeShift' data-type='void LowerLargeShift(llvm::MCInst &amp; Inst)' data-ref="_ZL15LowerLargeShiftRN4llvm6MCInstE">LowerLargeShift</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a>&amp; <dfn class="local col7 decl" id="207Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="207Inst">Inst</dfn>) {</td></tr>
<tr><th id="61">61</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Inst.getNumOperands() == 3 &amp;&amp; &quot;Invalid no. of operands for shift!&quot;) ? void (0) : __assert_fail (&quot;Inst.getNumOperands() == 3 &amp;&amp; \&quot;Invalid no. of operands for shift!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 61, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#207Inst" title='Inst' data-ref="207Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() == <var>3</var> &amp;&amp; <q>"Invalid no. of operands for shift!"</q>);</td></tr>
<tr><th id="62">62</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Inst.getOperand(2).isImm()) ? void (0) : __assert_fail (&quot;Inst.getOperand(2).isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 62, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#207Inst" title='Inst' data-ref="207Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="208Shift" title='Shift' data-type='int64_t' data-ref="208Shift">Shift</dfn> = <a class="local col7 ref" href="#207Inst" title='Inst' data-ref="207Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="65">65</th><td>  <b>if</b> (<a class="local col8 ref" href="#208Shift" title='Shift' data-ref="208Shift">Shift</a> &lt;= <var>31</var>)</td></tr>
<tr><th id="66">66</th><td>    <b>return</b>; <i>// Do nothing</i></td></tr>
<tr><th id="67">67</th><td>  <a class="local col8 ref" href="#208Shift" title='Shift' data-ref="208Shift">Shift</a> -= <var>32</var>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i>// saminus32</i></td></tr>
<tr><th id="70">70</th><td>  <a class="local col7 ref" href="#207Inst" title='Inst' data-ref="207Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand6setImmEl" title='llvm::MCOperand::setImm' data-ref="_ZN4llvm9MCOperand6setImmEl">setImm</a>(<a class="local col8 ref" href="#208Shift" title='Shift' data-ref="208Shift">Shift</a>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <b>switch</b> (<a class="local col7 ref" href="#207Inst" title='Inst' data-ref="207Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="73">73</th><td>  <b>default</b>:</td></tr>
<tr><th id="74">74</th><td>    <i>// Calling function is not synchronized</i></td></tr>
<tr><th id="75">75</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected shift instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 75)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected shift instruction"</q>);</td></tr>
<tr><th id="76">76</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DSLL&apos; in namespace &apos;llvm::Mips&apos;">DSLL</span>:</td></tr>
<tr><th id="77">77</th><td>    Inst.setOpcode(Mips::<span class='error' title="no member named &apos;DSLL32&apos; in namespace &apos;llvm::Mips&apos;">DSLL32</span>);</td></tr>
<tr><th id="78">78</th><td>    <b>return</b>;</td></tr>
<tr><th id="79">79</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DSRL&apos; in namespace &apos;llvm::Mips&apos;">DSRL</span>:</td></tr>
<tr><th id="80">80</th><td>    Inst.setOpcode(Mips::<span class='error' title="no member named &apos;DSRL32&apos; in namespace &apos;llvm::Mips&apos;">DSRL32</span>);</td></tr>
<tr><th id="81">81</th><td>    <b>return</b>;</td></tr>
<tr><th id="82">82</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DSRA&apos; in namespace &apos;llvm::Mips&apos;">DSRA</span>:</td></tr>
<tr><th id="83">83</th><td>    Inst.setOpcode(Mips::<span class='error' title="no member named &apos;DSRA32&apos; in namespace &apos;llvm::Mips&apos;">DSRA32</span>);</td></tr>
<tr><th id="84">84</th><td>    <b>return</b>;</td></tr>
<tr><th id="85">85</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DROTR&apos; in namespace &apos;llvm::Mips&apos;">DROTR</span>:</td></tr>
<tr><th id="86">86</th><td>    Inst.setOpcode(Mips::<span class='error' title="no member named &apos;DROTR32&apos; in namespace &apos;llvm::Mips&apos;">DROTR32</span>);</td></tr>
<tr><th id="87">87</th><td>    <b>return</b>;</td></tr>
<tr><th id="88">88</th><td>  }</td></tr>
<tr><th id="89">89</th><td>}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>// Fix a bad compact branch encoding for beqc/bnec.</i></td></tr>
<tr><th id="92">92</th><td><em>void</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter18LowerCompactBranchERNS_6MCInstE" title='llvm::MipsMCCodeEmitter::LowerCompactBranch' data-ref="_ZNK4llvm17MipsMCCodeEmitter18LowerCompactBranchERNS_6MCInstE">LowerCompactBranch</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a>&amp; <dfn class="local col9 decl" id="209Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="209Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="93">93</th><td>  <i>// Encoding may be illegal !(rs &lt; rt), but this situation is</i></td></tr>
<tr><th id="94">94</th><td><i>  // easily fixed.</i></td></tr>
<tr><th id="95">95</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="210RegOp0" title='RegOp0' data-type='unsigned int' data-ref="210RegOp0">RegOp0</dfn> = <a class="local col9 ref" href="#209Inst" title='Inst' data-ref="209Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="96">96</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="211RegOp1" title='RegOp1' data-type='unsigned int' data-ref="211RegOp1">RegOp1</dfn> = <a class="local col9 ref" href="#209Inst" title='Inst' data-ref="209Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="212Reg0" title='Reg0' data-type='unsigned int' data-ref="212Reg0">Reg0</dfn> =  <a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col0 ref" href="#210RegOp0" title='RegOp0' data-ref="210RegOp0">RegOp0</a>);</td></tr>
<tr><th id="99">99</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="213Reg1" title='Reg1' data-type='unsigned int' data-ref="213Reg1">Reg1</dfn> =  <a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col1 ref" href="#211RegOp1" title='RegOp1' data-ref="211RegOp1">RegOp1</a>);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <b>if</b> (Inst.getOpcode() == Mips::<span class='error' title="no member named &apos;BNEC&apos; in namespace &apos;llvm::Mips&apos;">BNEC</span> || Inst.getOpcode() == Mips::<span class='error' title="no member named &apos;BEQC&apos; in namespace &apos;llvm::Mips&apos;">BEQC</span> ||</td></tr>
<tr><th id="102">102</th><td>      Inst.getOpcode() == Mips::<span class='error' title="no member named &apos;BNEC64&apos; in namespace &apos;llvm::Mips&apos;">BNEC64</span> || Inst.getOpcode() == Mips::<span class='error' title="no member named &apos;BEQC64&apos; in namespace &apos;llvm::Mips&apos;">BEQC64</span>) {</td></tr>
<tr><th id="103">103</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg0 != Reg1 &amp;&amp; &quot;Instruction has bad operands ($rs == $rt)!&quot;) ? void (0) : __assert_fail (&quot;Reg0 != Reg1 &amp;&amp; \&quot;Instruction has bad operands ($rs == $rt)!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 103, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#212Reg0" title='Reg0' data-ref="212Reg0">Reg0</a> != <a class="local col3 ref" href="#213Reg1" title='Reg1' data-ref="213Reg1">Reg1</a> &amp;&amp; <q>"Instruction has bad operands ($rs == $rt)!"</q>);</td></tr>
<tr><th id="104">104</th><td>    <b>if</b> (<a class="local col2 ref" href="#212Reg0" title='Reg0' data-ref="212Reg0">Reg0</a> &lt; <a class="local col3 ref" href="#213Reg1" title='Reg1' data-ref="213Reg1">Reg1</a>)</td></tr>
<tr><th id="105">105</th><td>      <b>return</b>;</td></tr>
<tr><th id="106">106</th><td>  } <b>else</b> <b>if</b> (Inst.getOpcode() == Mips::<span class='error' title="no member named &apos;BNVC&apos; in namespace &apos;llvm::Mips&apos;">BNVC</span> || Inst.getOpcode() == Mips::<span class='error' title="no member named &apos;BOVC&apos; in namespace &apos;llvm::Mips&apos;">BOVC</span>) {</td></tr>
<tr><th id="107">107</th><td>    <b>if</b> (<a class="local col2 ref" href="#212Reg0" title='Reg0' data-ref="212Reg0">Reg0</a> &gt;= <a class="local col3 ref" href="#213Reg1" title='Reg1' data-ref="213Reg1">Reg1</a>)</td></tr>
<tr><th id="108">108</th><td>      <b>return</b>;</td></tr>
<tr><th id="109">109</th><td>  } <b>else</b> <b>if</b> (Inst.getOpcode() == Mips::<span class='error' title="no member named &apos;BNVC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNVC_MMR6</span> ||</td></tr>
<tr><th id="110">110</th><td>             Inst.getOpcode() == Mips::<span class='error' title="no member named &apos;BOVC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BOVC_MMR6</span>) {</td></tr>
<tr><th id="111">111</th><td>    <b>if</b> (<a class="local col3 ref" href="#213Reg1" title='Reg1' data-ref="213Reg1">Reg1</a> &gt;= <a class="local col2 ref" href="#212Reg0" title='Reg0' data-ref="212Reg0">Reg0</a>)</td></tr>
<tr><th id="112">112</th><td>      <b>return</b>;</td></tr>
<tr><th id="113">113</th><td>  } <b>else</b></td></tr>
<tr><th id="114">114</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Cannot rewrite unknown branch!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 114)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Cannot rewrite unknown branch!"</q>);</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <a class="local col9 ref" href="#209Inst" title='Inst' data-ref="209Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand6setRegEj" title='llvm::MCOperand::setReg' data-ref="_ZN4llvm9MCOperand6setRegEj">setReg</a>(<a class="local col1 ref" href="#211RegOp1" title='RegOp1' data-ref="211RegOp1">RegOp1</a>);</td></tr>
<tr><th id="117">117</th><td>  <a class="local col9 ref" href="#209Inst" title='Inst' data-ref="209Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand6setRegEj" title='llvm::MCOperand::setReg' data-ref="_ZN4llvm9MCOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#210RegOp0" title='RegOp0' data-ref="210RegOp0">RegOp0</a>);</td></tr>
<tr><th id="118">118</th><td>}</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><em>bool</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="214STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="214STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="121">121</th><td>  <b>return</b> STI.getFeatureBits()[Mips::<span class='error' title="no member named &apos;FeatureMicroMips&apos; in namespace &apos;llvm::Mips&apos;">FeatureMicroMips</span>];</td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>bool</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter10isMips32r6ERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMips32r6' data-ref="_ZNK4llvm17MipsMCCodeEmitter10isMips32r6ERKNS_15MCSubtargetInfoE">isMips32r6</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="215STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="215STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="125">125</th><td>  <b>return</b> STI.getFeatureBits()[Mips::<span class='error' title="no member named &apos;FeatureMips32r6&apos; in namespace &apos;llvm::Mips&apos;">FeatureMips32r6</span>];</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>void</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter8EmitByteEhRNS_11raw_ostreamE" title='llvm::MipsMCCodeEmitter::EmitByte' data-ref="_ZNK4llvm17MipsMCCodeEmitter8EmitByteEhRNS_11raw_ostreamE">EmitByte</dfn>(<em>unsigned</em> <em>char</em> <dfn class="local col6 decl" id="216C" title='C' data-type='unsigned char' data-ref="216C">C</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="217OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="217OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="129">129</th><td>  <a class="local col7 ref" href="#217OS" title='OS' data-ref="217OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> (<em>char</em>)<a class="local col6 ref" href="#216C" title='C' data-ref="216C">C</a>;</td></tr>
<tr><th id="130">130</th><td>}</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><em>void</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter15EmitInstructionEmjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE" title='llvm::MipsMCCodeEmitter::EmitInstruction' data-ref="_ZNK4llvm17MipsMCCodeEmitter15EmitInstructionEmjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE">EmitInstruction</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="218Val" title='Val' data-type='uint64_t' data-ref="218Val">Val</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="219Size" title='Size' data-type='unsigned int' data-ref="219Size">Size</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="220STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="220STI">STI</dfn>,</td></tr>
<tr><th id="134">134</th><td>                                        <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="221OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="221OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="135">135</th><td>  <i>// Output the instruction encoding in little endian byte order.</i></td></tr>
<tr><th id="136">136</th><td><i>  // Little-endian byte ordering:</i></td></tr>
<tr><th id="137">137</th><td><i>  //   mips32r2:   4 | 3 | 2 | 1</i></td></tr>
<tr><th id="138">138</th><td><i>  //   microMIPS:  2 | 1 | 4 | 3</i></td></tr>
<tr><th id="139">139</th><td>  <b>if</b> (<a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::IsLittleEndian" title='llvm::MipsMCCodeEmitter::IsLittleEndian' data-ref="llvm::MipsMCCodeEmitter::IsLittleEndian">IsLittleEndian</a> &amp;&amp; <a class="local col9 ref" href="#219Size" title='Size' data-ref="219Size">Size</a> == <var>4</var> &amp;&amp; <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col0 ref" href="#220STI" title='STI' data-ref="220STI">STI</a>)) {</td></tr>
<tr><th id="140">140</th><td>    <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter15EmitInstructionEmjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE" title='llvm::MipsMCCodeEmitter::EmitInstruction' data-ref="_ZNK4llvm17MipsMCCodeEmitter15EmitInstructionEmjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE">EmitInstruction</a>(<a class="local col8 ref" href="#218Val" title='Val' data-ref="218Val">Val</a> &gt;&gt; <var>16</var>, <var>2</var>, <a class="local col0 ref" href="#220STI" title='STI' data-ref="220STI">STI</a>, <span class='refarg'><a class="local col1 ref" href="#221OS" title='OS' data-ref="221OS">OS</a></span>);</td></tr>
<tr><th id="141">141</th><td>    <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter15EmitInstructionEmjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE" title='llvm::MipsMCCodeEmitter::EmitInstruction' data-ref="_ZNK4llvm17MipsMCCodeEmitter15EmitInstructionEmjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE">EmitInstruction</a>(<a class="local col8 ref" href="#218Val" title='Val' data-ref="218Val">Val</a>, <var>2</var>, <a class="local col0 ref" href="#220STI" title='STI' data-ref="220STI">STI</a>, <span class='refarg'><a class="local col1 ref" href="#221OS" title='OS' data-ref="221OS">OS</a></span>);</td></tr>
<tr><th id="142">142</th><td>  } <b>else</b> {</td></tr>
<tr><th id="143">143</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="222i" title='i' data-type='unsigned int' data-ref="222i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a> &lt; <a class="local col9 ref" href="#219Size" title='Size' data-ref="219Size">Size</a>; ++<a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a>) {</td></tr>
<tr><th id="144">144</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="223Shift" title='Shift' data-type='unsigned int' data-ref="223Shift">Shift</dfn> = <a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::IsLittleEndian" title='llvm::MipsMCCodeEmitter::IsLittleEndian' data-ref="llvm::MipsMCCodeEmitter::IsLittleEndian">IsLittleEndian</a> ? <a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a> * <var>8</var> : (<a class="local col9 ref" href="#219Size" title='Size' data-ref="219Size">Size</a> - <var>1</var> - <a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a>) * <var>8</var>;</td></tr>
<tr><th id="145">145</th><td>      <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter8EmitByteEhRNS_11raw_ostreamE" title='llvm::MipsMCCodeEmitter::EmitByte' data-ref="_ZNK4llvm17MipsMCCodeEmitter8EmitByteEhRNS_11raw_ostreamE">EmitByte</a>((<a class="local col8 ref" href="#218Val" title='Val' data-ref="218Val">Val</a> &gt;&gt; <a class="local col3 ref" href="#223Shift" title='Shift' data-ref="223Shift">Shift</a>) &amp; <var>0xff</var>, <span class='refarg'><a class="local col1 ref" href="#221OS" title='OS' data-ref="221OS">OS</a></span>);</td></tr>
<tr><th id="146">146</th><td>    }</td></tr>
<tr><th id="147">147</th><td>  }</td></tr>
<tr><th id="148">148</th><td>}</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i class="doc">/// encodeInstruction - Emit the instruction.</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">/// Size the instruction with Desc.getSize().</i></td></tr>
<tr><th id="152">152</th><td><em>void</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="153">153</th><td><dfn class="virtual decl def" id="_ZNK4llvm17MipsMCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::encodeInstruction' data-ref="_ZNK4llvm17MipsMCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeInstruction</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="224MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="224MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="225OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="225OS">OS</dfn>,</td></tr>
<tr><th id="154">154</th><td>                  <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="226Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="226Fixups">Fixups</dfn>,</td></tr>
<tr><th id="155">155</th><td>                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="227STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="227STI">STI</dfn>) <em>const</em></td></tr>
<tr><th id="156">156</th><td>{</td></tr>
<tr><th id="157">157</th><td>  <i>// Non-pseudo instructions that get changed for direct object</i></td></tr>
<tr><th id="158">158</th><td><i>  // only based on operand values.</i></td></tr>
<tr><th id="159">159</th><td><i>  // If this list of instructions get much longer we will move</i></td></tr>
<tr><th id="160">160</th><td><i>  // the check to a function call. Until then, this is more efficient.</i></td></tr>
<tr><th id="161">161</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <dfn class="local col8 decl" id="228TmpInst" title='TmpInst' data-type='llvm::MCInst' data-ref="228TmpInst">TmpInst</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#158" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1ERKS0_"></a><a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>;</td></tr>
<tr><th id="162">162</th><td>  <b>switch</b> (<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="163">163</th><td>  <i>// If shift amount is &gt;= 32 it the inst needs to be lowered further</i></td></tr>
<tr><th id="164">164</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DSLL&apos; in namespace &apos;llvm::Mips&apos;">DSLL</span>:</td></tr>
<tr><th id="165">165</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DSRL&apos; in namespace &apos;llvm::Mips&apos;">DSRL</span>:</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DSRA&apos; in namespace &apos;llvm::Mips&apos;">DSRA</span>:</td></tr>
<tr><th id="167">167</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;DROTR&apos; in namespace &apos;llvm::Mips&apos;">DROTR</span>:</td></tr>
<tr><th id="168">168</th><td>    LowerLargeShift(TmpInst);</td></tr>
<tr><th id="169">169</th><td>    <b>break</b>;</td></tr>
<tr><th id="170">170</th><td>  <i>// Compact branches, enforce encoding restrictions.</i></td></tr>
<tr><th id="171">171</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQC&apos; in namespace &apos;llvm::Mips&apos;">BEQC</span>:</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEC&apos; in namespace &apos;llvm::Mips&apos;">BNEC</span>:</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BEQC64&apos; in namespace &apos;llvm::Mips&apos;">BEQC64</span>:</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNEC64&apos; in namespace &apos;llvm::Mips&apos;">BNEC64</span>:</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BOVC&apos; in namespace &apos;llvm::Mips&apos;">BOVC</span>:</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BOVC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BOVC_MMR6</span>:</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNVC&apos; in namespace &apos;llvm::Mips&apos;">BNVC</span>:</td></tr>
<tr><th id="178">178</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;BNVC_MMR6&apos; in namespace &apos;llvm::Mips&apos;">BNVC_MMR6</span>:</td></tr>
<tr><th id="179">179</th><td>    LowerCompactBranch(TmpInst);</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <em>unsigned</em> <em>long</em> <dfn class="local col9 decl" id="229N" title='N' data-type='unsigned long' data-ref="229N">N</dfn> = <a class="local col6 ref" href="#226Fixups" title='Fixups' data-ref="226Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="183">183</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="230Binary" title='Binary' data-type='uint32_t' data-ref="230Binary">Binary</dfn> = <a class="member" href="MipsMCCodeEmitter.h.html#_ZNK4llvm17MipsMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBinaryCodeForInstr' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<a class="local col8 ref" href="#228TmpInst" title='TmpInst' data-ref="228TmpInst">TmpInst</a>, <span class='refarg'><a class="local col6 ref" href="#226Fixups" title='Fixups' data-ref="226Fixups">Fixups</a></span>, <a class="local col7 ref" href="#227STI" title='STI' data-ref="227STI">STI</a>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <i>// Check for unimplemented opcodes.</i></td></tr>
<tr><th id="186">186</th><td><i>  // Unfortunately in MIPS both NOP and SLL will come in with Binary == 0</i></td></tr>
<tr><th id="187">187</th><td><i>  // so we have to special check for them.</i></td></tr>
<tr><th id="188">188</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="231Opcode" title='Opcode' data-type='unsigned int' data-ref="231Opcode">Opcode</dfn> = <a class="local col8 ref" href="#228TmpInst" title='TmpInst' data-ref="228TmpInst">TmpInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="189">189</th><td>  <b>if</b> ((Opcode != Mips::<span class='error' title="no member named &apos;NOP&apos; in namespace &apos;llvm::Mips&apos;">NOP</span>) &amp;&amp; (Opcode != Mips::<span class='error' title="no member named &apos;SLL&apos; in namespace &apos;llvm::Mips&apos;">SLL</span>) &amp;&amp;</td></tr>
<tr><th id="190">190</th><td>      (Opcode != Mips::<span class='error' title="no member named &apos;SLL_MM&apos; in namespace &apos;llvm::Mips&apos;">SLL_MM</span>) &amp;&amp; (Opcode != Mips::<span class='error' title="no member named &apos;SLL_MMR6&apos; in namespace &apos;llvm::Mips&apos;">SLL_MMR6</span>) &amp;&amp; !Binary)</td></tr>
<tr><th id="191">191</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unimplemented opcode in encodeInstruction()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 191)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unimplemented opcode in encodeInstruction()"</q>);</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <em>int</em> <dfn class="local col2 decl" id="232NewOpcode" title='NewOpcode' data-type='int' data-ref="232NewOpcode">NewOpcode</dfn> = -<var>1</var>;</td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col7 ref" href="#227STI" title='STI' data-ref="227STI">STI</a>)) {</td></tr>
<tr><th id="195">195</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter10isMips32r6ERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMips32r6' data-ref="_ZNK4llvm17MipsMCCodeEmitter10isMips32r6ERKNS_15MCSubtargetInfoE">isMips32r6</a>(<a class="local col7 ref" href="#227STI" title='STI' data-ref="227STI">STI</a>)) {</td></tr>
<tr><th id="196">196</th><td>      NewOpcode = Mips::<span class='error' title="no member named &apos;MipsR62MicroMipsR6&apos; in namespace &apos;llvm::Mips&apos;">MipsR62MicroMipsR6</span>(Opcode, Mips::<span class='error' title="no member named &apos;Arch_micromipsr6&apos; in namespace &apos;llvm::Mips&apos;">Arch_micromipsr6</span>);</td></tr>
<tr><th id="197">197</th><td>      <b>if</b> (NewOpcode == -<var>1</var>)</td></tr>
<tr><th id="198">198</th><td>        NewOpcode = Mips::<span class='error' title="no member named &apos;Std2MicroMipsR6&apos; in namespace &apos;llvm::Mips&apos;">Std2MicroMipsR6</span>(Opcode, Mips::<span class='error' title="no member named &apos;Arch_micromipsr6&apos; in namespace &apos;llvm::Mips&apos;">Arch_micromipsr6</span>);</td></tr>
<tr><th id="199">199</th><td>    }</td></tr>
<tr><th id="200">200</th><td>    <b>else</b></td></tr>
<tr><th id="201">201</th><td>      NewOpcode = Mips::<span class='error' title="no member named &apos;Std2MicroMips&apos; in namespace &apos;llvm::Mips&apos;">Std2MicroMips</span>(Opcode, Mips::<span class='error' title="no member named &apos;Arch_micromips&apos; in namespace &apos;llvm::Mips&apos;">Arch_micromips</span>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>    <i>// Check whether it is Dsp instruction.</i></td></tr>
<tr><th id="204">204</th><td>    <b>if</b> (NewOpcode == -<var>1</var>)</td></tr>
<tr><th id="205">205</th><td>      NewOpcode = Mips::<span class='error' title="no member named &apos;Dsp2MicroMips&apos; in namespace &apos;llvm::Mips&apos;">Dsp2MicroMips</span>(Opcode, Mips::<span class='error' title="no member named &apos;Arch_mmdsp&apos; in namespace &apos;llvm::Mips&apos;">Arch_mmdsp</span>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>    <b>if</b> (<a class="local col2 ref" href="#232NewOpcode" title='NewOpcode' data-ref="232NewOpcode">NewOpcode</a> != -<var>1</var>) {</td></tr>
<tr><th id="208">208</th><td>      <b>if</b> (<a class="local col6 ref" href="#226Fixups" title='Fixups' data-ref="226Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <a class="local col9 ref" href="#229N" title='N' data-ref="229N">N</a>)</td></tr>
<tr><th id="209">209</th><td>        <a class="local col6 ref" href="#226Fixups" title='Fixups' data-ref="226Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>      <a class="local col1 ref" href="#231Opcode" title='Opcode' data-ref="231Opcode">Opcode</a> = <a class="local col2 ref" href="#232NewOpcode" title='NewOpcode' data-ref="232NewOpcode">NewOpcode</a>;</td></tr>
<tr><th id="212">212</th><td>      <a class="local col8 ref" href="#228TmpInst" title='TmpInst' data-ref="228TmpInst">TmpInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a> (<a class="local col2 ref" href="#232NewOpcode" title='NewOpcode' data-ref="232NewOpcode">NewOpcode</a>);</td></tr>
<tr><th id="213">213</th><td>      <a class="local col0 ref" href="#230Binary" title='Binary' data-ref="230Binary">Binary</a> = <a class="member" href="MipsMCCodeEmitter.h.html#_ZNK4llvm17MipsMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBinaryCodeForInstr' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<a class="local col8 ref" href="#228TmpInst" title='TmpInst' data-ref="228TmpInst">TmpInst</a>, <span class='refarg'><a class="local col6 ref" href="#226Fixups" title='Fixups' data-ref="226Fixups">Fixups</a></span>, <a class="local col7 ref" href="#227STI" title='STI' data-ref="227STI">STI</a>);</td></tr>
<tr><th id="214">214</th><td>    }</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>    <b>if</b> (((MI.getOpcode() == Mips::<span class='error' title="no member named &apos;MOVEP_MM&apos; in namespace &apos;llvm::Mips&apos;">MOVEP_MM</span>) ||</td></tr>
<tr><th id="217">217</th><td>         (MI.getOpcode() == Mips::<span class='error' title="no member named &apos;MOVEP_MMR6&apos; in namespace &apos;llvm::Mips&apos;">MOVEP_MMR6</span>))) {</td></tr>
<tr><th id="218">218</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="233RegPair" title='RegPair' data-type='unsigned int' data-ref="233RegPair">RegPair</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter22getMovePRegPairOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMovePRegPairOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getMovePRegPairOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMovePRegPairOpValue</a>(<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col6 ref" href="#226Fixups" title='Fixups' data-ref="226Fixups">Fixups</a></span>, <a class="local col7 ref" href="#227STI" title='STI' data-ref="227STI">STI</a>);</td></tr>
<tr><th id="219">219</th><td>      <a class="local col0 ref" href="#230Binary" title='Binary' data-ref="230Binary">Binary</a> = (<a class="local col0 ref" href="#230Binary" title='Binary' data-ref="230Binary">Binary</a> &amp; <var>0xFFFFFC7F</var>) | (<a class="local col3 ref" href="#233RegPair" title='RegPair' data-ref="233RegPair">RegPair</a> &lt;&lt; <var>7</var>);</td></tr>
<tr><th id="220">220</th><td>    }</td></tr>
<tr><th id="221">221</th><td>  }</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="234Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="234Desc">Desc</dfn> = <a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::MCII" title='llvm::MipsMCCodeEmitter::MCII' data-ref="llvm::MipsMCCodeEmitter::MCII">MCII</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#228TmpInst" title='TmpInst' data-ref="228TmpInst">TmpInst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i>// Get byte count of instruction</i></td></tr>
<tr><th id="226">226</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="235Size" title='Size' data-type='unsigned int' data-ref="235Size">Size</dfn> = <a class="local col4 ref" href="#234Desc" title='Desc' data-ref="234Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="227">227</th><td>  <b>if</b> (!<a class="local col5 ref" href="#235Size" title='Size' data-ref="235Size">Size</a>)</td></tr>
<tr><th id="228">228</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Desc.getSize() returns 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 228)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Desc.getSize() returns 0"</q>);</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter15EmitInstructionEmjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE" title='llvm::MipsMCCodeEmitter::EmitInstruction' data-ref="_ZNK4llvm17MipsMCCodeEmitter15EmitInstructionEmjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE">EmitInstruction</a>(<a class="local col0 ref" href="#230Binary" title='Binary' data-ref="230Binary">Binary</a>, <a class="local col5 ref" href="#235Size" title='Size' data-ref="235Size">Size</a>, <a class="local col7 ref" href="#227STI" title='STI' data-ref="227STI">STI</a>, <span class='refarg'><a class="local col5 ref" href="#225OS" title='OS' data-ref="225OS">OS</a></span>);</td></tr>
<tr><th id="231">231</th><td>}</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><i class="doc">/// getBranchTargetOpValue - Return binary encoding of the branch</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">/// target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="235">235</th><td><i class="doc">/// record the relocation and return zero.</i></td></tr>
<tr><th id="236">236</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="237">237</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter22getBranchTargetOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTargetOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getBranchTargetOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="236MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="236MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="237OpNo" title='OpNo' data-type='unsigned int' data-ref="237OpNo">OpNo</dfn>,</td></tr>
<tr><th id="238">238</th><td>                       <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="238Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="238Fixups">Fixups</dfn>,</td></tr>
<tr><th id="239">239</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="239STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="239STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="240">240</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="240MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="240MO">MO</dfn> = <a class="local col6 ref" href="#236MI" title='MI' data-ref="236MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#237OpNo" title='OpNo' data-ref="237OpNo">OpNo</a>);</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <i>// If the destination is an immediate, divide by 4.</i></td></tr>
<tr><th id="243">243</th><td>  <b>if</b> (<a class="local col0 ref" href="#240MO" title='MO' data-ref="240MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="local col0 ref" href="#240MO" title='MO' data-ref="240MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getBranchTargetOpValue expects only expressions or immediates&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getBranchTargetOpValue expects only expressions or immediates\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 246, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#240MO" title='MO' data-ref="240MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="246">246</th><td>         <q>"getBranchTargetOpValue expects only expressions or immediates"</q>);</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col1 decl" id="241FixupExpression" title='FixupExpression' data-type='const llvm::MCExpr *' data-ref="241FixupExpression">FixupExpression</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(</td></tr>
<tr><th id="249">249</th><td>      <a class="local col0 ref" href="#240MO" title='MO' data-ref="240MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(-<var>4</var>, <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>), <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="250">250</th><td>  <a class="local col8 ref" href="#238Fixups" title='Fixups' data-ref="238Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col1 ref" href="#241FixupExpression" title='FixupExpression' data-ref="241FixupExpression">FixupExpression</a>,</td></tr>
<tr><th id="251">251</th><td>                                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_PC16" title='llvm::Mips::Fixups::fixup_Mips_PC16' data-ref="llvm::Mips::Fixups::fixup_Mips_PC16">fixup_Mips_PC16</a>)));</td></tr>
<tr><th id="252">252</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="253">253</th><td>}</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><i class="doc">/// getBranchTargetOpValue1SImm16 - Return binary encoding of the branch</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">/// target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="257">257</th><td><i class="doc">/// record the relocation and return zero.</i></td></tr>
<tr><th id="258">258</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="259">259</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter29getBranchTargetOpValue1SImm16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTargetOpValue1SImm16' data-ref="_ZNK4llvm17MipsMCCodeEmitter29getBranchTargetOpValue1SImm16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue1SImm16</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="242MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="242MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="243OpNo" title='OpNo' data-type='unsigned int' data-ref="243OpNo">OpNo</dfn>,</td></tr>
<tr><th id="260">260</th><td>                              <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="244Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="244Fixups">Fixups</dfn>,</td></tr>
<tr><th id="261">261</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="245STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="245STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="262">262</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="246MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="246MO">MO</dfn> = <a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#243OpNo" title='OpNo' data-ref="243OpNo">OpNo</a>);</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <i>// If the destination is an immediate, divide by 2.</i></td></tr>
<tr><th id="265">265</th><td>  <b>if</b> (<a class="local col6 ref" href="#246MO" title='MO' data-ref="246MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="local col6 ref" href="#246MO" title='MO' data-ref="246MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getBranchTargetOpValue expects only expressions or immediates&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getBranchTargetOpValue expects only expressions or immediates\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 268, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#246MO" title='MO' data-ref="246MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="268">268</th><td>         <q>"getBranchTargetOpValue expects only expressions or immediates"</q>);</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col7 decl" id="247FixupExpression" title='FixupExpression' data-type='const llvm::MCExpr *' data-ref="247FixupExpression">FixupExpression</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(</td></tr>
<tr><th id="271">271</th><td>      <a class="local col6 ref" href="#246MO" title='MO' data-ref="246MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(-<var>4</var>, <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>), <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="272">272</th><td>  <a class="local col4 ref" href="#244Fixups" title='Fixups' data-ref="244Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col7 ref" href="#247FixupExpression" title='FixupExpression' data-ref="247FixupExpression">FixupExpression</a>,</td></tr>
<tr><th id="273">273</th><td>                                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_PC16" title='llvm::Mips::Fixups::fixup_Mips_PC16' data-ref="llvm::Mips::Fixups::fixup_Mips_PC16">fixup_Mips_PC16</a>)));</td></tr>
<tr><th id="274">274</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="275">275</th><td>}</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><i class="doc">/// getBranchTargetOpValueMMR6 - Return binary encoding of the branch</i></td></tr>
<tr><th id="278">278</th><td><i class="doc">/// target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">/// record the relocation and return zero.</i></td></tr>
<tr><th id="280">280</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="281">281</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter26getBranchTargetOpValueMMR6ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTargetOpValueMMR6' data-ref="_ZNK4llvm17MipsMCCodeEmitter26getBranchTargetOpValueMMR6ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValueMMR6</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="248MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="248MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="249OpNo" title='OpNo' data-type='unsigned int' data-ref="249OpNo">OpNo</dfn>,</td></tr>
<tr><th id="282">282</th><td>                           <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="250Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="250Fixups">Fixups</dfn>,</td></tr>
<tr><th id="283">283</th><td>                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="251STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="251STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="284">284</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="252MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="252MO">MO</dfn> = <a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#249OpNo" title='OpNo' data-ref="249OpNo">OpNo</a>);</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <i>// If the destination is an immediate, divide by 2.</i></td></tr>
<tr><th id="287">287</th><td>  <b>if</b> (<a class="local col2 ref" href="#252MO" title='MO' data-ref="252MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="288">288</th><td>    <b>return</b> <a class="local col2 ref" href="#252MO" title='MO' data-ref="252MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getBranchTargetOpValueMMR6 expects only expressions or immediates&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getBranchTargetOpValueMMR6 expects only expressions or immediates\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 291, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#252MO" title='MO' data-ref="252MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="291">291</th><td>         <q>"getBranchTargetOpValueMMR6 expects only expressions or immediates"</q>);</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col3 decl" id="253FixupExpression" title='FixupExpression' data-type='const llvm::MCExpr *' data-ref="253FixupExpression">FixupExpression</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(</td></tr>
<tr><th id="294">294</th><td>      <a class="local col2 ref" href="#252MO" title='MO' data-ref="252MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(-<var>2</var>, <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>), <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="295">295</th><td>  <a class="local col0 ref" href="#250Fixups" title='Fixups' data-ref="250Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col3 ref" href="#253FixupExpression" title='FixupExpression' data-ref="253FixupExpression">FixupExpression</a>,</td></tr>
<tr><th id="296">296</th><td>                                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_PC16" title='llvm::Mips::Fixups::fixup_Mips_PC16' data-ref="llvm::Mips::Fixups::fixup_Mips_PC16">fixup_Mips_PC16</a>)));</td></tr>
<tr><th id="297">297</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="298">298</th><td>}</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><i class="doc">/// getBranchTargetOpValueLsl2MMR6 - Return binary encoding of the branch</i></td></tr>
<tr><th id="301">301</th><td><i class="doc">/// target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="302">302</th><td><i class="doc">/// record the relocation and return zero.</i></td></tr>
<tr><th id="303">303</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="304">304</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter30getBranchTargetOpValueLsl2MMR6ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTargetOpValueLsl2MMR6' data-ref="_ZNK4llvm17MipsMCCodeEmitter30getBranchTargetOpValueLsl2MMR6ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValueLsl2MMR6</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="254MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="254MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="255OpNo" title='OpNo' data-type='unsigned int' data-ref="255OpNo">OpNo</dfn>,</td></tr>
<tr><th id="305">305</th><td>                               <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="256Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="256Fixups">Fixups</dfn>,</td></tr>
<tr><th id="306">306</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="257STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="257STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="307">307</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="258MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="258MO">MO</dfn> = <a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#255OpNo" title='OpNo' data-ref="255OpNo">OpNo</a>);</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i>// If the destination is an immediate, divide by 4.</i></td></tr>
<tr><th id="310">310</th><td>  <b>if</b> (<a class="local col8 ref" href="#258MO" title='MO' data-ref="258MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="311">311</th><td>    <b>return</b> <a class="local col8 ref" href="#258MO" title='MO' data-ref="258MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getBranchTargetOpValueLsl2MMR6 expects only expressions or immediates&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getBranchTargetOpValueLsl2MMR6 expects only expressions or immediates\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 314, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#258MO" title='MO' data-ref="258MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="314">314</th><td>         <q>"getBranchTargetOpValueLsl2MMR6 expects only expressions or immediates"</q>);</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col9 decl" id="259FixupExpression" title='FixupExpression' data-type='const llvm::MCExpr *' data-ref="259FixupExpression">FixupExpression</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(</td></tr>
<tr><th id="317">317</th><td>      <a class="local col8 ref" href="#258MO" title='MO' data-ref="258MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(-<var>4</var>, <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>), <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="318">318</th><td>  <a class="local col6 ref" href="#256Fixups" title='Fixups' data-ref="256Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col9 ref" href="#259FixupExpression" title='FixupExpression' data-ref="259FixupExpression">FixupExpression</a>,</td></tr>
<tr><th id="319">319</th><td>                                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_PC16" title='llvm::Mips::Fixups::fixup_Mips_PC16' data-ref="llvm::Mips::Fixups::fixup_Mips_PC16">fixup_Mips_PC16</a>)));</td></tr>
<tr><th id="320">320</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="321">321</th><td>}</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><i class="doc">/// getBranchTarget7OpValueMM - Return binary encoding of the microMIPS branch</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">/// target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="325">325</th><td><i class="doc">/// record the relocation and return zero.</i></td></tr>
<tr><th id="326">326</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="327">327</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter25getBranchTarget7OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTarget7OpValueMM' data-ref="_ZNK4llvm17MipsMCCodeEmitter25getBranchTarget7OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTarget7OpValueMM</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="260MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="260MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="261OpNo" title='OpNo' data-type='unsigned int' data-ref="261OpNo">OpNo</dfn>,</td></tr>
<tr><th id="328">328</th><td>                          <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="262Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="262Fixups">Fixups</dfn>,</td></tr>
<tr><th id="329">329</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="263STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="263STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="330">330</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="264MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="264MO">MO</dfn> = <a class="local col0 ref" href="#260MI" title='MI' data-ref="260MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#261OpNo" title='OpNo' data-ref="261OpNo">OpNo</a>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i>// If the destination is an immediate, divide by 2.</i></td></tr>
<tr><th id="333">333</th><td>  <b>if</b> (<a class="local col4 ref" href="#264MO" title='MO' data-ref="264MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="local col4 ref" href="#264MO" title='MO' data-ref="264MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getBranchTargetOpValueMM expects only expressions or immediates&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getBranchTargetOpValueMM expects only expressions or immediates\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 336, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#264MO" title='MO' data-ref="264MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="336">336</th><td>         <q>"getBranchTargetOpValueMM expects only expressions or immediates"</q>);</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col5 decl" id="265Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="265Expr">Expr</dfn> = <a class="local col4 ref" href="#264MO" title='MO' data-ref="264MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="339">339</th><td>  <a class="local col2 ref" href="#262Fixups" title='Fixups' data-ref="262Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col5 ref" href="#265Expr" title='Expr' data-ref="265Expr">Expr</a>,</td></tr>
<tr><th id="340">340</th><td>                                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_PC7_S1" title='llvm::Mips::Fixups::fixup_MICROMIPS_PC7_S1' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_PC7_S1">fixup_MICROMIPS_PC7_S1</a>)));</td></tr>
<tr><th id="341">341</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="342">342</th><td>}</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><i class="doc">/// getBranchTargetOpValueMMPC10 - Return binary encoding of the microMIPS</i></td></tr>
<tr><th id="345">345</th><td><i class="doc">/// 10-bit branch target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="346">346</th><td><i class="doc">/// record the relocation and return zero.</i></td></tr>
<tr><th id="347">347</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="348">348</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter28getBranchTargetOpValueMMPC10ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTargetOpValueMMPC10' data-ref="_ZNK4llvm17MipsMCCodeEmitter28getBranchTargetOpValueMMPC10ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValueMMPC10</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="266MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="266MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="267OpNo" title='OpNo' data-type='unsigned int' data-ref="267OpNo">OpNo</dfn>,</td></tr>
<tr><th id="349">349</th><td>                             <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="268Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="268Fixups">Fixups</dfn>,</td></tr>
<tr><th id="350">350</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="269STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="269STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="351">351</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="270MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="270MO">MO</dfn> = <a class="local col6 ref" href="#266MI" title='MI' data-ref="266MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#267OpNo" title='OpNo' data-ref="267OpNo">OpNo</a>);</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <i>// If the destination is an immediate, divide by 2.</i></td></tr>
<tr><th id="354">354</th><td>  <b>if</b> (<a class="local col0 ref" href="#270MO" title='MO' data-ref="270MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="local col0 ref" href="#270MO" title='MO' data-ref="270MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getBranchTargetOpValuePC10 expects only expressions or immediates&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getBranchTargetOpValuePC10 expects only expressions or immediates\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 357, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#270MO" title='MO' data-ref="270MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="357">357</th><td>         <q>"getBranchTargetOpValuePC10 expects only expressions or immediates"</q>);</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col1 decl" id="271Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="271Expr">Expr</dfn> = <a class="local col0 ref" href="#270MO" title='MO' data-ref="270MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="360">360</th><td>  <a class="local col8 ref" href="#268Fixups" title='Fixups' data-ref="268Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col1 ref" href="#271Expr" title='Expr' data-ref="271Expr">Expr</a>,</td></tr>
<tr><th id="361">361</th><td>                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_PC10_S1" title='llvm::Mips::Fixups::fixup_MICROMIPS_PC10_S1' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_PC10_S1">fixup_MICROMIPS_PC10_S1</a>)));</td></tr>
<tr><th id="362">362</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="363">363</th><td>}</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><i class="doc">/// getBranchTargetOpValue - Return binary encoding of the microMIPS branch</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">/// target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="367">367</th><td><i class="doc">/// record the relocation and return zero.</i></td></tr>
<tr><th id="368">368</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="369">369</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter24getBranchTargetOpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTargetOpValueMM' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getBranchTargetOpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValueMM</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="272MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="272MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="273OpNo" title='OpNo' data-type='unsigned int' data-ref="273OpNo">OpNo</dfn>,</td></tr>
<tr><th id="370">370</th><td>                         <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="274Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="274Fixups">Fixups</dfn>,</td></tr>
<tr><th id="371">371</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="275STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="275STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="372">372</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="276MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="276MO">MO</dfn> = <a class="local col2 ref" href="#272MI" title='MI' data-ref="272MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#273OpNo" title='OpNo' data-ref="273OpNo">OpNo</a>);</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <i>// If the destination is an immediate, divide by 2.</i></td></tr>
<tr><th id="375">375</th><td>  <b>if</b> (<a class="local col6 ref" href="#276MO" title='MO' data-ref="276MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="local col6 ref" href="#276MO" title='MO' data-ref="276MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getBranchTargetOpValueMM expects only expressions or immediates&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getBranchTargetOpValueMM expects only expressions or immediates\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 378, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#276MO" title='MO' data-ref="276MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="378">378</th><td>         <q>"getBranchTargetOpValueMM expects only expressions or immediates"</q>);</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col7 decl" id="277Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="277Expr">Expr</dfn> = <a class="local col6 ref" href="#276MO" title='MO' data-ref="276MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="381">381</th><td>  <a class="local col4 ref" href="#274Fixups" title='Fixups' data-ref="274Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col7 ref" href="#277Expr" title='Expr' data-ref="277Expr">Expr</a>,</td></tr>
<tr><th id="382">382</th><td>                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span></td></tr>
<tr><th id="383">383</th><td>                               <a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_PC16_S1" title='llvm::Mips::Fixups::fixup_MICROMIPS_PC16_S1' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_PC16_S1">fixup_MICROMIPS_PC16_S1</a>)));</td></tr>
<tr><th id="384">384</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="385">385</th><td>}</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><i class="doc">/// getBranchTarget21OpValue - Return binary encoding of the branch</i></td></tr>
<tr><th id="388">388</th><td><i class="doc">/// target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="389">389</th><td><i class="doc">/// record the relocation and return zero.</i></td></tr>
<tr><th id="390">390</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="391">391</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter24getBranchTarget21OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTarget21OpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getBranchTarget21OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTarget21OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="278MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="278MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="279OpNo" title='OpNo' data-type='unsigned int' data-ref="279OpNo">OpNo</dfn>,</td></tr>
<tr><th id="392">392</th><td>                         <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="280Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="280Fixups">Fixups</dfn>,</td></tr>
<tr><th id="393">393</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="281STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="281STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="394">394</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="282MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="282MO">MO</dfn> = <a class="local col8 ref" href="#278MI" title='MI' data-ref="278MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#279OpNo" title='OpNo' data-ref="279OpNo">OpNo</a>);</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <i>// If the destination is an immediate, divide by 4.</i></td></tr>
<tr><th id="397">397</th><td>  <b>if</b> (<a class="local col2 ref" href="#282MO" title='MO' data-ref="282MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="local col2 ref" href="#282MO" title='MO' data-ref="282MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getBranchTarget21OpValue expects only expressions or immediates&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getBranchTarget21OpValue expects only expressions or immediates\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 400, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#282MO" title='MO' data-ref="282MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="400">400</th><td>         <q>"getBranchTarget21OpValue expects only expressions or immediates"</q>);</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col3 decl" id="283FixupExpression" title='FixupExpression' data-type='const llvm::MCExpr *' data-ref="283FixupExpression">FixupExpression</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(</td></tr>
<tr><th id="403">403</th><td>      <a class="local col2 ref" href="#282MO" title='MO' data-ref="282MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(-<var>4</var>, <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>), <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="404">404</th><td>  <a class="local col0 ref" href="#280Fixups" title='Fixups' data-ref="280Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col3 ref" href="#283FixupExpression" title='FixupExpression' data-ref="283FixupExpression">FixupExpression</a>,</td></tr>
<tr><th id="405">405</th><td>                                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MIPS_PC21_S2" title='llvm::Mips::Fixups::fixup_MIPS_PC21_S2' data-ref="llvm::Mips::Fixups::fixup_MIPS_PC21_S2">fixup_MIPS_PC21_S2</a>)));</td></tr>
<tr><th id="406">406</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="407">407</th><td>}</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><i class="doc">/// getBranchTarget21OpValueMM - Return binary encoding of the branch</i></td></tr>
<tr><th id="410">410</th><td><i class="doc">/// target operand for microMIPS. If the machine operand requires</i></td></tr>
<tr><th id="411">411</th><td><i class="doc">/// relocation, record the relocation and return zero.</i></td></tr>
<tr><th id="412">412</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="413">413</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter26getBranchTarget21OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTarget21OpValueMM' data-ref="_ZNK4llvm17MipsMCCodeEmitter26getBranchTarget21OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTarget21OpValueMM</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="284MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="284MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="285OpNo" title='OpNo' data-type='unsigned int' data-ref="285OpNo">OpNo</dfn>,</td></tr>
<tr><th id="414">414</th><td>                           <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="286Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="286Fixups">Fixups</dfn>,</td></tr>
<tr><th id="415">415</th><td>                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="287STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="287STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="416">416</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="288MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="288MO">MO</dfn> = <a class="local col4 ref" href="#284MI" title='MI' data-ref="284MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#285OpNo" title='OpNo' data-ref="285OpNo">OpNo</a>);</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <i>// If the destination is an immediate, divide by 4.</i></td></tr>
<tr><th id="419">419</th><td>  <b>if</b> (<a class="local col8 ref" href="#288MO" title='MO' data-ref="288MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="local col8 ref" href="#288MO" title='MO' data-ref="288MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getBranchTarget21OpValueMM expects only expressions or immediates&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getBranchTarget21OpValueMM expects only expressions or immediates\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 422, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#288MO" title='MO' data-ref="288MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="422">422</th><td>    <q>"getBranchTarget21OpValueMM expects only expressions or immediates"</q>);</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col9 decl" id="289FixupExpression" title='FixupExpression' data-type='const llvm::MCExpr *' data-ref="289FixupExpression">FixupExpression</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(</td></tr>
<tr><th id="425">425</th><td>      <a class="local col8 ref" href="#288MO" title='MO' data-ref="288MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(-<var>4</var>, <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>), <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="426">426</th><td>  <a class="local col6 ref" href="#286Fixups" title='Fixups' data-ref="286Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col9 ref" href="#289FixupExpression" title='FixupExpression' data-ref="289FixupExpression">FixupExpression</a>,</td></tr>
<tr><th id="427">427</th><td>                                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_PC21_S1" title='llvm::Mips::Fixups::fixup_MICROMIPS_PC21_S1' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_PC21_S1">fixup_MICROMIPS_PC21_S1</a>)));</td></tr>
<tr><th id="428">428</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="429">429</th><td>}</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><i class="doc">/// getBranchTarget26OpValue - Return binary encoding of the branch</i></td></tr>
<tr><th id="432">432</th><td><i class="doc">/// target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="433">433</th><td><i class="doc">/// record the relocation and return zero.</i></td></tr>
<tr><th id="434">434</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="435">435</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter24getBranchTarget26OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTarget26OpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getBranchTarget26OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTarget26OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="290MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="290MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="291OpNo" title='OpNo' data-type='unsigned int' data-ref="291OpNo">OpNo</dfn>,</td></tr>
<tr><th id="436">436</th><td>                         <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="292Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="292Fixups">Fixups</dfn>,</td></tr>
<tr><th id="437">437</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="293STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="293STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="438">438</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="294MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="294MO">MO</dfn> = <a class="local col0 ref" href="#290MI" title='MI' data-ref="290MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#291OpNo" title='OpNo' data-ref="291OpNo">OpNo</a>);</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <i>// If the destination is an immediate, divide by 4.</i></td></tr>
<tr><th id="441">441</th><td>  <b>if</b> (<a class="local col4 ref" href="#294MO" title='MO' data-ref="294MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="local col4 ref" href="#294MO" title='MO' data-ref="294MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getBranchTarget26OpValue expects only expressions or immediates&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getBranchTarget26OpValue expects only expressions or immediates\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 444, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#294MO" title='MO' data-ref="294MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="444">444</th><td>         <q>"getBranchTarget26OpValue expects only expressions or immediates"</q>);</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col5 decl" id="295FixupExpression" title='FixupExpression' data-type='const llvm::MCExpr *' data-ref="295FixupExpression">FixupExpression</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(</td></tr>
<tr><th id="447">447</th><td>      <a class="local col4 ref" href="#294MO" title='MO' data-ref="294MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(-<var>4</var>, <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>), <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="448">448</th><td>  <a class="local col2 ref" href="#292Fixups" title='Fixups' data-ref="292Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col5 ref" href="#295FixupExpression" title='FixupExpression' data-ref="295FixupExpression">FixupExpression</a>,</td></tr>
<tr><th id="449">449</th><td>                                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MIPS_PC26_S2" title='llvm::Mips::Fixups::fixup_MIPS_PC26_S2' data-ref="llvm::Mips::Fixups::fixup_MIPS_PC26_S2">fixup_MIPS_PC26_S2</a>)));</td></tr>
<tr><th id="450">450</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="451">451</th><td>}</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><i class="doc">/// getBranchTarget26OpValueMM - Return binary encoding of the branch</i></td></tr>
<tr><th id="454">454</th><td><i class="doc">/// target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="455">455</th><td><i class="doc">/// record the relocation and return zero.</i></td></tr>
<tr><th id="456">456</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter26getBranchTarget26OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getBranchTarget26OpValueMM' data-ref="_ZNK4llvm17MipsMCCodeEmitter26getBranchTarget26OpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTarget26OpValueMM</dfn>(</td></tr>
<tr><th id="457">457</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="296MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="296MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="297OpNo" title='OpNo' data-type='unsigned int' data-ref="297OpNo">OpNo</dfn>, <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="298Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="298Fixups">Fixups</dfn>,</td></tr>
<tr><th id="458">458</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="299STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="299STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="459">459</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="300MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="300MO">MO</dfn> = <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#297OpNo" title='OpNo' data-ref="297OpNo">OpNo</a>);</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <i>// If the destination is an immediate, divide by 2.</i></td></tr>
<tr><th id="462">462</th><td>  <b>if</b> (<a class="local col0 ref" href="#300MO" title='MO' data-ref="300MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="463">463</th><td>    <b>return</b> <a class="local col0 ref" href="#300MO" title='MO' data-ref="300MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getBranchTarget26OpValueMM expects only expressions or immediates&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getBranchTarget26OpValueMM expects only expressions or immediates\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 466, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#300MO" title='MO' data-ref="300MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="466">466</th><td>         <q>"getBranchTarget26OpValueMM expects only expressions or immediates"</q>);</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col1 decl" id="301FixupExpression" title='FixupExpression' data-type='const llvm::MCExpr *' data-ref="301FixupExpression">FixupExpression</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(</td></tr>
<tr><th id="469">469</th><td>      <a class="local col0 ref" href="#300MO" title='MO' data-ref="300MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(-<var>4</var>, <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>), <span class='refarg'><a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="470">470</th><td>  <a class="local col8 ref" href="#298Fixups" title='Fixups' data-ref="298Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col1 ref" href="#301FixupExpression" title='FixupExpression' data-ref="301FixupExpression">FixupExpression</a>,</td></tr>
<tr><th id="471">471</th><td>                                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_PC26_S1" title='llvm::Mips::Fixups::fixup_MICROMIPS_PC26_S1' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_PC26_S1">fixup_MICROMIPS_PC26_S1</a>)));</td></tr>
<tr><th id="472">472</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="473">473</th><td>}</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><i class="doc">/// getJumpOffset16OpValue - Return binary encoding of the jump</i></td></tr>
<tr><th id="476">476</th><td><i class="doc">/// target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="477">477</th><td><i class="doc">/// record the relocation and return zero.</i></td></tr>
<tr><th id="478">478</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="479">479</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter22getJumpOffset16OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getJumpOffset16OpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getJumpOffset16OpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getJumpOffset16OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="302MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="302MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="303OpNo" title='OpNo' data-type='unsigned int' data-ref="303OpNo">OpNo</dfn>,</td></tr>
<tr><th id="480">480</th><td>                       <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="304Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="304Fixups">Fixups</dfn>,</td></tr>
<tr><th id="481">481</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="305STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="305STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="482">482</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="306MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="306MO">MO</dfn> = <a class="local col2 ref" href="#302MI" title='MI' data-ref="302MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#303OpNo" title='OpNo' data-ref="303OpNo">OpNo</a>);</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <b>if</b> (<a class="local col6 ref" href="#306MO" title='MO' data-ref="306MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="local col6 ref" href="#306MO" title='MO' data-ref="306MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getJumpOffset16OpValue expects only expressions or an immediate&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getJumpOffset16OpValue expects only expressions or an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 487, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#306MO" title='MO' data-ref="306MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="487">487</th><td>         <q>"getJumpOffset16OpValue expects only expressions or an immediate"</q>);</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>   <i>// TODO: Push fixup.</i></td></tr>
<tr><th id="490">490</th><td>   <b>return</b> <var>0</var>;</td></tr>
<tr><th id="491">491</th><td>}</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><i class="doc">/// getJumpTargetOpValue - Return binary encoding of the jump</i></td></tr>
<tr><th id="494">494</th><td><i class="doc">/// target operand. If the machine operand requires relocation,</i></td></tr>
<tr><th id="495">495</th><td><i class="doc">/// record the relocation and return zero.</i></td></tr>
<tr><th id="496">496</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="497">497</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter20getJumpTargetOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getJumpTargetOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getJumpTargetOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getJumpTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="307MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="307MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="308OpNo" title='OpNo' data-type='unsigned int' data-ref="308OpNo">OpNo</dfn>,</td></tr>
<tr><th id="498">498</th><td>                     <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="309Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="309Fixups">Fixups</dfn>,</td></tr>
<tr><th id="499">499</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="310STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="310STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="500">500</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="311MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="311MO">MO</dfn> = <a class="local col7 ref" href="#307MI" title='MI' data-ref="307MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#308OpNo" title='OpNo' data-ref="308OpNo">OpNo</a>);</td></tr>
<tr><th id="501">501</th><td>  <i>// If the destination is an immediate, divide by 4.</i></td></tr>
<tr><th id="502">502</th><td>  <b>if</b> (<a class="local col1 ref" href="#311MO" title='MO' data-ref="311MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="local col1 ref" href="#311MO" title='MO' data-ref="311MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>()&gt;&gt;<var>2</var>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getJumpTargetOpValue expects only expressions or an immediate&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getJumpTargetOpValue expects only expressions or an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 505, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#311MO" title='MO' data-ref="311MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="505">505</th><td>         <q>"getJumpTargetOpValue expects only expressions or an immediate"</q>);</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col2 decl" id="312Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="312Expr">Expr</dfn> = <a class="local col1 ref" href="#311MO" title='MO' data-ref="311MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="508">508</th><td>  <a class="local col9 ref" href="#309Fixups" title='Fixups' data-ref="309Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col2 ref" href="#312Expr" title='Expr' data-ref="312Expr">Expr</a>,</td></tr>
<tr><th id="509">509</th><td>                                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_26" title='llvm::Mips::Fixups::fixup_Mips_26' data-ref="llvm::Mips::Fixups::fixup_Mips_26">fixup_Mips_26</a>)));</td></tr>
<tr><th id="510">510</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="511">511</th><td>}</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="514">514</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter22getJumpTargetOpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getJumpTargetOpValueMM' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getJumpTargetOpValueMMERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getJumpTargetOpValueMM</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="313MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="313MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="314OpNo" title='OpNo' data-type='unsigned int' data-ref="314OpNo">OpNo</dfn>,</td></tr>
<tr><th id="515">515</th><td>                       <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="315Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="315Fixups">Fixups</dfn>,</td></tr>
<tr><th id="516">516</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="316STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="316STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="517">517</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="317MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="317MO">MO</dfn> = <a class="local col3 ref" href="#313MI" title='MI' data-ref="313MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#314OpNo" title='OpNo' data-ref="314OpNo">OpNo</a>);</td></tr>
<tr><th id="518">518</th><td>  <i>// If the destination is an immediate, divide by 2.</i></td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (<a class="local col7 ref" href="#317MO" title='MO' data-ref="317MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="local col7 ref" href="#317MO" title='MO' data-ref="317MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getJumpTargetOpValueMM expects only expressions or an immediate&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getJumpTargetOpValueMM expects only expressions or an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 522, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#317MO" title='MO' data-ref="317MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="522">522</th><td>         <q>"getJumpTargetOpValueMM expects only expressions or an immediate"</q>);</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col8 decl" id="318Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="318Expr">Expr</dfn> = <a class="local col7 ref" href="#317MO" title='MO' data-ref="317MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="525">525</th><td>  <a class="local col5 ref" href="#315Fixups" title='Fixups' data-ref="315Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col8 ref" href="#318Expr" title='Expr' data-ref="318Expr">Expr</a>,</td></tr>
<tr><th id="526">526</th><td>                                   <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_26_S1" title='llvm::Mips::Fixups::fixup_MICROMIPS_26_S1' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_26_S1">fixup_MICROMIPS_26_S1</a>)));</td></tr>
<tr><th id="527">527</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="528">528</th><td>}</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="531">531</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter20getUImm5Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getUImm5Lsl2Encoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getUImm5Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getUImm5Lsl2Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="319MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="319MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="320OpNo" title='OpNo' data-type='unsigned int' data-ref="320OpNo">OpNo</dfn>,</td></tr>
<tr><th id="532">532</th><td>                     <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="321Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="321Fixups">Fixups</dfn>,</td></tr>
<tr><th id="533">533</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="322STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="322STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="534">534</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="323MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="323MO">MO</dfn> = <a class="local col9 ref" href="#319MI" title='MI' data-ref="319MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#320OpNo" title='OpNo' data-ref="320OpNo">OpNo</a>);</td></tr>
<tr><th id="535">535</th><td>  <b>if</b> (<a class="local col3 ref" href="#323MO" title='MO' data-ref="323MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="536">536</th><td>    <i>// The immediate is encoded as 'immediate &lt;&lt; 2'.</i></td></tr>
<tr><th id="537">537</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="324Res" title='Res' data-type='unsigned int' data-ref="324Res">Res</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col9 ref" href="#319MI" title='MI' data-ref="319MI">MI</a>, <a class="local col3 ref" href="#323MO" title='MO' data-ref="323MO">MO</a>, <span class='refarg'><a class="local col1 ref" href="#321Fixups" title='Fixups' data-ref="321Fixups">Fixups</a></span>, <a class="local col2 ref" href="#322STI" title='STI' data-ref="322STI">STI</a>);</td></tr>
<tr><th id="538">538</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Res &amp; 3) == 0) ? void (0) : __assert_fail (&quot;(Res &amp; 3) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 538, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#324Res" title='Res' data-ref="324Res">Res</a> &amp; <var>3</var>) == <var>0</var>);</td></tr>
<tr><th id="539">539</th><td>    <b>return</b> <a class="local col4 ref" href="#324Res" title='Res' data-ref="324Res">Res</a> &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="540">540</th><td>  }</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getUImm5Lsl2Encoding expects only expressions or an immediate&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getUImm5Lsl2Encoding expects only expressions or an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 543, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#323MO" title='MO' data-ref="323MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="543">543</th><td>         <q>"getUImm5Lsl2Encoding expects only expressions or an immediate"</q>);</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="546">546</th><td>}</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="549">549</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter17getSImm3Lsa2ValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getSImm3Lsa2Value' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getSImm3Lsa2ValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSImm3Lsa2Value</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="325MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="325MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="326OpNo" title='OpNo' data-type='unsigned int' data-ref="326OpNo">OpNo</dfn>,</td></tr>
<tr><th id="550">550</th><td>                  <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="327Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="327Fixups">Fixups</dfn>,</td></tr>
<tr><th id="551">551</th><td>                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="328STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="328STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="552">552</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="329MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="329MO">MO</dfn> = <a class="local col5 ref" href="#325MI" title='MI' data-ref="325MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#326OpNo" title='OpNo' data-ref="326OpNo">OpNo</a>);</td></tr>
<tr><th id="553">553</th><td>  <b>if</b> (<a class="local col9 ref" href="#329MO" title='MO' data-ref="329MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="554">554</th><td>    <em>int</em> <dfn class="local col0 decl" id="330Value" title='Value' data-type='int' data-ref="330Value">Value</dfn> = <a class="local col9 ref" href="#329MO" title='MO' data-ref="329MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="555">555</th><td>    <b>return</b> <a class="local col0 ref" href="#330Value" title='Value' data-ref="330Value">Value</a> &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="556">556</th><td>  }</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="559">559</th><td>}</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="562">562</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter20getUImm6Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getUImm6Lsl2Encoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getUImm6Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getUImm6Lsl2Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="331MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="331MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="332OpNo" title='OpNo' data-type='unsigned int' data-ref="332OpNo">OpNo</dfn>,</td></tr>
<tr><th id="563">563</th><td>                     <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="333Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="333Fixups">Fixups</dfn>,</td></tr>
<tr><th id="564">564</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="334STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="334STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="565">565</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="335MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="335MO">MO</dfn> = <a class="local col1 ref" href="#331MI" title='MI' data-ref="331MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#332OpNo" title='OpNo' data-ref="332OpNo">OpNo</a>);</td></tr>
<tr><th id="566">566</th><td>  <b>if</b> (<a class="local col5 ref" href="#335MO" title='MO' data-ref="335MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="567">567</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="336Value" title='Value' data-type='unsigned int' data-ref="336Value">Value</dfn> = <a class="local col5 ref" href="#335MO" title='MO' data-ref="335MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="568">568</th><td>    <b>return</b> <a class="local col6 ref" href="#336Value" title='Value' data-ref="336Value">Value</a> &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="569">569</th><td>  }</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="572">572</th><td>}</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="575">575</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter20getSImm9AddiuspValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getSImm9AddiuspValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getSImm9AddiuspValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSImm9AddiuspValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="337MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="337MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="338OpNo" title='OpNo' data-type='unsigned int' data-ref="338OpNo">OpNo</dfn>,</td></tr>
<tr><th id="576">576</th><td>                     <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="339Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="339Fixups">Fixups</dfn>,</td></tr>
<tr><th id="577">577</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="340STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="340STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="578">578</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="341MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="341MO">MO</dfn> = <a class="local col7 ref" href="#337MI" title='MI' data-ref="337MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#338OpNo" title='OpNo' data-ref="338OpNo">OpNo</a>);</td></tr>
<tr><th id="579">579</th><td>  <b>if</b> (<a class="local col1 ref" href="#341MO" title='MO' data-ref="341MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="580">580</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="342Binary" title='Binary' data-type='unsigned int' data-ref="342Binary">Binary</dfn> = (<a class="local col1 ref" href="#341MO" title='MO' data-ref="341MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>2</var>) &amp; <var>0x0000ffff</var>;</td></tr>
<tr><th id="581">581</th><td>    <b>return</b> (((<a class="local col2 ref" href="#342Binary" title='Binary' data-ref="342Binary">Binary</a> &amp; <var>0x8000</var>) &gt;&gt; <var>7</var>) | (<a class="local col2 ref" href="#342Binary" title='Binary' data-ref="342Binary">Binary</a> &amp; <var>0x00ff</var>));</td></tr>
<tr><th id="582">582</th><td>  }</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="585">585</th><td>}</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="588">588</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getExprOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getExprOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col3 decl" id="343Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="343Expr">Expr</dfn>, <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="344Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="344Fixups">Fixups</dfn>,</td></tr>
<tr><th id="589">589</th><td>               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="345STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="345STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="590">590</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="346Res" title='Res' data-type='int64_t' data-ref="346Res">Res</dfn>;</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>  <b>if</b> (<a class="local col3 ref" href="#343Expr" title='Expr' data-ref="343Expr">Expr</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr18evaluateAsAbsoluteERl" title='llvm::MCExpr::evaluateAsAbsolute' data-ref="_ZNK4llvm6MCExpr18evaluateAsAbsoluteERl">evaluateAsAbsolute</a>(<span class='refarg'><a class="local col6 ref" href="#346Res" title='Res' data-ref="346Res">Res</a></span>))</td></tr>
<tr><th id="593">593</th><td>    <b>return</b> <a class="local col6 ref" href="#346Res" title='Res' data-ref="346Res">Res</a>;</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind" title='llvm::MCExpr::ExprKind' data-ref="llvm::MCExpr::ExprKind">ExprKind</a> <dfn class="local col7 decl" id="347Kind" title='Kind' data-type='MCExpr::ExprKind' data-ref="347Kind">Kind</dfn> = <a class="local col3 ref" href="#343Expr" title='Expr' data-ref="343Expr">Expr</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv">getKind</a>();</td></tr>
<tr><th id="596">596</th><td>  <b>if</b> (<a class="local col7 ref" href="#347Kind" title='Kind' data-ref="347Kind">Kind</a> == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::Constant" title='llvm::MCExpr::ExprKind::Constant' data-ref="llvm::MCExpr::ExprKind::Constant">Constant</a>) {</td></tr>
<tr><th id="597">597</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="local col3 ref" href="#343Expr" title='Expr' data-ref="343Expr">Expr</a>)-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>();</td></tr>
<tr><th id="598">598</th><td>  }</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <b>if</b> (<a class="local col7 ref" href="#347Kind" title='Kind' data-ref="347Kind">Kind</a> == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::Binary" title='llvm::MCExpr::ExprKind::Binary' data-ref="llvm::MCExpr::ExprKind::Binary">Binary</a>) {</td></tr>
<tr><th id="601">601</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="348Res" title='Res' data-type='unsigned int' data-ref="348Res">Res</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getExprOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getExprOpValue</a>(<a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>&gt;(<a class="local col3 ref" href="#343Expr" title='Expr' data-ref="343Expr">Expr</a>)-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm12MCBinaryExpr6getLHSEv" title='llvm::MCBinaryExpr::getLHS' data-ref="_ZNK4llvm12MCBinaryExpr6getLHSEv">getLHS</a>(), <span class='refarg'><a class="local col4 ref" href="#344Fixups" title='Fixups' data-ref="344Fixups">Fixups</a></span>, <a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>);</td></tr>
<tr><th id="602">602</th><td>    <a class="local col8 ref" href="#348Res" title='Res' data-ref="348Res">Res</a> += <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getExprOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getExprOpValue</a>(<a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>&gt;(<a class="local col3 ref" href="#343Expr" title='Expr' data-ref="343Expr">Expr</a>)-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm12MCBinaryExpr6getRHSEv" title='llvm::MCBinaryExpr::getRHS' data-ref="_ZNK4llvm12MCBinaryExpr6getRHSEv">getRHS</a>(), <span class='refarg'><a class="local col4 ref" href="#344Fixups" title='Fixups' data-ref="344Fixups">Fixups</a></span>, <a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>);</td></tr>
<tr><th id="603">603</th><td>    <b>return</b> <a class="local col8 ref" href="#348Res" title='Res' data-ref="348Res">Res</a>;</td></tr>
<tr><th id="604">604</th><td>  }</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <b>if</b> (<a class="local col7 ref" href="#347Kind" title='Kind' data-ref="347Kind">Kind</a> == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::Target" title='llvm::MCExpr::ExprKind::Target' data-ref="llvm::MCExpr::ExprKind::Target">Target</a>) {</td></tr>
<tr><th id="607">607</th><td>    <em>const</em> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a> *<dfn class="local col9 decl" id="349MipsExpr" title='MipsExpr' data-type='const llvm::MipsMCExpr *' data-ref="349MipsExpr">MipsExpr</dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>&gt;(<a class="local col3 ref" href="#343Expr" title='Expr' data-ref="343Expr">Expr</a>);</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>    <span class="namespace">Mips::</span><a class="type" href="MipsFixupKinds.h.html#llvm::Mips::Fixups" title='llvm::Mips::Fixups' data-ref="llvm::Mips::Fixups">Fixups</a> <dfn class="local col0 decl" id="350FixupKind" title='FixupKind' data-type='Mips::Fixups' data-ref="350FixupKind">FixupKind</dfn> = <span class="namespace">Mips::</span><a class="type" href="MipsFixupKinds.h.html#llvm::Mips::Fixups" title='llvm::Mips::Fixups' data-ref="llvm::Mips::Fixups">Fixups</a>(<var>0</var>);</td></tr>
<tr><th id="610">610</th><td>    <b>switch</b> (<a class="local col9 ref" href="#349MipsExpr" title='MipsExpr' data-ref="349MipsExpr">MipsExpr</a>-&gt;<a class="ref" href="MipsMCExpr.h.html#_ZNK4llvm10MipsMCExpr7getKindEv" title='llvm::MipsMCExpr::getKind' data-ref="_ZNK4llvm10MipsMCExpr7getKindEv">getKind</a>()) {</td></tr>
<tr><th id="611">611</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_None" title='llvm::MipsMCExpr::MipsExprKind::MEK_None' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_None">MEK_None</a>:</td></tr>
<tr><th id="612">612</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_Special" title='llvm::MipsMCExpr::MipsExprKind::MEK_Special' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_Special">MEK_Special</a>:</td></tr>
<tr><th id="613">613</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled fixup kind!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 613)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled fixup kind!"</q>);</td></tr>
<tr><th id="614">614</th><td>      <b>break</b>;</td></tr>
<tr><th id="615">615</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_DTPREL" title='llvm::MipsMCExpr::MipsExprKind::MEK_DTPREL' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_DTPREL">MEK_DTPREL</a>:</td></tr>
<tr><th id="616">616</th><td>      <i>// MEK_DTPREL is used for marking TLS DIEExpr only</i></td></tr>
<tr><th id="617">617</th><td><i>      // and contains a regular sub-expression.</i></td></tr>
<tr><th id="618">618</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getExprOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getExprOpValue</a>(<a class="local col9 ref" href="#349MipsExpr" title='MipsExpr' data-ref="349MipsExpr">MipsExpr</a>-&gt;<a class="ref" href="MipsMCExpr.h.html#_ZNK4llvm10MipsMCExpr10getSubExprEv" title='llvm::MipsMCExpr::getSubExpr' data-ref="_ZNK4llvm10MipsMCExpr10getSubExprEv">getSubExpr</a>(), <span class='refarg'><a class="local col4 ref" href="#344Fixups" title='Fixups' data-ref="344Fixups">Fixups</a></span>, <a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>);</td></tr>
<tr><th id="619">619</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CALL_HI16" title='llvm::MipsMCExpr::MipsExprKind::MEK_CALL_HI16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CALL_HI16">MEK_CALL_HI16</a>:</td></tr>
<tr><th id="620">620</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_CALL_HI16" title='llvm::Mips::Fixups::fixup_Mips_CALL_HI16' data-ref="llvm::Mips::Fixups::fixup_Mips_CALL_HI16">fixup_Mips_CALL_HI16</a>;</td></tr>
<tr><th id="621">621</th><td>      <b>break</b>;</td></tr>
<tr><th id="622">622</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CALL_LO16" title='llvm::MipsMCExpr::MipsExprKind::MEK_CALL_LO16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CALL_LO16">MEK_CALL_LO16</a>:</td></tr>
<tr><th id="623">623</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_CALL_LO16" title='llvm::Mips::Fixups::fixup_Mips_CALL_LO16' data-ref="llvm::Mips::Fixups::fixup_Mips_CALL_LO16">fixup_Mips_CALL_LO16</a>;</td></tr>
<tr><th id="624">624</th><td>      <b>break</b>;</td></tr>
<tr><th id="625">625</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_DTPREL_HI" title='llvm::MipsMCExpr::MipsExprKind::MEK_DTPREL_HI' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_DTPREL_HI">MEK_DTPREL_HI</a>:</td></tr>
<tr><th id="626">626</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_TLS_DTPREL_HI16" title='llvm::Mips::Fixups::fixup_MICROMIPS_TLS_DTPREL_HI16' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_TLS_DTPREL_HI16">fixup_MICROMIPS_TLS_DTPREL_HI16</a></td></tr>
<tr><th id="627">627</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_DTPREL_HI" title='llvm::Mips::Fixups::fixup_Mips_DTPREL_HI' data-ref="llvm::Mips::Fixups::fixup_Mips_DTPREL_HI">fixup_Mips_DTPREL_HI</a>;</td></tr>
<tr><th id="628">628</th><td>      <b>break</b>;</td></tr>
<tr><th id="629">629</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_DTPREL_LO" title='llvm::MipsMCExpr::MipsExprKind::MEK_DTPREL_LO' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_DTPREL_LO">MEK_DTPREL_LO</a>:</td></tr>
<tr><th id="630">630</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_TLS_DTPREL_LO16" title='llvm::Mips::Fixups::fixup_MICROMIPS_TLS_DTPREL_LO16' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_TLS_DTPREL_LO16">fixup_MICROMIPS_TLS_DTPREL_LO16</a></td></tr>
<tr><th id="631">631</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_DTPREL_LO" title='llvm::Mips::Fixups::fixup_Mips_DTPREL_LO' data-ref="llvm::Mips::Fixups::fixup_Mips_DTPREL_LO">fixup_Mips_DTPREL_LO</a>;</td></tr>
<tr><th id="632">632</th><td>      <b>break</b>;</td></tr>
<tr><th id="633">633</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_GOTTPREL" title='llvm::MipsMCExpr::MipsExprKind::MEK_GOTTPREL' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_GOTTPREL">MEK_GOTTPREL</a>:</td></tr>
<tr><th id="634">634</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_GOTTPREL" title='llvm::Mips::Fixups::fixup_MICROMIPS_GOTTPREL' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_GOTTPREL">fixup_MICROMIPS_GOTTPREL</a></td></tr>
<tr><th id="635">635</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_GOTTPREL" title='llvm::Mips::Fixups::fixup_Mips_GOTTPREL' data-ref="llvm::Mips::Fixups::fixup_Mips_GOTTPREL">fixup_Mips_GOTTPREL</a>;</td></tr>
<tr><th id="636">636</th><td>      <b>break</b>;</td></tr>
<tr><th id="637">637</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_GOT" title='llvm::MipsMCExpr::MipsExprKind::MEK_GOT' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_GOT">MEK_GOT</a>:</td></tr>
<tr><th id="638">638</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_GOT16" title='llvm::Mips::Fixups::fixup_MICROMIPS_GOT16' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_GOT16">fixup_MICROMIPS_GOT16</a></td></tr>
<tr><th id="639">639</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_GOT" title='llvm::Mips::Fixups::fixup_Mips_GOT' data-ref="llvm::Mips::Fixups::fixup_Mips_GOT">fixup_Mips_GOT</a>;</td></tr>
<tr><th id="640">640</th><td>      <b>break</b>;</td></tr>
<tr><th id="641">641</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_GOT_CALL" title='llvm::MipsMCExpr::MipsExprKind::MEK_GOT_CALL' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_GOT_CALL">MEK_GOT_CALL</a>:</td></tr>
<tr><th id="642">642</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_CALL16" title='llvm::Mips::Fixups::fixup_MICROMIPS_CALL16' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_CALL16">fixup_MICROMIPS_CALL16</a></td></tr>
<tr><th id="643">643</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_CALL16" title='llvm::Mips::Fixups::fixup_Mips_CALL16' data-ref="llvm::Mips::Fixups::fixup_Mips_CALL16">fixup_Mips_CALL16</a>;</td></tr>
<tr><th id="644">644</th><td>      <b>break</b>;</td></tr>
<tr><th id="645">645</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_GOT_DISP" title='llvm::MipsMCExpr::MipsExprKind::MEK_GOT_DISP' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_GOT_DISP">MEK_GOT_DISP</a>:</td></tr>
<tr><th id="646">646</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_GOT_DISP" title='llvm::Mips::Fixups::fixup_MICROMIPS_GOT_DISP' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_GOT_DISP">fixup_MICROMIPS_GOT_DISP</a></td></tr>
<tr><th id="647">647</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_GOT_DISP" title='llvm::Mips::Fixups::fixup_Mips_GOT_DISP' data-ref="llvm::Mips::Fixups::fixup_Mips_GOT_DISP">fixup_Mips_GOT_DISP</a>;</td></tr>
<tr><th id="648">648</th><td>      <b>break</b>;</td></tr>
<tr><th id="649">649</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_GOT_HI16" title='llvm::MipsMCExpr::MipsExprKind::MEK_GOT_HI16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_GOT_HI16">MEK_GOT_HI16</a>:</td></tr>
<tr><th id="650">650</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_GOT_HI16" title='llvm::Mips::Fixups::fixup_Mips_GOT_HI16' data-ref="llvm::Mips::Fixups::fixup_Mips_GOT_HI16">fixup_Mips_GOT_HI16</a>;</td></tr>
<tr><th id="651">651</th><td>      <b>break</b>;</td></tr>
<tr><th id="652">652</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_GOT_LO16" title='llvm::MipsMCExpr::MipsExprKind::MEK_GOT_LO16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_GOT_LO16">MEK_GOT_LO16</a>:</td></tr>
<tr><th id="653">653</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_GOT_LO16" title='llvm::Mips::Fixups::fixup_Mips_GOT_LO16' data-ref="llvm::Mips::Fixups::fixup_Mips_GOT_LO16">fixup_Mips_GOT_LO16</a>;</td></tr>
<tr><th id="654">654</th><td>      <b>break</b>;</td></tr>
<tr><th id="655">655</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_GOT_PAGE" title='llvm::MipsMCExpr::MipsExprKind::MEK_GOT_PAGE' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_GOT_PAGE">MEK_GOT_PAGE</a>:</td></tr>
<tr><th id="656">656</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_GOT_PAGE" title='llvm::Mips::Fixups::fixup_MICROMIPS_GOT_PAGE' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_GOT_PAGE">fixup_MICROMIPS_GOT_PAGE</a></td></tr>
<tr><th id="657">657</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_GOT_PAGE" title='llvm::Mips::Fixups::fixup_Mips_GOT_PAGE' data-ref="llvm::Mips::Fixups::fixup_Mips_GOT_PAGE">fixup_Mips_GOT_PAGE</a>;</td></tr>
<tr><th id="658">658</th><td>      <b>break</b>;</td></tr>
<tr><th id="659">659</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_GOT_OFST" title='llvm::MipsMCExpr::MipsExprKind::MEK_GOT_OFST' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_GOT_OFST">MEK_GOT_OFST</a>:</td></tr>
<tr><th id="660">660</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_GOT_OFST" title='llvm::Mips::Fixups::fixup_MICROMIPS_GOT_OFST' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_GOT_OFST">fixup_MICROMIPS_GOT_OFST</a></td></tr>
<tr><th id="661">661</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_GOT_OFST" title='llvm::Mips::Fixups::fixup_Mips_GOT_OFST' data-ref="llvm::Mips::Fixups::fixup_Mips_GOT_OFST">fixup_Mips_GOT_OFST</a>;</td></tr>
<tr><th id="662">662</th><td>      <b>break</b>;</td></tr>
<tr><th id="663">663</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_GPREL" title='llvm::MipsMCExpr::MipsExprKind::MEK_GPREL' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_GPREL">MEK_GPREL</a>:</td></tr>
<tr><th id="664">664</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_GPREL16" title='llvm::Mips::Fixups::fixup_Mips_GPREL16' data-ref="llvm::Mips::Fixups::fixup_Mips_GPREL16">fixup_Mips_GPREL16</a>;</td></tr>
<tr><th id="665">665</th><td>      <b>break</b>;</td></tr>
<tr><th id="666">666</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLEREL" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLEREL' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLEREL">MEK_CAPTABLEREL</a>:</td></tr>
<tr><th id="667">667</th><td>      <i>// TODO: llvm_unreachable() since this should always be part of LO/HI?</i></td></tr>
<tr><th id="668">668</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_CAPTABLEREL16" title='llvm::Mips::Fixups::fixup_Mips_CAPTABLEREL16' data-ref="llvm::Mips::Fixups::fixup_Mips_CAPTABLEREL16">fixup_Mips_CAPTABLEREL16</a>;</td></tr>
<tr><th id="669">669</th><td>      <b>break</b>;</td></tr>
<tr><th id="670">670</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_LO" title='llvm::MipsMCExpr::MipsExprKind::MEK_LO' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_LO">MEK_LO</a>:</td></tr>
<tr><th id="671">671</th><td>      <i>// Check for %lo(%neg(%gp_rel(X)))</i></td></tr>
<tr><th id="672">672</th><td>      <b>if</b> (<a class="local col9 ref" href="#349MipsExpr" title='MipsExpr' data-ref="349MipsExpr">MipsExpr</a>-&gt;<a class="ref" href="MipsMCExpr.h.html#_ZNK4llvm10MipsMCExpr7isGpOffEv" title='llvm::MipsMCExpr::isGpOff' data-ref="_ZNK4llvm10MipsMCExpr7isGpOffEv">isGpOff</a>())</td></tr>
<tr><th id="673">673</th><td>        <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_GPOFF_LO" title='llvm::Mips::Fixups::fixup_MICROMIPS_GPOFF_LO' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_GPOFF_LO">fixup_MICROMIPS_GPOFF_LO</a></td></tr>
<tr><th id="674">674</th><td>                                     : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_GPOFF_LO" title='llvm::Mips::Fixups::fixup_Mips_GPOFF_LO' data-ref="llvm::Mips::Fixups::fixup_Mips_GPOFF_LO">fixup_Mips_GPOFF_LO</a>;</td></tr>
<tr><th id="675">675</th><td>      <b>else</b> <b>if</b> (<a class="local col9 ref" href="#349MipsExpr" title='MipsExpr' data-ref="349MipsExpr">MipsExpr</a>-&gt;<a class="ref" href="MipsMCExpr.h.html#_ZNK4llvm10MipsMCExpr13isCaptableOffEv" title='llvm::MipsMCExpr::isCaptableOff' data-ref="_ZNK4llvm10MipsMCExpr13isCaptableOffEv">isCaptableOff</a>())</td></tr>
<tr><th id="676">676</th><td>        <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_CAPTABLEOFF_LO" title='llvm::Mips::Fixups::fixup_Mips_CAPTABLEOFF_LO' data-ref="llvm::Mips::Fixups::fixup_Mips_CAPTABLEOFF_LO">fixup_Mips_CAPTABLEOFF_LO</a>;</td></tr>
<tr><th id="677">677</th><td>      <b>else</b></td></tr>
<tr><th id="678">678</th><td>        <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_LO16" title='llvm::Mips::Fixups::fixup_MICROMIPS_LO16' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_LO16">fixup_MICROMIPS_LO16</a></td></tr>
<tr><th id="679">679</th><td>                                     : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_LO16" title='llvm::Mips::Fixups::fixup_Mips_LO16' data-ref="llvm::Mips::Fixups::fixup_Mips_LO16">fixup_Mips_LO16</a>;</td></tr>
<tr><th id="680">680</th><td>      <b>break</b>;</td></tr>
<tr><th id="681">681</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_HIGHEST" title='llvm::MipsMCExpr::MipsExprKind::MEK_HIGHEST' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_HIGHEST">MEK_HIGHEST</a>:</td></tr>
<tr><th id="682">682</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_HIGHEST" title='llvm::Mips::Fixups::fixup_MICROMIPS_HIGHEST' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_HIGHEST">fixup_MICROMIPS_HIGHEST</a></td></tr>
<tr><th id="683">683</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_HIGHEST" title='llvm::Mips::Fixups::fixup_Mips_HIGHEST' data-ref="llvm::Mips::Fixups::fixup_Mips_HIGHEST">fixup_Mips_HIGHEST</a>;</td></tr>
<tr><th id="684">684</th><td>      <b>break</b>;</td></tr>
<tr><th id="685">685</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_HIGHER" title='llvm::MipsMCExpr::MipsExprKind::MEK_HIGHER' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_HIGHER">MEK_HIGHER</a>:</td></tr>
<tr><th id="686">686</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_HIGHER" title='llvm::Mips::Fixups::fixup_MICROMIPS_HIGHER' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_HIGHER">fixup_MICROMIPS_HIGHER</a></td></tr>
<tr><th id="687">687</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_HIGHER" title='llvm::Mips::Fixups::fixup_Mips_HIGHER' data-ref="llvm::Mips::Fixups::fixup_Mips_HIGHER">fixup_Mips_HIGHER</a>;</td></tr>
<tr><th id="688">688</th><td>      <b>break</b>;</td></tr>
<tr><th id="689">689</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_HI" title='llvm::MipsMCExpr::MipsExprKind::MEK_HI' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_HI">MEK_HI</a>:</td></tr>
<tr><th id="690">690</th><td>      <i>// Check for %hi(%neg(%gp_rel(X)))</i></td></tr>
<tr><th id="691">691</th><td>      <b>if</b> (<a class="local col9 ref" href="#349MipsExpr" title='MipsExpr' data-ref="349MipsExpr">MipsExpr</a>-&gt;<a class="ref" href="MipsMCExpr.h.html#_ZNK4llvm10MipsMCExpr7isGpOffEv" title='llvm::MipsMCExpr::isGpOff' data-ref="_ZNK4llvm10MipsMCExpr7isGpOffEv">isGpOff</a>())</td></tr>
<tr><th id="692">692</th><td>        <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_GPOFF_HI" title='llvm::Mips::Fixups::fixup_MICROMIPS_GPOFF_HI' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_GPOFF_HI">fixup_MICROMIPS_GPOFF_HI</a></td></tr>
<tr><th id="693">693</th><td>                                     : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_GPOFF_HI" title='llvm::Mips::Fixups::fixup_Mips_GPOFF_HI' data-ref="llvm::Mips::Fixups::fixup_Mips_GPOFF_HI">fixup_Mips_GPOFF_HI</a>;</td></tr>
<tr><th id="694">694</th><td>      <b>else</b> <b>if</b> (<a class="local col9 ref" href="#349MipsExpr" title='MipsExpr' data-ref="349MipsExpr">MipsExpr</a>-&gt;<a class="ref" href="MipsMCExpr.h.html#_ZNK4llvm10MipsMCExpr13isCaptableOffEv" title='llvm::MipsMCExpr::isCaptableOff' data-ref="_ZNK4llvm10MipsMCExpr13isCaptableOffEv">isCaptableOff</a>())</td></tr>
<tr><th id="695">695</th><td>        <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_CAPTABLEOFF_HI" title='llvm::Mips::Fixups::fixup_Mips_CAPTABLEOFF_HI' data-ref="llvm::Mips::Fixups::fixup_Mips_CAPTABLEOFF_HI">fixup_Mips_CAPTABLEOFF_HI</a>;</td></tr>
<tr><th id="696">696</th><td>      <b>else</b></td></tr>
<tr><th id="697">697</th><td>        <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_HI16" title='llvm::Mips::Fixups::fixup_MICROMIPS_HI16' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_HI16">fixup_MICROMIPS_HI16</a></td></tr>
<tr><th id="698">698</th><td>                                     : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_HI16" title='llvm::Mips::Fixups::fixup_Mips_HI16' data-ref="llvm::Mips::Fixups::fixup_Mips_HI16">fixup_Mips_HI16</a>;</td></tr>
<tr><th id="699">699</th><td>      <b>break</b>;</td></tr>
<tr><th id="700">700</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_PCREL_HI16" title='llvm::MipsMCExpr::MipsExprKind::MEK_PCREL_HI16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_PCREL_HI16">MEK_PCREL_HI16</a>:</td></tr>
<tr><th id="701">701</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MIPS_PCHI16" title='llvm::Mips::Fixups::fixup_MIPS_PCHI16' data-ref="llvm::Mips::Fixups::fixup_MIPS_PCHI16">fixup_MIPS_PCHI16</a>;</td></tr>
<tr><th id="702">702</th><td>      <b>break</b>;</td></tr>
<tr><th id="703">703</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_PCREL_LO16" title='llvm::MipsMCExpr::MipsExprKind::MEK_PCREL_LO16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_PCREL_LO16">MEK_PCREL_LO16</a>:</td></tr>
<tr><th id="704">704</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MIPS_PCLO16" title='llvm::Mips::Fixups::fixup_MIPS_PCLO16' data-ref="llvm::Mips::Fixups::fixup_MIPS_PCLO16">fixup_MIPS_PCLO16</a>;</td></tr>
<tr><th id="705">705</th><td>      <b>break</b>;</td></tr>
<tr><th id="706">706</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_TLSGD" title='llvm::MipsMCExpr::MipsExprKind::MEK_TLSGD' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_TLSGD">MEK_TLSGD</a>:</td></tr>
<tr><th id="707">707</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_TLS_GD" title='llvm::Mips::Fixups::fixup_MICROMIPS_TLS_GD' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_TLS_GD">fixup_MICROMIPS_TLS_GD</a></td></tr>
<tr><th id="708">708</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_TLSGD" title='llvm::Mips::Fixups::fixup_Mips_TLSGD' data-ref="llvm::Mips::Fixups::fixup_Mips_TLSGD">fixup_Mips_TLSGD</a>;</td></tr>
<tr><th id="709">709</th><td>      <b>break</b>;</td></tr>
<tr><th id="710">710</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_TLSLDM" title='llvm::MipsMCExpr::MipsExprKind::MEK_TLSLDM' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_TLSLDM">MEK_TLSLDM</a>:</td></tr>
<tr><th id="711">711</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_TLS_LDM" title='llvm::Mips::Fixups::fixup_MICROMIPS_TLS_LDM' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_TLS_LDM">fixup_MICROMIPS_TLS_LDM</a></td></tr>
<tr><th id="712">712</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_TLSLDM" title='llvm::Mips::Fixups::fixup_Mips_TLSLDM' data-ref="llvm::Mips::Fixups::fixup_Mips_TLSLDM">fixup_Mips_TLSLDM</a>;</td></tr>
<tr><th id="713">713</th><td>      <b>break</b>;</td></tr>
<tr><th id="714">714</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_TPREL_HI" title='llvm::MipsMCExpr::MipsExprKind::MEK_TPREL_HI' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_TPREL_HI">MEK_TPREL_HI</a>:</td></tr>
<tr><th id="715">715</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_TLS_TPREL_HI16" title='llvm::Mips::Fixups::fixup_MICROMIPS_TLS_TPREL_HI16' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_TLS_TPREL_HI16">fixup_MICROMIPS_TLS_TPREL_HI16</a></td></tr>
<tr><th id="716">716</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_TPREL_HI" title='llvm::Mips::Fixups::fixup_Mips_TPREL_HI' data-ref="llvm::Mips::Fixups::fixup_Mips_TPREL_HI">fixup_Mips_TPREL_HI</a>;</td></tr>
<tr><th id="717">717</th><td>      <b>break</b>;</td></tr>
<tr><th id="718">718</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_TPREL_LO" title='llvm::MipsMCExpr::MipsExprKind::MEK_TPREL_LO' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_TPREL_LO">MEK_TPREL_LO</a>:</td></tr>
<tr><th id="719">719</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_TLS_TPREL_LO16" title='llvm::Mips::Fixups::fixup_MICROMIPS_TLS_TPREL_LO16' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_TLS_TPREL_LO16">fixup_MICROMIPS_TLS_TPREL_LO16</a></td></tr>
<tr><th id="720">720</th><td>                                   : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_TPREL_LO" title='llvm::Mips::Fixups::fixup_Mips_TPREL_LO' data-ref="llvm::Mips::Fixups::fixup_Mips_TPREL_LO">fixup_Mips_TPREL_LO</a>;</td></tr>
<tr><th id="721">721</th><td>      <b>break</b>;</td></tr>
<tr><th id="722">722</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_NEG" title='llvm::MipsMCExpr::MipsExprKind::MEK_NEG' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_NEG">MEK_NEG</a>:</td></tr>
<tr><th id="723">723</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> =</td></tr>
<tr><th id="724">724</th><td>          <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#345STI" title='STI' data-ref="345STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_SUB" title='llvm::Mips::Fixups::fixup_MICROMIPS_SUB' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_SUB">fixup_MICROMIPS_SUB</a> : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_SUB" title='llvm::Mips::Fixups::fixup_Mips_SUB' data-ref="llvm::Mips::Fixups::fixup_Mips_SUB">fixup_Mips_SUB</a>;</td></tr>
<tr><th id="725">725</th><td>      <b>break</b>;</td></tr>
<tr><th id="726">726</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLE11" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLE11' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLE11">MEK_CAPTABLE11</a>:</td></tr>
<tr><th id="727">727</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPTABLE11" title='llvm::Mips::Fixups::fixup_CHERI_CAPTABLE11' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPTABLE11">fixup_CHERI_CAPTABLE11</a>;</td></tr>
<tr><th id="728">728</th><td>      <b>break</b>;</td></tr>
<tr><th id="729">729</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLE20" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLE20' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLE20">MEK_CAPTABLE20</a>:</td></tr>
<tr><th id="730">730</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPTABLE20" title='llvm::Mips::Fixups::fixup_CHERI_CAPTABLE20' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPTABLE20">fixup_CHERI_CAPTABLE20</a>;</td></tr>
<tr><th id="731">731</th><td>      <b>break</b>;</td></tr>
<tr><th id="732">732</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLE_HI16" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLE_HI16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLE_HI16">MEK_CAPTABLE_HI16</a>:</td></tr>
<tr><th id="733">733</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPTABLE_HI16" title='llvm::Mips::Fixups::fixup_CHERI_CAPTABLE_HI16' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPTABLE_HI16">fixup_CHERI_CAPTABLE_HI16</a>;</td></tr>
<tr><th id="734">734</th><td>      <b>break</b>;</td></tr>
<tr><th id="735">735</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLE_LO16" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLE_LO16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPTABLE_LO16">MEK_CAPTABLE_LO16</a>:</td></tr>
<tr><th id="736">736</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPTABLE_LO16" title='llvm::Mips::Fixups::fixup_CHERI_CAPTABLE_LO16' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPTABLE_LO16">fixup_CHERI_CAPTABLE_LO16</a>;</td></tr>
<tr><th id="737">737</th><td>      <b>break</b>;</td></tr>
<tr><th id="738">738</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPCALL11" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPCALL11' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPCALL11">MEK_CAPCALL11</a>:</td></tr>
<tr><th id="739">739</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPCALL11" title='llvm::Mips::Fixups::fixup_CHERI_CAPCALL11' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPCALL11">fixup_CHERI_CAPCALL11</a>;</td></tr>
<tr><th id="740">740</th><td>      <b>break</b>;</td></tr>
<tr><th id="741">741</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPCALL20" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPCALL20' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPCALL20">MEK_CAPCALL20</a>:</td></tr>
<tr><th id="742">742</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPCALL20" title='llvm::Mips::Fixups::fixup_CHERI_CAPCALL20' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPCALL20">fixup_CHERI_CAPCALL20</a>;</td></tr>
<tr><th id="743">743</th><td>      <b>break</b>;</td></tr>
<tr><th id="744">744</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPCALL_HI16" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPCALL_HI16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPCALL_HI16">MEK_CAPCALL_HI16</a>:</td></tr>
<tr><th id="745">745</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPCALL_HI16" title='llvm::Mips::Fixups::fixup_CHERI_CAPCALL_HI16' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPCALL_HI16">fixup_CHERI_CAPCALL_HI16</a>;</td></tr>
<tr><th id="746">746</th><td>      <b>break</b>;</td></tr>
<tr><th id="747">747</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPCALL_LO16" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPCALL_LO16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPCALL_LO16">MEK_CAPCALL_LO16</a>:</td></tr>
<tr><th id="748">748</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPCALL_LO16" title='llvm::Mips::Fixups::fixup_CHERI_CAPCALL_LO16' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPCALL_LO16">fixup_CHERI_CAPCALL_LO16</a>;</td></tr>
<tr><th id="749">749</th><td>      <b>break</b>;</td></tr>
<tr><th id="750">750</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TLSGD_HI16" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TLSGD_HI16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TLSGD_HI16">MEK_CAPTAB_TLSGD_HI16</a>:</td></tr>
<tr><th id="751">751</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TLSGD_HI16" title='llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TLSGD_HI16' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TLSGD_HI16">fixup_CHERI_CAPTAB_TLSGD_HI16</a>;</td></tr>
<tr><th id="752">752</th><td>      <b>break</b>;</td></tr>
<tr><th id="753">753</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TLSGD_LO16" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TLSGD_LO16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TLSGD_LO16">MEK_CAPTAB_TLSGD_LO16</a>:</td></tr>
<tr><th id="754">754</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TLSGD_LO16" title='llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TLSGD_LO16' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TLSGD_LO16">fixup_CHERI_CAPTAB_TLSGD_LO16</a>;</td></tr>
<tr><th id="755">755</th><td>      <b>break</b>;</td></tr>
<tr><th id="756">756</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TLSLDM_HI16" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TLSLDM_HI16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TLSLDM_HI16">MEK_CAPTAB_TLSLDM_HI16</a>:</td></tr>
<tr><th id="757">757</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TLSLDM_HI16" title='llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TLSLDM_HI16' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TLSLDM_HI16">fixup_CHERI_CAPTAB_TLSLDM_HI16</a>;</td></tr>
<tr><th id="758">758</th><td>      <b>break</b>;</td></tr>
<tr><th id="759">759</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TLSLDM_LO16" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TLSLDM_LO16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TLSLDM_LO16">MEK_CAPTAB_TLSLDM_LO16</a>:</td></tr>
<tr><th id="760">760</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TLSLDM_LO16" title='llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TLSLDM_LO16' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TLSLDM_LO16">fixup_CHERI_CAPTAB_TLSLDM_LO16</a>;</td></tr>
<tr><th id="761">761</th><td>      <b>break</b>;</td></tr>
<tr><th id="762">762</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TPREL_HI16" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TPREL_HI16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TPREL_HI16">MEK_CAPTAB_TPREL_HI16</a>:</td></tr>
<tr><th id="763">763</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TPREL_HI16" title='llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TPREL_HI16' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TPREL_HI16">fixup_CHERI_CAPTAB_TPREL_HI16</a>;</td></tr>
<tr><th id="764">764</th><td>      <b>break</b>;</td></tr>
<tr><th id="765">765</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TPREL_LO16" title='llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TPREL_LO16' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CAPTAB_TPREL_LO16">MEK_CAPTAB_TPREL_LO16</a>:</td></tr>
<tr><th id="766">766</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TPREL_LO16" title='llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TPREL_LO16' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPTAB_TPREL_LO16">fixup_CHERI_CAPTAB_TPREL_LO16</a>;</td></tr>
<tr><th id="767">767</th><td>      <b>break</b>;</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>    <b>case</b> <a class="type" href="MipsMCExpr.h.html#llvm::MipsMCExpr" title='llvm::MipsMCExpr' data-ref="llvm::MipsMCExpr">MipsMCExpr</a>::<a class="enum" href="MipsMCExpr.h.html#llvm::MipsMCExpr::MipsExprKind::MEK_CHERI_CAP" title='llvm::MipsMCExpr::MipsExprKind::MEK_CHERI_CAP' data-ref="llvm::MipsMCExpr::MipsExprKind::MEK_CHERI_CAP">MEK_CHERI_CAP</a>:</td></tr>
<tr><th id="770">770</th><td>      <a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_CHERI_CAPABILITY" title='llvm::Mips::Fixups::fixup_CHERI_CAPABILITY' data-ref="llvm::Mips::Fixups::fixup_CHERI_CAPABILITY">fixup_CHERI_CAPABILITY</a>;</td></tr>
<tr><th id="771">771</th><td>      <b>break</b>;</td></tr>
<tr><th id="772">772</th><td>    }</td></tr>
<tr><th id="773">773</th><td>    <a class="local col4 ref" href="#344Fixups" title='Fixups' data-ref="344Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col9 ref" href="#349MipsExpr" title='MipsExpr' data-ref="349MipsExpr">MipsExpr</a>, <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<a class="local col0 ref" href="#350FixupKind" title='FixupKind' data-ref="350FixupKind">FixupKind</a>)));</td></tr>
<tr><th id="774">774</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="775">775</th><td>  }</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <b>if</b> (<a class="local col7 ref" href="#347Kind" title='Kind' data-ref="347Kind">Kind</a> == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::SymbolRef" title='llvm::MCExpr::ExprKind::SymbolRef' data-ref="llvm::MCExpr::ExprKind::SymbolRef">SymbolRef</a>) {</td></tr>
<tr><th id="778">778</th><td>    <span class="namespace">Mips::</span><a class="type" href="MipsFixupKinds.h.html#llvm::Mips::Fixups" title='llvm::Mips::Fixups' data-ref="llvm::Mips::Fixups">Fixups</a> <dfn class="local col1 decl" id="351FixupKind" title='FixupKind' data-type='Mips::Fixups' data-ref="351FixupKind">FixupKind</dfn> = <span class="namespace">Mips::</span><a class="type" href="MipsFixupKinds.h.html#llvm::Mips::Fixups" title='llvm::Mips::Fixups' data-ref="llvm::Mips::Fixups">Fixups</a>(<var>0</var>);</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>    <b>switch</b>(<a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>&gt;(<a class="local col3 ref" href="#343Expr" title='Expr' data-ref="343Expr">Expr</a>)-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm15MCSymbolRefExpr7getKindEv" title='llvm::MCSymbolRefExpr::getKind' data-ref="_ZNK4llvm15MCSymbolRefExpr7getKindEv">getKind</a>()) {</td></tr>
<tr><th id="781">781</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown fixup kind!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 781)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown fixup kind!"</q>);</td></tr>
<tr><th id="782">782</th><td>      <b>break</b>;</td></tr>
<tr><th id="783">783</th><td>    <b>case</b> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_None" title='llvm::MCSymbolRefExpr::VariantKind::VK_None' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_None">VK_None</a>:</td></tr>
<tr><th id="784">784</th><td>      <a class="local col1 ref" href="#351FixupKind" title='FixupKind' data-ref="351FixupKind">FixupKind</a> = <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_Mips_32" title='llvm::Mips::Fixups::fixup_Mips_32' data-ref="llvm::Mips::Fixups::fixup_Mips_32">fixup_Mips_32</a>; <i>// FIXME: This is ok for O32/N32 but not N64.</i></td></tr>
<tr><th id="785">785</th><td>      <b>break</b>;</td></tr>
<tr><th id="786">786</th><td>    } <i>// switch</i></td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td>    <a class="local col4 ref" href="#344Fixups" title='Fixups' data-ref="344Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col3 ref" href="#343Expr" title='Expr' data-ref="343Expr">Expr</a>, <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<a class="local col1 ref" href="#351FixupKind" title='FixupKind' data-ref="351FixupKind">FixupKind</a>)));</td></tr>
<tr><th id="789">789</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="790">790</th><td>  }</td></tr>
<tr><th id="791">791</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="792">792</th><td>}</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><i class="doc">/// getMachineOpValue - Return binary encoding of operand. If the machine</i></td></tr>
<tr><th id="795">795</th><td><i class="doc">/// operand requires relocation, record the relocation and return zero.</i></td></tr>
<tr><th id="796">796</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="797">797</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="352MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="352MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="353MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="353MO">MO</dfn>,</td></tr>
<tr><th id="798">798</th><td>                  <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="354Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="354Fixups">Fixups</dfn>,</td></tr>
<tr><th id="799">799</th><td>                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="355STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="355STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="800">800</th><td>  <b>if</b> (<a class="local col3 ref" href="#353MO" title='MO' data-ref="353MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="801">801</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="356Reg" title='Reg' data-type='unsigned int' data-ref="356Reg">Reg</dfn> = <a class="local col3 ref" href="#353MO" title='MO' data-ref="353MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="802">802</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="357RegNo" title='RegNo' data-type='unsigned int' data-ref="357RegNo">RegNo</dfn> = <a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col6 ref" href="#356Reg" title='Reg' data-ref="356Reg">Reg</a>);</td></tr>
<tr><th id="803">803</th><td>    <b>return</b> <a class="local col7 ref" href="#357RegNo" title='RegNo' data-ref="357RegNo">RegNo</a>;</td></tr>
<tr><th id="804">804</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#353MO" title='MO' data-ref="353MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="805">805</th><td>    <b>return</b> <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col3 ref" href="#353MO" title='MO' data-ref="353MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="806">806</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#353MO" title='MO' data-ref="353MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7isFPImmEv" title='llvm::MCOperand::isFPImm' data-ref="_ZNK4llvm9MCOperand7isFPImmEv">isFPImm</a>()) {</td></tr>
<tr><th id="807">807</th><td>    <b>return</b> <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="type" href="../../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a><a class="ref" href="../../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1Ed" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1Ed">(</a><a class="local col3 ref" href="#353MO" title='MO' data-ref="353MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand8getFPImmEv" title='llvm::MCOperand::getFPImm' data-ref="_ZNK4llvm9MCOperand8getFPImmEv">getFPImm</a>())</td></tr>
<tr><th id="808">808</th><td>        .<a class="ref" href="../../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>().<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getHiBitsEj" title='llvm::APInt::getHiBits' data-ref="_ZNK4llvm5APInt9getHiBitsEj">getHiBits</a>(<var>32</var>).<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt15getLimitedValueEm" title='llvm::APInt::getLimitedValue' data-ref="_ZNK4llvm5APInt15getLimitedValueEm">getLimitedValue</a>());</td></tr>
<tr><th id="809">809</th><td>  }</td></tr>
<tr><th id="810">810</th><td>  <i>// MO must be an Expr.</i></td></tr>
<tr><th id="811">811</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr()) ? void (0) : __assert_fail (&quot;MO.isExpr()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 811, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#353MO" title='MO' data-ref="353MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>());</td></tr>
<tr><th id="812">812</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getExprOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter14getExprOpValueEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getExprOpValue</a>(<a class="local col3 ref" href="#353MO" title='MO' data-ref="353MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),<span class='refarg'><a class="local col4 ref" href="#354Fixups" title='Fixups' data-ref="354Fixups">Fixups</a></span>, <a class="local col5 ref" href="#355STI" title='STI' data-ref="355STI">STI</a>);</td></tr>
<tr><th id="813">813</th><td>}</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td><i class="doc">/// Return binary encoding of memory related operand.</i></td></tr>
<tr><th id="816">816</th><td><i class="doc">/// If the offset operand requires relocation, record the relocation.</i></td></tr>
<tr><th id="817">817</th><td><b>template</b> &lt;<em>unsigned</em> ShiftAmount&gt;</td></tr>
<tr><th id="818">818</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter14getMemEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter14getMemEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="358MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="358MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="359OpNo" title='OpNo' data-type='unsigned int' data-ref="359OpNo">OpNo</dfn>,</td></tr>
<tr><th id="819">819</th><td>                                           <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="360Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="360Fixups">Fixups</dfn>,</td></tr>
<tr><th id="820">820</th><td>                                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="361STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="361STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="821">821</th><td>  <i>// Base register is encoded in bits 20-16, offset is encoded in bits 15-0.</i></td></tr>
<tr><th id="822">822</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 822, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#358MI" title='MI' data-ref="358MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#359OpNo" title='OpNo' data-ref="359OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="823">823</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="362RegBits" title='RegBits' data-type='unsigned int' data-ref="362RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col8 ref" href="#358MI" title='MI' data-ref="358MI">MI</a>, <a class="local col8 ref" href="#358MI" title='MI' data-ref="358MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#359OpNo" title='OpNo' data-ref="359OpNo">OpNo</a>),<span class='refarg'><a class="local col0 ref" href="#360Fixups" title='Fixups' data-ref="360Fixups">Fixups</a></span>, <a class="local col1 ref" href="#361STI" title='STI' data-ref="361STI">STI</a>) &lt;&lt; <var>16</var>;</td></tr>
<tr><th id="824">824</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="363OffBits" title='OffBits' data-type='unsigned int' data-ref="363OffBits">OffBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col8 ref" href="#358MI" title='MI' data-ref="358MI">MI</a>, <a class="local col8 ref" href="#358MI" title='MI' data-ref="358MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#359OpNo" title='OpNo' data-ref="359OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col0 ref" href="#360Fixups" title='Fixups' data-ref="360Fixups">Fixups</a></span>, <a class="local col1 ref" href="#361STI" title='STI' data-ref="361STI">STI</a>);</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>  <i>// Apply the scale factor if there is one.</i></td></tr>
<tr><th id="827">827</th><td>  <a class="local col3 ref" href="#363OffBits" title='OffBits' data-ref="363OffBits">OffBits</a> &gt;&gt;= <a class="tu ref" href="#ShiftAmount" title='ShiftAmount' data-use='r' data-ref="ShiftAmount">ShiftAmount</a>;</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  <b>return</b> (<a class="local col3 ref" href="#363OffBits" title='OffBits' data-ref="363OffBits">OffBits</a> &amp; <var>0xFFFF</var>) | <a class="local col2 ref" href="#362RegBits" title='RegBits' data-ref="362RegBits">RegBits</a>;</td></tr>
<tr><th id="830">830</th><td>}</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="833">833</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter20getMemEncodingMMImm4ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm4' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getMemEncodingMMImm4ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm4</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="364MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="364MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="365OpNo" title='OpNo' data-type='unsigned int' data-ref="365OpNo">OpNo</dfn>,</td></tr>
<tr><th id="834">834</th><td>                     <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="366Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="366Fixups">Fixups</dfn>,</td></tr>
<tr><th id="835">835</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="367STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="367STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="836">836</th><td>  <i>// Base register is encoded in bits 6-4, offset is encoded in bits 3-0.</i></td></tr>
<tr><th id="837">837</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 837, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#365OpNo" title='OpNo' data-ref="365OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="838">838</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="368RegBits" title='RegBits' data-type='unsigned int' data-ref="368RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>, <a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#365OpNo" title='OpNo' data-ref="365OpNo">OpNo</a>),</td></tr>
<tr><th id="839">839</th><td>                                       <span class='refarg'><a class="local col6 ref" href="#366Fixups" title='Fixups' data-ref="366Fixups">Fixups</a></span>, <a class="local col7 ref" href="#367STI" title='STI' data-ref="367STI">STI</a>) &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="840">840</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="369OffBits" title='OffBits' data-type='unsigned int' data-ref="369OffBits">OffBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>, <a class="local col4 ref" href="#364MI" title='MI' data-ref="364MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#365OpNo" title='OpNo' data-ref="365OpNo">OpNo</a>+<var>1</var>),</td></tr>
<tr><th id="841">841</th><td>                                       <span class='refarg'><a class="local col6 ref" href="#366Fixups" title='Fixups' data-ref="366Fixups">Fixups</a></span>, <a class="local col7 ref" href="#367STI" title='STI' data-ref="367STI">STI</a>);</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>  <b>return</b> (<a class="local col9 ref" href="#369OffBits" title='OffBits' data-ref="369OffBits">OffBits</a> &amp; <var>0xF</var>) | <a class="local col8 ref" href="#368RegBits" title='RegBits' data-ref="368RegBits">RegBits</a>;</td></tr>
<tr><th id="844">844</th><td>}</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="847">847</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter24getMemEncodingMMImm4Lsl1ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm4Lsl1' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getMemEncodingMMImm4Lsl1ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm4Lsl1</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="370MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="370MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="371OpNo" title='OpNo' data-type='unsigned int' data-ref="371OpNo">OpNo</dfn>,</td></tr>
<tr><th id="848">848</th><td>                         <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="372Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="372Fixups">Fixups</dfn>,</td></tr>
<tr><th id="849">849</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="373STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="373STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="850">850</th><td>  <i>// Base register is encoded in bits 6-4, offset is encoded in bits 3-0.</i></td></tr>
<tr><th id="851">851</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 851, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#370MI" title='MI' data-ref="370MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#371OpNo" title='OpNo' data-ref="371OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="852">852</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="374RegBits" title='RegBits' data-type='unsigned int' data-ref="374RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#370MI" title='MI' data-ref="370MI">MI</a>, <a class="local col0 ref" href="#370MI" title='MI' data-ref="370MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#371OpNo" title='OpNo' data-ref="371OpNo">OpNo</a>),</td></tr>
<tr><th id="853">853</th><td>                                       <span class='refarg'><a class="local col2 ref" href="#372Fixups" title='Fixups' data-ref="372Fixups">Fixups</a></span>, <a class="local col3 ref" href="#373STI" title='STI' data-ref="373STI">STI</a>) &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="854">854</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="375OffBits" title='OffBits' data-type='unsigned int' data-ref="375OffBits">OffBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#370MI" title='MI' data-ref="370MI">MI</a>, <a class="local col0 ref" href="#370MI" title='MI' data-ref="370MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#371OpNo" title='OpNo' data-ref="371OpNo">OpNo</a>+<var>1</var>),</td></tr>
<tr><th id="855">855</th><td>                                       <span class='refarg'><a class="local col2 ref" href="#372Fixups" title='Fixups' data-ref="372Fixups">Fixups</a></span>, <a class="local col3 ref" href="#373STI" title='STI' data-ref="373STI">STI</a>) &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>  <b>return</b> (<a class="local col5 ref" href="#375OffBits" title='OffBits' data-ref="375OffBits">OffBits</a> &amp; <var>0xF</var>) | <a class="local col4 ref" href="#374RegBits" title='RegBits' data-ref="374RegBits">RegBits</a>;</td></tr>
<tr><th id="858">858</th><td>}</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="861">861</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter24getMemEncodingMMImm4Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm4Lsl2' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getMemEncodingMMImm4Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm4Lsl2</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="376MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="376MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="377OpNo" title='OpNo' data-type='unsigned int' data-ref="377OpNo">OpNo</dfn>,</td></tr>
<tr><th id="862">862</th><td>                         <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="378Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="378Fixups">Fixups</dfn>,</td></tr>
<tr><th id="863">863</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="379STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="379STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="864">864</th><td>  <i>// Base register is encoded in bits 6-4, offset is encoded in bits 3-0.</i></td></tr>
<tr><th id="865">865</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 865, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#376MI" title='MI' data-ref="376MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#377OpNo" title='OpNo' data-ref="377OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="866">866</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="380RegBits" title='RegBits' data-type='unsigned int' data-ref="380RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col6 ref" href="#376MI" title='MI' data-ref="376MI">MI</a>, <a class="local col6 ref" href="#376MI" title='MI' data-ref="376MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#377OpNo" title='OpNo' data-ref="377OpNo">OpNo</a>),</td></tr>
<tr><th id="867">867</th><td>                                       <span class='refarg'><a class="local col8 ref" href="#378Fixups" title='Fixups' data-ref="378Fixups">Fixups</a></span>, <a class="local col9 ref" href="#379STI" title='STI' data-ref="379STI">STI</a>) &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="868">868</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="381OffBits" title='OffBits' data-type='unsigned int' data-ref="381OffBits">OffBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col6 ref" href="#376MI" title='MI' data-ref="376MI">MI</a>, <a class="local col6 ref" href="#376MI" title='MI' data-ref="376MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#377OpNo" title='OpNo' data-ref="377OpNo">OpNo</a>+<var>1</var>),</td></tr>
<tr><th id="869">869</th><td>                                       <span class='refarg'><a class="local col8 ref" href="#378Fixups" title='Fixups' data-ref="378Fixups">Fixups</a></span>, <a class="local col9 ref" href="#379STI" title='STI' data-ref="379STI">STI</a>) &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>  <b>return</b> (<a class="local col1 ref" href="#381OffBits" title='OffBits' data-ref="381OffBits">OffBits</a> &amp; <var>0xF</var>) | <a class="local col0 ref" href="#380RegBits" title='RegBits' data-ref="380RegBits">RegBits</a>;</td></tr>
<tr><th id="872">872</th><td>}</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="875">875</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter26getMemEncodingMMSPImm5Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMSPImm5Lsl2' data-ref="_ZNK4llvm17MipsMCCodeEmitter26getMemEncodingMMSPImm5Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMSPImm5Lsl2</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="382MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="382MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="383OpNo" title='OpNo' data-type='unsigned int' data-ref="383OpNo">OpNo</dfn>,</td></tr>
<tr><th id="876">876</th><td>                           <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="384Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="384Fixups">Fixups</dfn>,</td></tr>
<tr><th id="877">877</th><td>                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="385STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="385STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="878">878</th><td>  <i>// Register is encoded in bits 9-5, offset is encoded in bits 4-0.</i></td></tr>
<tr><th id="879">879</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isReg() &amp;&amp; (MI.getOperand(OpNo).getReg() == Mips::SP || MI.getOperand(OpNo).getReg() == Mips::SP_64) &amp;&amp; &quot;Unexpected base register!&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isReg() &amp;&amp; (MI.getOperand(OpNo).getReg() == Mips::SP || MI.getOperand(OpNo).getReg() == Mips::SP_64) &amp;&amp; \&quot;Unexpected base register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 882, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(OpNo).isReg() &amp;&amp;</td></tr>
<tr><th id="880">880</th><td>         (MI.getOperand(OpNo).getReg() == Mips::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::Mips&apos;">SP</span> ||</td></tr>
<tr><th id="881">881</th><td>         MI.getOperand(OpNo).getReg() == Mips::<span class='error' title="no member named &apos;SP_64&apos; in namespace &apos;llvm::Mips&apos;">SP_64</span>) &amp;&amp;</td></tr>
<tr><th id="882">882</th><td>         <q>"Unexpected base register!"</q>);</td></tr>
<tr><th id="883">883</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="386OffBits" title='OffBits' data-type='unsigned int' data-ref="386OffBits">OffBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col2 ref" href="#382MI" title='MI' data-ref="382MI">MI</a>, <a class="local col2 ref" href="#382MI" title='MI' data-ref="382MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#383OpNo" title='OpNo' data-ref="383OpNo">OpNo</a>+<var>1</var>),</td></tr>
<tr><th id="884">884</th><td>                                       <span class='refarg'><a class="local col4 ref" href="#384Fixups" title='Fixups' data-ref="384Fixups">Fixups</a></span>, <a class="local col5 ref" href="#385STI" title='STI' data-ref="385STI">STI</a>) &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <b>return</b> <a class="local col6 ref" href="#386OffBits" title='OffBits' data-ref="386OffBits">OffBits</a> &amp; <var>0x1F</var>;</td></tr>
<tr><th id="887">887</th><td>}</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="890">890</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter26getMemEncodingMMGPImm7Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMGPImm7Lsl2' data-ref="_ZNK4llvm17MipsMCCodeEmitter26getMemEncodingMMGPImm7Lsl2ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMGPImm7Lsl2</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="387MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="387MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="388OpNo" title='OpNo' data-type='unsigned int' data-ref="388OpNo">OpNo</dfn>,</td></tr>
<tr><th id="891">891</th><td>                           <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="389Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="389Fixups">Fixups</dfn>,</td></tr>
<tr><th id="892">892</th><td>                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="390STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="390STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="893">893</th><td>  <i>// Register is encoded in bits 9-7, offset is encoded in bits 6-0.</i></td></tr>
<tr><th id="894">894</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isReg() &amp;&amp; MI.getOperand(OpNo).getReg() == Mips::GP &amp;&amp; &quot;Unexpected base register!&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isReg() &amp;&amp; MI.getOperand(OpNo).getReg() == Mips::GP &amp;&amp; \&quot;Unexpected base register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 896, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(OpNo).isReg() &amp;&amp;</td></tr>
<tr><th id="895">895</th><td>         MI.getOperand(OpNo).getReg() == Mips::<span class='error' title="no member named &apos;GP&apos; in namespace &apos;llvm::Mips&apos;">GP</span> &amp;&amp;</td></tr>
<tr><th id="896">896</th><td>         <q>"Unexpected base register!"</q>);</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="391OffBits" title='OffBits' data-type='unsigned int' data-ref="391OffBits">OffBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#388OpNo" title='OpNo' data-ref="388OpNo">OpNo</a>+<var>1</var>),</td></tr>
<tr><th id="899">899</th><td>                                       <span class='refarg'><a class="local col9 ref" href="#389Fixups" title='Fixups' data-ref="389Fixups">Fixups</a></span>, <a class="local col0 ref" href="#390STI" title='STI' data-ref="390STI">STI</a>) &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>  <b>return</b> <a class="local col1 ref" href="#391OffBits" title='OffBits' data-ref="391OffBits">OffBits</a> &amp; <var>0x7F</var>;</td></tr>
<tr><th id="902">902</th><td>}</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="905">905</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter20getMemEncodingMMImm9ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm9' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getMemEncodingMMImm9ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm9</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="392MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="392MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="393OpNo" title='OpNo' data-type='unsigned int' data-ref="393OpNo">OpNo</dfn>,</td></tr>
<tr><th id="906">906</th><td>                     <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="394Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="394Fixups">Fixups</dfn>,</td></tr>
<tr><th id="907">907</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="395STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="395STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="908">908</th><td>  <i>// Base register is encoded in bits 20-16, offset is encoded in bits 8-0.</i></td></tr>
<tr><th id="909">909</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 909, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#393OpNo" title='OpNo' data-ref="393OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="910">910</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="396RegBits" title='RegBits' data-type='unsigned int' data-ref="396RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>, <a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#393OpNo" title='OpNo' data-ref="393OpNo">OpNo</a>), <span class='refarg'><a class="local col4 ref" href="#394Fixups" title='Fixups' data-ref="394Fixups">Fixups</a></span>,</td></tr>
<tr><th id="911">911</th><td>                                       <a class="local col5 ref" href="#395STI" title='STI' data-ref="395STI">STI</a>) &lt;&lt; <var>16</var>;</td></tr>
<tr><th id="912">912</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="397OffBits" title='OffBits' data-type='unsigned int' data-ref="397OffBits">OffBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>, <a class="local col2 ref" href="#392MI" title='MI' data-ref="392MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#393OpNo" title='OpNo' data-ref="393OpNo">OpNo</a> + <var>1</var>), <span class='refarg'><a class="local col4 ref" href="#394Fixups" title='Fixups' data-ref="394Fixups">Fixups</a></span>, <a class="local col5 ref" href="#395STI" title='STI' data-ref="395STI">STI</a>);</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>  <b>return</b> (<a class="local col7 ref" href="#397OffBits" title='OffBits' data-ref="397OffBits">OffBits</a> &amp; <var>0x1FF</var>) | <a class="local col6 ref" href="#396RegBits" title='RegBits' data-ref="396RegBits">RegBits</a>;</td></tr>
<tr><th id="915">915</th><td>}</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="918">918</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm11ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm11' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm11ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm11</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="398MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="398MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="399OpNo" title='OpNo' data-type='unsigned int' data-ref="399OpNo">OpNo</dfn>,</td></tr>
<tr><th id="919">919</th><td>                      <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="400Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="400Fixups">Fixups</dfn>,</td></tr>
<tr><th id="920">920</th><td>                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="401STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="401STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="921">921</th><td>  <i>// Base register is encoded in bits 20-16, offset is encoded in bits 10-0.</i></td></tr>
<tr><th id="922">922</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 922, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#398MI" title='MI' data-ref="398MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#399OpNo" title='OpNo' data-ref="399OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="923">923</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="402RegBits" title='RegBits' data-type='unsigned int' data-ref="402RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col8 ref" href="#398MI" title='MI' data-ref="398MI">MI</a>, <a class="local col8 ref" href="#398MI" title='MI' data-ref="398MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#399OpNo" title='OpNo' data-ref="399OpNo">OpNo</a>), <span class='refarg'><a class="local col0 ref" href="#400Fixups" title='Fixups' data-ref="400Fixups">Fixups</a></span>,</td></tr>
<tr><th id="924">924</th><td>                                       <a class="local col1 ref" href="#401STI" title='STI' data-ref="401STI">STI</a>) &lt;&lt; <var>16</var>;</td></tr>
<tr><th id="925">925</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="403OffBits" title='OffBits' data-type='unsigned int' data-ref="403OffBits">OffBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col8 ref" href="#398MI" title='MI' data-ref="398MI">MI</a>, <a class="local col8 ref" href="#398MI" title='MI' data-ref="398MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#399OpNo" title='OpNo' data-ref="399OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col0 ref" href="#400Fixups" title='Fixups' data-ref="400Fixups">Fixups</a></span>, <a class="local col1 ref" href="#401STI" title='STI' data-ref="401STI">STI</a>);</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td>  <b>return</b> (<a class="local col3 ref" href="#403OffBits" title='OffBits' data-ref="403OffBits">OffBits</a> &amp; <var>0x07FF</var>) | <a class="local col2 ref" href="#402RegBits" title='RegBits' data-ref="402RegBits">RegBits</a>;</td></tr>
<tr><th id="928">928</th><td>}</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="931">931</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm12ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm12' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm12ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm12</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="404MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="404MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="405OpNo" title='OpNo' data-type='unsigned int' data-ref="405OpNo">OpNo</dfn>,</td></tr>
<tr><th id="932">932</th><td>                      <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="406Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="406Fixups">Fixups</dfn>,</td></tr>
<tr><th id="933">933</th><td>                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="407STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="407STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="934">934</th><td>  <i>// opNum can be invalid if instruction had reglist as operand.</i></td></tr>
<tr><th id="935">935</th><td><i>  // MemOperand is always last operand of instruction (base + offset).</i></td></tr>
<tr><th id="936">936</th><td>  <b>switch</b> (<a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="937">937</th><td>  <b>default</b>:</td></tr>
<tr><th id="938">938</th><td>    <b>break</b>;</td></tr>
<tr><th id="939">939</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SWM32_MM&apos; in namespace &apos;llvm::Mips&apos;">SWM32_MM</span>:</td></tr>
<tr><th id="940">940</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LWM32_MM&apos; in namespace &apos;llvm::Mips&apos;">LWM32_MM</span>:</td></tr>
<tr><th id="941">941</th><td>    OpNo = MI.getNumOperands() - <var>2</var>;</td></tr>
<tr><th id="942">942</th><td>    <b>break</b>;</td></tr>
<tr><th id="943">943</th><td>  }</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>  <i>// Base register is encoded in bits 20-16, offset is encoded in bits 11-0.</i></td></tr>
<tr><th id="946">946</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 946, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#405OpNo" title='OpNo' data-ref="405OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="947">947</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="408RegBits" title='RegBits' data-type='unsigned int' data-ref="408RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI">MI</a>, <a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#405OpNo" title='OpNo' data-ref="405OpNo">OpNo</a>), <span class='refarg'><a class="local col6 ref" href="#406Fixups" title='Fixups' data-ref="406Fixups">Fixups</a></span>, <a class="local col7 ref" href="#407STI" title='STI' data-ref="407STI">STI</a>) &lt;&lt; <var>16</var>;</td></tr>
<tr><th id="948">948</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="409OffBits" title='OffBits' data-type='unsigned int' data-ref="409OffBits">OffBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI">MI</a>, <a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#405OpNo" title='OpNo' data-ref="405OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col6 ref" href="#406Fixups" title='Fixups' data-ref="406Fixups">Fixups</a></span>, <a class="local col7 ref" href="#407STI" title='STI' data-ref="407STI">STI</a>);</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>  <b>return</b> (<a class="local col9 ref" href="#409OffBits" title='OffBits' data-ref="409OffBits">OffBits</a> &amp; <var>0x0FFF</var>) | <a class="local col8 ref" href="#408RegBits" title='RegBits' data-ref="408RegBits">RegBits</a>;</td></tr>
<tr><th id="951">951</th><td>}</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="954">954</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm16' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getMemEncodingMMImm16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm16</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="410MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="410MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="411OpNo" title='OpNo' data-type='unsigned int' data-ref="411OpNo">OpNo</dfn>,</td></tr>
<tr><th id="955">955</th><td>                      <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="412Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="412Fixups">Fixups</dfn>,</td></tr>
<tr><th id="956">956</th><td>                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="413STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="413STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="957">957</th><td>  <i>// Base register is encoded in bits 20-16, offset is encoded in bits 15-0.</i></td></tr>
<tr><th id="958">958</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 958, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#410MI" title='MI' data-ref="410MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#411OpNo" title='OpNo' data-ref="411OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="959">959</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="414RegBits" title='RegBits' data-type='unsigned int' data-ref="414RegBits">RegBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#410MI" title='MI' data-ref="410MI">MI</a>, <a class="local col0 ref" href="#410MI" title='MI' data-ref="410MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#411OpNo" title='OpNo' data-ref="411OpNo">OpNo</a>), <span class='refarg'><a class="local col2 ref" href="#412Fixups" title='Fixups' data-ref="412Fixups">Fixups</a></span>,</td></tr>
<tr><th id="960">960</th><td>                                       <a class="local col3 ref" href="#413STI" title='STI' data-ref="413STI">STI</a>) &lt;&lt; <var>16</var>;</td></tr>
<tr><th id="961">961</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="415OffBits" title='OffBits' data-type='unsigned int' data-ref="415OffBits">OffBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#410MI" title='MI' data-ref="410MI">MI</a>, <a class="local col0 ref" href="#410MI" title='MI' data-ref="410MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#411OpNo" title='OpNo' data-ref="411OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col2 ref" href="#412Fixups" title='Fixups' data-ref="412Fixups">Fixups</a></span>, <a class="local col3 ref" href="#413STI" title='STI' data-ref="413STI">STI</a>);</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>  <b>return</b> (<a class="local col5 ref" href="#415OffBits" title='OffBits' data-ref="415OffBits">OffBits</a> &amp; <var>0xFFFF</var>) | <a class="local col4 ref" href="#414RegBits" title='RegBits' data-ref="414RegBits">RegBits</a>;</td></tr>
<tr><th id="964">964</th><td>}</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td><em>unsigned</em> <a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::</td></tr>
<tr><th id="967">967</th><td><dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter22getMemEncodingMMImm4spERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMemEncodingMMImm4sp' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getMemEncodingMMImm4spERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemEncodingMMImm4sp</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="416MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="416MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="417OpNo" title='OpNo' data-type='unsigned int' data-ref="417OpNo">OpNo</dfn>,</td></tr>
<tr><th id="968">968</th><td>                       <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="418Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="418Fixups">Fixups</dfn>,</td></tr>
<tr><th id="969">969</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="419STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="419STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="970">970</th><td>  <i>// opNum can be invalid if instruction had reglist as operand</i></td></tr>
<tr><th id="971">971</th><td><i>  // MemOperand is always last operand of instruction (base + offset)</i></td></tr>
<tr><th id="972">972</th><td>  <b>switch</b> (<a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="973">973</th><td>  <b>default</b>:</td></tr>
<tr><th id="974">974</th><td>    <b>break</b>;</td></tr>
<tr><th id="975">975</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SWM16_MM&apos; in namespace &apos;llvm::Mips&apos;">SWM16_MM</span>:</td></tr>
<tr><th id="976">976</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;SWM16_MMR6&apos; in namespace &apos;llvm::Mips&apos;">SWM16_MMR6</span>:</td></tr>
<tr><th id="977">977</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LWM16_MM&apos; in namespace &apos;llvm::Mips&apos;">LWM16_MM</span>:</td></tr>
<tr><th id="978">978</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LWM16_MMR6&apos; in namespace &apos;llvm::Mips&apos;">LWM16_MMR6</span>:</td></tr>
<tr><th id="979">979</th><td>    OpNo = MI.getNumOperands() - <var>2</var>;</td></tr>
<tr><th id="980">980</th><td>    <b>break</b>;</td></tr>
<tr><th id="981">981</th><td>  }</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>  <i>// Offset is encoded in bits 4-0.</i></td></tr>
<tr><th id="984">984</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 984, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#417OpNo" title='OpNo' data-ref="417OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="985">985</th><td>  <i>// Base register is always SP - thus it is not encoded.</i></td></tr>
<tr><th id="986">986</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo+1).isImm()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo+1).isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 986, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#417OpNo" title='OpNo' data-ref="417OpNo">OpNo</a>+<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="987">987</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="420OffBits" title='OffBits' data-type='unsigned int' data-ref="420OffBits">OffBits</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>, <a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#417OpNo" title='OpNo' data-ref="417OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col8 ref" href="#418Fixups" title='Fixups' data-ref="418Fixups">Fixups</a></span>, <a class="local col9 ref" href="#419STI" title='STI' data-ref="419STI">STI</a>);</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>  <b>return</b> ((<a class="local col0 ref" href="#420OffBits" title='OffBits' data-ref="420OffBits">OffBits</a> &gt;&gt; <var>2</var>) &amp; <var>0x0F</var>);</td></tr>
<tr><th id="990">990</th><td>}</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td><i>// FIXME: should be called getMSBEncoding</i></td></tr>
<tr><th id="993">993</th><td><i>//</i></td></tr>
<tr><th id="994">994</th><td><em>unsigned</em></td></tr>
<tr><th id="995">995</th><td><a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter18getSizeInsEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getSizeInsEncoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter18getSizeInsEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSizeInsEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="421MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="421MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="422OpNo" title='OpNo' data-type='unsigned int' data-ref="422OpNo">OpNo</dfn>,</td></tr>
<tr><th id="996">996</th><td>                                      <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="423Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="423Fixups">Fixups</dfn>,</td></tr>
<tr><th id="997">997</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="424STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="424STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="998">998</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo-1).isImm()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo-1).isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 998, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#421MI" title='MI' data-ref="421MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#422OpNo" title='OpNo' data-ref="422OpNo">OpNo</a>-<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="999">999</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isImm()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 999, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#421MI" title='MI' data-ref="421MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#422OpNo" title='OpNo' data-ref="422OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="1000">1000</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="425Position" title='Position' data-type='unsigned int' data-ref="425Position">Position</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col1 ref" href="#421MI" title='MI' data-ref="421MI">MI</a>, <a class="local col1 ref" href="#421MI" title='MI' data-ref="421MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#422OpNo" title='OpNo' data-ref="422OpNo">OpNo</a>-<var>1</var>), <span class='refarg'><a class="local col3 ref" href="#423Fixups" title='Fixups' data-ref="423Fixups">Fixups</a></span>, <a class="local col4 ref" href="#424STI" title='STI' data-ref="424STI">STI</a>);</td></tr>
<tr><th id="1001">1001</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="426Size" title='Size' data-type='unsigned int' data-ref="426Size">Size</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col1 ref" href="#421MI" title='MI' data-ref="421MI">MI</a>, <a class="local col1 ref" href="#421MI" title='MI' data-ref="421MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#422OpNo" title='OpNo' data-ref="422OpNo">OpNo</a>), <span class='refarg'><a class="local col3 ref" href="#423Fixups" title='Fixups' data-ref="423Fixups">Fixups</a></span>, <a class="local col4 ref" href="#424STI" title='STI' data-ref="424STI">STI</a>);</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>  <b>return</b> <a class="local col5 ref" href="#425Position" title='Position' data-ref="425Position">Position</a> + <a class="local col6 ref" href="#426Size" title='Size' data-ref="426Size">Size</a> - <var>1</var>;</td></tr>
<tr><th id="1004">1004</th><td>}</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td><b>template</b> &lt;<em>unsigned</em> Bits, <em>int</em> Offset&gt;</td></tr>
<tr><th id="1007">1007</th><td><em>unsigned</em></td></tr>
<tr><th id="1008">1008</th><td><a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter25getUImmWithOffsetEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getUImmWithOffsetEncoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter25getUImmWithOffsetEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getUImmWithOffsetEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="427MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="427MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="428OpNo" title='OpNo' data-type='unsigned int' data-ref="428OpNo">OpNo</dfn>,</td></tr>
<tr><th id="1009">1009</th><td>                                             <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="429Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="429Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1010">1010</th><td>                                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="430STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="430STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1011">1011</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isImm()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1011, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#427MI" title='MI' data-ref="427MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#428OpNo" title='OpNo' data-ref="428OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="1012">1012</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="431Value" title='Value' data-type='unsigned int' data-ref="431Value">Value</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col7 ref" href="#427MI" title='MI' data-ref="427MI">MI</a>, <a class="local col7 ref" href="#427MI" title='MI' data-ref="427MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#428OpNo" title='OpNo' data-ref="428OpNo">OpNo</a>), <span class='refarg'><a class="local col9 ref" href="#429Fixups" title='Fixups' data-ref="429Fixups">Fixups</a></span>, <a class="local col0 ref" href="#430STI" title='STI' data-ref="430STI">STI</a>);</td></tr>
<tr><th id="1013">1013</th><td>  <a class="local col1 ref" href="#431Value" title='Value' data-ref="431Value">Value</a> -= <a class="tu ref" href="#Offset" title='Offset' data-use='r' data-ref="Offset">Offset</a>;</td></tr>
<tr><th id="1014">1014</th><td>  <b>return</b> <a class="local col1 ref" href="#431Value" title='Value' data-ref="431Value">Value</a>;</td></tr>
<tr><th id="1015">1015</th><td>}</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td><em>unsigned</em></td></tr>
<tr><th id="1018">1018</th><td><a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter21getSimm19Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getSimm19Lsl2Encoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getSimm19Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSimm19Lsl2Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="432MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="432MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="433OpNo" title='OpNo' data-type='unsigned int' data-ref="433OpNo">OpNo</dfn>,</td></tr>
<tr><th id="1019">1019</th><td>                                         <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="434Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="434Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1020">1020</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="435STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="435STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1021">1021</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="436MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="436MO">MO</dfn> = <a class="local col2 ref" href="#432MI" title='MI' data-ref="432MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#433OpNo" title='OpNo' data-ref="433OpNo">OpNo</a>);</td></tr>
<tr><th id="1022">1022</th><td>  <b>if</b> (<a class="local col6 ref" href="#436MO" title='MO' data-ref="436MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1023">1023</th><td>    <i>// The immediate is encoded as 'immediate &lt;&lt; 2'.</i></td></tr>
<tr><th id="1024">1024</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="437Res" title='Res' data-type='unsigned int' data-ref="437Res">Res</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col2 ref" href="#432MI" title='MI' data-ref="432MI">MI</a>, <a class="local col6 ref" href="#436MO" title='MO' data-ref="436MO">MO</a>, <span class='refarg'><a class="local col4 ref" href="#434Fixups" title='Fixups' data-ref="434Fixups">Fixups</a></span>, <a class="local col5 ref" href="#435STI" title='STI' data-ref="435STI">STI</a>);</td></tr>
<tr><th id="1025">1025</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Res &amp; 3) == 0) ? void (0) : __assert_fail (&quot;(Res &amp; 3) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1025, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#437Res" title='Res' data-ref="437Res">Res</a> &amp; <var>3</var>) == <var>0</var>);</td></tr>
<tr><th id="1026">1026</th><td>    <b>return</b> <a class="local col7 ref" href="#437Res" title='Res' data-ref="437Res">Res</a> &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="1027">1027</th><td>  }</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getSimm19Lsl2Encoding expects only expressions or an immediate&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getSimm19Lsl2Encoding expects only expressions or an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1030, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#436MO" title='MO' data-ref="436MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="1030">1030</th><td>         <q>"getSimm19Lsl2Encoding expects only expressions or an immediate"</q>);</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col8 decl" id="438Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="438Expr">Expr</dfn> = <a class="local col6 ref" href="#436MO" title='MO' data-ref="436MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="1033">1033</th><td>  <span class="namespace">Mips::</span><a class="type" href="MipsFixupKinds.h.html#llvm::Mips::Fixups" title='llvm::Mips::Fixups' data-ref="llvm::Mips::Fixups">Fixups</a> <dfn class="local col9 decl" id="439FixupKind" title='FixupKind' data-type='Mips::Fixups' data-ref="439FixupKind">FixupKind</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col5 ref" href="#435STI" title='STI' data-ref="435STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_PC19_S2" title='llvm::Mips::Fixups::fixup_MICROMIPS_PC19_S2' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_PC19_S2">fixup_MICROMIPS_PC19_S2</a></td></tr>
<tr><th id="1034">1034</th><td>                                            : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MIPS_PC19_S2" title='llvm::Mips::Fixups::fixup_MIPS_PC19_S2' data-ref="llvm::Mips::Fixups::fixup_MIPS_PC19_S2">fixup_MIPS_PC19_S2</a>;</td></tr>
<tr><th id="1035">1035</th><td>  <a class="local col4 ref" href="#434Fixups" title='Fixups' data-ref="434Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col8 ref" href="#438Expr" title='Expr' data-ref="438Expr">Expr</a>, <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<a class="local col9 ref" href="#439FixupKind" title='FixupKind' data-ref="439FixupKind">FixupKind</a>)));</td></tr>
<tr><th id="1036">1036</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1037">1037</th><td>}</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td><em>unsigned</em></td></tr>
<tr><th id="1040">1040</th><td><a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter21getSimm18Lsl3EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getSimm18Lsl3Encoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getSimm18Lsl3EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSimm18Lsl3Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="440MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="440MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="441OpNo" title='OpNo' data-type='unsigned int' data-ref="441OpNo">OpNo</dfn>,</td></tr>
<tr><th id="1041">1041</th><td>                                         <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="442Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="442Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1042">1042</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="443STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="443STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1043">1043</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="444MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="444MO">MO</dfn> = <a class="local col0 ref" href="#440MI" title='MI' data-ref="440MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#441OpNo" title='OpNo' data-ref="441OpNo">OpNo</a>);</td></tr>
<tr><th id="1044">1044</th><td>  <b>if</b> (<a class="local col4 ref" href="#444MO" title='MO' data-ref="444MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1045">1045</th><td>    <i>// The immediate is encoded as 'immediate &lt;&lt; 3'.</i></td></tr>
<tr><th id="1046">1046</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="445Res" title='Res' data-type='unsigned int' data-ref="445Res">Res</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#440MI" title='MI' data-ref="440MI">MI</a>, <a class="local col0 ref" href="#440MI" title='MI' data-ref="440MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#441OpNo" title='OpNo' data-ref="441OpNo">OpNo</a>), <span class='refarg'><a class="local col2 ref" href="#442Fixups" title='Fixups' data-ref="442Fixups">Fixups</a></span>, <a class="local col3 ref" href="#443STI" title='STI' data-ref="443STI">STI</a>);</td></tr>
<tr><th id="1047">1047</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Res &amp; 7) == 0) ? void (0) : __assert_fail (&quot;(Res &amp; 7) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1047, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#445Res" title='Res' data-ref="445Res">Res</a> &amp; <var>7</var>) == <var>0</var>);</td></tr>
<tr><th id="1048">1048</th><td>    <b>return</b> <a class="local col5 ref" href="#445Res" title='Res' data-ref="445Res">Res</a> &gt;&gt; <var>3</var>;</td></tr>
<tr><th id="1049">1049</th><td>  }</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;getSimm18Lsl2Encoding expects only expressions or an immediate&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;getSimm18Lsl2Encoding expects only expressions or an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1052, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#444MO" title='MO' data-ref="444MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp;</td></tr>
<tr><th id="1052">1052</th><td>         <q>"getSimm18Lsl2Encoding expects only expressions or an immediate"</q>);</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col6 decl" id="446Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="446Expr">Expr</dfn> = <a class="local col4 ref" href="#444MO" title='MO' data-ref="444MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="1055">1055</th><td>  <span class="namespace">Mips::</span><a class="type" href="MipsFixupKinds.h.html#llvm::Mips::Fixups" title='llvm::Mips::Fixups' data-ref="llvm::Mips::Fixups">Fixups</a> <dfn class="local col7 decl" id="447FixupKind" title='FixupKind' data-type='Mips::Fixups' data-ref="447FixupKind">FixupKind</dfn> = <a class="member" href="#_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::isMicroMips' data-ref="_ZNK4llvm17MipsMCCodeEmitter11isMicroMipsERKNS_15MCSubtargetInfoE">isMicroMips</a>(<a class="local col3 ref" href="#443STI" title='STI' data-ref="443STI">STI</a>) ? <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MICROMIPS_PC18_S3" title='llvm::Mips::Fixups::fixup_MICROMIPS_PC18_S3' data-ref="llvm::Mips::Fixups::fixup_MICROMIPS_PC18_S3">fixup_MICROMIPS_PC18_S3</a></td></tr>
<tr><th id="1056">1056</th><td>                                            : <span class="namespace">Mips::</span><a class="enum" href="MipsFixupKinds.h.html#llvm::Mips::Fixups::fixup_MIPS_PC18_S3" title='llvm::Mips::Fixups::fixup_MIPS_PC18_S3' data-ref="llvm::Mips::Fixups::fixup_MIPS_PC18_S3">fixup_MIPS_PC18_S3</a>;</td></tr>
<tr><th id="1057">1057</th><td>  <a class="local col2 ref" href="#442Fixups" title='Fixups' data-ref="442Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col6 ref" href="#446Expr" title='Expr' data-ref="446Expr">Expr</a>, <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<a class="local col7 ref" href="#447FixupKind" title='FixupKind' data-ref="447FixupKind">FixupKind</a>)));</td></tr>
<tr><th id="1058">1058</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1059">1059</th><td>}</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td><em>unsigned</em></td></tr>
<tr><th id="1062">1062</th><td><a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter20getUImm3Mod8EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getUImm3Mod8Encoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter20getUImm3Mod8EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getUImm3Mod8Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="448MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="448MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="449OpNo" title='OpNo' data-type='unsigned int' data-ref="449OpNo">OpNo</dfn>,</td></tr>
<tr><th id="1063">1063</th><td>                                        <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="450Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="450Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1064">1064</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="451STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="451STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1065">1065</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isImm()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1065, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#448MI" title='MI' data-ref="448MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#449OpNo" title='OpNo' data-ref="449OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="1066">1066</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="452MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="452MO">MO</dfn> = <a class="local col8 ref" href="#448MI" title='MI' data-ref="448MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#449OpNo" title='OpNo' data-ref="449OpNo">OpNo</a>);</td></tr>
<tr><th id="1067">1067</th><td>  <b>return</b> <a class="local col2 ref" href="#452MO" title='MO' data-ref="452MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() % <var>8</var>;</td></tr>
<tr><th id="1068">1068</th><td>}</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><em>unsigned</em></td></tr>
<tr><th id="1071">1071</th><td><a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter16getUImm4AndValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getUImm4AndValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter16getUImm4AndValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getUImm4AndValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="453MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="453MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="454OpNo" title='OpNo' data-type='unsigned int' data-ref="454OpNo">OpNo</dfn>,</td></tr>
<tr><th id="1072">1072</th><td>                                    <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="455Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="455Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1073">1073</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="456STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="456STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1074">1074</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpNo).isImm()) ? void (0) : __assert_fail (&quot;MI.getOperand(OpNo).isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1074, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#453MI" title='MI' data-ref="453MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#454OpNo" title='OpNo' data-ref="454OpNo">OpNo</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="1075">1075</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="457MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="457MO">MO</dfn> = <a class="local col3 ref" href="#453MI" title='MI' data-ref="453MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#454OpNo" title='OpNo' data-ref="454OpNo">OpNo</a>);</td></tr>
<tr><th id="1076">1076</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="458Value" title='Value' data-type='unsigned int' data-ref="458Value">Value</dfn> = <a class="local col7 ref" href="#457MO" title='MO' data-ref="457MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1077">1077</th><td>  <b>switch</b> (<a class="local col8 ref" href="#458Value" title='Value' data-ref="458Value">Value</a>) {</td></tr>
<tr><th id="1078">1078</th><td>    <b>case</b> <var>128</var>:   <b>return</b> <var>0x0</var>;</td></tr>
<tr><th id="1079">1079</th><td>    <b>case</b> <var>1</var>:     <b>return</b> <var>0x1</var>;</td></tr>
<tr><th id="1080">1080</th><td>    <b>case</b> <var>2</var>:     <b>return</b> <var>0x2</var>;</td></tr>
<tr><th id="1081">1081</th><td>    <b>case</b> <var>3</var>:     <b>return</b> <var>0x3</var>;</td></tr>
<tr><th id="1082">1082</th><td>    <b>case</b> <var>4</var>:     <b>return</b> <var>0x4</var>;</td></tr>
<tr><th id="1083">1083</th><td>    <b>case</b> <var>7</var>:     <b>return</b> <var>0x5</var>;</td></tr>
<tr><th id="1084">1084</th><td>    <b>case</b> <var>8</var>:     <b>return</b> <var>0x6</var>;</td></tr>
<tr><th id="1085">1085</th><td>    <b>case</b> <var>15</var>:    <b>return</b> <var>0x7</var>;</td></tr>
<tr><th id="1086">1086</th><td>    <b>case</b> <var>16</var>:    <b>return</b> <var>0x8</var>;</td></tr>
<tr><th id="1087">1087</th><td>    <b>case</b> <var>31</var>:    <b>return</b> <var>0x9</var>;</td></tr>
<tr><th id="1088">1088</th><td>    <b>case</b> <var>32</var>:    <b>return</b> <var>0xa</var>;</td></tr>
<tr><th id="1089">1089</th><td>    <b>case</b> <var>63</var>:    <b>return</b> <var>0xb</var>;</td></tr>
<tr><th id="1090">1090</th><td>    <b>case</b> <var>64</var>:    <b>return</b> <var>0xc</var>;</td></tr>
<tr><th id="1091">1091</th><td>    <b>case</b> <var>255</var>:   <b>return</b> <var>0xd</var>;</td></tr>
<tr><th id="1092">1092</th><td>    <b>case</b> <var>32768</var>: <b>return</b> <var>0xe</var>;</td></tr>
<tr><th id="1093">1093</th><td>    <b>case</b> <var>65535</var>: <b>return</b> <var>0xf</var>;</td></tr>
<tr><th id="1094">1094</th><td>  }</td></tr>
<tr><th id="1095">1095</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected value&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1095)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected value"</q>);</td></tr>
<tr><th id="1096">1096</th><td>}</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td><em>unsigned</em></td></tr>
<tr><th id="1099">1099</th><td><a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter22getRegisterListOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getRegisterListOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getRegisterListOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getRegisterListOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="459MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="459MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="460OpNo" title='OpNo' data-type='unsigned int' data-ref="460OpNo">OpNo</dfn>,</td></tr>
<tr><th id="1100">1100</th><td>                                          <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="461Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="461Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1101">1101</th><td>                                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="462STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="462STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1102">1102</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="463res" title='res' data-type='unsigned int' data-ref="463res">res</dfn> = <var>0</var>;</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  <i>// Register list operand is always first operand of instruction and it is</i></td></tr>
<tr><th id="1105">1105</th><td><i>  // placed before memory operand (register + imm).</i></td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="464I" title='I' data-type='unsigned int' data-ref="464I">I</dfn> = <a class="local col0 ref" href="#460OpNo" title='OpNo' data-ref="460OpNo">OpNo</a>, <dfn class="local col5 decl" id="465E" title='E' data-type='unsigned int' data-ref="465E">E</dfn> = <a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() - <var>2</var>; <a class="local col4 ref" href="#464I" title='I' data-ref="464I">I</a> &lt; <a class="local col5 ref" href="#465E" title='E' data-ref="465E">E</a>; ++<a class="local col4 ref" href="#464I" title='I' data-ref="464I">I</a>) {</td></tr>
<tr><th id="1108">1108</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="466Reg" title='Reg' data-type='unsigned int' data-ref="466Reg">Reg</dfn> = <a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#464I" title='I' data-ref="464I">I</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1109">1109</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="467RegNo" title='RegNo' data-type='unsigned int' data-ref="467RegNo">RegNo</dfn> = <a class="member" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter::Ctx" title='llvm::MipsMCCodeEmitter::Ctx' data-ref="llvm::MipsMCCodeEmitter::Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col6 ref" href="#466Reg" title='Reg' data-ref="466Reg">Reg</a>);</td></tr>
<tr><th id="1110">1110</th><td>    <b>if</b> (<a class="local col7 ref" href="#467RegNo" title='RegNo' data-ref="467RegNo">RegNo</a> != <var>31</var>)</td></tr>
<tr><th id="1111">1111</th><td>      <a class="local col3 ref" href="#463res" title='res' data-ref="463res">res</a>++;</td></tr>
<tr><th id="1112">1112</th><td>    <b>else</b></td></tr>
<tr><th id="1113">1113</th><td>      <a class="local col3 ref" href="#463res" title='res' data-ref="463res">res</a> |= <var>0x10</var>;</td></tr>
<tr><th id="1114">1114</th><td>  }</td></tr>
<tr><th id="1115">1115</th><td>  <b>return</b> <a class="local col3 ref" href="#463res" title='res' data-ref="463res">res</a>;</td></tr>
<tr><th id="1116">1116</th><td>}</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td><em>unsigned</em></td></tr>
<tr><th id="1119">1119</th><td><a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter24getRegisterListOpValue16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getRegisterListOpValue16' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getRegisterListOpValue16ERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getRegisterListOpValue16</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="468MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="468MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="469OpNo" title='OpNo' data-type='unsigned int' data-ref="469OpNo">OpNo</dfn>,</td></tr>
<tr><th id="1120">1120</th><td>                                            <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="470Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="470Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1121">1121</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="471STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="471STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1122">1122</th><td>  <b>return</b> (<a class="local col8 ref" href="#468MI" title='MI' data-ref="468MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() - <var>4</var>);</td></tr>
<tr><th id="1123">1123</th><td>}</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td><em>unsigned</em></td></tr>
<tr><th id="1126">1126</th><td><a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter22getMovePRegPairOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMovePRegPairOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter22getMovePRegPairOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMovePRegPairOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="472MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="472MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="473OpNo" title='OpNo' data-type='unsigned int' data-ref="473OpNo">OpNo</dfn>,</td></tr>
<tr><th id="1127">1127</th><td>                                          <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="474Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="474Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1128">1128</th><td>                                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="475STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="475STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1129">1129</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="476res" title='res' data-type='unsigned int' data-ref="476res">res</dfn> = <var>0</var>;</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>  <b>if</b> (MI.getOperand(<var>0</var>).getReg() == Mips::<span class='error' title="no member named &apos;A1&apos; in namespace &apos;llvm::Mips&apos;">A1</span> &amp;&amp;</td></tr>
<tr><th id="1132">1132</th><td>      MI.getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;A2&apos; in namespace &apos;llvm::Mips&apos;">A2</span>)</td></tr>
<tr><th id="1133">1133</th><td>    <a class="local col6 ref" href="#476res" title='res' data-ref="476res">res</a> = <var>0</var>;</td></tr>
<tr><th id="1134">1134</th><td>  <b>else</b> <b>if</b> (MI.getOperand(<var>0</var>).getReg() == Mips::<span class='error' title="no member named &apos;A1&apos; in namespace &apos;llvm::Mips&apos;">A1</span> &amp;&amp;</td></tr>
<tr><th id="1135">1135</th><td>           MI.getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;A3&apos; in namespace &apos;llvm::Mips&apos;">A3</span>)</td></tr>
<tr><th id="1136">1136</th><td>    <a class="local col6 ref" href="#476res" title='res' data-ref="476res">res</a> = <var>1</var>;</td></tr>
<tr><th id="1137">1137</th><td>  <b>else</b> <b>if</b> (MI.getOperand(<var>0</var>).getReg() == Mips::<span class='error' title="no member named &apos;A2&apos; in namespace &apos;llvm::Mips&apos;">A2</span> &amp;&amp;</td></tr>
<tr><th id="1138">1138</th><td>           MI.getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;A3&apos; in namespace &apos;llvm::Mips&apos;">A3</span>)</td></tr>
<tr><th id="1139">1139</th><td>    <a class="local col6 ref" href="#476res" title='res' data-ref="476res">res</a> = <var>2</var>;</td></tr>
<tr><th id="1140">1140</th><td>  <b>else</b> <b>if</b> (MI.getOperand(<var>0</var>).getReg() == Mips::<span class='error' title="no member named &apos;A0&apos; in namespace &apos;llvm::Mips&apos;">A0</span> &amp;&amp;</td></tr>
<tr><th id="1141">1141</th><td>           MI.getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;S5&apos; in namespace &apos;llvm::Mips&apos;">S5</span>)</td></tr>
<tr><th id="1142">1142</th><td>    <a class="local col6 ref" href="#476res" title='res' data-ref="476res">res</a> = <var>3</var>;</td></tr>
<tr><th id="1143">1143</th><td>  <b>else</b> <b>if</b> (MI.getOperand(<var>0</var>).getReg() == Mips::<span class='error' title="no member named &apos;A0&apos; in namespace &apos;llvm::Mips&apos;">A0</span> &amp;&amp;</td></tr>
<tr><th id="1144">1144</th><td>           MI.getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;S6&apos; in namespace &apos;llvm::Mips&apos;">S6</span>)</td></tr>
<tr><th id="1145">1145</th><td>    <a class="local col6 ref" href="#476res" title='res' data-ref="476res">res</a> = <var>4</var>;</td></tr>
<tr><th id="1146">1146</th><td>  <b>else</b> <b>if</b> (MI.getOperand(<var>0</var>).getReg() == Mips::<span class='error' title="no member named &apos;A0&apos; in namespace &apos;llvm::Mips&apos;">A0</span> &amp;&amp;</td></tr>
<tr><th id="1147">1147</th><td>           MI.getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;A1&apos; in namespace &apos;llvm::Mips&apos;">A1</span>)</td></tr>
<tr><th id="1148">1148</th><td>    <a class="local col6 ref" href="#476res" title='res' data-ref="476res">res</a> = <var>5</var>;</td></tr>
<tr><th id="1149">1149</th><td>  <b>else</b> <b>if</b> (MI.getOperand(<var>0</var>).getReg() == Mips::<span class='error' title="no member named &apos;A0&apos; in namespace &apos;llvm::Mips&apos;">A0</span> &amp;&amp;</td></tr>
<tr><th id="1150">1150</th><td>           MI.getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;A2&apos; in namespace &apos;llvm::Mips&apos;">A2</span>)</td></tr>
<tr><th id="1151">1151</th><td>    <a class="local col6 ref" href="#476res" title='res' data-ref="476res">res</a> = <var>6</var>;</td></tr>
<tr><th id="1152">1152</th><td>  <b>else</b> <b>if</b> (MI.getOperand(<var>0</var>).getReg() == Mips::<span class='error' title="no member named &apos;A0&apos; in namespace &apos;llvm::Mips&apos;">A0</span> &amp;&amp;</td></tr>
<tr><th id="1153">1153</th><td>           MI.getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;A3&apos; in namespace &apos;llvm::Mips&apos;">A3</span>)</td></tr>
<tr><th id="1154">1154</th><td>    <a class="local col6 ref" href="#476res" title='res' data-ref="476res">res</a> = <var>7</var>;</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>  <b>return</b> <a class="local col6 ref" href="#476res" title='res' data-ref="476res">res</a>;</td></tr>
<tr><th id="1157">1157</th><td>}</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td><em>unsigned</em></td></tr>
<tr><th id="1160">1160</th><td><a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter24getMovePRegSingleOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getMovePRegSingleOpValue' data-ref="_ZNK4llvm17MipsMCCodeEmitter24getMovePRegSingleOpValueERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMovePRegSingleOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="477MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="477MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="478OpNo" title='OpNo' data-type='unsigned int' data-ref="478OpNo">OpNo</dfn>,</td></tr>
<tr><th id="1161">1161</th><td>                                            <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="479Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="479Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1162">1162</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="480STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="480STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1163">1163</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((OpNo == 2) || (OpNo == 3)) &amp;&amp; &quot;Unexpected OpNo for movep operand encoding!&quot;) ? void (0) : __assert_fail (&quot;((OpNo == 2) || (OpNo == 3)) &amp;&amp; \&quot;Unexpected OpNo for movep operand encoding!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1164, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col8 ref" href="#478OpNo" title='OpNo' data-ref="478OpNo">OpNo</a> == <var>2</var>) || (<a class="local col8 ref" href="#478OpNo" title='OpNo' data-ref="478OpNo">OpNo</a> == <var>3</var>)) &amp;&amp;</td></tr>
<tr><th id="1164">1164</th><td>         <q>"Unexpected OpNo for movep operand encoding!"</q>);</td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col1 decl" id="481Op" title='Op' data-type='llvm::MCOperand' data-ref="481Op">Op</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col7 ref" href="#477MI" title='MI' data-ref="477MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#478OpNo" title='OpNo' data-ref="478OpNo">OpNo</a>);</td></tr>
<tr><th id="1167">1167</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op.isReg() &amp;&amp; &quot;Operand of movep is not a register!&quot;) ? void (0) : __assert_fail (&quot;Op.isReg() &amp;&amp; \&quot;Operand of movep is not a register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1167, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#481Op" title='Op' data-ref="481Op">Op</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Operand of movep is not a register!"</q>);</td></tr>
<tr><th id="1168">1168</th><td>  <b>switch</b> (<a class="local col1 ref" href="#481Op" title='Op' data-ref="481Op">Op</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="1169">1169</th><td>  <b>default</b>:</td></tr>
<tr><th id="1170">1170</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown register for movep!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1170)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown register for movep!"</q>);</td></tr>
<tr><th id="1171">1171</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>:  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1172">1172</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;S1&apos; in namespace &apos;llvm::Mips&apos;">S1</span>:    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1173">1173</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;V0&apos; in namespace &apos;llvm::Mips&apos;">V0</span>:    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="1174">1174</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;V1&apos; in namespace &apos;llvm::Mips&apos;">V1</span>:    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="1175">1175</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;S0&apos; in namespace &apos;llvm::Mips&apos;">S0</span>:    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="1176">1176</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;S2&apos; in namespace &apos;llvm::Mips&apos;">S2</span>:    <b>return</b> <var>5</var>;</td></tr>
<tr><th id="1177">1177</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;S3&apos; in namespace &apos;llvm::Mips&apos;">S3</span>:    <b>return</b> <var>6</var>;</td></tr>
<tr><th id="1178">1178</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;S4&apos; in namespace &apos;llvm::Mips&apos;">S4</span>:    <b>return</b> <var>7</var>;</td></tr>
<tr><th id="1179">1179</th><td>  }</td></tr>
<tr><th id="1180">1180</th><td>}</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td><em>unsigned</em></td></tr>
<tr><th id="1183">1183</th><td><a class="type" href="MipsMCCodeEmitter.h.html#llvm::MipsMCCodeEmitter" title='llvm::MipsMCCodeEmitter' data-ref="llvm::MipsMCCodeEmitter">MipsMCCodeEmitter</a>::<dfn class="decl def" id="_ZNK4llvm17MipsMCCodeEmitter21getSimm23Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MipsMCCodeEmitter::getSimm23Lsl2Encoding' data-ref="_ZNK4llvm17MipsMCCodeEmitter21getSimm23Lsl2EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSimm23Lsl2Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="482MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="482MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="483OpNo" title='OpNo' data-type='unsigned int' data-ref="483OpNo">OpNo</dfn>,</td></tr>
<tr><th id="1184">1184</th><td>                                         <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="484Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="484Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1185">1185</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="485STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="485STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1186">1186</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="486MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="486MO">MO</dfn> = <a class="local col2 ref" href="#482MI" title='MI' data-ref="482MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#483OpNo" title='OpNo' data-ref="483OpNo">OpNo</a>);</td></tr>
<tr><th id="1187">1187</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;getSimm23Lsl2Encoding expects only an immediate&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;getSimm23Lsl2Encoding expects only an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1187, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#486MO" title='MO' data-ref="486MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"getSimm23Lsl2Encoding expects only an immediate"</q>);</td></tr>
<tr><th id="1188">1188</th><td>  <i>// The immediate is encoded as 'immediate &gt;&gt; 2'.</i></td></tr>
<tr><th id="1189">1189</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="487Res" title='Res' data-type='unsigned int' data-ref="487Res">Res</dfn> = <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col6 ref" href="#486MO" title='MO' data-ref="486MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1190">1190</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Res &amp; 3) == 0) ? void (0) : __assert_fail (&quot;(Res &amp; 3) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp&quot;, 1190, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#487Res" title='Res' data-ref="487Res">Res</a> &amp; <var>3</var>) == <var>0</var>);</td></tr>
<tr><th id="1191">1191</th><td>  <b>return</b> <a class="local col7 ref" href="#487Res" title='Res' data-ref="487Res">Res</a> &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="1192">1192</th><td>}</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td><u>#include <span class='error' title="&apos;MipsGenMCCodeEmitter.inc&apos; file not found">"MipsGenMCCodeEmitter.inc"</span></u></td></tr>
<tr><th id="1195">1195</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
