

================================================================
== Vitis HLS Report for 'loadDDR_data_2023'
================================================================
* Date:           Fri Jan  9 14:24:51 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadDDR_data  |        ?|        ?|        13|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %hasLower_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem9, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_39, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_10 = muxlogic"   --->   Operation 19 'muxlogic' 'muxLogicCE_to_p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [./basic_helper.hpp:54->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 20 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasLower_read = muxlogic"   --->   Operation 21 'muxlogic' 'muxLogicCE_to_hasLower_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%hasLower_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %hasLower" [./basic_helper.hpp:54->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 22 'read' 'hasLower_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.66ns)   --->   "%icmp_ln58 = icmp_sgt  i32 %p_read_10, i32 0" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 23 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %p_read_10" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 24 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.52ns)   --->   "%empty = select i1 %icmp_ln58, i31 %trunc_ln58, i31 0" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 25 'select' 'empty' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i31 %empty" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 26 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 27 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 28 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln58 = br void %for.inc.i" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 30 'br' 'br_ln58' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %for.inc.split.i, i1 1, void %entry"   --->   Operation 31 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 32 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 33 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i31 %i_load" [./basic_helper.hpp:54->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 34 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.66ns)   --->   "%icmp_ln58_2 = icmp_slt  i32 %zext_ln54, i32 %p_read_10" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 35 'icmp' 'icmp_ln58_2' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_2, void %loadDDR_data.20.exit, void %new.body.for.inc.i" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 36 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %first_iter_0, void %for.inc.split.i, void %for.first.iter.for.inc.i" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 37 'br' 'br_ln58' <Predicate = (icmp_ln58_2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.86ns)   --->   "%add_ln58 = add i31 %i_load, i31 1" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 38 'add' 'add_ln58' <Predicate = (icmp_ln58_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln58 = muxlogic i31 %add_ln58"   --->   Operation 39 'muxlogic' 'muxLogicData_to_store_ln58' <Predicate = (icmp_ln58_2)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln58 = muxlogic i31 %i"   --->   Operation 40 'muxlogic' 'muxLogicAddr_to_store_ln58' <Predicate = (icmp_ln58_2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.40ns)   --->   "%store_ln58 = store i31 %add_ln58, i31 %i" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 41 'store' 'store_ln58' <Predicate = (icmp_ln58_2)> <Delay = 0.40>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc.i" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 42 'br' 'br_ln58' <Predicate = (icmp_ln58_2)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln58_4 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %hasLower_read, i32 6, i32 63" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 43 'partselect' 'trunc_ln58_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i58 %trunc_ln58_4" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 44 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%gmem9_addr = getelementptr i512 %gmem9, i64 %sext_ln58" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 45 'getelementptr' 'gmem9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [11/11] (1.40ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem9_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 46 'readreq' 'empty_246' <Predicate = (first_iter_0)> <Delay = 1.40> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 47 [10/11] (2.43ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem9_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 47 'readreq' 'empty_246' <Predicate = (first_iter_0)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 48 [9/11] (2.43ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem9_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 48 'readreq' 'empty_246' <Predicate = (first_iter_0)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 49 [8/11] (2.43ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem9_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 49 'readreq' 'empty_246' <Predicate = (first_iter_0)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 50 [7/11] (2.43ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem9_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 50 'readreq' 'empty_246' <Predicate = (first_iter_0)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 51 [6/11] (2.43ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem9_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 51 'readreq' 'empty_246' <Predicate = (first_iter_0)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 52 [5/11] (2.43ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem9_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 52 'readreq' 'empty_246' <Predicate = (first_iter_0)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 53 [4/11] (2.43ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem9_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 53 'readreq' 'empty_246' <Predicate = (first_iter_0)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 54 [3/11] (2.43ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem9_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 54 'readreq' 'empty_246' <Predicate = (first_iter_0)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 55 [2/11] (2.43ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem9_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 55 'readreq' 'empty_246' <Predicate = (first_iter_0)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.40>
ST_12 : Operation 56 [1/11] (1.40ns)   --->   "%empty_246 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem9_addr, i64 %zext_ln58" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 56 'readreq' 'empty_246' <Predicate = (first_iter_0)> <Delay = 1.40> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc.split.i" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 57 'br' 'br_ln58' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.38ns)   --->   "%ret_ln112 = ret" [./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 64 'ret' 'ret_ln112' <Predicate = (!icmp_ln58_2)> <Delay = 0.38>

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:59->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 58 'specpipeline' 'specpipeline_ln59' <Predicate = (icmp_ln58_2)> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 59 'specloopname' 'specloopname_ln58' <Predicate = (icmp_ln58_2)> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%muxLogicCE_to_gmem9_addr_read = muxlogic"   --->   Operation 60 'muxlogic' 'muxLogicCE_to_gmem9_addr_read' <Predicate = (icmp_ln58_2)> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.84ns)   --->   "%gmem9_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem9_addr" [./basic_helper.hpp:60->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 61 'read' 'gmem9_addr_read' <Predicate = (icmp_ln58_2)> <Delay = 0.84> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln61 = muxlogic i512 %gmem9_addr_read"   --->   Operation 62 'muxlogic' 'muxLogicData_to_write_ln61' <Predicate = (icmp_ln58_2)> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.91ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %hasLower_fifo_i, i512 %gmem9_addr_read" [./basic_helper.hpp:61->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 63 'write' 'write_ln61' <Predicate = (icmp_ln58_2)> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.665ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i' [18]  (0.400 ns)
	'load' operation 31 bit ('i_load', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on local variable 'i' [23]  (0.000 ns)
	'add' operation 31 bit ('add_ln58', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [36]  (0.865 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln58') [43]  (0.000 ns)
	'store' operation 0 bit ('store_ln58', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) of variable 'add_ln58', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111 on local variable 'i' [45]  (0.400 ns)

 <State 2>: 1.401ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem9_addr', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [30]  (0.000 ns)
	bus request operation ('empty_246', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'gmem9' (./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [33]  (1.401 ns)

 <State 3>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_246', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'gmem9' (./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [33]  (2.433 ns)

 <State 4>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_246', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'gmem9' (./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [33]  (2.433 ns)

 <State 5>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_246', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'gmem9' (./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [33]  (2.433 ns)

 <State 6>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_246', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'gmem9' (./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [33]  (2.433 ns)

 <State 7>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_246', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'gmem9' (./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [33]  (2.433 ns)

 <State 8>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_246', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'gmem9' (./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [33]  (2.433 ns)

 <State 9>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_246', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'gmem9' (./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [33]  (2.433 ns)

 <State 10>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_246', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'gmem9' (./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [33]  (2.433 ns)

 <State 11>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_246', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'gmem9' (./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [33]  (2.433 ns)

 <State 12>: 1.401ns
The critical path consists of the following:
	bus request operation ('empty_246', ./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'gmem9' (./basic_helper.hpp:58->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [33]  (1.401 ns)

 <State 13>: 1.765ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicCE_to_gmem9_addr_read') [39]  (0.000 ns)
	bus read operation ('gmem9_addr_read', ./basic_helper.hpp:60->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'gmem9' (./basic_helper.hpp:60->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [40]  (0.848 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln61') [41]  (0.000 ns)
	fifo write operation ('write_ln61', ./basic_helper.hpp:61->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) on port 'hasLower_fifo_i' (./basic_helper.hpp:61->./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111) [42]  (0.917 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
