<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Machine_Learning_Core_STM32WL55/SHUBv3_MLC: STM32WLxx_System_Private_Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Machine_Learning_Core_STM32WL55/SHUBv3_MLC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__STM32WLxx__System__Private__Functions.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">STM32WLxx_System_Private_Functions<div class="ingroups"><a class="el" href="group__CMSIS.html">CMSIS</a> &raquo; <a class="el" href="group__stm32WLxx__system.html">Stm32WLxx_system</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga93f514700ccf00d08dbdcff7f1224eb2" id="r_ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (void)</td></tr>
<tr class="memdesc:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup the microcontroller system.  <br /></td></tr>
<tr class="separator:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c36a9591fe6e9c45ecb21a794f0f0f" id="r_gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (void)</td></tr>
<tr class="memdesc:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.  <br /></td></tr>
<tr class="separator:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae0c36a9591fe6e9c45ecb21a794f0f0f" name="gae0c36a9591fe6e9c45ecb21a794f0f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0c36a9591fe6e9c45ecb21a794f0f0f">&#9670;&#160;</a></span>SystemCoreClockUpdate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SystemCoreClockUpdate </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters. </p>
<dl class="section note"><dt>Note</dt><dd>Each time the core clock (HCLK) changes, this function must be called to update SystemCoreClock variable value. Otherwise, any configuration based on this variable will be incorrect.</dd>
<dd>
- The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:</dd></dl>
<ul>
<li>If SYSCLK source is MSI, SystemCoreClock will contain the <a class="el" href="group__stm32WLxx__System__Private__Includes.html#ga90e2a73d7fe4a7425c6e31fef5ce7263">MSI_VALUE(*)</a></li>
<li>If SYSCLK source is HSI, SystemCoreClock will contain the <a class="el" href="group__stm32WLxx__System__Private__Includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE(**)</a></li>
<li>If SYSCLK source is HSE, SystemCoreClock will contain the <a class="el" href="group__stm32WLxx__System__Private__Includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE(***)</a></li>
<li>If SYSCLK source is PLL, SystemCoreClock will contain the <a class="el" href="group__stm32WLxx__System__Private__Includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE(***)</a> or <a class="el" href="group__stm32WLxx__System__Private__Includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE(*)</a> or <a class="el" href="group__stm32WLxx__System__Private__Includes.html#ga90e2a73d7fe4a7425c6e31fef5ce7263">MSI_VALUE(*)</a> multiplied/divided by the PLL factors.</li>
</ul>
<p>(*) MSI_VALUE is a constant defined in <a class="el" href="stm32wlxx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver.">stm32wlxx_hal.h</a> file (default value 4 MHz) but the real value may vary depending on the variations in voltage and temperature.</p>
<p>(**) HSI_VALUE is a constant defined in <a class="el" href="stm32wlxx__hal__conf_8h.html" title="HAL configuration file.">stm32wlxx_hal_conf.h</a> file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature.</p>
<p>(***) HSE_VALUE is a constant defined in <a class="el" href="stm32wlxx__hal__conf_8h.html" title="HAL configuration file.">stm32wlxx_hal_conf.h</a> file (default value 32 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.</p>
<ul>
<li>The result of this function could be not correct when using fractional value for HSE crystal.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="system__stm32wlxx_8c_source.html#l00266">266</a> of file <a class="el" href="system__stm32wlxx_8c_source.html">system_stm32wlxx.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  267</span>{</div>
<div class="line"><span class="lineno">  268</span>  uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;</div>
<div class="line"><span class="lineno">  269</span> </div>
<div class="line"><span class="lineno">  270</span> <span class="comment">/* Get MSI Range frequency--------------------------------------------------*/</span></div>
<div class="line"><span class="lineno">  271</span> </div>
<div class="line"><span class="lineno">  272</span>   <span class="comment">/* Get MSI Range frequency--------------------------------------------------*/</span></div>
<div class="line"><span class="lineno">  273</span>   <span class="keywordflow">if</span>((<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga49933766dd383651a6757d47f76649de">RCC_CR_MSIRGSEL</a>) == 0U)</div>
<div class="line"><span class="lineno">  274</span>   { <span class="comment">/* MSISRANGE from RCC_CSR applies */</span></div>
<div class="line"><span class="lineno">  275</span>     msirange = (<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga054a1764497165e83c364efc148f42f0">RCC_CSR_MSISRANGE</a>) &gt;&gt; 8U;</div>
<div class="line"><span class="lineno">  276</span>   }</div>
<div class="line"><span class="lineno">  277</span>   <span class="keywordflow">else</span></div>
<div class="line"><span class="lineno">  278</span>   { <span class="comment">/* MSIRANGE from RCC_CR applies */</span></div>
<div class="line"><span class="lineno">  279</span>     msirange = (<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga07ad83eab3b62a51d110572d0a78c833">RCC_CR_MSIRANGE</a>) &gt;&gt; 4U;</div>
<div class="line"><span class="lineno">  280</span>   }</div>
<div class="line"><span class="lineno">  281</span>   <span class="comment">/*MSI frequency range in HZ*/</span></div>
<div class="line"><span class="lineno">  282</span>   msirange = <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#ga97fd1cc016516302e2915d3154b980b5">MSIRangeTable</a>[msirange];</div>
<div class="line"><span class="lineno">  283</span> </div>
<div class="line"><span class="lineno">  284</span> </div>
<div class="line"><span class="lineno">  285</span>  <span class="comment">/*SystemCoreClock=HAL_RCC_GetSysClockFreq();*/</span></div>
<div class="line"><span class="lineno">  286</span>  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div>
<div class="line"><span class="lineno">  287</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>)</div>
<div class="line"><span class="lineno">  288</span>  {</div>
<div class="line"><span class="lineno">  289</span>    <span class="keywordflow">case</span> 0x00:   <span class="comment">/* MSI used as system clock source */</span></div>
<div class="line"><span class="lineno">  290</span>      <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = msirange;</div>
<div class="line"><span class="lineno">  291</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  292</span> </div>
<div class="line"><span class="lineno">  293</span>    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><span class="lineno">  294</span>      <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><span class="lineno">  295</span>        <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="group__stm32WLxx__System__Private__Includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><span class="lineno">  296</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  297</span> </div>
<div class="line"><span class="lineno">  298</span>    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* HSE used as system clock source */</span></div>
<div class="line"><span class="lineno">  299</span>      <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="group__stm32WLxx__System__Private__Includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><span class="lineno">  300</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  301</span> </div>
<div class="line"><span class="lineno">  302</span>    <span class="keywordflow">case</span> 0x0C: <span class="comment">/* PLL used as system clock  source */</span></div>
<div class="line"><span class="lineno">  303</span>      <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN</span></div>
<div class="line"><span class="lineno">  304</span><span class="comment">         SYSCLK = PLL_VCO / PLLR</span></div>
<div class="line"><span class="lineno">  305</span><span class="comment">         */</span></div>
<div class="line"><span class="lineno">  306</span>      pllsource = (<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>);</div>
<div class="line"><span class="lineno">  307</span>      pllm = ((<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>) + 1UL ;</div>
<div class="line"><span class="lineno">  308</span> </div>
<div class="line"><span class="lineno">  309</span>      <span class="keywordflow">switch</span> (pllsource)</div>
<div class="line"><span class="lineno">  310</span>      {</div>
<div class="line"><span class="lineno">  311</span>        <span class="keywordflow">case</span> 0x02:  <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><span class="lineno">  312</span>          pllvco = (<a class="code hl_define" href="group__stm32WLxx__System__Private__Includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm);</div>
<div class="line"><span class="lineno">  313</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  314</span> </div>
<div class="line"><span class="lineno">  315</span>        <span class="keywordflow">case</span> 0x03:  <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><span class="lineno">  316</span>          pllvco = (<a class="code hl_define" href="group__stm32WLxx__System__Private__Includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / pllm);</div>
<div class="line"><span class="lineno">  317</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  318</span> </div>
<div class="line"><span class="lineno">  319</span>        <span class="keywordflow">default</span>:    <span class="comment">/* MSI used as PLL clock source */</span></div>
<div class="line"><span class="lineno">  320</span>          pllvco = (msirange / pllm);</div>
<div class="line"><span class="lineno">  321</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  322</span>      }</div>
<div class="line"><span class="lineno">  323</span> </div>
<div class="line"><span class="lineno">  324</span>      pllvco = pllvco * ((<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>);</div>
<div class="line"><span class="lineno">  325</span>      pllr = (((<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a>) + 1UL);</div>
<div class="line"><span class="lineno">  326</span> </div>
<div class="line"><span class="lineno">  327</span>      <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = pllvco/pllr;</div>
<div class="line"><span class="lineno">  328</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  329</span> </div>
<div class="line"><span class="lineno">  330</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><span class="lineno">  331</span>      <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = msirange;</div>
<div class="line"><span class="lineno">  332</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  333</span>  }</div>
<div class="line"><span class="lineno">  334</span> </div>
<div class="line"><span class="lineno">  335</span>  <span class="comment">/* Compute HCLK clock frequency --------------------------------------------*/</span></div>
<div class="line"><span class="lineno">  336</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp;  defined(CORE_CM0PLUS)</span></div>
<div class="line"><span class="lineno">  337</span>  <span class="comment">/* Get HCLK2 prescaler */</span></div>
<div class="line"><span class="lineno">  338</span>  tmp = <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#ga094c87a4ec51afe55595514d0b40e6fa">AHBPrescTable</a>[((<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;EXTCFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaab185561cca7116d708122dc099de224">RCC_EXTCFGR_C2HPRE</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga258ae27313c07b5ff721021762967633">RCC_EXTCFGR_C2HPRE_Pos</a>)];</div>
<div class="line"><span class="lineno">  339</span><span class="preprocessor">#else</span></div>
<div class="line"><span class="lineno">  340</span>  <span class="comment">/* Get HCLK1 prescaler */</span></div>
<div class="line"><span class="lineno">  341</span>  tmp = <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#ga094c87a4ec51afe55595514d0b40e6fa">AHBPrescTable</a>[((<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)];</div>
<div class="line"><span class="lineno">  342</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  343</span> </div>
<div class="line"><span class="lineno">  344</span>  <span class="comment">/* Core clock frequency */</span></div>
<div class="line"><span class="lineno">  345</span>  <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / tmp;</div>
<div class="line"><span class="lineno">  346</span>}</div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga054a1764497165e83c364efc148f42f0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga054a1764497165e83c364efc148f42f0">RCC_CSR_MSISRANGE</a></div><div class="ttdeci">#define RCC_CSR_MSISRANGE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07383">stm32wl55xx.h:7383</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga07ad83eab3b62a51d110572d0a78c833"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga07ad83eab3b62a51d110572d0a78c833">RCC_CR_MSIRANGE</a></div><div class="ttdeci">#define RCC_CR_MSIRANGE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06618">stm32wl55xx.h:6618</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06703">stm32wl55xx.h:6703</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2447eb7ab6388f0446e7550df8f50d90"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06708">stm32wl55xx.h:6708</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga258ae27313c07b5ff721021762967633"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga258ae27313c07b5ff721021762967633">RCC_EXTCFGR_C2HPRE_Pos</a></div><div class="ttdeci">#define RCC_EXTCFGR_C2HPRE_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07433">stm32wl55xx.h:7433</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga49933766dd383651a6757d47f76649de"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga49933766dd383651a6757d47f76649de">RCC_CR_MSIRGSEL</a></div><div class="ttdeci">#define RCC_CR_MSIRGSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06613">stm32wl55xx.h:6613</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06785">stm32wl55xx.h:6785</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga681f0ec251dffb419df8fa23137fe810"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06776">stm32wl55xx.h:6776</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6a5d83613de06413fea907a5a4df341b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06819">stm32wl55xx.h:6819</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga78a5913e3fc53a740fe874ece04b2d84"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06783">stm32wl55xx.h:6783</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06772">stm32wl55xx.h:6772</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06778">stm32wl55xx.h:6778</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaab185561cca7116d708122dc099de224"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaab185561cca7116d708122dc099de224">RCC_EXTCFGR_C2HPRE</a></div><div class="ttdeci">#define RCC_EXTCFGR_C2HPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07435">stm32wl55xx.h:7435</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf94ebe400d76dd3d34e78244a8ceb050"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06821">stm32wl55xx.h:6821</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06710">stm32wl55xx.h:6710</a></div></div>
<div class="ttc" id="agroup__Peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l01159">stm32wl55xx.h:1159</a></div></div>
<div class="ttc" id="agroup__STM32WLxx__System__Private__Variables_html_ga094c87a4ec51afe55595514d0b40e6fa"><div class="ttname"><a href="group__STM32WLxx__System__Private__Variables.html#ga094c87a4ec51afe55595514d0b40e6fa">AHBPrescTable</a></div><div class="ttdeci">const uint32_t AHBPrescTable[16UL]</div><div class="ttdef"><b>Definition</b> <a href="system__stm32wlxx_8c_source.html#l00185">system_stm32wlxx.c:185</a></div></div>
<div class="ttc" id="agroup__STM32WLxx__System__Private__Variables_html_ga97fd1cc016516302e2915d3154b980b5"><div class="ttname"><a href="group__STM32WLxx__System__Private__Variables.html#ga97fd1cc016516302e2915d3154b980b5">MSIRangeTable</a></div><div class="ttdeci">const uint32_t MSIRangeTable[16UL]</div><div class="ttdef"><b>Definition</b> <a href="system__stm32wlxx_8c_source.html#l00189">system_stm32wlxx.c:189</a></div></div>
<div class="ttc" id="agroup__STM32WLxx__System__Private__Variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition</b> <a href="system__stm32wlxx_8c_source.html#l00183">system_stm32wlxx.c:183</a></div></div>
<div class="ttc" id="agroup__stm32WLxx__System__Private__Includes_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group__stm32WLxx__System__Private__Includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition</b> <a href="system__stm32wlxx_8c_source.html#l00096">system_stm32wlxx.c:96</a></div></div>
<div class="ttc" id="agroup__stm32WLxx__System__Private__Includes_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group__stm32WLxx__System__Private__Includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition</b> <a href="system__stm32wlxx_8c_source.html#l00088">system_stm32wlxx.c:88</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga93f514700ccf00d08dbdcff7f1224eb2" name="ga93f514700ccf00d08dbdcff7f1224eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f514700ccf00d08dbdcff7f1224eb2">&#9670;&#160;</a></span>SystemInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SystemInit </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup the microcontroller system. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="system__stm32wlxx_8c_source.html#l00211">211</a> of file <a class="el" href="system__stm32wlxx_8c_source.html">system_stm32wlxx.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  212</span>{</div>
<div class="line"><span class="lineno">  213</span><span class="preprocessor">#if defined(USER_VECT_TAB_ADDRESS)</span></div>
<div class="line"><span class="lineno">  214</span>  <span class="comment">/* Configure the Vector Table location add offset address ------------------*/</span></div>
<div class="line"><span class="lineno">  215</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;</div>
<div class="line"><span class="lineno">  216</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  217</span> </div>
<div class="line"><span class="lineno">  218</span>  <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div>
<div class="line"><span class="lineno">  219</span><span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div>
<div class="line"><span class="lineno">  220</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPACR |= ((3UL &lt;&lt; (10UL*2UL))|(3UL &lt;&lt; (11UL*2UL)));  <span class="comment">/* set CP10 and CP11 Full Access */</span></div>
<div class="line"><span class="lineno">  221</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  222</span>}</div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l02044">core_armv81mml.h:2044</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
