{"Amit Kumar Singh": [["Mapping on multi/many-core systems: survey of current and emerging trends", ["Amit Kumar Singh", "Muhammad Shafique", "Akash Kumar", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488734", "dac", 2013], ["Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems", ["Amit Kumar Singh", "Anup Das", "Akash Kumar"], "https://doi.org/10.1145/2463209.2488875", "dac", 2013]], "Muhammad Shafique": [["Mapping on multi/many-core systems: survey of current and emerging trends", ["Amit Kumar Singh", "Muhammad Shafique", "Akash Kumar", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488734", "dac", 2013], ["Exploiting program-level masking and error propagation for constrained reliability optimization", ["Muhammad Shafique", "Semeen Rehman", "Pau Vilimelis Aceituno", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488755", "dac", 2013], ["RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors", ["Tuo Li", "Muhammad Shafique", "Jude Angelo Ambrose", "Semeen Rehman", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488809", "dac", 2013], ["Reliable on-chip systems in the nano-era: lessons learnt and future trends", ["Jorg Henkel", "Lars Bauer", "Nikil D. Dutt", "Puneet Gupta", "Sani R. Nassif", "Muhammad Shafique", "Mehdi Baradaran Tahoori", "Norbert Wehn"], "https://doi.org/10.1145/2463209.2488857", "dac", 2013]], "Akash Kumar": [["Mapping on multi/many-core systems: survey of current and emerging trends", ["Amit Kumar Singh", "Muhammad Shafique", "Akash Kumar", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488734", "dac", 2013], ["Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems", ["Amit Kumar Singh", "Anup Das", "Akash Kumar"], "https://doi.org/10.1145/2463209.2488875", "dac", 2013]], "Jorg Henkel": [["Mapping on multi/many-core systems: survey of current and emerging trends", ["Amit Kumar Singh", "Muhammad Shafique", "Akash Kumar", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488734", "dac", 2013], ["Exploiting program-level masking and error propagation for constrained reliability optimization", ["Muhammad Shafique", "Semeen Rehman", "Pau Vilimelis Aceituno", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488755", "dac", 2013], ["RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors", ["Tuo Li", "Muhammad Shafique", "Jude Angelo Ambrose", "Semeen Rehman", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488809", "dac", 2013], ["Reliable on-chip systems in the nano-era: lessons learnt and future trends", ["Jorg Henkel", "Lars Bauer", "Nikil D. Dutt", "Puneet Gupta", "Sani R. Nassif", "Muhammad Shafique", "Mehdi Baradaran Tahoori", "Norbert Wehn"], "https://doi.org/10.1145/2463209.2488857", "dac", 2013], ["Optimizations for configuring and mapping software pipelines in many core systems", ["Janmartin Jahn", "Santiago Pagani", "Sebastian Kobbe", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488894", "dac", 2013]], "Pietro Mercati": [["Workload and user experience-aware dynamic reliability management in multicore processors", ["Pietro Mercati", "Andrea Bartolini", "Francesco Paterna", "Tajana Simunic Rosing", "Luca Benini"], "https://doi.org/10.1145/2463209.2488735", "dac", 2013]], "Andrea Bartolini": [["Workload and user experience-aware dynamic reliability management in multicore processors", ["Pietro Mercati", "Andrea Bartolini", "Francesco Paterna", "Tajana Simunic Rosing", "Luca Benini"], "https://doi.org/10.1145/2463209.2488735", "dac", 2013]], "Francesco Paterna": [["Workload and user experience-aware dynamic reliability management in multicore processors", ["Pietro Mercati", "Andrea Bartolini", "Francesco Paterna", "Tajana Simunic Rosing", "Luca Benini"], "https://doi.org/10.1145/2463209.2488735", "dac", 2013]], "Tajana Simunic Rosing": [["Workload and user experience-aware dynamic reliability management in multicore processors", ["Pietro Mercati", "Andrea Bartolini", "Francesco Paterna", "Tajana Simunic Rosing", "Luca Benini"], "https://doi.org/10.1145/2463209.2488735", "dac", 2013], ["Temperature aware thread block scheduling in GPGPUs", ["Rajib Nath", "Raid Zuhair Ayoub", "Tajana Simunic Rosing"], "https://doi.org/10.1145/2463209.2488952", "dac", 2013]], "Luca Benini": [["Workload and user experience-aware dynamic reliability management in multicore processors", ["Pietro Mercati", "Andrea Bartolini", "Francesco Paterna", "Tajana Simunic Rosing", "Luca Benini"], "https://doi.org/10.1145/2463209.2488735", "dac", 2013], ["Aging-aware compiler-directed VLIW assignment for GPGPU architectures", ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "https://doi.org/10.1145/2463209.2488754", "dac", 2013]], "Mohamed Benazouz": [["Liveness evaluation of a cyclo-static DataFlow graph", ["Mohamed Benazouz", "Alix Munier Kordon", "Thomas Hujsa", "Bruno Bodin"], "https://doi.org/10.1145/2463209.2488736", "dac", 2013]], "Alix Munier Kordon": [["Liveness evaluation of a cyclo-static DataFlow graph", ["Mohamed Benazouz", "Alix Munier Kordon", "Thomas Hujsa", "Bruno Bodin"], "https://doi.org/10.1145/2463209.2488736", "dac", 2013]], "Thomas Hujsa": [["Liveness evaluation of a cyclo-static DataFlow graph", ["Mohamed Benazouz", "Alix Munier Kordon", "Thomas Hujsa", "Bruno Bodin"], "https://doi.org/10.1145/2463209.2488736", "dac", 2013]], "Bruno Bodin": [["Liveness evaluation of a cyclo-static DataFlow graph", ["Mohamed Benazouz", "Alix Munier Kordon", "Thomas Hujsa", "Bruno Bodin"], "https://doi.org/10.1145/2463209.2488736", "dac", 2013]], "Hsing-Chih Chang Chien": [["Double patterning lithography-aware analog placement", ["Hsing-Chih Chang Chien", "Hung-Chih Ou", "Tung-Chieh Chen", "Ta-Yu Kuan", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488738", "dac", 2013], ["Simultaneous analog placement and routing with current flow and current density considerations", ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488739", "dac", 2013]], "Hung-Chih Ou": [["Double patterning lithography-aware analog placement", ["Hsing-Chih Chang Chien", "Hung-Chih Ou", "Tung-Chieh Chen", "Ta-Yu Kuan", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488738", "dac", 2013], ["Simultaneous analog placement and routing with current flow and current density considerations", ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488739", "dac", 2013], ["Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits", ["Kuan-Hsien Ho", "Hung-Chih Ou", "Yao-Wen Chang", "Hui-Fang Tsao"], "https://doi.org/10.1145/2463209.2488740", "dac", 2013]], "Tung-Chieh Chen": [["Double patterning lithography-aware analog placement", ["Hsing-Chih Chang Chien", "Hung-Chih Ou", "Tung-Chieh Chen", "Ta-Yu Kuan", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488738", "dac", 2013], ["Routability-driven placement for hierarchical mixed-size circuit designs", ["Meng-Kai Hsu", "Yi-Fang Chen", "Chau-Chin Huang", "Tung-Chieh Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488921", "dac", 2013]], "Ta-Yu Kuan": [["Double patterning lithography-aware analog placement", ["Hsing-Chih Chang Chien", "Hung-Chih Ou", "Tung-Chieh Chen", "Ta-Yu Kuan", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488738", "dac", 2013]], "Yao-Wen Chang": [["Double patterning lithography-aware analog placement", ["Hsing-Chih Chang Chien", "Hung-Chih Ou", "Tung-Chieh Chen", "Ta-Yu Kuan", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488738", "dac", 2013], ["Simultaneous analog placement and routing with current flow and current density considerations", ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488739", "dac", 2013], ["Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits", ["Kuan-Hsien Ho", "Hung-Chih Ou", "Yao-Wen Chang", "Hui-Fang Tsao"], "https://doi.org/10.1145/2463209.2488740", "dac", 2013], ["An efficient and effective analytical placer for FPGAs", ["Tzu-Hen Lin", "Pritha Banerjee", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488746", "dac", 2013], ["Stitch-aware routing for multiple e-beam lithography", ["Shao-Yun Fang", "Iou-Jen Liu", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488765", "dac", 2013], ["Multiple chip planning for chip-interposer codesign", ["Yuan-Kai Ho", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488767", "dac", 2013], ["Routability-driven placement for hierarchical mixed-size circuit designs", ["Meng-Kai Hsu", "Yi-Fang Chen", "Chau-Chin Huang", "Tung-Chieh Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488921", "dac", 2013]], "Kuan-Hsien Ho": [["Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits", ["Kuan-Hsien Ho", "Hung-Chih Ou", "Yao-Wen Chang", "Hui-Fang Tsao"], "https://doi.org/10.1145/2463209.2488740", "dac", 2013]], "Hui-Fang Tsao": [["Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits", ["Kuan-Hsien Ho", "Hung-Chih Ou", "Yao-Wen Chang", "Hui-Fang Tsao"], "https://doi.org/10.1145/2463209.2488740", "dac", 2013]], "Beiye Liu": [["Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine", ["Beiye Liu", "Miao Hu", "Hai Li", "Zhi-Hong Mao", "Yiran Chen", "Tingwen Huang", "Wei Zhang"], "https://doi.org/10.1145/2463209.2488741", "dac", 2013]], "Miao Hu": [["Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine", ["Beiye Liu", "Miao Hu", "Hai Li", "Zhi-Hong Mao", "Yiran Chen", "Tingwen Huang", "Wei Zhang"], "https://doi.org/10.1145/2463209.2488741", "dac", 2013]], "Hai Li": [["Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine", ["Beiye Liu", "Miao Hu", "Hai Li", "Zhi-Hong Mao", "Yiran Chen", "Tingwen Huang", "Wei Zhang"], "https://doi.org/10.1145/2463209.2488741", "dac", 2013]], "Zhi-Hong Mao": [["Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine", ["Beiye Liu", "Miao Hu", "Hai Li", "Zhi-Hong Mao", "Yiran Chen", "Tingwen Huang", "Wei Zhang"], "https://doi.org/10.1145/2463209.2488741", "dac", 2013]], "Yiran Chen": [["Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine", ["Beiye Liu", "Miao Hu", "Hai Li", "Zhi-Hong Mao", "Yiran Chen", "Tingwen Huang", "Wei Zhang"], "https://doi.org/10.1145/2463209.2488741", "dac", 2013]], "Tingwen Huang": [["Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine", ["Beiye Liu", "Miao Hu", "Hai Li", "Zhi-Hong Mao", "Yiran Chen", "Tingwen Huang", "Wei Zhang"], "https://doi.org/10.1145/2463209.2488741", "dac", 2013]], "Wei Zhang": [["Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine", ["Beiye Liu", "Miao Hu", "Hai Li", "Zhi-Hong Mao", "Yiran Chen", "Tingwen Huang", "Wei Zhang"], "https://doi.org/10.1145/2463209.2488741", "dac", 2013]], "Natasa Miskov-Zivanov": [["Dynamic behavior of cell signaling networks: model design and analysis automation", ["Natasa Miskov-Zivanov", "Diana Marculescu", "James R. Faeder"], "https://doi.org/10.1145/2463209.2488743", "dac", 2013]], "Diana Marculescu": [["Dynamic behavior of cell signaling networks: model design and analysis automation", ["Natasa Miskov-Zivanov", "Diana Marculescu", "James R. Faeder"], "https://doi.org/10.1145/2463209.2488743", "dac", 2013], ["HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors", ["Yatish Turakhia", "Bharathwaj Raghunathan", "Siddharth Garg", "Diana Marculescu"], "https://doi.org/10.1145/2463209.2488948", "dac", 2013]], "James R. Faeder": [["Dynamic behavior of cell signaling networks: model design and analysis automation", ["Natasa Miskov-Zivanov", "Diana Marculescu", "James R. Faeder"], "https://doi.org/10.1145/2463209.2488743", "dac", 2013]], "Jason Cong": [["Defect tolerance in nanodevice-based programmable interconnects: utilization beyond avoidance", ["Jason Cong", "Bingjun Xiao"], "https://doi.org/10.1145/2463209.2488745", "dac", 2013], ["Throughput-oriented kernel porting onto FPGAs", ["Alexandros Papakonstantinou", "Deming Chen", "Wen-mei W. Hwu", "Jason Cong", "Yun Liang"], "https://doi.org/10.1145/2463209.2488747", "dac", 2013], ["Memory partitioning for multidimensional arrays in high-level synthesis", ["Yuxin Wang", "Peng Li", "Peng Zhang", "Chen Zhang", "Jason Cong"], "https://doi.org/10.1145/2463209.2488748", "dac", 2013]], "Bingjun Xiao": [["Defect tolerance in nanodevice-based programmable interconnects: utilization beyond avoidance", ["Jason Cong", "Bingjun Xiao"], "https://doi.org/10.1145/2463209.2488745", "dac", 2013]], "Tzu-Hen Lin": [["An efficient and effective analytical placer for FPGAs", ["Tzu-Hen Lin", "Pritha Banerjee", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488746", "dac", 2013]], "Pritha Banerjee": [["An efficient and effective analytical placer for FPGAs", ["Tzu-Hen Lin", "Pritha Banerjee", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488746", "dac", 2013]], "Alexandros Papakonstantinou": [["Throughput-oriented kernel porting onto FPGAs", ["Alexandros Papakonstantinou", "Deming Chen", "Wen-mei W. Hwu", "Jason Cong", "Yun Liang"], "https://doi.org/10.1145/2463209.2488747", "dac", 2013]], "Deming Chen": [["Throughput-oriented kernel porting onto FPGAs", ["Alexandros Papakonstantinou", "Deming Chen", "Wen-mei W. Hwu", "Jason Cong", "Yun Liang"], "https://doi.org/10.1145/2463209.2488747", "dac", 2013]], "Wen-mei W. Hwu": [["Throughput-oriented kernel porting onto FPGAs", ["Alexandros Papakonstantinou", "Deming Chen", "Wen-mei W. Hwu", "Jason Cong", "Yun Liang"], "https://doi.org/10.1145/2463209.2488747", "dac", 2013]], "Yun Liang": [["Throughput-oriented kernel porting onto FPGAs", ["Alexandros Papakonstantinou", "Deming Chen", "Wen-mei W. Hwu", "Jason Cong", "Yun Liang"], "https://doi.org/10.1145/2463209.2488747", "dac", 2013], ["Integrated instruction cache analysis and locking in multitasking real-time systems", ["Huping Ding", "Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/2463209.2488916", "dac", 2013]], "Yuxin Wang": [["Memory partitioning for multidimensional arrays in high-level synthesis", ["Yuxin Wang", "Peng Li", "Peng Zhang", "Chen Zhang", "Jason Cong"], "https://doi.org/10.1145/2463209.2488748", "dac", 2013]], "Peng Li": [["Memory partitioning for multidimensional arrays in high-level synthesis", ["Yuxin Wang", "Peng Li", "Peng Zhang", "Chen Zhang", "Jason Cong"], "https://doi.org/10.1145/2463209.2488748", "dac", 2013], ["Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis", ["Honghuang Lin", "Peng Li", "Chris J. Myers"], "https://doi.org/10.1145/2463209.2488814", "dac", 2013]], "Peng Zhang": [["Memory partitioning for multidimensional arrays in high-level synthesis", ["Yuxin Wang", "Peng Li", "Peng Zhang", "Chen Zhang", "Jason Cong"], "https://doi.org/10.1145/2463209.2488748", "dac", 2013]], "Chen Zhang": [["Memory partitioning for multidimensional arrays in high-level synthesis", ["Yuxin Wang", "Peng Li", "Peng Zhang", "Chen Zhang", "Jason Cong"], "https://doi.org/10.1145/2463209.2488748", "dac", 2013]], "Masoud Rostami": [["Balancing security and utility in medical devices?", ["Masoud Rostami", "Wayne Burleson", "Farinaz Koushanfar", "Ari Juels"], "https://doi.org/10.1145/2463209.2488750", "dac", 2013]], "Wayne Burleson": [["Balancing security and utility in medical devices?", ["Masoud Rostami", "Wayne Burleson", "Farinaz Koushanfar", "Ari Juels"], "https://doi.org/10.1145/2463209.2488750", "dac", 2013]], "Farinaz Koushanfar": [["Balancing security and utility in medical devices?", ["Masoud Rostami", "Wayne Burleson", "Farinaz Koushanfar", "Ari Juels"], "https://doi.org/10.1145/2463209.2488750", "dac", 2013]], "Ari Juels": [["Balancing security and utility in medical devices?", ["Masoud Rostami", "Wayne Burleson", "Farinaz Koushanfar", "Ari Juels"], "https://doi.org/10.1145/2463209.2488750", "dac", 2013]], "Meng Zhang": [["Towards trustworthy medical devices and body area networks", ["Meng Zhang", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/2463209.2488751", "dac", 2013]], "Anand Raghunathan": [["Towards trustworthy medical devices and body area networks", ["Meng Zhang", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/2463209.2488751", "dac", 2013], ["Relax-and-retime: a methodology for energy-efficient recovery based design", ["Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Adithya Parandhaman", "Anand Raghunathan"], "https://doi.org/10.1145/2463209.2488871", "dac", 2013], ["Analysis and characterization of inherent application resilience for approximate computing", ["Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2463209.2488873", "dac", 2013]], "Niraj K. Jha": [["Towards trustworthy medical devices and body area networks", ["Meng Zhang", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/2463209.2488751", "dac", 2013]], "Junfeng Fan": [["Low-energy encryption for medical devices: security adds an extra design dimension", ["Junfeng Fan", "Oscar Reparaz", "Vladimir Rozic", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2463209.2488752", "dac", 2013]], "Oscar Reparaz": [["Low-energy encryption for medical devices: security adds an extra design dimension", ["Junfeng Fan", "Oscar Reparaz", "Vladimir Rozic", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2463209.2488752", "dac", 2013]], "Vladimir Rozic": [["Low-energy encryption for medical devices: security adds an extra design dimension", ["Junfeng Fan", "Oscar Reparaz", "Vladimir Rozic", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2463209.2488752", "dac", 2013]], "Ingrid Verbauwhede": [["Low-energy encryption for medical devices: security adds an extra design dimension", ["Junfeng Fan", "Oscar Reparaz", "Vladimir Rozic", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2463209.2488752", "dac", 2013]], "Abbas Rahimi": [["Aging-aware compiler-directed VLIW assignment for GPGPU architectures", ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "https://doi.org/10.1145/2463209.2488754", "dac", 2013]], "Rajesh K. Gupta": [["Aging-aware compiler-directed VLIW assignment for GPGPU architectures", ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "https://doi.org/10.1145/2463209.2488754", "dac", 2013]], "Semeen Rehman": [["Exploiting program-level masking and error propagation for constrained reliability optimization", ["Muhammad Shafique", "Semeen Rehman", "Pau Vilimelis Aceituno", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488755", "dac", 2013], ["RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors", ["Tuo Li", "Muhammad Shafique", "Jude Angelo Ambrose", "Semeen Rehman", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488809", "dac", 2013]], "Pau Vilimelis Aceituno": [["Exploiting program-level masking and error propagation for constrained reliability optimization", ["Muhammad Shafique", "Semeen Rehman", "Pau Vilimelis Aceituno", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488755", "dac", 2013]], "Mahdi Hamzeh": [["REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs)", ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2463209.2488756", "dac", 2013]], "Aviral Shrivastava": [["REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs)", ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2463209.2488756", "dac", 2013], ["SSDM: smart stack data management for software managed multicores (SMMs)", ["Jing Lu", "Ke Bai", "Aviral Shrivastava"], "https://doi.org/10.1145/2463209.2488918", "dac", 2013]], "Sarma B. K. Vrudhula": [["REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs)", ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2463209.2488756", "dac", 2013]], "Dajiang Liu": [["Polyhedral model based mapping optimization of loop nests for CGRAs", ["Dajiang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2463209.2488757", "dac", 2013]], "Shouyi Yin": [["Polyhedral model based mapping optimization of loop nests for CGRAs", ["Dajiang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2463209.2488757", "dac", 2013]], "Leibo Liu": [["Polyhedral model based mapping optimization of loop nests for CGRAs", ["Dajiang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2463209.2488757", "dac", 2013]], "Shaojun Wei": [["Polyhedral model based mapping optimization of loop nests for CGRAs", ["Dajiang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2463209.2488757", "dac", 2013]], "Lingamneni Avinash": [["Improving energy gains of inexact DSP hardware through reciprocative error compensation", ["Lingamneni Avinash", "Arindam Basu", "Christian C. Enz", "Krishna V. Palem", "Christian Piguet"], "https://doi.org/10.1145/2463209.2488759", "dac", 2013]], "Arindam Basu": [["Improving energy gains of inexact DSP hardware through reciprocative error compensation", ["Lingamneni Avinash", "Arindam Basu", "Christian C. Enz", "Krishna V. Palem", "Christian Piguet"], "https://doi.org/10.1145/2463209.2488759", "dac", 2013]], "Christian C. Enz": [["Improving energy gains of inexact DSP hardware through reciprocative error compensation", ["Lingamneni Avinash", "Arindam Basu", "Christian C. Enz", "Krishna V. Palem", "Christian Piguet"], "https://doi.org/10.1145/2463209.2488759", "dac", 2013]], "Krishna V. Palem": [["Improving energy gains of inexact DSP hardware through reciprocative error compensation", ["Lingamneni Avinash", "Arindam Basu", "Christian C. Enz", "Krishna V. Palem", "Christian Piguet"], "https://doi.org/10.1145/2463209.2488759", "dac", 2013]], "Christian Piguet": [["Improving energy gains of inexact DSP hardware through reciprocative error compensation", ["Lingamneni Avinash", "Arindam Basu", "Christian C. Enz", "Krishna V. Palem", "Christian Piguet"], "https://doi.org/10.1145/2463209.2488759", "dac", 2013]], "Harry Wagstaff": [["Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description", ["Harry Wagstaff", "Miles Gould", "Bjorn Franke", "Nigel P. Topham"], "https://doi.org/10.1145/2463209.2488760", "dac", 2013]], "Miles Gould": [["Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description", ["Harry Wagstaff", "Miles Gould", "Bjorn Franke", "Nigel P. Topham"], "https://doi.org/10.1145/2463209.2488760", "dac", 2013]], "Bjorn Franke": [["Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description", ["Harry Wagstaff", "Miles Gould", "Bjorn Franke", "Nigel P. Topham"], "https://doi.org/10.1145/2463209.2488760", "dac", 2013]], "Nigel P. Topham": [["Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description", ["Harry Wagstaff", "Miles Gould", "Bjorn Franke", "Nigel P. Topham"], "https://doi.org/10.1145/2463209.2488760", "dac", 2013]], "Su Myat Min": [["XDRA: exploration and optimization of last-level cache for energy reduction in DDR DRAMs", ["Su Myat Min", "Haris Javaid", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488761", "dac", 2013]], "Haris Javaid": [["XDRA: exploration and optimization of last-level cache for energy reduction in DDR DRAMs", ["Su Myat Min", "Haris Javaid", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488761", "dac", 2013]], "Sri Parameswaran": [["XDRA: exploration and optimization of last-level cache for energy reduction in DDR DRAMs", ["Su Myat Min", "Haris Javaid", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488761", "dac", 2013], ["RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors", ["Tuo Li", "Muhammad Shafique", "Jude Angelo Ambrose", "Semeen Rehman", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488809", "dac", 2013], ["Reconfigurable pipelined coprocessor for multi-mode communication transmission", ["Liang Tang", "Jude Angelo Ambrose", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488899", "dac", 2013]], "Karthik Chandrasekar": [["Towards variation-aware system-level power estimation of DRAMs: an empirical approach", ["Karthik Chandrasekar", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "https://doi.org/10.1145/2463209.2488762", "dac", 2013]], "Christian Weis": [["Towards variation-aware system-level power estimation of DRAMs: an empirical approach", ["Karthik Chandrasekar", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "https://doi.org/10.1145/2463209.2488762", "dac", 2013]], "Benny Akesson": [["Towards variation-aware system-level power estimation of DRAMs: an empirical approach", ["Karthik Chandrasekar", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "https://doi.org/10.1145/2463209.2488762", "dac", 2013]], "Norbert Wehn": [["Towards variation-aware system-level power estimation of DRAMs: an empirical approach", ["Karthik Chandrasekar", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "https://doi.org/10.1145/2463209.2488762", "dac", 2013], ["Reliable on-chip systems in the nano-era: lessons learnt and future trends", ["Jorg Henkel", "Lars Bauer", "Nikil D. Dutt", "Puneet Gupta", "Sani R. Nassif", "Muhammad Shafique", "Mehdi Baradaran Tahoori", "Norbert Wehn"], "https://doi.org/10.1145/2463209.2488857", "dac", 2013]], "Kees Goossens": [["Towards variation-aware system-level power estimation of DRAMs: an empirical approach", ["Karthik Chandrasekar", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "https://doi.org/10.1145/2463209.2488762", "dac", 2013]], "Arindam Mallik": [["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", "dac", 2013]], "Paul Zuber": [["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", "dac", 2013]], "Tsung-Te Liu": [["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", "dac", 2013]], "Bharani Chava": [["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", "dac", 2013]], "Bhavana Ballal": [["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", "dac", 2013]], "Pablo Royer Del Bario": [["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", "dac", 2013]], "Rogier Baert": [["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", "dac", 2013]], "Kris Croes": [["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", "dac", 2013]], "Julien Ryckaert": [["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", "dac", 2013]], "Mustafa Badaroglu": [["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", "dac", 2013]], "Abdelkarim Mercha": [["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", "dac", 2013]], "Diederik Verkest": [["TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes", ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "https://doi.org/10.1145/2463209.2488764", "dac", 2013]], "Shao-Yun Fang": [["Stitch-aware routing for multiple e-beam lithography", ["Shao-Yun Fang", "Iou-Jen Liu", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488765", "dac", 2013]], "Iou-Jen Liu": [["Stitch-aware routing for multiple e-beam lithography", ["Shao-Yun Fang", "Iou-Jen Liu", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488765", "dac", 2013]], "Nitin Salodkar": [["Automatic design rule correction in presence of multiple grids and track patterns", ["Nitin Salodkar", "Subramanian Rajagopalan", "Sambuddha Bhattacharya", "Shabbir H. Batterywala"], "https://doi.org/10.1145/2463209.2488766", "dac", 2013]], "Subramanian Rajagopalan": [["Automatic design rule correction in presence of multiple grids and track patterns", ["Nitin Salodkar", "Subramanian Rajagopalan", "Sambuddha Bhattacharya", "Shabbir H. Batterywala"], "https://doi.org/10.1145/2463209.2488766", "dac", 2013]], "Sambuddha Bhattacharya": [["Automatic design rule correction in presence of multiple grids and track patterns", ["Nitin Salodkar", "Subramanian Rajagopalan", "Sambuddha Bhattacharya", "Shabbir H. Batterywala"], "https://doi.org/10.1145/2463209.2488766", "dac", 2013]], "Shabbir H. Batterywala": [["Automatic design rule correction in presence of multiple grids and track patterns", ["Nitin Salodkar", "Subramanian Rajagopalan", "Sambuddha Bhattacharya", "Shabbir H. Batterywala"], "https://doi.org/10.1145/2463209.2488766", "dac", 2013]], "Yuan-Kai Ho": [["Multiple chip planning for chip-interposer codesign", ["Yuan-Kai Ho", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488767", "dac", 2013]], "Kuan-Yu Liao": [["GPU-based n-detect transition fault ATPG", ["Kuan-Yu Liao", "Sheng-Chang Hsu", "James Chien-Mo Li"], "https://doi.org/10.1145/2463209.2488769", "dac", 2013]], "Sheng-Chang Hsu": [["GPU-based n-detect transition fault ATPG", ["Kuan-Yu Liao", "Sheng-Chang Hsu", "James Chien-Mo Li"], "https://doi.org/10.1145/2463209.2488769", "dac", 2013]], "James Chien-Mo Li": [["GPU-based n-detect transition fault ATPG", ["Kuan-Yu Liao", "Sheng-Chang Hsu", "James Chien-Mo Li"], "https://doi.org/10.1145/2463209.2488769", "dac", 2013]], "Li Lei": [["Post-silicon conformance checking with virtual prototypes", ["Li Lei", "Fei Xie", "Kai Cong"], "https://doi.org/10.1145/2463209.2488770", "dac", 2013]], "Fei Xie": [["Post-silicon conformance checking with virtual prototypes", ["Li Lei", "Fei Xie", "Kai Cong"], "https://doi.org/10.1145/2463209.2488770", "dac", 2013], ["Handling design and implementation optimizations in equivalence checking for behavioral synthesis", ["Zhenkun Yang", "Sandip Ray", "Kecheng Hao", "Fei Xie"], "https://doi.org/10.1145/2463209.2488878", "dac", 2013]], "Kai Cong": [["Post-silicon conformance checking with virtual prototypes", ["Li Lei", "Fei Xie", "Kai Cong"], "https://doi.org/10.1145/2463209.2488770", "dac", 2013]], "Feng Yuan": [["On testing timing-speculative circuits", ["Feng Yuan", "Yannan Liu", "Wen-Ben Jone", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488771", "dac", 2013], ["VeriTrust: verification for hardware trust", ["Jie Zhang", "Feng Yuan", "Lingxiao Wei", "Zelong Sun", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488808", "dac", 2013], ["Post-placement voltage island generation for timing-speculative circuits", ["Rong Ye", "Feng Yuan", "Zelong Sun", "Wen-Ben Jone", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488872", "dac", 2013], ["InTimeFix: a low-cost and scalable technique for in-situ timing error masking in logic circuits", ["Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488959", "dac", 2013]], "Yannan Liu": [["On testing timing-speculative circuits", ["Feng Yuan", "Yannan Liu", "Wen-Ben Jone", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488771", "dac", 2013]], "Wen-Ben Jone": [["On testing timing-speculative circuits", ["Feng Yuan", "Yannan Liu", "Wen-Ben Jone", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488771", "dac", 2013], ["Post-placement voltage island generation for timing-speculative circuits", ["Rong Ye", "Feng Yuan", "Zelong Sun", "Wen-Ben Jone", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488872", "dac", 2013]], "Qiang Xu": [["On testing timing-speculative circuits", ["Feng Yuan", "Yannan Liu", "Wen-Ben Jone", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488771", "dac", 2013], ["VeriTrust: verification for hardware trust", ["Jie Zhang", "Feng Yuan", "Lingxiao Wei", "Zelong Sun", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488808", "dac", 2013], ["On effective and efficient in-field TSV repair for stacked 3D ICs", ["Li Jiang", "Fangming Ye", "Qiang Xu", "Krishnendu Chakrabarty", "Bill Eklow"], "https://doi.org/10.1145/2463209.2488824", "dac", 2013], ["Post-placement voltage island generation for timing-speculative circuits", ["Rong Ye", "Feng Yuan", "Zelong Sun", "Wen-Ben Jone", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488872", "dac", 2013], ["InTimeFix: a low-cost and scalable technique for in-situ timing error masking in logic circuits", ["Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488959", "dac", 2013]], "Subhadip Kundu": [["An ATE assisted DFD technique for volume diagnosis of scan chains", ["Subhadip Kundu", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"], "https://doi.org/10.1145/2463209.2488772", "dac", 2013]], "Santanu Chattopadhyay": [["An ATE assisted DFD technique for volume diagnosis of scan chains", ["Subhadip Kundu", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"], "https://doi.org/10.1145/2463209.2488772", "dac", 2013]], "Indranil Sengupta": [["An ATE assisted DFD technique for volume diagnosis of scan chains", ["Subhadip Kundu", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"], "https://doi.org/10.1145/2463209.2488772", "dac", 2013]], "Rohit Kapur": [["An ATE assisted DFD technique for volume diagnosis of scan chains", ["Subhadip Kundu", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"], "https://doi.org/10.1145/2463209.2488772", "dac", 2013]], "Asen Asenov": [["Predicting future technology performance", ["Asen Asenov", "Craig Alexander", "Craig Riddet", "Ewan Towie"], "https://doi.org/10.1145/2463209.2488774", "dac", 2013]], "Craig Alexander": [["Predicting future technology performance", ["Asen Asenov", "Craig Alexander", "Craig Riddet", "Ewan Towie"], "https://doi.org/10.1145/2463209.2488774", "dac", 2013]], "Craig Riddet": [["Predicting future technology performance", ["Asen Asenov", "Craig Alexander", "Craig Riddet", "Ewan Towie"], "https://doi.org/10.1145/2463209.2488774", "dac", 2013]], "Ewan Towie": [["Predicting future technology performance", ["Asen Asenov", "Craig Alexander", "Craig Riddet", "Ewan Towie"], "https://doi.org/10.1145/2463209.2488774", "dac", 2013]], "Veit Kleeberger": [["Predicting future product performance: modeling and evaluation of standard cells in FinFET technologies", ["Veit Kleeberger", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/2463209.2488775", "dac", 2013]], "Helmut E. Graeb": [["Predicting future product performance: modeling and evaluation of standard cells in FinFET technologies", ["Veit Kleeberger", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/2463209.2488775", "dac", 2013]], "Ulf Schlichtmann": [["Predicting future product performance: modeling and evaluation of standard cells in FinFET technologies", ["Veit Kleeberger", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/2463209.2488775", "dac", 2013], ["Reliability challenges for electric vehicles: from devices to architecture and systems software", ["Georg Georgakos", "Ulf Schlichtmann", "Reinhard Schneider", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488855", "dac", 2013]], "Andrew B. Kahng": [["The ITRS design technology and system drivers roadmap: process and status", ["Andrew B. Kahng"], "https://doi.org/10.1145/2463209.2488776", "dac", 2013], ["Smart non-default routing for clock power reduction", ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee"], "https://doi.org/10.1145/2463209.2488846", "dac", 2013]], "Ahmed Abousamra": [["Proactive circuit allocation in multiplane NoCs", ["Ahmed Abousamra", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1145/2463209.2488778", "dac", 2013]], "Alex K. Jones": [["Proactive circuit allocation in multiplane NoCs", ["Ahmed Abousamra", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1145/2463209.2488778", "dac", 2013]], "Rami G. Melhem": [["Proactive circuit allocation in multiplane NoCs", ["Ahmed Abousamra", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1145/2463209.2488778", "dac", 2013]], "Asit K. Mishra": [["A heterogeneous multiple network-on-chip design: an application-aware approach", ["Asit K. Mishra", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1145/2463209.2488779", "dac", 2013]], "Onur Mutlu": [["A heterogeneous multiple network-on-chip design: an application-aware approach", ["Asit K. Mishra", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1145/2463209.2488779", "dac", 2013]], "Chita R. Das": [["A heterogeneous multiple network-on-chip design: an application-aware approach", ["Asit K. Mishra", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1145/2463209.2488779", "dac", 2013]], "Jia Zhan": [["Designing energy-efficient NoC for real-time embedded systems through slack optimization", ["Jia Zhan", "Nikolay Stoimenov", "Jin Ouyang", "Lothar Thiele", "Vijaykrishnan Narayanan", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488780", "dac", 2013]], "Nikolay Stoimenov": [["Designing energy-efficient NoC for real-time embedded systems through slack optimization", ["Jia Zhan", "Nikolay Stoimenov", "Jin Ouyang", "Lothar Thiele", "Vijaykrishnan Narayanan", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488780", "dac", 2013], ["Distributed stable states for process networks: algorithm, analysis, and experiments on intel SCC", ["Devendra Rai", "Lars Schor", "Nikolay Stoimenov", "Lothar Thiele"], "https://doi.org/10.1145/2463209.2488941", "dac", 2013]], "Jin Ouyang": [["Designing energy-efficient NoC for real-time embedded systems through slack optimization", ["Jia Zhan", "Nikolay Stoimenov", "Jin Ouyang", "Lothar Thiele", "Vijaykrishnan Narayanan", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488780", "dac", 2013]], "Lothar Thiele": [["Designing energy-efficient NoC for real-time embedded systems through slack optimization", ["Jia Zhan", "Nikolay Stoimenov", "Jin Ouyang", "Lothar Thiele", "Vijaykrishnan Narayanan", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488780", "dac", 2013], ["Distributed stable states for process networks: algorithm, analysis, and experiments on intel SCC", ["Devendra Rai", "Lars Schor", "Nikolay Stoimenov", "Lothar Thiele"], "https://doi.org/10.1145/2463209.2488941", "dac", 2013]], "Vijaykrishnan Narayanan": [["Designing energy-efficient NoC for real-time embedded systems through slack optimization", ["Jia Zhan", "Nikolay Stoimenov", "Jin Ouyang", "Lothar Thiele", "Vijaykrishnan Narayanan", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488780", "dac", 2013]], "Yuan Xie": [["Designing energy-efficient NoC for real-time embedded systems through slack optimization", ["Jia Zhan", "Nikolay Stoimenov", "Jin Ouyang", "Lothar Thiele", "Vijaykrishnan Narayanan", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488780", "dac", 2013], ["Understanding the trade-offs in multi-level cell ReRAM memory design", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488867", "dac", 2013]], "Hang Lu": [["RISO: relaxed network-on-chip isolation for cloud processors", ["Hang Lu", "Guihai Yan", "Yinhe Han", "Binzhang Fu", "Xiaowei Li"], "https://doi.org/10.1145/2463209.2488781", "dac", 2013]], "Guihai Yan": [["RISO: relaxed network-on-chip isolation for cloud processors", ["Hang Lu", "Guihai Yan", "Yinhe Han", "Binzhang Fu", "Xiaowei Li"], "https://doi.org/10.1145/2463209.2488781", "dac", 2013]], "Yinhe Han": [["RISO: relaxed network-on-chip isolation for cloud processors", ["Hang Lu", "Guihai Yan", "Yinhe Han", "Binzhang Fu", "Xiaowei Li"], "https://doi.org/10.1145/2463209.2488781", "dac", 2013]], "Binzhang Fu": [["RISO: relaxed network-on-chip isolation for cloud processors", ["Hang Lu", "Guihai Yan", "Yinhe Han", "Binzhang Fu", "Xiaowei Li"], "https://doi.org/10.1145/2463209.2488781", "dac", 2013]], "Xiaowei Li": [["RISO: relaxed network-on-chip isolation for cloud processors", ["Hang Lu", "Guihai Yan", "Yinhe Han", "Binzhang Fu", "Xiaowei Li"], "https://doi.org/10.1145/2463209.2488781", "dac", 2013]], "Mohammad Fattah": [["Smart hill climbing for agile dynamic mapping in many-core systems", ["Mohammad Fattah", "Masoud Daneshtalab", "Pasi Liljeberg", "Juha Plosila"], "https://doi.org/10.1145/2463209.2488782", "dac", 2013]], "Masoud Daneshtalab": [["Smart hill climbing for agile dynamic mapping in many-core systems", ["Mohammad Fattah", "Masoud Daneshtalab", "Pasi Liljeberg", "Juha Plosila"], "https://doi.org/10.1145/2463209.2488782", "dac", 2013]], "Pasi Liljeberg": [["Smart hill climbing for agile dynamic mapping in many-core systems", ["Mohammad Fattah", "Masoud Daneshtalab", "Pasi Liljeberg", "Juha Plosila"], "https://doi.org/10.1145/2463209.2488782", "dac", 2013]], "Juha Plosila": [["Smart hill climbing for agile dynamic mapping in many-core systems", ["Mohammad Fattah", "Masoud Daneshtalab", "Pasi Liljeberg", "Juha Plosila"], "https://doi.org/10.1145/2463209.2488782", "dac", 2013]], "Dean Michael Ancajas": [["HCI-tolerant NoC router microarchitecture", ["Dean Michael Ancajas", "James McCabe Nickerson", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2463209.2488783", "dac", 2013], ["Efficiently tolerating timing violations in pipelined microprocessors", ["Koushik Chakraborty", "Brennan Cozzens", "Sanghamitra Roy", "Dean Michael Ancajas"], "https://doi.org/10.1145/2463209.2488860", "dac", 2013], ["DMR3D: dynamic memory relocation in 3D multicore systems", ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2463209.2488928", "dac", 2013]], "James McCabe Nickerson": [["HCI-tolerant NoC router microarchitecture", ["Dean Michael Ancajas", "James McCabe Nickerson", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2463209.2488783", "dac", 2013]], "Koushik Chakraborty": [["HCI-tolerant NoC router microarchitecture", ["Dean Michael Ancajas", "James McCabe Nickerson", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2463209.2488783", "dac", 2013], ["Efficiently tolerating timing violations in pipelined microprocessors", ["Koushik Chakraborty", "Brennan Cozzens", "Sanghamitra Roy", "Dean Michael Ancajas"], "https://doi.org/10.1145/2463209.2488860", "dac", 2013], ["DMR3D: dynamic memory relocation in 3D multicore systems", ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2463209.2488928", "dac", 2013]], "Sanghamitra Roy": [["HCI-tolerant NoC router microarchitecture", ["Dean Michael Ancajas", "James McCabe Nickerson", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2463209.2488783", "dac", 2013], ["Efficiently tolerating timing violations in pipelined microprocessors", ["Koushik Chakraborty", "Brennan Cozzens", "Sanghamitra Roy", "Dean Michael Ancajas"], "https://doi.org/10.1145/2463209.2488860", "dac", 2013], ["DMR3D: dynamic memory relocation in 3D multicore systems", ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2463209.2488928", "dac", 2013]], "Alireza Shafaei": [["Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures", ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"], "https://doi.org/10.1145/2463209.2488785", "dac", 2013]], "Mehdi Saeedi": [["Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures", ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"], "https://doi.org/10.1145/2463209.2488785", "dac", 2013]], "Massoud Pedram": [["Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures", ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"], "https://doi.org/10.1145/2463209.2488785", "dac", 2013], ["LEQA: latency estimation for a quantum algorithm mapped to a quantum circuit fabric", ["Mohammad Javad Dousti", "Massoud Pedram"], "https://doi.org/10.1145/2463209.2488786", "dac", 2013]], "Mohammad Javad Dousti": [["LEQA: latency estimation for a quantum algorithm mapped to a quantum circuit fabric", ["Mohammad Javad Dousti", "Massoud Pedram"], "https://doi.org/10.1145/2463209.2488786", "dac", 2013]], "Claudio Angione": [["Pareto epsilon-dominance and identifiable solutions for BioCAD modeling", ["Claudio Angione", "Jole Costanza", "Giovanni Carapezza", "Pietro Lio", "Giuseppe Nicosia"], "https://doi.org/10.1145/2463209.2488787", "dac", 2013]], "Jole Costanza": [["Pareto epsilon-dominance and identifiable solutions for BioCAD modeling", ["Claudio Angione", "Jole Costanza", "Giovanni Carapezza", "Pietro Lio", "Giuseppe Nicosia"], "https://doi.org/10.1145/2463209.2488787", "dac", 2013]], "Giovanni Carapezza": [["Pareto epsilon-dominance and identifiable solutions for BioCAD modeling", ["Claudio Angione", "Jole Costanza", "Giovanni Carapezza", "Pietro Lio", "Giuseppe Nicosia"], "https://doi.org/10.1145/2463209.2488787", "dac", 2013]], "Pietro Lio": [["Pareto epsilon-dominance and identifiable solutions for BioCAD modeling", ["Claudio Angione", "Jole Costanza", "Giovanni Carapezza", "Pietro Lio", "Giuseppe Nicosia"], "https://doi.org/10.1145/2463209.2488787", "dac", 2013]], "Giuseppe Nicosia": [["Pareto epsilon-dominance and identifiable solutions for BioCAD modeling", ["Claudio Angione", "Jole Costanza", "Giovanni Carapezza", "Pietro Lio", "Giuseppe Nicosia"], "https://doi.org/10.1145/2463209.2488787", "dac", 2013]], "Yan Luo": [["Design of cyberphysical digital microfluidic biochips under completion-time uncertainties in fluidic operations", ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "https://doi.org/10.1145/2463209.2488788", "dac", 2013]], "Krishnendu Chakrabarty": [["Design of cyberphysical digital microfluidic biochips under completion-time uncertainties in fluidic operations", ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "https://doi.org/10.1145/2463209.2488788", "dac", 2013], ["On effective and efficient in-field TSV repair for stacked 3D ICs", ["Li Jiang", "Fangming Ye", "Qiang Xu", "Krishnendu Chakrabarty", "Bill Eklow"], "https://doi.org/10.1145/2463209.2488824", "dac", 2013]], "Tsung-Yi Ho": [["Design of cyberphysical digital microfluidic biochips under completion-time uncertainties in fluidic operations", ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "https://doi.org/10.1145/2463209.2488788", "dac", 2013]], "Mona Yousofshahi": [["Gene modification identification under flux capacity uncertainty", ["Mona Yousofshahi", "Michael Orshansky", "Kyongbum Lee", "Soha Hassoun"], "https://doi.org/10.1145/2463209.2488789", "dac", 2013]], "Michael Orshansky": [["Gene modification identification under flux capacity uncertainty", ["Mona Yousofshahi", "Michael Orshansky", "Kyongbum Lee", "Soha Hassoun"], "https://doi.org/10.1145/2463209.2488789", "dac", 2013]], "Kyongbum Lee": [["Gene modification identification under flux capacity uncertainty", ["Mona Yousofshahi", "Michael Orshansky", "Kyongbum Lee", "Soha Hassoun"], "https://doi.org/10.1145/2463209.2488789", "dac", 2013]], "Soha Hassoun": [["Gene modification identification under flux capacity uncertainty", ["Mona Yousofshahi", "Michael Orshansky", "Kyongbum Lee", "Soha Hassoun"], "https://doi.org/10.1145/2463209.2488789", "dac", 2013]], "Daniel T. Grissom": [["A field-programmable pin-constrained digital microfluidic biochip", ["Daniel T. Grissom", "Philip Brisk"], "https://doi.org/10.1145/2463209.2488790", "dac", 2013]], "Philip Brisk": [["A field-programmable pin-constrained digital microfluidic biochip", ["Daniel T. Grissom", "Philip Brisk"], "https://doi.org/10.1145/2463209.2488790", "dac", 2013]], "Luca Gaetano Amaru": [["BDS-MAJ: a BDD-based logic synthesis tool exploiting majority logic decomposition", ["Luca Gaetano Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "https://doi.org/10.1145/2463209.2488792", "dac", 2013], ["Towards structured ASICs using polarity-tunable Si nanowire transistors", ["Pierre-Emmanuel Gaillardon", "Michele De Marchi", "Luca Gaetano Amaru", "Shashikanth Bobba", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2463209.2488886", "dac", 2013]], "Pierre-Emmanuel Gaillardon": [["BDS-MAJ: a BDD-based logic synthesis tool exploiting majority logic decomposition", ["Luca Gaetano Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "https://doi.org/10.1145/2463209.2488792", "dac", 2013], ["Towards structured ASICs using polarity-tunable Si nanowire transistors", ["Pierre-Emmanuel Gaillardon", "Michele De Marchi", "Luca Gaetano Amaru", "Shashikanth Bobba", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2463209.2488886", "dac", 2013]], "Giovanni De Micheli": [["BDS-MAJ: a BDD-based logic synthesis tool exploiting majority logic decomposition", ["Luca Gaetano Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "https://doi.org/10.1145/2463209.2488792", "dac", 2013], ["Towards structured ASICs using polarity-tunable Si nanowire transistors", ["Pierre-Emmanuel Gaillardon", "Michele De Marchi", "Luca Gaetano Amaru", "Shashikanth Bobba", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2463209.2488886", "dac", 2013]], "Subhendu Roy": [["Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures", ["Subhendu Roy", "Mihir R. Choudhury", "Ruchir Puri", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488793", "dac", 2013]], "Mihir R. Choudhury": [["Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures", ["Subhendu Roy", "Mihir R. Choudhury", "Ruchir Puri", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488793", "dac", 2013]], "Ruchir Puri": [["Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures", ["Subhendu Roy", "Mihir R. Choudhury", "Ruchir Puri", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488793", "dac", 2013]], "David Z. Pan": [["Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures", ["Subhendu Roy", "Mihir R. Choudhury", "Ruchir Puri", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488793", "dac", 2013], ["E-BLOW: e-beam lithography overlapping aware stencil planning for MCC system", ["Bei Yu", "Kun Yuan", "Jhih-Rong Gao", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488819", "dac", 2013], ["An accurate semi-analytical framework for full-chip TSV-induced stress modeling", ["Yang Li", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488957", "dac", 2013]], "Kuan-Hua Tu": [["Synthesis of feedback decoders for initialized encoders", ["Kuan-Hua Tu", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2463209.2488794", "dac", 2013]], "Jie-Hong R. Jiang": [["Synthesis of feedback decoders for initialized encoders", ["Kuan-Hua Tu", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2463209.2488794", "dac", 2013]], "Hung-Yi Liu": [["On learning-based methods for design-space exploration with high-level synthesis", ["Hung-Yi Liu", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488795", "dac", 2013], ["A method to abstract RTL IP blocks into C++ code and enable high-level synthesis", ["Nicola Bombieri", "Hung-Yi Liu", "Franco Fummi", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488927", "dac", 2013]], "Luca P. Carloni": [["On learning-based methods for design-space exploration with high-level synthesis", ["Hung-Yi Liu", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488795", "dac", 2013], ["A method to abstract RTL IP blocks into C++ code and enable high-level synthesis", ["Nicola Bombieri", "Hung-Yi Liu", "Franco Fummi", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488927", "dac", 2013], ["netShip: a networked virtual platform for large-scale heterogeneous distributed embedded systems", ["YoungHoon Jung", "Jinhyung Park", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488943", "dac", 2013]], "Mythri Alle": [["Runtime dependency analysis for loop pipelining in high-level synthesis", ["Mythri Alle", "Antoine Morvan", "Steven Derrien"], "https://doi.org/10.1145/2463209.2488796", "dac", 2013]], "Antoine Morvan": [["Runtime dependency analysis for loop pipelining in high-level synthesis", ["Mythri Alle", "Antoine Morvan", "Steven Derrien"], "https://doi.org/10.1145/2463209.2488796", "dac", 2013]], "Steven Derrien": [["Runtime dependency analysis for loop pipelining in high-level synthesis", ["Mythri Alle", "Antoine Morvan", "Steven Derrien"], "https://doi.org/10.1145/2463209.2488796", "dac", 2013]], "Alessandro Antonio Nacci": [["A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices", ["Alessandro Antonio Nacci", "Vincenzo Rana", "Francesco Bruschi", "Donatella Sciuto", "Ivan Beretta", "David Atienza"], "https://doi.org/10.1145/2463209.2488797", "dac", 2013]], "Vincenzo Rana": [["A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices", ["Alessandro Antonio Nacci", "Vincenzo Rana", "Francesco Bruschi", "Donatella Sciuto", "Ivan Beretta", "David Atienza"], "https://doi.org/10.1145/2463209.2488797", "dac", 2013]], "Francesco Bruschi": [["A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices", ["Alessandro Antonio Nacci", "Vincenzo Rana", "Francesco Bruschi", "Donatella Sciuto", "Ivan Beretta", "David Atienza"], "https://doi.org/10.1145/2463209.2488797", "dac", 2013]], "Donatella Sciuto": [["A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices", ["Alessandro Antonio Nacci", "Vincenzo Rana", "Francesco Bruschi", "Donatella Sciuto", "Ivan Beretta", "David Atienza"], "https://doi.org/10.1145/2463209.2488797", "dac", 2013]], "Ivan Beretta": [["A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices", ["Alessandro Antonio Nacci", "Vincenzo Rana", "Francesco Bruschi", "Donatella Sciuto", "Ivan Beretta", "David Atienza"], "https://doi.org/10.1145/2463209.2488797", "dac", 2013]], "David Atienza": [["A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices", ["Alessandro Antonio Nacci", "Vincenzo Rana", "Francesco Bruschi", "Donatella Sciuto", "Ivan Beretta", "David Atienza"], "https://doi.org/10.1145/2463209.2488797", "dac", 2013]], "Zhenyu Sun": [["Cross-layer racetrack memory design for ultra high density and low power consumption", ["Zhenyu Sun", "Wenqing Wu", "Hai Helen Li"], "https://doi.org/10.1145/2463209.2488799", "dac", 2013]], "Wenqing Wu": [["Cross-layer racetrack memory design for ultra high density and low power consumption", ["Zhenyu Sun", "Wenqing Wu", "Hai Helen Li"], "https://doi.org/10.1145/2463209.2488799", "dac", 2013]], "Hai Helen Li": [["Cross-layer racetrack memory design for ultra high density and low power consumption", ["Zhenyu Sun", "Wenqing Wu", "Hai Helen Li"], "https://doi.org/10.1145/2463209.2488799", "dac", 2013]], "Vasileios Karakostas": [["Improving the energy efficiency of hardware-assisted watchpoint systems", ["Vasileios Karakostas", "Sasa Tomic", "Osman S. Unsal", "Mario Nemirovsky", "Adrian Cristal"], "https://doi.org/10.1145/2463209.2488800", "dac", 2013]], "Sasa Tomic": [["Improving the energy efficiency of hardware-assisted watchpoint systems", ["Vasileios Karakostas", "Sasa Tomic", "Osman S. Unsal", "Mario Nemirovsky", "Adrian Cristal"], "https://doi.org/10.1145/2463209.2488800", "dac", 2013]], "Osman S. Unsal": [["Improving the energy efficiency of hardware-assisted watchpoint systems", ["Vasileios Karakostas", "Sasa Tomic", "Osman S. Unsal", "Mario Nemirovsky", "Adrian Cristal"], "https://doi.org/10.1145/2463209.2488800", "dac", 2013]], "Mario Nemirovsky": [["Improving the energy efficiency of hardware-assisted watchpoint systems", ["Vasileios Karakostas", "Sasa Tomic", "Osman S. Unsal", "Mario Nemirovsky", "Adrian Cristal"], "https://doi.org/10.1145/2463209.2488800", "dac", 2013]], "Adrian Cristal": [["Improving the energy efficiency of hardware-assisted watchpoint systems", ["Vasileios Karakostas", "Sasa Tomic", "Osman S. Unsal", "Mario Nemirovsky", "Adrian Cristal"], "https://doi.org/10.1145/2463209.2488800", "dac", 2013]], "Naoya Onizawa": [["Low-power area-efficient large-scale IP lookup engine based on binary-weighted clustered networks", ["Naoya Onizawa", "Warren J. Gross"], "https://doi.org/10.1145/2463209.2488801", "dac", 2013]], "Warren J. Gross": [["Low-power area-efficient large-scale IP lookup engine based on binary-weighted clustered networks", ["Naoya Onizawa", "Warren J. Gross"], "https://doi.org/10.1145/2463209.2488801", "dac", 2013]], "Debashis Banerjee": [["Real-time use-aware adaptive MIMO RF receiver systems for energy efficiency under BER constraints", ["Debashis Banerjee", "Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"], "https://doi.org/10.1145/2463209.2488802", "dac", 2013]], "Shyam Kumar Devarakond": [["Real-time use-aware adaptive MIMO RF receiver systems for energy efficiency under BER constraints", ["Debashis Banerjee", "Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"], "https://doi.org/10.1145/2463209.2488802", "dac", 2013]], "Shreyas Sen": [["Real-time use-aware adaptive MIMO RF receiver systems for energy efficiency under BER constraints", ["Debashis Banerjee", "Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"], "https://doi.org/10.1145/2463209.2488802", "dac", 2013]], "Abhijit Chatterjee": [["Real-time use-aware adaptive MIMO RF receiver systems for energy efficiency under BER constraints", ["Debashis Banerjee", "Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"], "https://doi.org/10.1145/2463209.2488802", "dac", 2013]], "Yukan Zhang": [["Improving charging efficiency with workload scheduling in energy harvesting embedded systems", ["Yukan Zhang", "Yang Ge", "Qinru Qiu"], "https://doi.org/10.1145/2463209.2488803", "dac", 2013]], "Yang Ge": [["Improving charging efficiency with workload scheduling in energy harvesting embedded systems", ["Yukan Zhang", "Yang Ge", "Qinru Qiu"], "https://doi.org/10.1145/2463209.2488803", "dac", 2013]], "Qinru Qiu": [["Improving charging efficiency with workload scheduling in energy harvesting embedded systems", ["Yukan Zhang", "Yang Ge", "Qinru Qiu"], "https://doi.org/10.1145/2463209.2488803", "dac", 2013]], "Stefan Schurmans": [["Creation of ESL power models for communication architectures using automatic calibration", ["Stefan Schurmans", "Diandian Zhang", "Dominik Auras", "Rainer Leupers", "Gerd Ascheid", "Xiaotao Chen", "Lun Wang"], "https://doi.org/10.1145/2463209.2488804", "dac", 2013]], "Diandian Zhang": [["Creation of ESL power models for communication architectures using automatic calibration", ["Stefan Schurmans", "Diandian Zhang", "Dominik Auras", "Rainer Leupers", "Gerd Ascheid", "Xiaotao Chen", "Lun Wang"], "https://doi.org/10.1145/2463209.2488804", "dac", 2013]], "Dominik Auras": [["Creation of ESL power models for communication architectures using automatic calibration", ["Stefan Schurmans", "Diandian Zhang", "Dominik Auras", "Rainer Leupers", "Gerd Ascheid", "Xiaotao Chen", "Lun Wang"], "https://doi.org/10.1145/2463209.2488804", "dac", 2013]], "Rainer Leupers": [["Creation of ESL power models for communication architectures using automatic calibration", ["Stefan Schurmans", "Diandian Zhang", "Dominik Auras", "Rainer Leupers", "Gerd Ascheid", "Xiaotao Chen", "Lun Wang"], "https://doi.org/10.1145/2463209.2488804", "dac", 2013]], "Gerd Ascheid": [["Creation of ESL power models for communication architectures using automatic calibration", ["Stefan Schurmans", "Diandian Zhang", "Dominik Auras", "Rainer Leupers", "Gerd Ascheid", "Xiaotao Chen", "Lun Wang"], "https://doi.org/10.1145/2463209.2488804", "dac", 2013]], "Xiaotao Chen": [["Creation of ESL power models for communication architectures using automatic calibration", ["Stefan Schurmans", "Diandian Zhang", "Dominik Auras", "Rainer Leupers", "Gerd Ascheid", "Xiaotao Chen", "Lun Wang"], "https://doi.org/10.1145/2463209.2488804", "dac", 2013]], "Lun Wang": [["Creation of ESL power models for communication architectures using automatic calibration", ["Stefan Schurmans", "Diandian Zhang", "Dominik Auras", "Rainer Leupers", "Gerd Ascheid", "Xiaotao Chen", "Lun Wang"], "https://doi.org/10.1145/2463209.2488804", "dac", 2013]], "Raj Chakraborty": [["A transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique", ["Raj Chakraborty", "Charles Lamech", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/2463209.2488806", "dac", 2013]], "Charles Lamech": [["A transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique", ["Raj Chakraborty", "Charles Lamech", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/2463209.2488806", "dac", 2013]], "Dhruva Acharyya": [["A transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique", ["Raj Chakraborty", "Charles Lamech", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/2463209.2488806", "dac", 2013]], "Jim Plusquellic": [["A transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique", ["Raj Chakraborty", "Charles Lamech", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/2463209.2488806", "dac", 2013]], "Yu Zheng": [["RESP: a robust physical unclonable function retrofitted into embedded SRAM array", ["Yu Zheng", "Maryamsadat Hashemian", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488807", "dac", 2013], ["Role of power grid in side channel attack and power-grid-aware secure design", ["Xinmu Wang", "Wen Yueh", "Debapriya Basu Roy", "Seetharam Narasimhan", "Yu Zheng", "Saibal Mukhopadhyay", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488830", "dac", 2013]], "Maryamsadat Hashemian": [["RESP: a robust physical unclonable function retrofitted into embedded SRAM array", ["Yu Zheng", "Maryamsadat Hashemian", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488807", "dac", 2013]], "Swarup Bhunia": [["RESP: a robust physical unclonable function retrofitted into embedded SRAM array", ["Yu Zheng", "Maryamsadat Hashemian", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488807", "dac", 2013], ["Role of power grid in side channel attack and power-grid-aware secure design", ["Xinmu Wang", "Wen Yueh", "Debapriya Basu Roy", "Seetharam Narasimhan", "Yu Zheng", "Saibal Mukhopadhyay", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488830", "dac", 2013]], "Jie Zhang": [["VeriTrust: verification for hardware trust", ["Jie Zhang", "Feng Yuan", "Lingxiao Wei", "Zelong Sun", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488808", "dac", 2013], ["Rapid exploration of processing and design guidelines to overcome carbon nanotube variations", ["Gage Hills", "Jie Zhang", "Charles Mackin", "Max M. Shulaker", "Hai Wei", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488864", "dac", 2013]], "Lingxiao Wei": [["VeriTrust: verification for hardware trust", ["Jie Zhang", "Feng Yuan", "Lingxiao Wei", "Zelong Sun", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488808", "dac", 2013]], "Zelong Sun": [["VeriTrust: verification for hardware trust", ["Jie Zhang", "Feng Yuan", "Lingxiao Wei", "Zelong Sun", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488808", "dac", 2013], ["Post-placement voltage island generation for timing-speculative circuits", ["Rong Ye", "Feng Yuan", "Zelong Sun", "Wen-Ben Jone", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488872", "dac", 2013]], "Tuo Li": [["RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors", ["Tuo Li", "Muhammad Shafique", "Jude Angelo Ambrose", "Semeen Rehman", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488809", "dac", 2013]], "Jude Angelo Ambrose": [["RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors", ["Tuo Li", "Muhammad Shafique", "Jude Angelo Ambrose", "Semeen Rehman", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488809", "dac", 2013], ["Reconfigurable pipelined coprocessor for multi-mode communication transmission", ["Liang Tang", "Jude Angelo Ambrose", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488899", "dac", 2013]], "Aadithya V. Karthik": [["ABCD-L: approximating continuous linear systems using boolean models", ["Aadithya V. Karthik", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2463209.2488811", "dac", 2013]], "Jaijeet S. Roychowdhury": [["ABCD-L: approximating continuous linear systems using boolean models", ["Aadithya V. Karthik", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2463209.2488811", "dac", 2013]], "Fa Wang": [["Bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data", ["Fa Wang", "Wangyang Zhang", "Shupeng Sun", "Xin Li", "Chenjie Gu"], "https://doi.org/10.1145/2463209.2488812", "dac", 2013]], "Wangyang Zhang": [["Bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data", ["Fa Wang", "Wangyang Zhang", "Shupeng Sun", "Xin Li", "Chenjie Gu"], "https://doi.org/10.1145/2463209.2488812", "dac", 2013], ["Automatic clustering of wafer spatial signatures", ["Wangyang Zhang", "Xin Li", "Sharad Saxena", "Andrzej J. Strojwas", "Rob A. Rutenbar"], "https://doi.org/10.1145/2463209.2488821", "dac", 2013]], "Shupeng Sun": [["Bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data", ["Fa Wang", "Wangyang Zhang", "Shupeng Sun", "Xin Li", "Chenjie Gu"], "https://doi.org/10.1145/2463209.2488812", "dac", 2013]], "Xin Li": [["Bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data", ["Fa Wang", "Wangyang Zhang", "Shupeng Sun", "Xin Li", "Chenjie Gu"], "https://doi.org/10.1145/2463209.2488812", "dac", 2013], ["Efficient moment estimation with extremely small sample size via bayesian inference for analog/mixed-signal validation", ["Chenjie Gu", "Eli Chiprout", "Xin Li"], "https://doi.org/10.1145/2463209.2488813", "dac", 2013], ["Automatic clustering of wafer spatial signatures", ["Wangyang Zhang", "Xin Li", "Sharad Saxena", "Andrzej J. Strojwas", "Rob A. Rutenbar"], "https://doi.org/10.1145/2463209.2488821", "dac", 2013]], "Chenjie Gu": [["Bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data", ["Fa Wang", "Wangyang Zhang", "Shupeng Sun", "Xin Li", "Chenjie Gu"], "https://doi.org/10.1145/2463209.2488812", "dac", 2013], ["Efficient moment estimation with extremely small sample size via bayesian inference for analog/mixed-signal validation", ["Chenjie Gu", "Eli Chiprout", "Xin Li"], "https://doi.org/10.1145/2463209.2488813", "dac", 2013]], "Eli Chiprout": [["Efficient moment estimation with extremely small sample size via bayesian inference for analog/mixed-signal validation", ["Chenjie Gu", "Eli Chiprout", "Xin Li"], "https://doi.org/10.1145/2463209.2488813", "dac", 2013]], "Honghuang Lin": [["Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis", ["Honghuang Lin", "Peng Li", "Chris J. Myers"], "https://doi.org/10.1145/2463209.2488814", "dac", 2013]], "Chris J. Myers": [["Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis", ["Honghuang Lin", "Peng Li", "Chris J. Myers"], "https://doi.org/10.1145/2463209.2488814", "dac", 2013]], "Yen-Ting Yu": [["Machine-learning-based hotspot detection using topological classification and critical feature extraction", ["Yen-Ting Yu", "Geng-He Lin", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "https://doi.org/10.1145/2463209.2488816", "dac", 2013]], "Geng-He Lin": [["Machine-learning-based hotspot detection using topological classification and critical feature extraction", ["Yen-Ting Yu", "Geng-He Lin", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "https://doi.org/10.1145/2463209.2488816", "dac", 2013]], "Iris Hui-Ru Jiang": [["Machine-learning-based hotspot detection using topological classification and critical feature extraction", ["Yen-Ting Yu", "Geng-He Lin", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "https://doi.org/10.1145/2463209.2488816", "dac", 2013]], "Charles C. Chiang": [["Machine-learning-based hotspot detection using topological classification and critical feature extraction", ["Yen-Ting Yu", "Geng-He Lin", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "https://doi.org/10.1145/2463209.2488816", "dac", 2013]], "Sheng-Yuan Lin": [["A novel fuzzy matching model for lithography hotspot detection", ["Sheng-Yuan Lin", "Jing-Yi Chen", "Jin-Cheng Li", "Wan-Yu Wen", "Shih-Chieh Chang"], "https://doi.org/10.1145/2463209.2488817", "dac", 2013]], "Jing-Yi Chen": [["A novel fuzzy matching model for lithography hotspot detection", ["Sheng-Yuan Lin", "Jing-Yi Chen", "Jin-Cheng Li", "Wan-Yu Wen", "Shih-Chieh Chang"], "https://doi.org/10.1145/2463209.2488817", "dac", 2013]], "Jin-Cheng Li": [["A novel fuzzy matching model for lithography hotspot detection", ["Sheng-Yuan Lin", "Jing-Yi Chen", "Jin-Cheng Li", "Wan-Yu Wen", "Shih-Chieh Chang"], "https://doi.org/10.1145/2463209.2488817", "dac", 2013]], "Wan-Yu Wen": [["A novel fuzzy matching model for lithography hotspot detection", ["Sheng-Yuan Lin", "Jing-Yi Chen", "Jin-Cheng Li", "Wan-Yu Wen", "Shih-Chieh Chang"], "https://doi.org/10.1145/2463209.2488817", "dac", 2013]], "Shih-Chieh Chang": [["A novel fuzzy matching model for lithography hotspot detection", ["Sheng-Yuan Lin", "Jing-Yi Chen", "Jin-Cheng Li", "Wan-Yu Wen", "Shih-Chieh Chang"], "https://doi.org/10.1145/2463209.2488817", "dac", 2013]], "Jian Kuang": [["An efficient layout decomposition approach for triple patterning lithography", ["Jian Kuang", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2463209.2488818", "dac", 2013], ["Ripple 2.0: high quality routability-driven placement via global router integration", ["Xu He", "Tao Huang", "Wing-Kai Chow", "Jian Kuang", "Ka-Chun Lam", "Wenzan Cai", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2463209.2488922", "dac", 2013]], "Evangeline F. Y. Young": [["An efficient layout decomposition approach for triple patterning lithography", ["Jian Kuang", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2463209.2488818", "dac", 2013], ["Ripple 2.0: high quality routability-driven placement via global router integration", ["Xu He", "Tao Huang", "Wing-Kai Chow", "Jian Kuang", "Ka-Chun Lam", "Wenzan Cai", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2463209.2488922", "dac", 2013]], "Bei Yu": [["E-BLOW: e-beam lithography overlapping aware stencil planning for MCC system", ["Bei Yu", "Kun Yuan", "Jhih-Rong Gao", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488819", "dac", 2013]], "Kun Yuan": [["E-BLOW: e-beam lithography overlapping aware stencil planning for MCC system", ["Bei Yu", "Kun Yuan", "Jhih-Rong Gao", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488819", "dac", 2013]], "Jhih-Rong Gao": [["E-BLOW: e-beam lithography overlapping aware stencil planning for MCC system", ["Bei Yu", "Kun Yuan", "Jhih-Rong Gao", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488819", "dac", 2013]], "Sharad Saxena": [["Automatic clustering of wafer spatial signatures", ["Wangyang Zhang", "Xin Li", "Sharad Saxena", "Andrzej J. Strojwas", "Rob A. Rutenbar"], "https://doi.org/10.1145/2463209.2488821", "dac", 2013]], "Andrzej J. Strojwas": [["Automatic clustering of wafer spatial signatures", ["Wangyang Zhang", "Xin Li", "Sharad Saxena", "Andrzej J. Strojwas", "Rob A. Rutenbar"], "https://doi.org/10.1145/2463209.2488821", "dac", 2013]], "Rob A. Rutenbar": [["Automatic clustering of wafer spatial signatures", ["Wangyang Zhang", "Xin Li", "Sharad Saxena", "Andrzej J. Strojwas", "Rob A. Rutenbar"], "https://doi.org/10.1145/2463209.2488821", "dac", 2013]], "Haralampos-G. D. Stratigopoulos": [["Multidimensional analog test metrics estimation using extreme value theory and statistical blockade", ["Haralampos-G. D. Stratigopoulos", "Pierre Faubet", "Yoann Courant", "Firas Mohamed"], "https://doi.org/10.1145/2463209.2488822", "dac", 2013]], "Pierre Faubet": [["Multidimensional analog test metrics estimation using extreme value theory and statistical blockade", ["Haralampos-G. D. Stratigopoulos", "Pierre Faubet", "Yoann Courant", "Firas Mohamed"], "https://doi.org/10.1145/2463209.2488822", "dac", 2013]], "Yoann Courant": [["Multidimensional analog test metrics estimation using extreme value theory and statistical blockade", ["Haralampos-G. D. Stratigopoulos", "Pierre Faubet", "Yoann Courant", "Firas Mohamed"], "https://doi.org/10.1145/2463209.2488822", "dac", 2013]], "Firas Mohamed": [["Multidimensional analog test metrics estimation using extreme value theory and statistical blockade", ["Haralampos-G. D. Stratigopoulos", "Pierre Faubet", "Yoann Courant", "Firas Mohamed"], "https://doi.org/10.1145/2463209.2488822", "dac", 2013]], "Kapil Dev": [["High-throughput TSV testing and characterization for 3D integration using thermal mapping", ["Kapil Dev", "Gary Woods", "Sherief Reda"], "https://doi.org/10.1145/2463209.2488823", "dac", 2013]], "Gary Woods": [["High-throughput TSV testing and characterization for 3D integration using thermal mapping", ["Kapil Dev", "Gary Woods", "Sherief Reda"], "https://doi.org/10.1145/2463209.2488823", "dac", 2013]], "Sherief Reda": [["High-throughput TSV testing and characterization for 3D integration using thermal mapping", ["Kapil Dev", "Gary Woods", "Sherief Reda"], "https://doi.org/10.1145/2463209.2488823", "dac", 2013], ["Techniques for energy-efficient power budgeting in data centers", ["Xin Zhan", "Sherief Reda"], "https://doi.org/10.1145/2463209.2488951", "dac", 2013]], "Li Jiang": [["On effective and efficient in-field TSV repair for stacked 3D ICs", ["Li Jiang", "Fangming Ye", "Qiang Xu", "Krishnendu Chakrabarty", "Bill Eklow"], "https://doi.org/10.1145/2463209.2488824", "dac", 2013]], "Fangming Ye": [["On effective and efficient in-field TSV repair for stacked 3D ICs", ["Li Jiang", "Fangming Ye", "Qiang Xu", "Krishnendu Chakrabarty", "Bill Eklow"], "https://doi.org/10.1145/2463209.2488824", "dac", 2013]], "Bill Eklow": [["On effective and efficient in-field TSV repair for stacked 3D ICs", ["Li Jiang", "Fangming Ye", "Qiang Xu", "Krishnendu Chakrabarty", "Bill Eklow"], "https://doi.org/10.1145/2463209.2488824", "dac", 2013]], "Jan S. Rellermeyer": [["Cloud platforms and embedded computing: the operating systems of the future", ["Jan S. Rellermeyer", "Seong-Won Lee", "Michael Kistler"], "https://doi.org/10.1145/2463209.2488826", "dac", 2013]], "Seong-Won Lee": [["Cloud platforms and embedded computing: the operating systems of the future", ["Jan S. Rellermeyer", "Seong-Won Lee", "Michael Kistler"], "https://doi.org/10.1145/2463209.2488826", "dac", 2013]], "Michael Kistler": [["Cloud platforms and embedded computing: the operating systems of the future", ["Jan S. Rellermeyer", "Seong-Won Lee", "Michael Kistler"], "https://doi.org/10.1145/2463209.2488826", "dac", 2013]], "Juan A. Colmenares": [["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", "dac", 2013]], "Gage Eads": [["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", "dac", 2013]], "Steven A. Hofmeyr": [["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", "dac", 2013]], "Sarah Bird": [["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", "dac", 2013]], "Miquel Moreto": [["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", "dac", 2013], ["On the convergence of mainstream and mission-critical markets", ["Sylvain Girbal", "Miquel Moreto", "Arnaud Grasset", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla", "Sami Yehia"], "https://doi.org/10.1145/2463209.2488962", "dac", 2013]], "David Chou": [["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", "dac", 2013]], "Brian Gluzman": [["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", "dac", 2013]], "Eric Roman": [["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", "dac", 2013]], "Davide B. Bartolini": [["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", "dac", 2013], ["The autonomic operating system research project: achievements and future directions", ["Davide B. Bartolini", "Riccardo Cattaneo", "Gianluca Durelli", "Martina Maggio", "Marco D. Santambrogio", "Filippo Sironi"], "https://doi.org/10.1145/2463209.2488828", "dac", 2013]], "Nitesh Mor": [["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", "dac", 2013]], "Krste Asanovic": [["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", "dac", 2013]], "John Kubiatowicz": [["Tessellation: refactoring the OS around explicit resource containers with continuous adaptation", ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moreto", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1145/2463209.2488827", "dac", 2013]], "Riccardo Cattaneo": [["The autonomic operating system research project: achievements and future directions", ["Davide B. Bartolini", "Riccardo Cattaneo", "Gianluca Durelli", "Martina Maggio", "Marco D. Santambrogio", "Filippo Sironi"], "https://doi.org/10.1145/2463209.2488828", "dac", 2013]], "Gianluca Durelli": [["The autonomic operating system research project: achievements and future directions", ["Davide B. Bartolini", "Riccardo Cattaneo", "Gianluca Durelli", "Martina Maggio", "Marco D. Santambrogio", "Filippo Sironi"], "https://doi.org/10.1145/2463209.2488828", "dac", 2013]], "Martina Maggio": [["The autonomic operating system research project: achievements and future directions", ["Davide B. Bartolini", "Riccardo Cattaneo", "Gianluca Durelli", "Martina Maggio", "Marco D. Santambrogio", "Filippo Sironi"], "https://doi.org/10.1145/2463209.2488828", "dac", 2013]], "Marco D. Santambrogio": [["The autonomic operating system research project: achievements and future directions", ["Davide B. Bartolini", "Riccardo Cattaneo", "Gianluca Durelli", "Martina Maggio", "Marco D. Santambrogio", "Filippo Sironi"], "https://doi.org/10.1145/2463209.2488828", "dac", 2013]], "Filippo Sironi": [["The autonomic operating system research project: achievements and future directions", ["Davide B. Bartolini", "Riccardo Cattaneo", "Gianluca Durelli", "Martina Maggio", "Marco D. Santambrogio", "Filippo Sironi"], "https://doi.org/10.1145/2463209.2488828", "dac", 2013]], "Xinmu Wang": [["Role of power grid in side channel attack and power-grid-aware secure design", ["Xinmu Wang", "Wen Yueh", "Debapriya Basu Roy", "Seetharam Narasimhan", "Yu Zheng", "Saibal Mukhopadhyay", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488830", "dac", 2013]], "Wen Yueh": [["Role of power grid in side channel attack and power-grid-aware secure design", ["Xinmu Wang", "Wen Yueh", "Debapriya Basu Roy", "Seetharam Narasimhan", "Yu Zheng", "Saibal Mukhopadhyay", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488830", "dac", 2013], ["On the potential of 3D integration of inductive DC-DC converter for high-performance power delivery", ["Sergio Carlo", "Wen Yueh", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/2463209.2488955", "dac", 2013]], "Debapriya Basu Roy": [["Role of power grid in side channel attack and power-grid-aware secure design", ["Xinmu Wang", "Wen Yueh", "Debapriya Basu Roy", "Seetharam Narasimhan", "Yu Zheng", "Saibal Mukhopadhyay", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488830", "dac", 2013]], "Seetharam Narasimhan": [["Role of power grid in side channel attack and power-grid-aware secure design", ["Xinmu Wang", "Wen Yueh", "Debapriya Basu Roy", "Seetharam Narasimhan", "Yu Zheng", "Saibal Mukhopadhyay", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488830", "dac", 2013]], "Saibal Mukhopadhyay": [["Role of power grid in side channel attack and power-grid-aware secure design", ["Xinmu Wang", "Wen Yueh", "Debapriya Basu Roy", "Seetharam Narasimhan", "Yu Zheng", "Saibal Mukhopadhyay", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488830", "dac", 2013], ["Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier", ["Amit Ranjan Trivedi", "Sergio Carlo", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/2463209.2488868", "dac", 2013], ["On the potential of 3D integration of inductive DC-DC converter for high-performance power delivery", ["Sergio Carlo", "Wen Yueh", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/2463209.2488955", "dac", 2013]], "Debdeep Mukhopadhyay": [["Role of power grid in side channel attack and power-grid-aware secure design", ["Xinmu Wang", "Wen Yueh", "Debapriya Basu Roy", "Seetharam Narasimhan", "Yu Zheng", "Saibal Mukhopadhyay", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/2463209.2488830", "dac", 2013]], "Xueyang Wang": [["NumChecker: detecting kernel control-flow modifying rootkits by using hardware performance counters", ["Xueyang Wang", "Ramesh Karri"], "https://doi.org/10.1145/2463209.2488831", "dac", 2013]], "Ramesh Karri": [["NumChecker: detecting kernel control-flow modifying rootkits by using hardware performance counters", ["Xueyang Wang", "Ramesh Karri"], "https://doi.org/10.1145/2463209.2488831", "dac", 2013]], "Harikrishnan Chandrikakutty": [["High-performance hardware monitors to protect network processors from data plane attacks", ["Harikrishnan Chandrikakutty", "Deepak Unnikrishnan", "Russell Tessier", "Tilman Wolf"], "https://doi.org/10.1145/2463209.2488832", "dac", 2013]], "Deepak Unnikrishnan": [["High-performance hardware monitors to protect network processors from data plane attacks", ["Harikrishnan Chandrikakutty", "Deepak Unnikrishnan", "Russell Tessier", "Tilman Wolf"], "https://doi.org/10.1145/2463209.2488832", "dac", 2013]], "Russell Tessier": [["High-performance hardware monitors to protect network processors from data plane attacks", ["Harikrishnan Chandrikakutty", "Deepak Unnikrishnan", "Russell Tessier", "Tilman Wolf"], "https://doi.org/10.1145/2463209.2488832", "dac", 2013]], "Tilman Wolf": [["High-performance hardware monitors to protect network processors from data plane attacks", ["Harikrishnan Chandrikakutty", "Deepak Unnikrishnan", "Russell Tessier", "Tilman Wolf"], "https://doi.org/10.1145/2463209.2488832", "dac", 2013]], "Giovanni Agosta": [["Compiler-based side channel vulnerability analysis and optimized countermeasures application", ["Giovanni Agosta", "Alessandro Barenghi", "Massimo Maggi", "Gerardo Pelosi"], "https://doi.org/10.1145/2463209.2488833", "dac", 2013]], "Alessandro Barenghi": [["Compiler-based side channel vulnerability analysis and optimized countermeasures application", ["Giovanni Agosta", "Alessandro Barenghi", "Massimo Maggi", "Gerardo Pelosi"], "https://doi.org/10.1145/2463209.2488833", "dac", 2013]], "Massimo Maggi": [["Compiler-based side channel vulnerability analysis and optimized countermeasures application", ["Giovanni Agosta", "Alessandro Barenghi", "Massimo Maggi", "Gerardo Pelosi"], "https://doi.org/10.1145/2463209.2488833", "dac", 2013]], "Gerardo Pelosi": [["Compiler-based side channel vulnerability analysis and optimized countermeasures application", ["Giovanni Agosta", "Alessandro Barenghi", "Massimo Maggi", "Gerardo Pelosi"], "https://doi.org/10.1145/2463209.2488833", "dac", 2013]], "Ying Zhang": [["Lighting the dark silicon by exploiting heterogeneity on future processors", ["Ying Zhang", "Lu Peng", "Xin Fu", "Yue Hu"], "https://doi.org/10.1145/2463209.2488835", "dac", 2013]], "Lu Peng": [["Lighting the dark silicon by exploiting heterogeneity on future processors", ["Ying Zhang", "Lu Peng", "Xin Fu", "Yue Hu"], "https://doi.org/10.1145/2463209.2488835", "dac", 2013]], "Xin Fu": [["Lighting the dark silicon by exploiting heterogeneity on future processors", ["Ying Zhang", "Lu Peng", "Xin Fu", "Yue Hu"], "https://doi.org/10.1145/2463209.2488835", "dac", 2013]], "Yue Hu": [["Lighting the dark silicon by exploiting heterogeneity on future processors", ["Ying Zhang", "Lu Peng", "Xin Fu", "Yue Hu"], "https://doi.org/10.1145/2463209.2488835", "dac", 2013]], "Rafael Garibotti": [["Simultaneous multithreading support in embedded distributed memory MPSoCs", ["Rafael Garibotti", "Luciano Ost", "Remi Busseuil", "Mamady kourouma", "Chris Adeniyi-Jones", "Gilles Sassatelli", "Michel Robert"], "https://doi.org/10.1145/2463209.2488836", "dac", 2013]], "Luciano Ost": [["Simultaneous multithreading support in embedded distributed memory MPSoCs", ["Rafael Garibotti", "Luciano Ost", "Remi Busseuil", "Mamady kourouma", "Chris Adeniyi-Jones", "Gilles Sassatelli", "Michel Robert"], "https://doi.org/10.1145/2463209.2488836", "dac", 2013]], "Remi Busseuil": [["Simultaneous multithreading support in embedded distributed memory MPSoCs", ["Rafael Garibotti", "Luciano Ost", "Remi Busseuil", "Mamady kourouma", "Chris Adeniyi-Jones", "Gilles Sassatelli", "Michel Robert"], "https://doi.org/10.1145/2463209.2488836", "dac", 2013]], "Mamady kourouma": [["Simultaneous multithreading support in embedded distributed memory MPSoCs", ["Rafael Garibotti", "Luciano Ost", "Remi Busseuil", "Mamady kourouma", "Chris Adeniyi-Jones", "Gilles Sassatelli", "Michel Robert"], "https://doi.org/10.1145/2463209.2488836", "dac", 2013]], "Chris Adeniyi-Jones": [["Simultaneous multithreading support in embedded distributed memory MPSoCs", ["Rafael Garibotti", "Luciano Ost", "Remi Busseuil", "Mamady kourouma", "Chris Adeniyi-Jones", "Gilles Sassatelli", "Michel Robert"], "https://doi.org/10.1145/2463209.2488836", "dac", 2013]], "Gilles Sassatelli": [["Simultaneous multithreading support in embedded distributed memory MPSoCs", ["Rafael Garibotti", "Luciano Ost", "Remi Busseuil", "Mamady kourouma", "Chris Adeniyi-Jones", "Gilles Sassatelli", "Michel Robert"], "https://doi.org/10.1145/2463209.2488836", "dac", 2013]], "Michel Robert": [["Simultaneous multithreading support in embedded distributed memory MPSoCs", ["Rafael Garibotti", "Luciano Ost", "Remi Busseuil", "Mamady kourouma", "Chris Adeniyi-Jones", "Gilles Sassatelli", "Michel Robert"], "https://doi.org/10.1145/2463209.2488836", "dac", 2013]], "Bojan Maric": [["APPLE: adaptive performance-predictable low-energy caches for reliable hybrid voltage operation", ["Bojan Maric", "Jaume Abella", "Mateo Valero"], "https://doi.org/10.1145/2463209.2488837", "dac", 2013]], "Jaume Abella": [["APPLE: adaptive performance-predictable low-energy caches for reliable hybrid voltage operation", ["Bojan Maric", "Jaume Abella", "Mateo Valero"], "https://doi.org/10.1145/2463209.2488837", "dac", 2013], ["On the convergence of mainstream and mission-critical markets", ["Sylvain Girbal", "Miquel Moreto", "Arnaud Grasset", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla", "Sami Yehia"], "https://doi.org/10.1145/2463209.2488962", "dac", 2013]], "Mateo Valero": [["APPLE: adaptive performance-predictable low-energy caches for reliable hybrid voltage operation", ["Bojan Maric", "Jaume Abella", "Mateo Valero"], "https://doi.org/10.1145/2463209.2488837", "dac", 2013]], "Yuan-Cheng Lee": [["An optimized page translation for mobile virtualization", ["Yuan-Cheng Lee", "Chih-wen Hsueh"], "https://doi.org/10.1145/2463209.2488838", "dac", 2013]], "Chih-wen Hsueh": [["An optimized page translation for mobile virtualization", ["Yuan-Cheng Lee", "Chih-wen Hsueh"], "https://doi.org/10.1145/2463209.2488838", "dac", 2013]], "Zhuo Feng": [["Scalable vectorless power grid current integrity verification", ["Zhuo Feng"], "https://doi.org/10.1145/2463209.2488840", "dac", 2013], ["TinySPICE: a parallel SPICE simulator on GPU for massively repeated small circuit simulations", ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2463209.2488843", "dac", 2013]], "Xuanxing Xiong": [["Constraint abstraction for vectorless power grid verification", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1145/2463209.2488841", "dac", 2013]], "Jia Wang": [["Constraint abstraction for vectorless power grid verification", ["Xuanxing Xiong", "Jia Wang"], "https://doi.org/10.1145/2463209.2488841", "dac", 2013]], "Vivek Mishra": [["The impact of electromigration in copper interconnects on power grid integrity", ["Vivek Mishra", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2463209.2488842", "dac", 2013]], "Sachin S. Sapatnekar": [["The impact of electromigration in copper interconnects on power grid integrity", ["Vivek Mishra", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2463209.2488842", "dac", 2013]], "Lengfei Han": [["TinySPICE: a parallel SPICE simulator on GPU for massively repeated small circuit simulations", ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2463209.2488843", "dac", 2013]], "Xueqian Zhao": [["TinySPICE: a parallel SPICE simulator on GPU for massively repeated small circuit simulations", ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2463209.2488843", "dac", 2013]], "Juyeon Kim": [["An optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem", ["Juyeon Kim", "Deokjin Joo", "Taewhan Kim"], "https://doi.org/10.1145/2463209.2488845", "dac", 2013]], "Deokjin Joo": [["An optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem", ["Juyeon Kim", "Deokjin Joo", "Taewhan Kim"], "https://doi.org/10.1145/2463209.2488845", "dac", 2013]], "Taewhan Kim": [["An optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem", ["Juyeon Kim", "Deokjin Joo", "Taewhan Kim"], "https://doi.org/10.1145/2463209.2488845", "dac", 2013]], "Seokhyeong Kang": [["Smart non-default routing for clock power reduction", ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee"], "https://doi.org/10.1145/2463209.2488846", "dac", 2013]], "Hyein Lee": [["Smart non-default routing for clock power reduction", ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee"], "https://doi.org/10.1145/2463209.2488846", "dac", 2013]], "Wen-Hao Liu": [["Routing congestion estimation with real design constraints", ["Wen-Hao Liu", "Yaoguang Wei", "Cliff C. N. Sze", "Charles J. Alpert", "Zhuo Li", "Yih-Lang Li", "Natarajan Viswanathan"], "https://doi.org/10.1145/2463209.2488847", "dac", 2013], ["Optimization of placement solutions for routability", ["Wen-Hao Liu", "Cheng-Kok Koh", "Yih-Lang Li"], "https://doi.org/10.1145/2463209.2488923", "dac", 2013]], "Yaoguang Wei": [["Routing congestion estimation with real design constraints", ["Wen-Hao Liu", "Yaoguang Wei", "Cliff C. N. Sze", "Charles J. Alpert", "Zhuo Li", "Yih-Lang Li", "Natarajan Viswanathan"], "https://doi.org/10.1145/2463209.2488847", "dac", 2013]], "Cliff C. N. Sze": [["Routing congestion estimation with real design constraints", ["Wen-Hao Liu", "Yaoguang Wei", "Cliff C. N. Sze", "Charles J. Alpert", "Zhuo Li", "Yih-Lang Li", "Natarajan Viswanathan"], "https://doi.org/10.1145/2463209.2488847", "dac", 2013]], "Charles J. Alpert": [["Routing congestion estimation with real design constraints", ["Wen-Hao Liu", "Yaoguang Wei", "Cliff C. N. Sze", "Charles J. Alpert", "Zhuo Li", "Yih-Lang Li", "Natarajan Viswanathan"], "https://doi.org/10.1145/2463209.2488847", "dac", 2013]], "Zhuo Li": [["Routing congestion estimation with real design constraints", ["Wen-Hao Liu", "Yaoguang Wei", "Cliff C. N. Sze", "Charles J. Alpert", "Zhuo Li", "Yih-Lang Li", "Natarajan Viswanathan"], "https://doi.org/10.1145/2463209.2488847", "dac", 2013]], "Yih-Lang Li": [["Routing congestion estimation with real design constraints", ["Wen-Hao Liu", "Yaoguang Wei", "Cliff C. N. Sze", "Charles J. Alpert", "Zhuo Li", "Yih-Lang Li", "Natarajan Viswanathan"], "https://doi.org/10.1145/2463209.2488847", "dac", 2013], ["Optimization of placement solutions for routability", ["Wen-Hao Liu", "Cheng-Kok Koh", "Yih-Lang Li"], "https://doi.org/10.1145/2463209.2488923", "dac", 2013]], "Natarajan Viswanathan": [["Routing congestion estimation with real design constraints", ["Wen-Hao Liu", "Yaoguang Wei", "Cliff C. N. Sze", "Charles J. Alpert", "Zhuo Li", "Yih-Lang Li", "Natarajan Viswanathan"], "https://doi.org/10.1145/2463209.2488847", "dac", 2013]], "Yuelin Du": [["Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography", ["Yuelin Du", "Qiang Ma", "Hua Song", "James Shiely", "Gerard Luk-Pat", "Alexander Miloslavsky", "Martin D. F. Wong"], "https://doi.org/10.1145/2463209.2488848", "dac", 2013]], "Qiang Ma": [["Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography", ["Yuelin Du", "Qiang Ma", "Hua Song", "James Shiely", "Gerard Luk-Pat", "Alexander Miloslavsky", "Martin D. F. Wong"], "https://doi.org/10.1145/2463209.2488848", "dac", 2013]], "Hua Song": [["Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography", ["Yuelin Du", "Qiang Ma", "Hua Song", "James Shiely", "Gerard Luk-Pat", "Alexander Miloslavsky", "Martin D. F. Wong"], "https://doi.org/10.1145/2463209.2488848", "dac", 2013]], "James Shiely": [["Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography", ["Yuelin Du", "Qiang Ma", "Hua Song", "James Shiely", "Gerard Luk-Pat", "Alexander Miloslavsky", "Martin D. F. Wong"], "https://doi.org/10.1145/2463209.2488848", "dac", 2013]], "Gerard Luk-Pat": [["Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography", ["Yuelin Du", "Qiang Ma", "Hua Song", "James Shiely", "Gerard Luk-Pat", "Alexander Miloslavsky", "Martin D. F. Wong"], "https://doi.org/10.1145/2463209.2488848", "dac", 2013]], "Alexander Miloslavsky": [["Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography", ["Yuelin Du", "Qiang Ma", "Hua Song", "James Shiely", "Gerard Luk-Pat", "Alexander Miloslavsky", "Martin D. F. Wong"], "https://doi.org/10.1145/2463209.2488848", "dac", 2013]], "Martin D. F. Wong": [["Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography", ["Yuelin Du", "Qiang Ma", "Hua Song", "James Shiely", "Gerard Luk-Pat", "Alexander Miloslavsky", "Martin D. F. Wong"], "https://doi.org/10.1145/2463209.2488848", "dac", 2013]], "William J. Dally": [["21st century digital design tools", ["William J. Dally", "Chris Malachowsky", "Stephen W. Keckler"], "https://doi.org/10.1145/2463209.2488850", "dac", 2013]], "Chris Malachowsky": [["21st century digital design tools", ["William J. Dally", "Chris Malachowsky", "Stephen W. Keckler"], "https://doi.org/10.1145/2463209.2488850", "dac", 2013]], "Stephen W. Keckler": [["21st century digital design tools", ["William J. Dally", "Chris Malachowsky", "Stephen W. Keckler"], "https://doi.org/10.1145/2463209.2488850", "dac", 2013]], "Martin Lukasiewycz": [["System architecture and software design for electric vehicles", ["Martin Lukasiewycz", "Sebastian Steinhorst", "Sidharta Andalam", "Florian Sagstetter", "Peter Waszecki", "Wanli Chang", "Matthias Kauer", "Philipp Mundhenk", "Shanker Shreejith", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488852", "dac", 2013], ["Model-based development and verification of control software for electric vehicles", ["Dip Goswami", "Martin Lukasiewycz", "Matthias Kauer", "Sebastian Steinhorst", "Alejandro Masrur", "Samarjit Chakraborty", "S. Ramesh"], "https://doi.org/10.1145/2463209.2488853", "dac", 2013], ["Modular system-level architecture for concurrent cell balancing", ["Matthias Kauer", "Swaminathan Naranayaswami", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Lars Hedrich"], "https://doi.org/10.1145/2463209.2488926", "dac", 2013]], "Sebastian Steinhorst": [["System architecture and software design for electric vehicles", ["Martin Lukasiewycz", "Sebastian Steinhorst", "Sidharta Andalam", "Florian Sagstetter", "Peter Waszecki", "Wanli Chang", "Matthias Kauer", "Philipp Mundhenk", "Shanker Shreejith", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488852", "dac", 2013], ["Model-based development and verification of control software for electric vehicles", ["Dip Goswami", "Martin Lukasiewycz", "Matthias Kauer", "Sebastian Steinhorst", "Alejandro Masrur", "Samarjit Chakraborty", "S. Ramesh"], "https://doi.org/10.1145/2463209.2488853", "dac", 2013], ["Modular system-level architecture for concurrent cell balancing", ["Matthias Kauer", "Swaminathan Naranayaswami", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Lars Hedrich"], "https://doi.org/10.1145/2463209.2488926", "dac", 2013]], "Sidharta Andalam": [["System architecture and software design for electric vehicles", ["Martin Lukasiewycz", "Sebastian Steinhorst", "Sidharta Andalam", "Florian Sagstetter", "Peter Waszecki", "Wanli Chang", "Matthias Kauer", "Philipp Mundhenk", "Shanker Shreejith", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488852", "dac", 2013], ["Precise timing analysis for direct-mapped caches", ["Sidharta Andalam", "Alain Girault", "Roopak Sinha", "Partha S. Roop", "Jan Reineke"], "https://doi.org/10.1145/2463209.2488917", "dac", 2013]], "Florian Sagstetter": [["System architecture and software design for electric vehicles", ["Martin Lukasiewycz", "Sebastian Steinhorst", "Sidharta Andalam", "Florian Sagstetter", "Peter Waszecki", "Wanli Chang", "Matthias Kauer", "Philipp Mundhenk", "Shanker Shreejith", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488852", "dac", 2013]], "Peter Waszecki": [["System architecture and software design for electric vehicles", ["Martin Lukasiewycz", "Sebastian Steinhorst", "Sidharta Andalam", "Florian Sagstetter", "Peter Waszecki", "Wanli Chang", "Matthias Kauer", "Philipp Mundhenk", "Shanker Shreejith", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488852", "dac", 2013]], "Wanli Chang": [["System architecture and software design for electric vehicles", ["Martin Lukasiewycz", "Sebastian Steinhorst", "Sidharta Andalam", "Florian Sagstetter", "Peter Waszecki", "Wanli Chang", "Matthias Kauer", "Philipp Mundhenk", "Shanker Shreejith", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488852", "dac", 2013]], "Matthias Kauer": [["System architecture and software design for electric vehicles", ["Martin Lukasiewycz", "Sebastian Steinhorst", "Sidharta Andalam", "Florian Sagstetter", "Peter Waszecki", "Wanli Chang", "Matthias Kauer", "Philipp Mundhenk", "Shanker Shreejith", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488852", "dac", 2013], ["Model-based development and verification of control software for electric vehicles", ["Dip Goswami", "Martin Lukasiewycz", "Matthias Kauer", "Sebastian Steinhorst", "Alejandro Masrur", "Samarjit Chakraborty", "S. Ramesh"], "https://doi.org/10.1145/2463209.2488853", "dac", 2013], ["Modular system-level architecture for concurrent cell balancing", ["Matthias Kauer", "Swaminathan Naranayaswami", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Lars Hedrich"], "https://doi.org/10.1145/2463209.2488926", "dac", 2013]], "Philipp Mundhenk": [["System architecture and software design for electric vehicles", ["Martin Lukasiewycz", "Sebastian Steinhorst", "Sidharta Andalam", "Florian Sagstetter", "Peter Waszecki", "Wanli Chang", "Matthias Kauer", "Philipp Mundhenk", "Shanker Shreejith", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488852", "dac", 2013]], "Shanker Shreejith": [["System architecture and software design for electric vehicles", ["Martin Lukasiewycz", "Sebastian Steinhorst", "Sidharta Andalam", "Florian Sagstetter", "Peter Waszecki", "Wanli Chang", "Matthias Kauer", "Philipp Mundhenk", "Shanker Shreejith", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488852", "dac", 2013]], "Suhaib A. Fahmy": [["System architecture and software design for electric vehicles", ["Martin Lukasiewycz", "Sebastian Steinhorst", "Sidharta Andalam", "Florian Sagstetter", "Peter Waszecki", "Wanli Chang", "Matthias Kauer", "Philipp Mundhenk", "Shanker Shreejith", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488852", "dac", 2013]], "Samarjit Chakraborty": [["System architecture and software design for electric vehicles", ["Martin Lukasiewycz", "Sebastian Steinhorst", "Sidharta Andalam", "Florian Sagstetter", "Peter Waszecki", "Wanli Chang", "Matthias Kauer", "Philipp Mundhenk", "Shanker Shreejith", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488852", "dac", 2013], ["Model-based development and verification of control software for electric vehicles", ["Dip Goswami", "Martin Lukasiewycz", "Matthias Kauer", "Sebastian Steinhorst", "Alejandro Masrur", "Samarjit Chakraborty", "S. Ramesh"], "https://doi.org/10.1145/2463209.2488853", "dac", 2013], ["Reliability challenges for electric vehicles: from devices to architecture and systems software", ["Georg Georgakos", "Ulf Schlichtmann", "Reinhard Schneider", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488855", "dac", 2013], ["Let's put the car in your phone!", ["Martin Geier", "Martin Becker", "Daniel Yunge", "Benedikt Dietrich", "Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488911", "dac", 2013], ["Modular system-level architecture for concurrent cell balancing", ["Matthias Kauer", "Swaminathan Naranayaswami", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Lars Hedrich"], "https://doi.org/10.1145/2463209.2488926", "dac", 2013]], "Dip Goswami": [["Model-based development and verification of control software for electric vehicles", ["Dip Goswami", "Martin Lukasiewycz", "Matthias Kauer", "Sebastian Steinhorst", "Alejandro Masrur", "Samarjit Chakraborty", "S. Ramesh"], "https://doi.org/10.1145/2463209.2488853", "dac", 2013], ["Let's put the car in your phone!", ["Martin Geier", "Martin Becker", "Daniel Yunge", "Benedikt Dietrich", "Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488911", "dac", 2013]], "Alejandro Masrur": [["Model-based development and verification of control software for electric vehicles", ["Dip Goswami", "Martin Lukasiewycz", "Matthias Kauer", "Sebastian Steinhorst", "Alejandro Masrur", "Samarjit Chakraborty", "S. Ramesh"], "https://doi.org/10.1145/2463209.2488853", "dac", 2013]], "S. Ramesh": [["Model-based development and verification of control software for electric vehicles", ["Dip Goswami", "Martin Lukasiewycz", "Matthias Kauer", "Sebastian Steinhorst", "Alejandro Masrur", "Samarjit Chakraborty", "S. Ramesh"], "https://doi.org/10.1145/2463209.2488853", "dac", 2013]], "Sangyoung Park": [["Hybrid energy storage systems and battery management for electric vehicles", ["Sangyoung Park", "Younghyun Kim", "Naehyuck Chang"], "https://doi.org/10.1145/2463209.2488854", "dac", 2013]], "Younghyun Kim": [["Hybrid energy storage systems and battery management for electric vehicles", ["Sangyoung Park", "Younghyun Kim", "Naehyuck Chang"], "https://doi.org/10.1145/2463209.2488854", "dac", 2013]], "Naehyuck Chang": [["Hybrid energy storage systems and battery management for electric vehicles", ["Sangyoung Park", "Younghyun Kim", "Naehyuck Chang"], "https://doi.org/10.1145/2463209.2488854", "dac", 2013]], "Georg Georgakos": [["Reliability challenges for electric vehicles: from devices to architecture and systems software", ["Georg Georgakos", "Ulf Schlichtmann", "Reinhard Schneider", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488855", "dac", 2013]], "Reinhard Schneider": [["Reliability challenges for electric vehicles: from devices to architecture and systems software", ["Georg Georgakos", "Ulf Schlichtmann", "Reinhard Schneider", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488855", "dac", 2013], ["Let's put the car in your phone!", ["Martin Geier", "Martin Becker", "Daniel Yunge", "Benedikt Dietrich", "Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488911", "dac", 2013]], "Lars Bauer": [["Reliable on-chip systems in the nano-era: lessons learnt and future trends", ["Jorg Henkel", "Lars Bauer", "Nikil D. Dutt", "Puneet Gupta", "Sani R. Nassif", "Muhammad Shafique", "Mehdi Baradaran Tahoori", "Norbert Wehn"], "https://doi.org/10.1145/2463209.2488857", "dac", 2013]], "Nikil D. Dutt": [["Reliable on-chip systems in the nano-era: lessons learnt and future trends", ["Jorg Henkel", "Lars Bauer", "Nikil D. Dutt", "Puneet Gupta", "Sani R. Nassif", "Muhammad Shafique", "Mehdi Baradaran Tahoori", "Norbert Wehn"], "https://doi.org/10.1145/2463209.2488857", "dac", 2013], ["VAWOM: temperature and process variation aware wearout management in 3D multicore architecture", ["Hossein Tajik", "Houman Homayoun", "Nikil D. Dutt"], "https://doi.org/10.1145/2463209.2488953", "dac", 2013]], "Puneet Gupta": [["Reliable on-chip systems in the nano-era: lessons learnt and future trends", ["Jorg Henkel", "Lars Bauer", "Nikil D. Dutt", "Puneet Gupta", "Sani R. Nassif", "Muhammad Shafique", "Mehdi Baradaran Tahoori", "Norbert Wehn"], "https://doi.org/10.1145/2463209.2488857", "dac", 2013]], "Sani R. Nassif": [["Reliable on-chip systems in the nano-era: lessons learnt and future trends", ["Jorg Henkel", "Lars Bauer", "Nikil D. Dutt", "Puneet Gupta", "Sani R. Nassif", "Muhammad Shafique", "Mehdi Baradaran Tahoori", "Norbert Wehn"], "https://doi.org/10.1145/2463209.2488857", "dac", 2013]], "Mehdi Baradaran Tahoori": [["Reliable on-chip systems in the nano-era: lessons learnt and future trends", ["Jorg Henkel", "Lars Bauer", "Nikil D. Dutt", "Puneet Gupta", "Sani R. Nassif", "Muhammad Shafique", "Mehdi Baradaran Tahoori", "Norbert Wehn"], "https://doi.org/10.1145/2463209.2488857", "dac", 2013], ["A layout-based approach for multiple event transient analysis", ["Mojtaba Ebrahimi", "Hossein Asadi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2463209.2488858", "dac", 2013]], "Mojtaba Ebrahimi": [["A layout-based approach for multiple event transient analysis", ["Mojtaba Ebrahimi", "Hossein Asadi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2463209.2488858", "dac", 2013]], "Hossein Asadi": [["A layout-based approach for multiple event transient analysis", ["Mojtaba Ebrahimi", "Hossein Asadi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2463209.2488858", "dac", 2013]], "Hyungmin Cho": [["Quantitative evaluation of soft error injection techniques for robust system design", ["Hyungmin Cho", "Shahrzad Mirkhani", "Chen-Yong Cher", "Jacob A. Abraham", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488859", "dac", 2013]], "Shahrzad Mirkhani": [["Quantitative evaluation of soft error injection techniques for robust system design", ["Hyungmin Cho", "Shahrzad Mirkhani", "Chen-Yong Cher", "Jacob A. Abraham", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488859", "dac", 2013]], "Chen-Yong Cher": [["Quantitative evaluation of soft error injection techniques for robust system design", ["Hyungmin Cho", "Shahrzad Mirkhani", "Chen-Yong Cher", "Jacob A. Abraham", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488859", "dac", 2013]], "Jacob A. Abraham": [["Quantitative evaluation of soft error injection techniques for robust system design", ["Hyungmin Cho", "Shahrzad Mirkhani", "Chen-Yong Cher", "Jacob A. Abraham", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488859", "dac", 2013]], "Subhasish Mitra": [["Quantitative evaluation of soft error injection techniques for robust system design", ["Hyungmin Cho", "Shahrzad Mirkhani", "Chen-Yong Cher", "Jacob A. Abraham", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488859", "dac", 2013], ["Rapid exploration of processing and design guidelines to overcome carbon nanotube variations", ["Gage Hills", "Jie Zhang", "Charles Mackin", "Max M. Shulaker", "Hai Wei", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488864", "dac", 2013], ["Sacha: the Stanford carbon nanotube controlled handshaking robot", ["Max M. Shulaker", "Jelle Van Rethy", "Gage Hills", "Hong-Yu Chen", "Georges G. E. Gielen", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488887", "dac", 2013]], "Brennan Cozzens": [["Efficiently tolerating timing violations in pipelined microprocessors", ["Koushik Chakraborty", "Brennan Cozzens", "Sanghamitra Roy", "Dean Michael Ancajas"], "https://doi.org/10.1145/2463209.2488860", "dac", 2013]], "Zhen Wang": [["Hierarchical decoding of double error correcting codes for high speed reliable memories", ["Zhen Wang"], "https://doi.org/10.1145/2463209.2488861", "dac", 2013]], "Young-Joon Lee": [["Power benefit study for ultra-high density transistor-level monolithic 3D ICs", ["Young-Joon Lee", "Daniel B. Limbrick", "Sung Kyu Lim"], "https://doi.org/10.1145/2463209.2488863", "dac", 2013]], "Daniel B. Limbrick": [["Power benefit study for ultra-high density transistor-level monolithic 3D ICs", ["Young-Joon Lee", "Daniel B. Limbrick", "Sung Kyu Lim"], "https://doi.org/10.1145/2463209.2488863", "dac", 2013]], "Sung Kyu Lim": [["Power benefit study for ultra-high density transistor-level monolithic 3D ICs", ["Young-Joon Lee", "Daniel B. Limbrick", "Sung Kyu Lim"], "https://doi.org/10.1145/2463209.2488863", "dac", 2013], ["Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs", ["Taigon Song", "Chang Liu", "Yarui Peng", "Sung Kyu Lim"], "https://doi.org/10.1145/2463209.2488956", "dac", 2013]], "Gage Hills": [["Rapid exploration of processing and design guidelines to overcome carbon nanotube variations", ["Gage Hills", "Jie Zhang", "Charles Mackin", "Max M. Shulaker", "Hai Wei", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488864", "dac", 2013], ["Sacha: the Stanford carbon nanotube controlled handshaking robot", ["Max M. Shulaker", "Jelle Van Rethy", "Gage Hills", "Hong-Yu Chen", "Georges G. E. Gielen", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488887", "dac", 2013]], "Charles Mackin": [["Rapid exploration of processing and design guidelines to overcome carbon nanotube variations", ["Gage Hills", "Jie Zhang", "Charles Mackin", "Max M. Shulaker", "Hai Wei", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488864", "dac", 2013]], "Max M. Shulaker": [["Rapid exploration of processing and design guidelines to overcome carbon nanotube variations", ["Gage Hills", "Jie Zhang", "Charles Mackin", "Max M. Shulaker", "Hai Wei", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488864", "dac", 2013], ["Sacha: the Stanford carbon nanotube controlled handshaking robot", ["Max M. Shulaker", "Jelle Van Rethy", "Gage Hills", "Hong-Yu Chen", "Georges G. E. Gielen", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488887", "dac", 2013]], "Hai Wei": [["Rapid exploration of processing and design guidelines to overcome carbon nanotube variations", ["Gage Hills", "Jie Zhang", "Charles Mackin", "Max M. Shulaker", "Hai Wei", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488864", "dac", 2013]], "H.-S. Philip Wong": [["Rapid exploration of processing and design guidelines to overcome carbon nanotube variations", ["Gage Hills", "Jie Zhang", "Charles Mackin", "Max M. Shulaker", "Hai Wei", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488864", "dac", 2013], ["Sacha: the Stanford carbon nanotube controlled handshaking robot", ["Max M. Shulaker", "Jelle Van Rethy", "Gage Hills", "Hong-Yu Chen", "Georges G. E. Gielen", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488887", "dac", 2013]], "Shiliang Liu": [["Minimum-energy state guided physical design for nanomagnet logic", ["Shiliang Liu", "Gyorgy Csaba", "Xiaobo Sharon Hu", "Edit Varga", "Michael T. Niemier", "Gary H. Bernstein", "Wolfgang Porod"], "https://doi.org/10.1145/2463209.2488865", "dac", 2013]], "Gyorgy Csaba": [["Minimum-energy state guided physical design for nanomagnet logic", ["Shiliang Liu", "Gyorgy Csaba", "Xiaobo Sharon Hu", "Edit Varga", "Michael T. Niemier", "Gary H. Bernstein", "Wolfgang Porod"], "https://doi.org/10.1145/2463209.2488865", "dac", 2013]], "Xiaobo Sharon Hu": [["Minimum-energy state guided physical design for nanomagnet logic", ["Shiliang Liu", "Gyorgy Csaba", "Xiaobo Sharon Hu", "Edit Varga", "Michael T. Niemier", "Gary H. Bernstein", "Wolfgang Porod"], "https://doi.org/10.1145/2463209.2488865", "dac", 2013]], "Edit Varga": [["Minimum-energy state guided physical design for nanomagnet logic", ["Shiliang Liu", "Gyorgy Csaba", "Xiaobo Sharon Hu", "Edit Varga", "Michael T. Niemier", "Gary H. Bernstein", "Wolfgang Porod"], "https://doi.org/10.1145/2463209.2488865", "dac", 2013]], "Michael T. Niemier": [["Minimum-energy state guided physical design for nanomagnet logic", ["Shiliang Liu", "Gyorgy Csaba", "Xiaobo Sharon Hu", "Edit Varga", "Michael T. Niemier", "Gary H. Bernstein", "Wolfgang Porod"], "https://doi.org/10.1145/2463209.2488865", "dac", 2013]], "Gary H. Bernstein": [["Minimum-energy state guided physical design for nanomagnet logic", ["Shiliang Liu", "Gyorgy Csaba", "Xiaobo Sharon Hu", "Edit Varga", "Michael T. Niemier", "Gary H. Bernstein", "Wolfgang Porod"], "https://doi.org/10.1145/2463209.2488865", "dac", 2013]], "Wolfgang Porod": [["Minimum-energy state guided physical design for nanomagnet logic", ["Shiliang Liu", "Gyorgy Csaba", "Xiaobo Sharon Hu", "Edit Varga", "Michael T. Niemier", "Gary H. Bernstein", "Wolfgang Porod"], "https://doi.org/10.1145/2463209.2488865", "dac", 2013]], "Mrigank Sharad": [["Ultra low power associative computing with spin neurons and resistive crossbar memory", ["Mrigank Sharad", "Deliang Fan", "Kaushik Roy"], "https://doi.org/10.1145/2463209.2488866", "dac", 2013]], "Deliang Fan": [["Ultra low power associative computing with spin neurons and resistive crossbar memory", ["Mrigank Sharad", "Deliang Fan", "Kaushik Roy"], "https://doi.org/10.1145/2463209.2488866", "dac", 2013]], "Kaushik Roy": [["Ultra low power associative computing with spin neurons and resistive crossbar memory", ["Mrigank Sharad", "Deliang Fan", "Kaushik Roy"], "https://doi.org/10.1145/2463209.2488866", "dac", 2013], ["Analysis and characterization of inherent application resilience for approximate computing", ["Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2463209.2488873", "dac", 2013]], "Cong Xu": [["Understanding the trade-offs in multi-level cell ReRAM memory design", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488867", "dac", 2013]], "Dimin Niu": [["Understanding the trade-offs in multi-level cell ReRAM memory design", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488867", "dac", 2013]], "Naveen Muralimanohar": [["Understanding the trade-offs in multi-level cell ReRAM memory design", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488867", "dac", 2013]], "Norman P. Jouppi": [["Understanding the trade-offs in multi-level cell ReRAM memory design", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1145/2463209.2488867", "dac", 2013]], "Amit Ranjan Trivedi": [["Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier", ["Amit Ranjan Trivedi", "Sergio Carlo", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/2463209.2488868", "dac", 2013]], "Sergio Carlo": [["Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier", ["Amit Ranjan Trivedi", "Sergio Carlo", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/2463209.2488868", "dac", 2013], ["On the potential of 3D integration of inductive DC-DC converter for high-performance power delivery", ["Sergio Carlo", "Wen Yueh", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/2463209.2488955", "dac", 2013]], "Andrea Calimera": [["Energy-optimal SRAM supply voltage scheduling under lifetime and error constraints", ["Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2463209.2488870", "dac", 2013]], "Enrico Macii": [["Energy-optimal SRAM supply voltage scheduling under lifetime and error constraints", ["Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2463209.2488870", "dac", 2013]], "Massimo Poncino": [["Energy-optimal SRAM supply voltage scheduling under lifetime and error constraints", ["Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2463209.2488870", "dac", 2013]], "Shankar Ganesh Ramasubramanian": [["Relax-and-retime: a methodology for energy-efficient recovery based design", ["Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Adithya Parandhaman", "Anand Raghunathan"], "https://doi.org/10.1145/2463209.2488871", "dac", 2013]], "Swagath Venkataramani": [["Relax-and-retime: a methodology for energy-efficient recovery based design", ["Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Adithya Parandhaman", "Anand Raghunathan"], "https://doi.org/10.1145/2463209.2488871", "dac", 2013]], "Adithya Parandhaman": [["Relax-and-retime: a methodology for energy-efficient recovery based design", ["Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Adithya Parandhaman", "Anand Raghunathan"], "https://doi.org/10.1145/2463209.2488871", "dac", 2013]], "Rong Ye": [["Post-placement voltage island generation for timing-speculative circuits", ["Rong Ye", "Feng Yuan", "Zelong Sun", "Wen-Ben Jone", "Qiang Xu"], "https://doi.org/10.1145/2463209.2488872", "dac", 2013]], "Vinay K. Chippa": [["Analysis and characterization of inherent application resilience for approximate computing", ["Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2463209.2488873", "dac", 2013]], "Srimat T. Chakradhar": [["Analysis and characterization of inherent application resilience for approximate computing", ["Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2463209.2488873", "dac", 2013]], "Xi Chen": [["Dynamic voltage and frequency scaling for shared resources in multicore processor designs", ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "Umit Y. Ogras", "Raid Zuhair Ayoub"], "https://doi.org/10.1145/2463209.2488874", "dac", 2013]], "Zheng Xu": [["Dynamic voltage and frequency scaling for shared resources in multicore processor designs", ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "Umit Y. Ogras", "Raid Zuhair Ayoub"], "https://doi.org/10.1145/2463209.2488874", "dac", 2013]], "Hyungjun Kim": [["Dynamic voltage and frequency scaling for shared resources in multicore processor designs", ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "Umit Y. Ogras", "Raid Zuhair Ayoub"], "https://doi.org/10.1145/2463209.2488874", "dac", 2013]], "Paul V. Gratz": [["Dynamic voltage and frequency scaling for shared resources in multicore processor designs", ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "Umit Y. Ogras", "Raid Zuhair Ayoub"], "https://doi.org/10.1145/2463209.2488874", "dac", 2013]], "Jiang Hu": [["Dynamic voltage and frequency scaling for shared resources in multicore processor designs", ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "Umit Y. Ogras", "Raid Zuhair Ayoub"], "https://doi.org/10.1145/2463209.2488874", "dac", 2013]], "Michael Kishinevsky": [["Dynamic voltage and frequency scaling for shared resources in multicore processor designs", ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "Umit Y. Ogras", "Raid Zuhair Ayoub"], "https://doi.org/10.1145/2463209.2488874", "dac", 2013]], "Umit Y. Ogras": [["Dynamic voltage and frequency scaling for shared resources in multicore processor designs", ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "Umit Y. Ogras", "Raid Zuhair Ayoub"], "https://doi.org/10.1145/2463209.2488874", "dac", 2013]], "Raid Zuhair Ayoub": [["Dynamic voltage and frequency scaling for shared resources in multicore processor designs", ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "Umit Y. Ogras", "Raid Zuhair Ayoub"], "https://doi.org/10.1145/2463209.2488874", "dac", 2013], ["Temperature aware thread block scheduling in GPGPUs", ["Rajib Nath", "Raid Zuhair Ayoub", "Tajana Simunic Rosing"], "https://doi.org/10.1145/2463209.2488952", "dac", 2013]], "Anup Das": [["Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems", ["Amit Kumar Singh", "Anup Das", "Akash Kumar"], "https://doi.org/10.1145/2463209.2488875", "dac", 2013]], "Hoang Minh Le": [["Verifying SystemC using an intermediate verification language and symbolic simulation", ["Hoang Minh Le", "Daniel Grosse", "Vladimir Herdt", "Rolf Drechsler"], "https://doi.org/10.1145/2463209.2488877", "dac", 2013]], "Daniel Grosse": [["Verifying SystemC using an intermediate verification language and symbolic simulation", ["Hoang Minh Le", "Daniel Grosse", "Vladimir Herdt", "Rolf Drechsler"], "https://doi.org/10.1145/2463209.2488877", "dac", 2013]], "Vladimir Herdt": [["Verifying SystemC using an intermediate verification language and symbolic simulation", ["Hoang Minh Le", "Daniel Grosse", "Vladimir Herdt", "Rolf Drechsler"], "https://doi.org/10.1145/2463209.2488877", "dac", 2013]], "Rolf Drechsler": [["Verifying SystemC using an intermediate verification language and symbolic simulation", ["Hoang Minh Le", "Daniel Grosse", "Vladimir Herdt", "Rolf Drechsler"], "https://doi.org/10.1145/2463209.2488877", "dac", 2013]], "Zhenkun Yang": [["Handling design and implementation optimizations in equivalence checking for behavioral synthesis", ["Zhenkun Yang", "Sandip Ray", "Kecheng Hao", "Fei Xie"], "https://doi.org/10.1145/2463209.2488878", "dac", 2013]], "Sandip Ray": [["Handling design and implementation optimizations in equivalence checking for behavioral synthesis", ["Zhenkun Yang", "Sandip Ray", "Kecheng Hao", "Fei Xie"], "https://doi.org/10.1145/2463209.2488878", "dac", 2013]], "Kecheng Hao": [["Handling design and implementation optimizations in equivalence checking for behavioral synthesis", ["Zhenkun Yang", "Sandip Ray", "Kecheng Hao", "Fei Xie"], "https://doi.org/10.1145/2463209.2488878", "dac", 2013]], "Cheng-Yin Wu": [["A counterexample-guided interpolant generation algorithm for SAT-based model checking", ["Cheng-Yin Wu", "Chi-An Wu", "Chien-Yu Lai", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2463209.2488879", "dac", 2013]], "Chi-An Wu": [["A counterexample-guided interpolant generation algorithm for SAT-based model checking", ["Cheng-Yin Wu", "Chi-An Wu", "Chien-Yu Lai", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2463209.2488879", "dac", 2013]], "Chien-Yu Lai": [["A counterexample-guided interpolant generation algorithm for SAT-based model checking", ["Cheng-Yin Wu", "Chi-An Wu", "Chien-Yu Lai", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2463209.2488879", "dac", 2013]], "Chung-Yang Ric Huang": [["A counterexample-guided interpolant generation algorithm for SAT-based model checking", ["Cheng-Yin Wu", "Chi-An Wu", "Chien-Yu Lai", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2463209.2488879", "dac", 2013], ["A robust constraint solving framework for multiple constraint sets in constrained random verification", ["Bo-Han Wu", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2463209.2488880", "dac", 2013]], "Bo-Han Wu": [["A robust constraint solving framework for multiple constraint sets in constrained random verification", ["Bo-Han Wu", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2463209.2488880", "dac", 2013]], "Wen Chen": [["Simulation knowledge extraction and reuse in constrained random processor verification", ["Wen Chen", "Li-C. Wang", "Jay Bhadra", "Magdy S. Abadir"], "https://doi.org/10.1145/2463209.2488881", "dac", 2013]], "Li-C. Wang": [["Simulation knowledge extraction and reuse in constrained random processor verification", ["Wen Chen", "Li-C. Wang", "Jay Bhadra", "Magdy S. Abadir"], "https://doi.org/10.1145/2463209.2488881", "dac", 2013]], "Jay Bhadra": [["Simulation knowledge extraction and reuse in constrained random processor verification", ["Wen Chen", "Li-C. Wang", "Jay Bhadra", "Magdy S. Abadir"], "https://doi.org/10.1145/2463209.2488881", "dac", 2013]], "Magdy S. Abadir": [["Simulation knowledge extraction and reuse in constrained random processor verification", ["Wen Chen", "Li-C. Wang", "Jay Bhadra", "Magdy S. Abadir"], "https://doi.org/10.1145/2463209.2488881", "dac", 2013]], "Adam B. Kinsman": [["Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation", ["Adam B. Kinsman", "Ho Fai Ko", "Nicola Nicolici"], "https://doi.org/10.1145/2463209.2488882", "dac", 2013]], "Ho Fai Ko": [["Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation", ["Adam B. Kinsman", "Ho Fai Ko", "Nicola Nicolici"], "https://doi.org/10.1145/2463209.2488882", "dac", 2013]], "Nicola Nicolici": [["Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation", ["Adam B. Kinsman", "Ho Fai Ko", "Nicola Nicolici"], "https://doi.org/10.1145/2463209.2488882", "dac", 2013]], "J. P. Grossman": [["The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers", ["J. P. Grossman", "Brian Towles", "Joseph A. Bank", "David E. Shaw"], "https://doi.org/10.1145/2463209.2488884", "dac", 2013]], "Brian Towles": [["The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers", ["J. P. Grossman", "Brian Towles", "Joseph A. Bank", "David E. Shaw"], "https://doi.org/10.1145/2463209.2488884", "dac", 2013]], "Joseph A. Bank": [["The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers", ["J. P. Grossman", "Brian Towles", "Joseph A. Bank", "David E. Shaw"], "https://doi.org/10.1145/2463209.2488884", "dac", 2013]], "David E. Shaw": [["The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers", ["J. P. Grossman", "Brian Towles", "Joseph A. Bank", "David E. Shaw"], "https://doi.org/10.1145/2463209.2488884", "dac", 2013]], "Michele De Marchi": [["Towards structured ASICs using polarity-tunable Si nanowire transistors", ["Pierre-Emmanuel Gaillardon", "Michele De Marchi", "Luca Gaetano Amaru", "Shashikanth Bobba", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2463209.2488886", "dac", 2013]], "Shashikanth Bobba": [["Towards structured ASICs using polarity-tunable Si nanowire transistors", ["Pierre-Emmanuel Gaillardon", "Michele De Marchi", "Luca Gaetano Amaru", "Shashikanth Bobba", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2463209.2488886", "dac", 2013]], "Davide Sacchetto": [["Towards structured ASICs using polarity-tunable Si nanowire transistors", ["Pierre-Emmanuel Gaillardon", "Michele De Marchi", "Luca Gaetano Amaru", "Shashikanth Bobba", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2463209.2488886", "dac", 2013]], "Yusuf Leblebici": [["Towards structured ASICs using polarity-tunable Si nanowire transistors", ["Pierre-Emmanuel Gaillardon", "Michele De Marchi", "Luca Gaetano Amaru", "Shashikanth Bobba", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/2463209.2488886", "dac", 2013]], "Jelle Van Rethy": [["Sacha: the Stanford carbon nanotube controlled handshaking robot", ["Max M. Shulaker", "Jelle Van Rethy", "Gage Hills", "Hong-Yu Chen", "Georges G. E. Gielen", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488887", "dac", 2013]], "Hong-Yu Chen": [["Sacha: the Stanford carbon nanotube controlled handshaking robot", ["Max M. Shulaker", "Jelle Van Rethy", "Gage Hills", "Hong-Yu Chen", "Georges G. E. Gielen", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488887", "dac", 2013]], "Georges G. E. Gielen": [["Sacha: the Stanford carbon nanotube controlled handshaking robot", ["Max M. Shulaker", "Jelle Van Rethy", "Gage Hills", "Hong-Yu Chen", "Georges G. E. Gielen", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/2463209.2488887", "dac", 2013]], "Tsuyoshi Sekitani": [["Electrical artificial skin using ultraflexible organic transistor", ["Tsuyoshi Sekitani", "Tomoyuki Yokota", "Makoto Takamiya", "Takayasu Sakurai", "Takao Someya"], "https://doi.org/10.1145/2463209.2488888", "dac", 2013]], "Tomoyuki Yokota": [["Electrical artificial skin using ultraflexible organic transistor", ["Tsuyoshi Sekitani", "Tomoyuki Yokota", "Makoto Takamiya", "Takayasu Sakurai", "Takao Someya"], "https://doi.org/10.1145/2463209.2488888", "dac", 2013]], "Makoto Takamiya": [["Electrical artificial skin using ultraflexible organic transistor", ["Tsuyoshi Sekitani", "Tomoyuki Yokota", "Makoto Takamiya", "Takayasu Sakurai", "Takao Someya"], "https://doi.org/10.1145/2463209.2488888", "dac", 2013]], "Takayasu Sakurai": [["Electrical artificial skin using ultraflexible organic transistor", ["Tsuyoshi Sekitani", "Tomoyuki Yokota", "Makoto Takamiya", "Takayasu Sakurai", "Takao Someya"], "https://doi.org/10.1145/2463209.2488888", "dac", 2013]], "Takao Someya": [["Electrical artificial skin using ultraflexible organic transistor", ["Tsuyoshi Sekitani", "Tomoyuki Yokota", "Makoto Takamiya", "Takayasu Sakurai", "Takao Someya"], "https://doi.org/10.1145/2463209.2488888", "dac", 2013]], "Olivier Goncalves": [["Non-volatile FPGAs based on spintronic devices", ["Olivier Goncalves", "Guillaume Prenat", "Gregory di Pendina", "Bernard Dieny"], "https://doi.org/10.1145/2463209.2488889", "dac", 2013]], "Guillaume Prenat": [["Non-volatile FPGAs based on spintronic devices", ["Olivier Goncalves", "Guillaume Prenat", "Gregory di Pendina", "Bernard Dieny"], "https://doi.org/10.1145/2463209.2488889", "dac", 2013]], "Gregory di Pendina": [["Non-volatile FPGAs based on spintronic devices", ["Olivier Goncalves", "Guillaume Prenat", "Gregory di Pendina", "Bernard Dieny"], "https://doi.org/10.1145/2463209.2488889", "dac", 2013]], "Bernard Dieny": [["Non-volatile FPGAs based on spintronic devices", ["Olivier Goncalves", "Guillaume Prenat", "Gregory di Pendina", "Bernard Dieny"], "https://doi.org/10.1145/2463209.2488889", "dac", 2013]], "Hossein Fariborzi": [["Relays do not leak: CMOS does", ["Hossein Fariborzi", "Fred Chen", "Rhesa Nathanael", "I-Ru Chen", "Louis Hutin", "Rinus Lee", "Tsu-Jae King Liu", "Vladimir Stojanovic"], "https://doi.org/10.1145/2463209.2488890", "dac", 2013]], "Fred Chen": [["Relays do not leak: CMOS does", ["Hossein Fariborzi", "Fred Chen", "Rhesa Nathanael", "I-Ru Chen", "Louis Hutin", "Rinus Lee", "Tsu-Jae King Liu", "Vladimir Stojanovic"], "https://doi.org/10.1145/2463209.2488890", "dac", 2013]], "Rhesa Nathanael": [["Relays do not leak: CMOS does", ["Hossein Fariborzi", "Fred Chen", "Rhesa Nathanael", "I-Ru Chen", "Louis Hutin", "Rinus Lee", "Tsu-Jae King Liu", "Vladimir Stojanovic"], "https://doi.org/10.1145/2463209.2488890", "dac", 2013]], "I-Ru Chen": [["Relays do not leak: CMOS does", ["Hossein Fariborzi", "Fred Chen", "Rhesa Nathanael", "I-Ru Chen", "Louis Hutin", "Rinus Lee", "Tsu-Jae King Liu", "Vladimir Stojanovic"], "https://doi.org/10.1145/2463209.2488890", "dac", 2013]], "Louis Hutin": [["Relays do not leak: CMOS does", ["Hossein Fariborzi", "Fred Chen", "Rhesa Nathanael", "I-Ru Chen", "Louis Hutin", "Rinus Lee", "Tsu-Jae King Liu", "Vladimir Stojanovic"], "https://doi.org/10.1145/2463209.2488890", "dac", 2013]], "Rinus Lee": [["Relays do not leak: CMOS does", ["Hossein Fariborzi", "Fred Chen", "Rhesa Nathanael", "I-Ru Chen", "Louis Hutin", "Rinus Lee", "Tsu-Jae King Liu", "Vladimir Stojanovic"], "https://doi.org/10.1145/2463209.2488890", "dac", 2013]], "Tsu-Jae King Liu": [["Relays do not leak: CMOS does", ["Hossein Fariborzi", "Fred Chen", "Rhesa Nathanael", "I-Ru Chen", "Louis Hutin", "Rinus Lee", "Tsu-Jae King Liu", "Vladimir Stojanovic"], "https://doi.org/10.1145/2463209.2488890", "dac", 2013]], "Vladimir Stojanovic": [["Relays do not leak: CMOS does", ["Hossein Fariborzi", "Fred Chen", "Rhesa Nathanael", "I-Ru Chen", "Louis Hutin", "Rinus Lee", "Tsu-Jae King Liu", "Vladimir Stojanovic"], "https://doi.org/10.1145/2463209.2488890", "dac", 2013]], "Edoardo Charbon": [["Single-photon image sensors", ["Edoardo Charbon", "Francesco Regazzoni"], "https://doi.org/10.1145/2463209.2488891", "dac", 2013]], "Francesco Regazzoni": [["Single-photon image sensors", ["Edoardo Charbon", "Francesco Regazzoni"], "https://doi.org/10.1145/2463209.2488891", "dac", 2013]], "Jinwoo Kim": [["A novel analytical method for worst case response time estimation of distributed embedded systems", ["Jinwoo Kim", "Hyunok Oh", "Junchul Choi", "Hyojin Ha", "Soonhoi Ha"], "https://doi.org/10.1145/2463209.2488893", "dac", 2013]], "Hyunok Oh": [["A novel analytical method for worst case response time estimation of distributed embedded systems", ["Jinwoo Kim", "Hyunok Oh", "Junchul Choi", "Hyojin Ha", "Soonhoi Ha"], "https://doi.org/10.1145/2463209.2488893", "dac", 2013]], "Junchul Choi": [["A novel analytical method for worst case response time estimation of distributed embedded systems", ["Jinwoo Kim", "Hyunok Oh", "Junchul Choi", "Hyojin Ha", "Soonhoi Ha"], "https://doi.org/10.1145/2463209.2488893", "dac", 2013]], "Hyojin Ha": [["A novel analytical method for worst case response time estimation of distributed embedded systems", ["Jinwoo Kim", "Hyunok Oh", "Junchul Choi", "Hyojin Ha", "Soonhoi Ha"], "https://doi.org/10.1145/2463209.2488893", "dac", 2013]], "Soonhoi Ha": [["A novel analytical method for worst case response time estimation of distributed embedded systems", ["Jinwoo Kim", "Hyunok Oh", "Junchul Choi", "Hyojin Ha", "Soonhoi Ha"], "https://doi.org/10.1145/2463209.2488893", "dac", 2013]], "Janmartin Jahn": [["Optimizations for configuring and mapping software pipelines in many core systems", ["Janmartin Jahn", "Santiago Pagani", "Sebastian Kobbe", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488894", "dac", 2013]], "Santiago Pagani": [["Optimizations for configuring and mapping software pipelines in many core systems", ["Janmartin Jahn", "Santiago Pagani", "Sebastian Kobbe", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488894", "dac", 2013]], "Sebastian Kobbe": [["Optimizations for configuring and mapping software pipelines in many core systems", ["Janmartin Jahn", "Santiago Pagani", "Sebastian Kobbe", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488894", "dac", 2013]], "Jian-Jia Chen": [["Optimizations for configuring and mapping software pipelines in many core systems", ["Janmartin Jahn", "Santiago Pagani", "Sebastian Kobbe", "Jian-Jia Chen", "Jorg Henkel"], "https://doi.org/10.1145/2463209.2488894", "dac", 2013]], "Wei Quan": [["A scenario-based run-time task mapping algorithm for MPSoCs", ["Wei Quan", "Andy D. Pimentel"], "https://doi.org/10.1145/2463209.2488895", "dac", 2013]], "Andy D. Pimentel": [["A scenario-based run-time task mapping algorithm for MPSoCs", ["Wei Quan", "Andy D. Pimentel"], "https://doi.org/10.1145/2463209.2488895", "dac", 2013]], "Prashant Agrawal": [["Early exploration for platform architecture instantiation with multi-mode application partitioning", ["Prashant Agrawal", "Praveen Raghavan", "Matthias Hartmann", "Namita Sharma", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/2463209.2488896", "dac", 2013]], "Praveen Raghavan": [["Early exploration for platform architecture instantiation with multi-mode application partitioning", ["Prashant Agrawal", "Praveen Raghavan", "Matthias Hartmann", "Namita Sharma", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/2463209.2488896", "dac", 2013]], "Matthias Hartmann": [["Early exploration for platform architecture instantiation with multi-mode application partitioning", ["Prashant Agrawal", "Praveen Raghavan", "Matthias Hartmann", "Namita Sharma", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/2463209.2488896", "dac", 2013]], "Namita Sharma": [["Early exploration for platform architecture instantiation with multi-mode application partitioning", ["Prashant Agrawal", "Praveen Raghavan", "Matthias Hartmann", "Namita Sharma", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/2463209.2488896", "dac", 2013]], "Liesbet Van der Perre": [["Early exploration for platform architecture instantiation with multi-mode application partitioning", ["Prashant Agrawal", "Praveen Raghavan", "Matthias Hartmann", "Namita Sharma", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/2463209.2488896", "dac", 2013]], "Francky Catthoor": [["Early exploration for platform architecture instantiation with multi-mode application partitioning", ["Prashant Agrawal", "Praveen Raghavan", "Matthias Hartmann", "Namita Sharma", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/2463209.2488896", "dac", 2013]], "Khawar Shahzad": [["CoARX: a coprocessor for ARX-based cryptographic algorithms", ["Khawar Shahzad", "Ayesha Khalid", "Zoltan Endre Rakossy", "Goutam Paul", "Anupam Chattopadhyay"], "https://doi.org/10.1145/2463209.2488898", "dac", 2013]], "Ayesha Khalid": [["CoARX: a coprocessor for ARX-based cryptographic algorithms", ["Khawar Shahzad", "Ayesha Khalid", "Zoltan Endre Rakossy", "Goutam Paul", "Anupam Chattopadhyay"], "https://doi.org/10.1145/2463209.2488898", "dac", 2013]], "Zoltan Endre Rakossy": [["CoARX: a coprocessor for ARX-based cryptographic algorithms", ["Khawar Shahzad", "Ayesha Khalid", "Zoltan Endre Rakossy", "Goutam Paul", "Anupam Chattopadhyay"], "https://doi.org/10.1145/2463209.2488898", "dac", 2013]], "Goutam Paul": [["CoARX: a coprocessor for ARX-based cryptographic algorithms", ["Khawar Shahzad", "Ayesha Khalid", "Zoltan Endre Rakossy", "Goutam Paul", "Anupam Chattopadhyay"], "https://doi.org/10.1145/2463209.2488898", "dac", 2013]], "Anupam Chattopadhyay": [["CoARX: a coprocessor for ARX-based cryptographic algorithms", ["Khawar Shahzad", "Ayesha Khalid", "Zoltan Endre Rakossy", "Goutam Paul", "Anupam Chattopadhyay"], "https://doi.org/10.1145/2463209.2488898", "dac", 2013]], "Liang Tang": [["Reconfigurable pipelined coprocessor for multi-mode communication transmission", ["Liang Tang", "Jude Angelo Ambrose", "Sri Parameswaran"], "https://doi.org/10.1145/2463209.2488899", "dac", 2013]], "Mi Sun Park": [["Accelerators for biologically-inspired attention and recognition", ["Mi Sun Park", "Chuanjun Zhang", "Michael DeBole", "Srinidhi Kestur"], "https://doi.org/10.1145/2463209.2488900", "dac", 2013]], "Chuanjun Zhang": [["Accelerators for biologically-inspired attention and recognition", ["Mi Sun Park", "Chuanjun Zhang", "Michael DeBole", "Srinidhi Kestur"], "https://doi.org/10.1145/2463209.2488900", "dac", 2013]], "Michael DeBole": [["Accelerators for biologically-inspired attention and recognition", ["Mi Sun Park", "Chuanjun Zhang", "Michael DeBole", "Srinidhi Kestur"], "https://doi.org/10.1145/2463209.2488900", "dac", 2013]], "Srinidhi Kestur": [["Accelerators for biologically-inspired attention and recognition", ["Mi Sun Park", "Chuanjun Zhang", "Michael DeBole", "Srinidhi Kestur"], "https://doi.org/10.1145/2463209.2488900", "dac", 2013]], "Armin Alaghi": [["Stochastic circuits for real-time image-processing applications", ["Armin Alaghi", "Cheng Li", "John P. Hayes"], "https://doi.org/10.1145/2463209.2488901", "dac", 2013]], "Cheng Li": [["Stochastic circuits for real-time image-processing applications", ["Armin Alaghi", "Cheng Li", "John P. Hayes"], "https://doi.org/10.1145/2463209.2488901", "dac", 2013]], "John P. Hayes": [["Stochastic circuits for real-time image-processing applications", ["Armin Alaghi", "Cheng Li", "John P. Hayes"], "https://doi.org/10.1145/2463209.2488901", "dac", 2013]], "Ji-Eun Jang": [["An event-driven simulation methodology for integrated switching power supplies in SystemVerilog", ["Ji-Eun Jang", "Myeong-Jae Park", "Jaeha Kim"], "https://doi.org/10.1145/2463209.2488903", "dac", 2013]], "Myeong-Jae Park": [["An event-driven simulation methodology for integrated switching power supplies in SystemVerilog", ["Ji-Eun Jang", "Myeong-Jae Park", "Jaeha Kim"], "https://doi.org/10.1145/2463209.2488903", "dac", 2013]], "Jaeha Kim": [["An event-driven simulation methodology for integrated switching power supplies in SystemVerilog", ["Ji-Eun Jang", "Myeong-Jae Park", "Jaeha Kim"], "https://doi.org/10.1145/2463209.2488903", "dac", 2013]], "G. Peter Fang": [["A new time-stepping method for circuit simulation", ["G. Peter Fang"], "https://doi.org/10.1145/2463209.2488904", "dac", 2013]], "Zuochang Ye": [["Time-domain segmentation based massively parallel simulation for ADCs", ["Zuochang Ye", "Bichen Wu", "Song Han", "Yang Li"], "https://doi.org/10.1145/2463209.2488905", "dac", 2013]], "Bichen Wu": [["Time-domain segmentation based massively parallel simulation for ADCs", ["Zuochang Ye", "Bichen Wu", "Song Han", "Yang Li"], "https://doi.org/10.1145/2463209.2488905", "dac", 2013]], "Song Han": [["Time-domain segmentation based massively parallel simulation for ADCs", ["Zuochang Ye", "Bichen Wu", "Song Han", "Yang Li"], "https://doi.org/10.1145/2463209.2488905", "dac", 2013]], "Yang Li": [["Time-domain segmentation based massively parallel simulation for ADCs", ["Zuochang Ye", "Bichen Wu", "Song Han", "Yang Li"], "https://doi.org/10.1145/2463209.2488905", "dac", 2013], ["An accurate semi-analytical framework for full-chip TSV-induced stress modeling", ["Yang Li", "David Z. Pan"], "https://doi.org/10.1145/2463209.2488957", "dac", 2013]], "Bangda Zhou": [["A direct finite element solver of linear complexity for large-scale 3-D circuit extraction in multiple dielectrics", ["Bangda Zhou", "Haixin Liu", "Dan Jiao"], "https://doi.org/10.1145/2463209.2488906", "dac", 2013]], "Haixin Liu": [["A direct finite element solver of linear complexity for large-scale 3-D circuit extraction in multiple dielectrics", ["Bangda Zhou", "Haixin Liu", "Dan Jiao"], "https://doi.org/10.1145/2463209.2488906", "dac", 2013]], "Dan Jiao": [["A direct finite element solver of linear complexity for large-scale 3-D circuit extraction in multiple dielectrics", ["Bangda Zhou", "Haixin Liu", "Dan Jiao"], "https://doi.org/10.1145/2463209.2488906", "dac", 2013]], "Walid A. Najjar": [["FPGA code accelerators - the compiler perspective", ["Walid A. Najjar", "Jason R. Villarreal"], "https://doi.org/10.1145/2463209.2488908", "dac", 2013]], "Jason R. Villarreal": [["FPGA code accelerators - the compiler perspective", ["Walid A. Najjar", "Jason R. Villarreal"], "https://doi.org/10.1145/2463209.2488908", "dac", 2013]], "Smita Krishnaswamy": [["Can CAD cure cancer?", ["Smita Krishnaswamy", "Bernd Bodenmiller", "Dana Peer"], "https://doi.org/10.1145/2463209.2488910", "dac", 2013]], "Bernd Bodenmiller": [["Can CAD cure cancer?", ["Smita Krishnaswamy", "Bernd Bodenmiller", "Dana Peer"], "https://doi.org/10.1145/2463209.2488910", "dac", 2013]], "Dana Peer": [["Can CAD cure cancer?", ["Smita Krishnaswamy", "Bernd Bodenmiller", "Dana Peer"], "https://doi.org/10.1145/2463209.2488910", "dac", 2013]], "Martin Geier": [["Let's put the car in your phone!", ["Martin Geier", "Martin Becker", "Daniel Yunge", "Benedikt Dietrich", "Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488911", "dac", 2013]], "Martin Becker": [["Let's put the car in your phone!", ["Martin Geier", "Martin Becker", "Daniel Yunge", "Benedikt Dietrich", "Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488911", "dac", 2013]], "Daniel Yunge": [["Let's put the car in your phone!", ["Martin Geier", "Martin Becker", "Daniel Yunge", "Benedikt Dietrich", "Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488911", "dac", 2013]], "Benedikt Dietrich": [["Let's put the car in your phone!", ["Martin Geier", "Martin Becker", "Daniel Yunge", "Benedikt Dietrich", "Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1145/2463209.2488911", "dac", 2013]], "Sheng Wei": [["The undetectable and unprovable hardware trojan horse", ["Sheng Wei", "Miodrag Potkonjak"], "https://doi.org/10.1145/2463209.2488912", "dac", 2013]], "Miodrag Potkonjak": [["The undetectable and unprovable hardware trojan horse", ["Sheng Wei", "Miodrag Potkonjak"], "https://doi.org/10.1145/2463209.2488912", "dac", 2013]], "Swaroop Ghosh": [["Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5watts of power", ["Swaroop Ghosh"], "https://doi.org/10.1145/2463209.2488913", "dac", 2013]], "Emilio Wuerges": [["Reconciling real-time guarantees and energy efficiency through unlocked-cache prefetching", ["Emilio Wuerges", "Romulo Silva de Oliveira", "Luiz C. V. dos Santos"], "https://doi.org/10.1145/2463209.2488915", "dac", 2013]], "Romulo Silva de Oliveira": [["Reconciling real-time guarantees and energy efficiency through unlocked-cache prefetching", ["Emilio Wuerges", "Romulo Silva de Oliveira", "Luiz C. V. dos Santos"], "https://doi.org/10.1145/2463209.2488915", "dac", 2013]], "Luiz C. V. dos Santos": [["Reconciling real-time guarantees and energy efficiency through unlocked-cache prefetching", ["Emilio Wuerges", "Romulo Silva de Oliveira", "Luiz C. V. dos Santos"], "https://doi.org/10.1145/2463209.2488915", "dac", 2013]], "Huping Ding": [["Integrated instruction cache analysis and locking in multitasking real-time systems", ["Huping Ding", "Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/2463209.2488916", "dac", 2013]], "Tulika Mitra": [["Integrated instruction cache analysis and locking in multitasking real-time systems", ["Huping Ding", "Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/2463209.2488916", "dac", 2013], ["Hierarchical power management for asymmetric multi-core in dark silicon era", ["Thannirmalai Somu Muthukaruppan", "Mihai Pricopi", "Vanchinathan Venkataramani", "Tulika Mitra", "Sanjay Vishin"], "https://doi.org/10.1145/2463209.2488949", "dac", 2013]], "Alain Girault": [["Precise timing analysis for direct-mapped caches", ["Sidharta Andalam", "Alain Girault", "Roopak Sinha", "Partha S. Roop", "Jan Reineke"], "https://doi.org/10.1145/2463209.2488917", "dac", 2013]], "Roopak Sinha": [["Precise timing analysis for direct-mapped caches", ["Sidharta Andalam", "Alain Girault", "Roopak Sinha", "Partha S. Roop", "Jan Reineke"], "https://doi.org/10.1145/2463209.2488917", "dac", 2013]], "Partha S. Roop": [["Precise timing analysis for direct-mapped caches", ["Sidharta Andalam", "Alain Girault", "Roopak Sinha", "Partha S. Roop", "Jan Reineke"], "https://doi.org/10.1145/2463209.2488917", "dac", 2013]], "Jan Reineke": [["Precise timing analysis for direct-mapped caches", ["Sidharta Andalam", "Alain Girault", "Roopak Sinha", "Partha S. Roop", "Jan Reineke"], "https://doi.org/10.1145/2463209.2488917", "dac", 2013]], "Jing Lu": [["SSDM: smart stack data management for software managed multicores (SMMs)", ["Jing Lu", "Ke Bai", "Aviral Shrivastava"], "https://doi.org/10.1145/2463209.2488918", "dac", 2013]], "Ke Bai": [["SSDM: smart stack data management for software managed multicores (SMMs)", ["Jing Lu", "Ke Bai", "Aviral Shrivastava"], "https://doi.org/10.1145/2463209.2488918", "dac", 2013]], "Jin Hu": [["Taming the complexity of coordinated place and route", ["Jin Hu", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2463209.2488920", "dac", 2013]], "Myung-Chul Kim": [["Taming the complexity of coordinated place and route", ["Jin Hu", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2463209.2488920", "dac", 2013]], "Igor L. Markov": [["Taming the complexity of coordinated place and route", ["Jin Hu", "Myung-Chul Kim", "Igor L. Markov"], "https://doi.org/10.1145/2463209.2488920", "dac", 2013]], "Meng-Kai Hsu": [["Routability-driven placement for hierarchical mixed-size circuit designs", ["Meng-Kai Hsu", "Yi-Fang Chen", "Chau-Chin Huang", "Tung-Chieh Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488921", "dac", 2013]], "Yi-Fang Chen": [["Routability-driven placement for hierarchical mixed-size circuit designs", ["Meng-Kai Hsu", "Yi-Fang Chen", "Chau-Chin Huang", "Tung-Chieh Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488921", "dac", 2013]], "Chau-Chin Huang": [["Routability-driven placement for hierarchical mixed-size circuit designs", ["Meng-Kai Hsu", "Yi-Fang Chen", "Chau-Chin Huang", "Tung-Chieh Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/2463209.2488921", "dac", 2013]], "Xu He": [["Ripple 2.0: high quality routability-driven placement via global router integration", ["Xu He", "Tao Huang", "Wing-Kai Chow", "Jian Kuang", "Ka-Chun Lam", "Wenzan Cai", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2463209.2488922", "dac", 2013]], "Tao Huang": [["Ripple 2.0: high quality routability-driven placement via global router integration", ["Xu He", "Tao Huang", "Wing-Kai Chow", "Jian Kuang", "Ka-Chun Lam", "Wenzan Cai", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2463209.2488922", "dac", 2013]], "Wing-Kai Chow": [["Ripple 2.0: high quality routability-driven placement via global router integration", ["Xu He", "Tao Huang", "Wing-Kai Chow", "Jian Kuang", "Ka-Chun Lam", "Wenzan Cai", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2463209.2488922", "dac", 2013]], "Ka-Chun Lam": [["Ripple 2.0: high quality routability-driven placement via global router integration", ["Xu He", "Tao Huang", "Wing-Kai Chow", "Jian Kuang", "Ka-Chun Lam", "Wenzan Cai", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2463209.2488922", "dac", 2013]], "Wenzan Cai": [["Ripple 2.0: high quality routability-driven placement via global router integration", ["Xu He", "Tao Huang", "Wing-Kai Chow", "Jian Kuang", "Ka-Chun Lam", "Wenzan Cai", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2463209.2488922", "dac", 2013]], "Cheng-Kok Koh": [["Optimization of placement solutions for routability", ["Wen-Hao Liu", "Cheng-Kok Koh", "Yih-Lang Li"], "https://doi.org/10.1145/2463209.2488923", "dac", 2013]], "Bailey Miller": [["Exploration with upgradeable models using statistical methods for physical model emulation", ["Bailey Miller", "Frank Vahid", "Tony Givargis"], "https://doi.org/10.1145/2463209.2488925", "dac", 2013]], "Frank Vahid": [["Exploration with upgradeable models using statistical methods for physical model emulation", ["Bailey Miller", "Frank Vahid", "Tony Givargis"], "https://doi.org/10.1145/2463209.2488925", "dac", 2013]], "Tony Givargis": [["Exploration with upgradeable models using statistical methods for physical model emulation", ["Bailey Miller", "Frank Vahid", "Tony Givargis"], "https://doi.org/10.1145/2463209.2488925", "dac", 2013]], "Swaminathan Naranayaswami": [["Modular system-level architecture for concurrent cell balancing", ["Matthias Kauer", "Swaminathan Naranayaswami", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Lars Hedrich"], "https://doi.org/10.1145/2463209.2488926", "dac", 2013]], "Lars Hedrich": [["Modular system-level architecture for concurrent cell balancing", ["Matthias Kauer", "Swaminathan Naranayaswami", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Lars Hedrich"], "https://doi.org/10.1145/2463209.2488926", "dac", 2013]], "Nicola Bombieri": [["A method to abstract RTL IP blocks into C++ code and enable high-level synthesis", ["Nicola Bombieri", "Hung-Yi Liu", "Franco Fummi", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488927", "dac", 2013]], "Franco Fummi": [["A method to abstract RTL IP blocks into C++ code and enable high-level synthesis", ["Nicola Bombieri", "Hung-Yi Liu", "Franco Fummi", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488927", "dac", 2013]], "David Flynn": [["Power gating applied to MP-SoCs for standby-mode power management", ["David Flynn"], "https://doi.org/10.1145/2463209.2488930", "dac", 2013]], "Tanay Karnik": [["Power management and delivery for high-performance microprocessors", ["Tanay Karnik", "Mondira Mandy Pant", "Shekhar Borkar"], "https://doi.org/10.1145/2463209.2488931", "dac", 2013]], "Mondira Mandy Pant": [["Power management and delivery for high-performance microprocessors", ["Tanay Karnik", "Mondira Mandy Pant", "Shekhar Borkar"], "https://doi.org/10.1145/2463209.2488931", "dac", 2013]], "Shekhar Borkar": [["Power management and delivery for high-performance microprocessors", ["Tanay Karnik", "Mondira Mandy Pant", "Shekhar Borkar"], "https://doi.org/10.1145/2463209.2488931", "dac", 2013]], "Benton H. Calhoun": [["Flexible on-chip power delivery for energy efficient heterogeneous systems", ["Benton H. Calhoun", "Kyle Craig"], "https://doi.org/10.1145/2463209.2488932", "dac", 2013]], "Kyle Craig": [["Flexible on-chip power delivery for energy efficient heterogeneous systems", ["Benton H. Calhoun", "Kyle Craig"], "https://doi.org/10.1145/2463209.2488932", "dac", 2013]], "Miguel Corbalan": [["Power and signal integrity challenges in 3D systems", ["Miguel Corbalan", "Anup Keval", "Thomas Toms", "Durodami Lisk", "Riko Radojcic", "Matt Nowak"], "https://doi.org/10.1145/2463209.2488933", "dac", 2013]], "Anup Keval": [["Power and signal integrity challenges in 3D systems", ["Miguel Corbalan", "Anup Keval", "Thomas Toms", "Durodami Lisk", "Riko Radojcic", "Matt Nowak"], "https://doi.org/10.1145/2463209.2488933", "dac", 2013]], "Thomas Toms": [["Power and signal integrity challenges in 3D systems", ["Miguel Corbalan", "Anup Keval", "Thomas Toms", "Durodami Lisk", "Riko Radojcic", "Matt Nowak"], "https://doi.org/10.1145/2463209.2488933", "dac", 2013]], "Durodami Lisk": [["Power and signal integrity challenges in 3D systems", ["Miguel Corbalan", "Anup Keval", "Thomas Toms", "Durodami Lisk", "Riko Radojcic", "Matt Nowak"], "https://doi.org/10.1145/2463209.2488933", "dac", 2013]], "Riko Radojcic": [["Power and signal integrity challenges in 3D systems", ["Miguel Corbalan", "Anup Keval", "Thomas Toms", "Durodami Lisk", "Riko Radojcic", "Matt Nowak"], "https://doi.org/10.1145/2463209.2488933", "dac", 2013]], "Matt Nowak": [["Power and signal integrity challenges in 3D systems", ["Miguel Corbalan", "Anup Keval", "Thomas Toms", "Durodami Lisk", "Riko Radojcic", "Matt Nowak"], "https://doi.org/10.1145/2463209.2488933", "dac", 2013]], "Hung-Wei Tseng": [["Underpowering NAND flash: profits and perils", ["Hung-Wei Tseng", "Laura M. Grupp", "Steven Swanson"], "https://doi.org/10.1145/2463209.2488935", "dac", 2013]], "Laura M. Grupp": [["Underpowering NAND flash: profits and perils", ["Hung-Wei Tseng", "Laura M. Grupp", "Steven Swanson"], "https://doi.org/10.1145/2463209.2488935", "dac", 2013]], "Steven Swanson": [["Underpowering NAND flash: profits and perils", ["Hung-Wei Tseng", "Laura M. Grupp", "Steven Swanson"], "https://doi.org/10.1145/2463209.2488935", "dac", 2013]], "Ming-Chang Yang": [["New ERA: new efficient reliability-aware wear leveling for endurance enhancement of flash storage devices", ["Ming-Chang Yang", "Yuan-Hao Chang", "Che-Wei Tsao", "Po-Chun Huang"], "https://doi.org/10.1145/2463209.2488936", "dac", 2013], ["Performance enhancement of garbage collection for flash storage devices: an efficient victim block selection design", ["Che-Wei Tsao", "Yuan-Hao Chang", "Ming-Chang Yang"], "https://doi.org/10.1145/2463209.2488938", "dac", 2013]], "Yuan-Hao Chang": [["New ERA: new efficient reliability-aware wear leveling for endurance enhancement of flash storage devices", ["Ming-Chang Yang", "Yuan-Hao Chang", "Che-Wei Tsao", "Po-Chun Huang"], "https://doi.org/10.1145/2463209.2488936", "dac", 2013], ["Performance enhancement of garbage collection for flash storage devices: an efficient victim block selection design", ["Che-Wei Tsao", "Yuan-Hao Chang", "Ming-Chang Yang"], "https://doi.org/10.1145/2463209.2488938", "dac", 2013]], "Che-Wei Tsao": [["New ERA: new efficient reliability-aware wear leveling for endurance enhancement of flash storage devices", ["Ming-Chang Yang", "Yuan-Hao Chang", "Che-Wei Tsao", "Po-Chun Huang"], "https://doi.org/10.1145/2463209.2488936", "dac", 2013], ["Performance enhancement of garbage collection for flash storage devices: an efficient victim block selection design", ["Che-Wei Tsao", "Yuan-Hao Chang", "Ming-Chang Yang"], "https://doi.org/10.1145/2463209.2488938", "dac", 2013]], "Po-Chun Huang": [["New ERA: new efficient reliability-aware wear leveling for endurance enhancement of flash storage devices", ["Ming-Chang Yang", "Yuan-Hao Chang", "Che-Wei Tsao", "Po-Chun Huang"], "https://doi.org/10.1145/2463209.2488936", "dac", 2013]], "Chundong Wang": [["SAW: system-assisted wear leveling on the write endurance of NAND flash devices", ["Chundong Wang", "Weng-Fai Wong"], "https://doi.org/10.1145/2463209.2488937", "dac", 2013]], "Weng-Fai Wong": [["SAW: system-assisted wear leveling on the write endurance of NAND flash devices", ["Chundong Wang", "Weng-Fai Wong"], "https://doi.org/10.1145/2463209.2488937", "dac", 2013]], "Ren-Shuo Liu": [["DuraCache: a durable SSD cache using MLC NAND flash", ["Ren-Shuo Liu", "Chia-Lin Yang", "Cheng-Hsuan Li", "Geng-You Chen"], "https://doi.org/10.1145/2463209.2488939", "dac", 2013]], "Chia-Lin Yang": [["DuraCache: a durable SSD cache using MLC NAND flash", ["Ren-Shuo Liu", "Chia-Lin Yang", "Cheng-Hsuan Li", "Geng-You Chen"], "https://doi.org/10.1145/2463209.2488939", "dac", 2013]], "Cheng-Hsuan Li": [["DuraCache: a durable SSD cache using MLC NAND flash", ["Ren-Shuo Liu", "Chia-Lin Yang", "Cheng-Hsuan Li", "Geng-You Chen"], "https://doi.org/10.1145/2463209.2488939", "dac", 2013]], "Geng-You Chen": [["DuraCache: a durable SSD cache using MLC NAND flash", ["Ren-Shuo Liu", "Chia-Lin Yang", "Cheng-Hsuan Li", "Geng-You Chen"], "https://doi.org/10.1145/2463209.2488939", "dac", 2013]], "Devendra Rai": [["Distributed stable states for process networks: algorithm, analysis, and experiments on intel SCC", ["Devendra Rai", "Lars Schor", "Nikolay Stoimenov", "Lothar Thiele"], "https://doi.org/10.1145/2463209.2488941", "dac", 2013]], "Lars Schor": [["Distributed stable states for process networks: algorithm, analysis, and experiments on intel SCC", ["Devendra Rai", "Lars Schor", "Nikolay Stoimenov", "Lothar Thiele"], "https://doi.org/10.1145/2463209.2488941", "dac", 2013]], "Iraklis Anagnostopoulos": [["Distributed run-time resource management for malleable applications on many-core platforms", ["Iraklis Anagnostopoulos", "Vasileios Tsoutsouras", "Alexandros Bartzas", "Dimitrios Soudris"], "https://doi.org/10.1145/2463209.2488942", "dac", 2013]], "Vasileios Tsoutsouras": [["Distributed run-time resource management for malleable applications on many-core platforms", ["Iraklis Anagnostopoulos", "Vasileios Tsoutsouras", "Alexandros Bartzas", "Dimitrios Soudris"], "https://doi.org/10.1145/2463209.2488942", "dac", 2013]], "Alexandros Bartzas": [["Distributed run-time resource management for malleable applications on many-core platforms", ["Iraklis Anagnostopoulos", "Vasileios Tsoutsouras", "Alexandros Bartzas", "Dimitrios Soudris"], "https://doi.org/10.1145/2463209.2488942", "dac", 2013]], "Dimitrios Soudris": [["Distributed run-time resource management for malleable applications on many-core platforms", ["Iraklis Anagnostopoulos", "Vasileios Tsoutsouras", "Alexandros Bartzas", "Dimitrios Soudris"], "https://doi.org/10.1145/2463209.2488942", "dac", 2013]], "YoungHoon Jung": [["netShip: a networked virtual platform for large-scale heterogeneous distributed embedded systems", ["YoungHoon Jung", "Jinhyung Park", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488943", "dac", 2013]], "Jinhyung Park": [["netShip: a networked virtual platform for large-scale heterogeneous distributed embedded systems", ["YoungHoon Jung", "Jinhyung Park", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488943", "dac", 2013]], "Michele Petracca": [["netShip: a networked virtual platform for large-scale heterogeneous distributed embedded systems", ["YoungHoon Jung", "Jinhyung Park", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/2463209.2488943", "dac", 2013]], "Jiali Teddy Zhai": [["Exploiting just-enough parallelism when mapping streaming applications in hard real-time systems", ["Jiali Teddy Zhai", "Mohamed Bamakhrama", "Todor Stefanov"], "https://doi.org/10.1145/2463209.2488944", "dac", 2013]], "Mohamed Bamakhrama": [["Exploiting just-enough parallelism when mapping streaming applications in hard real-time systems", ["Jiali Teddy Zhai", "Mohamed Bamakhrama", "Todor Stefanov"], "https://doi.org/10.1145/2463209.2488944", "dac", 2013]], "Todor Stefanov": [["Exploiting just-enough parallelism when mapping streaming applications in hard real-time systems", ["Jiali Teddy Zhai", "Mohamed Bamakhrama", "Todor Stefanov"], "https://doi.org/10.1145/2463209.2488944", "dac", 2013]], "Yang Xu": [["On robust task-accurate performance estimation", ["Yang Xu", "Bo Wang", "Ralph Hasholzner", "Rafael Rosales", "Jurgen Teich"], "https://doi.org/10.1145/2463209.2488945", "dac", 2013]], "Bo Wang": [["On robust task-accurate performance estimation", ["Yang Xu", "Bo Wang", "Ralph Hasholzner", "Rafael Rosales", "Jurgen Teich"], "https://doi.org/10.1145/2463209.2488945", "dac", 2013]], "Ralph Hasholzner": [["On robust task-accurate performance estimation", ["Yang Xu", "Bo Wang", "Ralph Hasholzner", "Rafael Rosales", "Jurgen Teich"], "https://doi.org/10.1145/2463209.2488945", "dac", 2013]], "Rafael Rosales": [["On robust task-accurate performance estimation", ["Yang Xu", "Bo Wang", "Ralph Hasholzner", "Rafael Rosales", "Jurgen Teich"], "https://doi.org/10.1145/2463209.2488945", "dac", 2013]], "Jurgen Teich": [["On robust task-accurate performance estimation", ["Yang Xu", "Bo Wang", "Ralph Hasholzner", "Rafael Rosales", "Jurgen Teich"], "https://doi.org/10.1145/2463209.2488945", "dac", 2013]], "Philip Axer": [["Stochastic response-time guarantee for non-preemptive, fixed-priority scheduling under errors", ["Philip Axer", "Rolf Ernst"], "https://doi.org/10.1145/2463209.2488946", "dac", 2013]], "Rolf Ernst": [["Stochastic response-time guarantee for non-preemptive, fixed-priority scheduling under errors", ["Philip Axer", "Rolf Ernst"], "https://doi.org/10.1145/2463209.2488946", "dac", 2013]], "Yatish Turakhia": [["HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors", ["Yatish Turakhia", "Bharathwaj Raghunathan", "Siddharth Garg", "Diana Marculescu"], "https://doi.org/10.1145/2463209.2488948", "dac", 2013]], "Bharathwaj Raghunathan": [["HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors", ["Yatish Turakhia", "Bharathwaj Raghunathan", "Siddharth Garg", "Diana Marculescu"], "https://doi.org/10.1145/2463209.2488948", "dac", 2013]], "Siddharth Garg": [["HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors", ["Yatish Turakhia", "Bharathwaj Raghunathan", "Siddharth Garg", "Diana Marculescu"], "https://doi.org/10.1145/2463209.2488948", "dac", 2013]], "Thannirmalai Somu Muthukaruppan": [["Hierarchical power management for asymmetric multi-core in dark silicon era", ["Thannirmalai Somu Muthukaruppan", "Mihai Pricopi", "Vanchinathan Venkataramani", "Tulika Mitra", "Sanjay Vishin"], "https://doi.org/10.1145/2463209.2488949", "dac", 2013]], "Mihai Pricopi": [["Hierarchical power management for asymmetric multi-core in dark silicon era", ["Thannirmalai Somu Muthukaruppan", "Mihai Pricopi", "Vanchinathan Venkataramani", "Tulika Mitra", "Sanjay Vishin"], "https://doi.org/10.1145/2463209.2488949", "dac", 2013]], "Vanchinathan Venkataramani": [["Hierarchical power management for asymmetric multi-core in dark silicon era", ["Thannirmalai Somu Muthukaruppan", "Mihai Pricopi", "Vanchinathan Venkataramani", "Tulika Mitra", "Sanjay Vishin"], "https://doi.org/10.1145/2463209.2488949", "dac", 2013]], "Sanjay Vishin": [["Hierarchical power management for asymmetric multi-core in dark silicon era", ["Thannirmalai Somu Muthukaruppan", "Mihai Pricopi", "Vanchinathan Venkataramani", "Tulika Mitra", "Sanjay Vishin"], "https://doi.org/10.1145/2463209.2488949", "dac", 2013]], "Sai Manoj Pudukotai Dinakarrao": [["Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor", ["Sai Manoj Pudukotai Dinakarrao", "Kanwen Wang", "Hao Yu"], "https://doi.org/10.1145/2463209.2488950", "dac", 2013]], "Kanwen Wang": [["Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor", ["Sai Manoj Pudukotai Dinakarrao", "Kanwen Wang", "Hao Yu"], "https://doi.org/10.1145/2463209.2488950", "dac", 2013]], "Hao Yu": [["Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor", ["Sai Manoj Pudukotai Dinakarrao", "Kanwen Wang", "Hao Yu"], "https://doi.org/10.1145/2463209.2488950", "dac", 2013]], "Xin Zhan": [["Techniques for energy-efficient power budgeting in data centers", ["Xin Zhan", "Sherief Reda"], "https://doi.org/10.1145/2463209.2488951", "dac", 2013]], "Rajib Nath": [["Temperature aware thread block scheduling in GPGPUs", ["Rajib Nath", "Raid Zuhair Ayoub", "Tajana Simunic Rosing"], "https://doi.org/10.1145/2463209.2488952", "dac", 2013]], "Hossein Tajik": [["VAWOM: temperature and process variation aware wearout management in 3D multicore architecture", ["Hossein Tajik", "Houman Homayoun", "Nikil D. Dutt"], "https://doi.org/10.1145/2463209.2488953", "dac", 2013]], "Houman Homayoun": [["VAWOM: temperature and process variation aware wearout management in 3D multicore architecture", ["Hossein Tajik", "Houman Homayoun", "Nikil D. Dutt"], "https://doi.org/10.1145/2463209.2488953", "dac", 2013]], "Taigon Song": [["Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs", ["Taigon Song", "Chang Liu", "Yarui Peng", "Sung Kyu Lim"], "https://doi.org/10.1145/2463209.2488956", "dac", 2013]], "Chang Liu": [["Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs", ["Taigon Song", "Chang Liu", "Yarui Peng", "Sung Kyu Lim"], "https://doi.org/10.1145/2463209.2488956", "dac", 2013]], "Yarui Peng": [["Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs", ["Taigon Song", "Chang Liu", "Yarui Peng", "Sung Kyu Lim"], "https://doi.org/10.1145/2463209.2488956", "dac", 2013]], "Vimitha Kuruvilla": [["Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization", ["Vimitha Kuruvilla", "Debjit Sinha", "Jeff Piaget", "Chandu Visweswariah", "Nitin Chandrachoodan"], "https://doi.org/10.1145/2463209.2488958", "dac", 2013]], "Debjit Sinha": [["Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization", ["Vimitha Kuruvilla", "Debjit Sinha", "Jeff Piaget", "Chandu Visweswariah", "Nitin Chandrachoodan"], "https://doi.org/10.1145/2463209.2488958", "dac", 2013]], "Jeff Piaget": [["Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization", ["Vimitha Kuruvilla", "Debjit Sinha", "Jeff Piaget", "Chandu Visweswariah", "Nitin Chandrachoodan"], "https://doi.org/10.1145/2463209.2488958", "dac", 2013]], "Chandu Visweswariah": [["Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization", ["Vimitha Kuruvilla", "Debjit Sinha", "Jeff Piaget", "Chandu Visweswariah", "Nitin Chandrachoodan"], "https://doi.org/10.1145/2463209.2488958", "dac", 2013]], "Nitin Chandrachoodan": [["Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization", ["Vimitha Kuruvilla", "Debjit Sinha", "Jeff Piaget", "Chandu Visweswariah", "Nitin Chandrachoodan"], "https://doi.org/10.1145/2463209.2488958", "dac", 2013]], "Chi-En Daniel Yin": [["Improving PUF security with regression-based distiller", ["Chi-En Daniel Yin", "Gang Qu"], "https://doi.org/10.1145/2463209.2488960", "dac", 2013]], "Gang Qu": [["Improving PUF security with regression-based distiller", ["Chi-En Daniel Yin", "Gang Qu"], "https://doi.org/10.1145/2463209.2488960", "dac", 2013]], "Sylvain Girbal": [["On the convergence of mainstream and mission-critical markets", ["Sylvain Girbal", "Miquel Moreto", "Arnaud Grasset", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla", "Sami Yehia"], "https://doi.org/10.1145/2463209.2488962", "dac", 2013]], "Arnaud Grasset": [["On the convergence of mainstream and mission-critical markets", ["Sylvain Girbal", "Miquel Moreto", "Arnaud Grasset", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla", "Sami Yehia"], "https://doi.org/10.1145/2463209.2488962", "dac", 2013]], "Eduardo Quinones": [["On the convergence of mainstream and mission-critical markets", ["Sylvain Girbal", "Miquel Moreto", "Arnaud Grasset", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla", "Sami Yehia"], "https://doi.org/10.1145/2463209.2488962", "dac", 2013]], "Francisco J. Cazorla": [["On the convergence of mainstream and mission-critical markets", ["Sylvain Girbal", "Miquel Moreto", "Arnaud Grasset", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla", "Sami Yehia"], "https://doi.org/10.1145/2463209.2488962", "dac", 2013]], "Sami Yehia": [["On the convergence of mainstream and mission-critical markets", ["Sylvain Girbal", "Miquel Moreto", "Arnaud Grasset", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla", "Sami Yehia"], "https://doi.org/10.1145/2463209.2488962", "dac", 2013]]}