# Waveform Verification

This folder contains ModelSim waveform screenshots used to verify each pipeline stage of the 32-bit pipelined RISC processor.

Stages verified:
- IF (PC & Instruction Fetch)
- ID (Decode & Register Read)
- EX (ALU & Branch)
- MEM (Load/Store)
- WB (Register Writeback)
