
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -481.97

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -76.73

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -76.73

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: rle.rz4.deno$_DFFE_PN0P_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        180.00  180.00 ^ input external delay
    65   81.88    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                 61.45   19.39  199.39 ^ rle.rz4.deno$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                199.39   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.rz4.deno$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         11.46   11.46   library removal time
                                 11.46   data required time
-----------------------------------------------------------------------------
                                 11.46   data required time
                               -199.39   data arrival time
-----------------------------------------------------------------------------
                                187.92   slack (MET)


Startpoint: fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.result[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.result[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.result[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
     2    1.58   15.31   38.19   38.19 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.result[11]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _007736_ (net)
                 15.31    0.02   38.20 ^ _088865_/B2 (OAI22x1_ASAP7_75t_R)
     1    0.63    6.00    7.07   45.27 v _088865_/Y (OAI22x1_ASAP7_75t_R)
                                         _013008_ (net)
                  6.00    0.01   45.28 v fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.result[11]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                                 45.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.result[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                          7.19    7.19   library hold time
                                  7.19   data required time
-----------------------------------------------------------------------------
                                  7.19   data required time
                                -45.28   data arrival time
-----------------------------------------------------------------------------
                                 38.09   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        180.00  180.00 ^ input external delay
    65   98.05    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                258.67   81.60  261.60 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                261.60   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -27.12  872.88   library recovery time
                                872.88   data required time
-----------------------------------------------------------------------------
                                872.88   data required time
                               -261.60   data arrival time
-----------------------------------------------------------------------------
                                611.28   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     3    7.85   57.73   59.77   59.77 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _043407_ (net)
                 57.73    0.18   59.96 ^ load_slew32/A (BUFx12_ASAP7_75t_R)
     6   24.03   21.87   31.06   91.02 ^ load_slew32/Y (BUFx12_ASAP7_75t_R)
                                         net32 (net)
                 33.70    8.10   99.12 ^ wire30/A (BUFx6f_ASAP7_75t_R)
    10   31.62   39.98   24.30  123.42 ^ wire30/Y (BUFx6f_ASAP7_75t_R)
                                         net30 (net)
                 65.05   17.51  140.93 ^ _063890_/A (BUFx6f_ASAP7_75t_R)
     5   11.10   16.39   25.85  166.78 ^ _063890_/Y (BUFx6f_ASAP7_75t_R)
                                         _015301_ (net)
                 16.91    1.55  168.33 ^ _063891_/A (INVx2_ASAP7_75t_R)
     2    3.71   13.27   10.34  178.67 v _063891_/Y (INVx2_ASAP7_75t_R)
                                         _015302_ (net)
                 13.27    0.04  178.71 v _063892_/A (BUFx16f_ASAP7_75t_R)
    10   49.36   12.82   19.44  198.14 v _063892_/Y (BUFx16f_ASAP7_75t_R)
                                         _015303_ (net)
                154.01   49.01  247.15 v _063951_/A (BUFx16f_ASAP7_75t_R)
    10   43.17   20.29   43.81  290.96 v _063951_/Y (BUFx16f_ASAP7_75t_R)
                                         _015332_ (net)
                 56.82   15.30  306.26 v _063952_/A (BUFx10_ASAP7_75t_R)
     3    9.79   13.11   30.83  337.09 v _063952_/Y (BUFx10_ASAP7_75t_R)
                                         _015333_ (net)
                 15.47    2.88  339.97 v wire40/A (BUFx16f_ASAP7_75t_R)
     8   28.58    7.31   17.62  357.59 v wire40/Y (BUFx16f_ASAP7_75t_R)
                                         net40 (net)
                134.34   42.61  400.20 v _067029_/A1 (AO21x1_ASAP7_75t_R)
     2    2.20   17.04   39.51  439.71 v _067029_/Y (AO21x1_ASAP7_75t_R)
                                         _060894_ (net)
                 17.04    0.01  439.72 v _113847_/A (HAxp5_ASAP7_75t_R)
     5    9.94  196.37  138.85  578.58 v _113847_/SN (HAxp5_ASAP7_75t_R)
                                         _053076_ (net)
                196.38    0.54  579.12 v _109799_/CI (FAx1_ASAP7_75t_R)
     1    0.80   65.93   49.73  628.85 ^ _109799_/CON (FAx1_ASAP7_75t_R)
                                         _060926_ (net)
     1    0.79   43.78   19.58  648.42 v _109799_/SN (FAx1_ASAP7_75t_R)
                                         _060918_ (net)
                 43.78    0.02  648.44 v _104884_/A (INVx1_ASAP7_75t_R)
     1    2.25   24.15   19.40  667.84 ^ _104884_/Y (INVx1_ASAP7_75t_R)
                                         _053110_ (net)
                 24.15    0.03  667.87 ^ _109801_/B (FAx1_ASAP7_75t_R)
     1    0.81   29.77   37.37  705.24 v _109801_/SN (FAx1_ASAP7_75t_R)
                                         _060921_ (net)
                 29.77    0.02  705.26 v _104886_/A (INVx1_ASAP7_75t_R)
     1    1.67   17.48   14.26  719.52 ^ _104886_/Y (INVx1_ASAP7_75t_R)
                                         _053115_ (net)
                 17.48    0.02  719.54 ^ _109802_/CI (FAx1_ASAP7_75t_R)
     1    1.09   36.79   37.78  757.32 ^ _109802_/SN (FAx1_ASAP7_75t_R)
                                         _060924_ (net)
                 36.79    0.03  757.35 ^ _113854_/B (HAxp5_ASAP7_75t_R)
     3    2.96   51.23   54.06  811.41 ^ _113854_/SN (HAxp5_ASAP7_75t_R)
                                         _005139_ (net)
                 51.23    0.04  811.45 ^ _084823_/A (INVx1_ASAP7_75t_R)
     2    2.40   23.30   18.10  829.55 v _084823_/Y (INVx1_ASAP7_75t_R)
                                         _029312_ (net)
                 23.30    0.01  829.55 v _084833_/A2 (AO21x1_ASAP7_75t_R)
     1    0.80    7.77   18.35  847.90 v _084833_/Y (AO21x1_ASAP7_75t_R)
                                         _029321_ (net)
                  7.78    0.02  847.92 v _084834_/B (AO21x1_ASAP7_75t_R)
     1    0.81    7.73   15.88  863.81 v _084834_/Y (AO21x1_ASAP7_75t_R)
                                         _029322_ (net)
                  7.73    0.02  863.83 v _084835_/B (AO21x1_ASAP7_75t_R)
     2    2.53   16.14   20.57  884.41 v _084835_/Y (AO21x1_ASAP7_75t_R)
                                         _029323_ (net)
                 16.14    0.11  884.52 v _084854_/A1 (AO21x2_ASAP7_75t_R)
     3    3.44   13.33   23.98  908.50 v _084854_/Y (AO21x2_ASAP7_75t_R)
                                         _029340_ (net)
                 13.35    0.25  908.74 v _084873_/A1 (AO21x1_ASAP7_75t_R)
     1    1.69   12.10   19.54  928.28 v _084873_/Y (AO21x1_ASAP7_75t_R)
                                         _029357_ (net)
                 12.10    0.01  928.30 v _084874_/A (XOR2x1_ASAP7_75t_R)
     1    1.53   24.38   22.58  950.88 v _084874_/Y (XOR2x1_ASAP7_75t_R)
                                         _029358_ (net)
                 24.38    0.11  950.98 v _084876_/A2 (AOI21x1_ASAP7_75t_R)
     1    0.66   12.21   10.95  961.94 ^ _084876_/Y (AOI21x1_ASAP7_75t_R)
                                         _012536_ (net)
                 12.21    0.00  961.94 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[15]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                                961.94   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[15]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                        -14.79  885.21   library setup time
                                885.21   data required time
-----------------------------------------------------------------------------
                                885.21   data required time
                               -961.94   data arrival time
-----------------------------------------------------------------------------
                                -76.73   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        180.00  180.00 ^ input external delay
    65   98.05    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                258.67   81.60  261.60 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                261.60   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -27.12  872.88   library recovery time
                                872.88   data required time
-----------------------------------------------------------------------------
                                872.88   data required time
                               -261.60   data arrival time
-----------------------------------------------------------------------------
                                611.28   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     3    7.85   57.73   59.77   59.77 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _043407_ (net)
                 57.73    0.18   59.96 ^ load_slew32/A (BUFx12_ASAP7_75t_R)
     6   24.03   21.87   31.06   91.02 ^ load_slew32/Y (BUFx12_ASAP7_75t_R)
                                         net32 (net)
                 33.70    8.10   99.12 ^ wire30/A (BUFx6f_ASAP7_75t_R)
    10   31.62   39.98   24.30  123.42 ^ wire30/Y (BUFx6f_ASAP7_75t_R)
                                         net30 (net)
                 65.05   17.51  140.93 ^ _063890_/A (BUFx6f_ASAP7_75t_R)
     5   11.10   16.39   25.85  166.78 ^ _063890_/Y (BUFx6f_ASAP7_75t_R)
                                         _015301_ (net)
                 16.91    1.55  168.33 ^ _063891_/A (INVx2_ASAP7_75t_R)
     2    3.71   13.27   10.34  178.67 v _063891_/Y (INVx2_ASAP7_75t_R)
                                         _015302_ (net)
                 13.27    0.04  178.71 v _063892_/A (BUFx16f_ASAP7_75t_R)
    10   49.36   12.82   19.44  198.14 v _063892_/Y (BUFx16f_ASAP7_75t_R)
                                         _015303_ (net)
                154.01   49.01  247.15 v _063951_/A (BUFx16f_ASAP7_75t_R)
    10   43.17   20.29   43.81  290.96 v _063951_/Y (BUFx16f_ASAP7_75t_R)
                                         _015332_ (net)
                 56.82   15.30  306.26 v _063952_/A (BUFx10_ASAP7_75t_R)
     3    9.79   13.11   30.83  337.09 v _063952_/Y (BUFx10_ASAP7_75t_R)
                                         _015333_ (net)
                 15.47    2.88  339.97 v wire40/A (BUFx16f_ASAP7_75t_R)
     8   28.58    7.31   17.62  357.59 v wire40/Y (BUFx16f_ASAP7_75t_R)
                                         net40 (net)
                134.34   42.61  400.20 v _067029_/A1 (AO21x1_ASAP7_75t_R)
     2    2.20   17.04   39.51  439.71 v _067029_/Y (AO21x1_ASAP7_75t_R)
                                         _060894_ (net)
                 17.04    0.01  439.72 v _113847_/A (HAxp5_ASAP7_75t_R)
     5    9.94  196.37  138.85  578.58 v _113847_/SN (HAxp5_ASAP7_75t_R)
                                         _053076_ (net)
                196.38    0.54  579.12 v _109799_/CI (FAx1_ASAP7_75t_R)
     1    0.80   65.93   49.73  628.85 ^ _109799_/CON (FAx1_ASAP7_75t_R)
                                         _060926_ (net)
     1    0.79   43.78   19.58  648.42 v _109799_/SN (FAx1_ASAP7_75t_R)
                                         _060918_ (net)
                 43.78    0.02  648.44 v _104884_/A (INVx1_ASAP7_75t_R)
     1    2.25   24.15   19.40  667.84 ^ _104884_/Y (INVx1_ASAP7_75t_R)
                                         _053110_ (net)
                 24.15    0.03  667.87 ^ _109801_/B (FAx1_ASAP7_75t_R)
     1    0.81   29.77   37.37  705.24 v _109801_/SN (FAx1_ASAP7_75t_R)
                                         _060921_ (net)
                 29.77    0.02  705.26 v _104886_/A (INVx1_ASAP7_75t_R)
     1    1.67   17.48   14.26  719.52 ^ _104886_/Y (INVx1_ASAP7_75t_R)
                                         _053115_ (net)
                 17.48    0.02  719.54 ^ _109802_/CI (FAx1_ASAP7_75t_R)
     1    1.09   36.79   37.78  757.32 ^ _109802_/SN (FAx1_ASAP7_75t_R)
                                         _060924_ (net)
                 36.79    0.03  757.35 ^ _113854_/B (HAxp5_ASAP7_75t_R)
     3    2.96   51.23   54.06  811.41 ^ _113854_/SN (HAxp5_ASAP7_75t_R)
                                         _005139_ (net)
                 51.23    0.04  811.45 ^ _084823_/A (INVx1_ASAP7_75t_R)
     2    2.40   23.30   18.10  829.55 v _084823_/Y (INVx1_ASAP7_75t_R)
                                         _029312_ (net)
                 23.30    0.01  829.55 v _084833_/A2 (AO21x1_ASAP7_75t_R)
     1    0.80    7.77   18.35  847.90 v _084833_/Y (AO21x1_ASAP7_75t_R)
                                         _029321_ (net)
                  7.78    0.02  847.92 v _084834_/B (AO21x1_ASAP7_75t_R)
     1    0.81    7.73   15.88  863.81 v _084834_/Y (AO21x1_ASAP7_75t_R)
                                         _029322_ (net)
                  7.73    0.02  863.83 v _084835_/B (AO21x1_ASAP7_75t_R)
     2    2.53   16.14   20.57  884.41 v _084835_/Y (AO21x1_ASAP7_75t_R)
                                         _029323_ (net)
                 16.14    0.11  884.52 v _084854_/A1 (AO21x2_ASAP7_75t_R)
     3    3.44   13.33   23.98  908.50 v _084854_/Y (AO21x2_ASAP7_75t_R)
                                         _029340_ (net)
                 13.35    0.25  908.74 v _084873_/A1 (AO21x1_ASAP7_75t_R)
     1    1.69   12.10   19.54  928.28 v _084873_/Y (AO21x1_ASAP7_75t_R)
                                         _029357_ (net)
                 12.10    0.01  928.30 v _084874_/A (XOR2x1_ASAP7_75t_R)
     1    1.53   24.38   22.58  950.88 v _084874_/Y (XOR2x1_ASAP7_75t_R)
                                         _029358_ (net)
                 24.38    0.11  950.98 v _084876_/A2 (AOI21x1_ASAP7_75t_R)
     1    0.66   12.21   10.95  961.94 ^ _084876_/Y (AOI21x1_ASAP7_75t_R)
                                         _012536_ (net)
                 12.21    0.00  961.94 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[15]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                                961.94   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[15]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                        -14.79  885.21   library setup time
                                885.21   data required time
-----------------------------------------------------------------------------
                                885.21   data required time
                               -961.94   data arrival time
-----------------------------------------------------------------------------
                                -76.73   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
10.765915870666504

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0336

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
6.949312210083008

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3016

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 11

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  59.77   59.77 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  31.25   91.02 ^ load_slew32/Y (BUFx12_ASAP7_75t_R)
  32.40  123.42 ^ wire30/Y (BUFx6f_ASAP7_75t_R)
  43.36  166.78 ^ _063890_/Y (BUFx6f_ASAP7_75t_R)
  11.89  178.67 v _063891_/Y (INVx2_ASAP7_75t_R)
  19.47  198.14 v _063892_/Y (BUFx16f_ASAP7_75t_R)
  92.81  290.96 v _063951_/Y (BUFx16f_ASAP7_75t_R)
  46.14  337.09 v _063952_/Y (BUFx10_ASAP7_75t_R)
  20.50  357.59 v wire40/Y (BUFx16f_ASAP7_75t_R)
  82.12  439.71 v _067029_/Y (AO21x1_ASAP7_75t_R)
 138.87  578.58 v _113847_/SN (HAxp5_ASAP7_75t_R)
  50.27  628.85 ^ _109799_/CON (FAx1_ASAP7_75t_R)
  19.58  648.42 v _109799_/SN (FAx1_ASAP7_75t_R)
  19.42  667.84 ^ _104884_/Y (INVx1_ASAP7_75t_R)
  37.41  705.24 v _109801_/SN (FAx1_ASAP7_75t_R)
  14.28  719.52 ^ _104886_/Y (INVx1_ASAP7_75t_R)
  37.80  757.32 ^ _109802_/SN (FAx1_ASAP7_75t_R)
  54.09  811.41 ^ _113854_/SN (HAxp5_ASAP7_75t_R)
  18.14  829.55 v _084823_/Y (INVx1_ASAP7_75t_R)
  18.35  847.90 v _084833_/Y (AO21x1_ASAP7_75t_R)
  15.91  863.81 v _084834_/Y (AO21x1_ASAP7_75t_R)
  20.60  884.41 v _084835_/Y (AO21x1_ASAP7_75t_R)
  24.09  908.50 v _084854_/Y (AO21x2_ASAP7_75t_R)
  19.79  928.28 v _084873_/Y (AO21x1_ASAP7_75t_R)
  22.59  950.88 v _084874_/Y (XOR2x1_ASAP7_75t_R)
  11.06  961.94 ^ _084876_/Y (AOI21x1_ASAP7_75t_R)
   0.00  961.94 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[15]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
         961.94   data arrival time

 900.00  900.00   clock clk (rise edge)
   0.00  900.00   clock network delay (ideal)
   0.00  900.00   clock reconvergence pessimism
         900.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[15]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
 -14.79  885.21   library setup time
         885.21   data required time
---------------------------------------------------------
         885.21   data required time
        -961.94   data arrival time
---------------------------------------------------------
         -76.73   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.result[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.result[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.result[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  38.19   38.19 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.result[11]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
   7.09   45.27 v _088865_/Y (OAI22x1_ASAP7_75t_R)
   0.01   45.28 v fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.result[11]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
          45.28   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.result[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
   7.19    7.19   library hold time
           7.19   data required time
---------------------------------------------------------
           7.19   data required time
         -45.28   data arrival time
---------------------------------------------------------
          38.09   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
961.9401

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-76.7300

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.976588

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.55e-02   3.20e-03   8.41e-07   1.87e-02  18.5%
Combinational          3.24e-02   4.97e-02   4.06e-06   8.22e-02  81.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.79e-02   5.29e-02   4.90e-06   1.01e-01 100.0%
                          47.5%      52.5%       0.0%
