Pasquale Cocchini, Concurrent flip-flop and repeater insertion for high performance integrated circuits, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.268-273, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774612]
Cochet-Terrasson, J., Cohen, G., Gaubert, S., McGettrick, M., and Quadrat, J.-P. 1998. Numerical computation of spectral elements in max-plus algebra. In Proceedings of the IFAC Conference on System Structure and Control.
Olivier Coudert , Jason Cong , Sharad Malik , Majid Sarrafzadeh, Incremental CAD, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Ali Dasdan , Sandy S. Irani , Rajesh K. Gupta, Efficient algorithms for optimum cycle mean and optimum cost to time ratio problems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.37-42, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309862]
Edsger W. Dijkstra, Guarded commands, nondeterminacy and formal derivation of programs, Communications of the ACM, v.18 n.8, p.453-457, Aug. 1975[doi>10.1145/360933.360975]
Edsger Wybe Dijkstra, A  Discipline of Programming, Prentice Hall PTR, Upper Saddle River, NJ, 1997
G. Even , I. Y. Spillinger , L. Stok, Retiming revisited and reversed, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.3, p.348-357, November 2006[doi>10.1109/43.489105]
Floyd, R. W. 1967. Assigning meanings to program. In Proceedings of the American Mathematics Society Symposia in Applied Mathematics. vol. 19, 19--31.
Ford, J. R. and Fulkerson, D. R. 1962. Flows in Networks. Princeton University Press.
Andrew V. Goldberg , Robert E. Tarjan, A new approach to the maximum-flow problem, Journal of the ACM (JACM), v.35 n.4, p.921-940, Oct. 1988[doi>10.1145/48014.61051]
David Gries , Fred B. Schneider, A logical approach to discrete math, Springer-Verlag New York, Inc., New York, NY, 1993
Soha Hassoun , Charles J. Alpert , Meera Thiagarajan, Optimal buffered routing path constructions for single and multiple clock domain systems, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.247-253, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774609]
C. A. R. Hoare, An axiomatic basis for computer programming, Communications of the ACM, v.12 n.10, p.576-580, Oct. 1969[doi>10.1145/363235.363259]
Alexander T. Ishii , Charles E. Leiserson , Marios C. Papaefthymiou, Optimizing two-phase, level-clocked circuitry, Journal of the ACM (JACM), v.44 n.1, p.148-199, Jan. 1997[doi>10.1145/256292.256301]
Leiserson, C. E. and Saxe, J. B. 1983. Optimizing Synchronous Systems. J. VLSI Comput. Syst. 1, 1, 41--67.
Leiserson, C. E. and Saxe, J. B. 1991. Retiming synchronous circuitry. Algorithmica 6, 1, 5--35.
Lockyear, B. and Ebeling, C. 1994. Optimal retiming of level-clocked circuits using symmetric clock schedules. IEEE Trans. Comput.-Aid. Des. 13, 1097--1109.
N. Maheshwari , S. S. Sapatnekar, Optimizing large multiphase level-clocked circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.9, p.1249-1264, November 2006[doi>10.1109/43.784118]
Malik, S., Singh, K. J., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1993. Performance optimization of piplelined circuits using peripheral retiming and resynthesis. IEEE Trans. Comput.-Aid. Des. 12, 5, 568--578.
P. Pan , A. K. Karandikar , C. L. Liu, Optimal clock period clustering for sequential circuits with retiming, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.6, p.489-498, November 2006[doi>10.1109/43.703830]
Marios C. Papaefthymiou , Keith H. Randall, TIM: a timing package for two-phase, level-clocked circuitry, Proceedings of the 30th international Design Automation Conference, p.497-502, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164998]
S. S. Sapatnekar , R. B. Deokar, Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.10, p.1237-1248, November 2006[doi>10.1109/43.541443]
Narendra Shenoy , Richard Rudell, Efficient implementation of retiming, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.226-233, November 06-10, 1994, San Jose, California, USA
Vigyan Singhal , Carl Pixley , Richard L. Rudell , Robert K. Brayton, The validity of retiming sequential circuits, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.316-321, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217548]
Hai Zhou , Chuan Lin, Retiming for wire pipelining in system-on-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.9, p.1338-1345, November 2006[doi>10.1109/TCAD.2004.833615]
