Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\wangh275\SHA256_core\PROBE_1.qsys --block-symbol-file --output-directory=C:\Users\wangh275\SHA256_core\PROBE_1 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading SHA256_core/PROBE_1.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 18.0]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\wangh275\SHA256_core\PROBE_1.qsys --synthesis=VERILOG --output-directory=C:\Users\wangh275\SHA256_core\PROBE_1\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading SHA256_core/PROBE_1.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 18.0]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: PROBE_1: Generating PROBE_1 "PROBE_1" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "PROBE_1" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: PROBE_1: Done "PROBE_1" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
