<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail_because: 
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v</a>
defines: 
time_elapsed: 1.612s
ram usage: 37912 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmppfr05qw5/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v:3</a>: No timescale set for &#34;bug&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v:13</a>: No timescale set for &#34;bench&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v:13</a>: Compile module &#34;work@bench&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v:3</a>: Compile module &#34;work@bug&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v:3</a>: Implicit port type (wire) for &#34;rdo&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v:13</a>: Top level module &#34;work@bench&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
+ cat /tmpfs/tmp/tmppfr05qw5/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bug
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmppfr05qw5/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmppfr05qw5/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bench)
 |vpiName:work@bench
 |uhdmallPackages:
 \_package: builtin, parent:work@bench
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bench, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v</a>, line:13, parent:work@bench
   |vpiDefName:work@bench
   |vpiFullName:work@bench
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:22
       |vpiFullName:work@bench
       |vpiStmt:
       \_assignment: , line:23
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (rm), line:23
           |vpiName:rm
           |vpiFullName:work@bench.rm
         |vpiRhs:
         \_unsupported_expr: , line:23
           |STRING:      rm = 1&#39;bX;

       |vpiStmt:
       \_assignment: , line:24
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (cpen), line:24
           |vpiName:cpen
           |vpiFullName:work@bench.cpen
         |vpiRhs:
         \_constant: , line:24
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_assignment: , line:25
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (up14), line:25
           |vpiName:up14
           |vpiFullName:work@bench.up14
         |vpiRhs:
         \_constant: , line:25
           |vpiConstType:5
           |vpiDecompile:&#39;hX
           |HEX:&#39;hX
       |vpiStmt:
       \_delay_control: , line:26
         |#40
       |vpiStmt:
       \_assignment: , line:27
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (up14), line:27
           |vpiName:up14
           |vpiFullName:work@bench.up14
         |vpiRhs:
         \_constant: , line:27
           |vpiConstType:3
           |vpiDecompile:32&#39;d0
           |BIN:32&#39;d0
       |vpiStmt:
       \_assignment: , line:28
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (rm), line:28
           |vpiName:rm
           |vpiFullName:work@bench.rm
         |vpiRhs:
         \_constant: , line:28
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_delay_control: , line:29
         |#40
       |vpiStmt:
       \_sys_func_call: ($finish), line:30
         |vpiName:$finish
   |vpiNet:
   \_logic_net: (up14), line:15
     |vpiName:up14
     |vpiFullName:work@bench.up14
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (rdo), line:16
     |vpiName:rdo
     |vpiFullName:work@bench.rdo
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rm), line:17
     |vpiName:rm
     |vpiFullName:work@bench.rm
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (cpen), line:17
     |vpiName:cpen
     |vpiFullName:work@bench.cpen
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (rdi), line:18
     |vpiName:rdi
     |vpiFullName:work@bench.rdi
 |uhdmallModules:
 \_module: work@bug, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v</a>, line:3, parent:work@bench
   |vpiDefName:work@bug
   |vpiFullName:work@bug
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($monitor), line:8
       |vpiName:$monitor
       |vpiArgument:
       \_sys_func_call: ($time), line:8
         |vpiName:$time
       |vpiArgument:
       \_ref_obj: (rdo), line:8
         |vpiName:rdo
       |vpiArgument:
       \_ref_obj: (rm), line:8
         |vpiName:rm
       |vpiArgument:
       \_ref_obj: (cpen), line:8
         |vpiName:cpen
       |vpiArgument:
       \_ref_obj: (up14), line:8
         |vpiName:up14
       |vpiArgument:
       \_ref_obj: (rdi), line:8
         |vpiName:rdi
   |vpiPort:
   \_port: (rdo), line:3
     |vpiName:rdo
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rdo), line:3
         |vpiName:rdo
         |vpiFullName:work@bug.rdo
   |vpiPort:
   \_port: (rm), line:3
     |vpiName:rm
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rm), line:3
         |vpiName:rm
         |vpiFullName:work@bug.rm
   |vpiPort:
   \_port: (cpen), line:3
     |vpiName:cpen
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cpen), line:3
         |vpiName:cpen
         |vpiFullName:work@bug.cpen
   |vpiPort:
   \_port: (up14), line:3
     |vpiName:up14
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (up14), line:3
         |vpiName:up14
         |vpiFullName:work@bug.up14
   |vpiPort:
   \_port: (rdi), line:3
     |vpiName:rdi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rdi), line:3
         |vpiName:rdi
         |vpiFullName:work@bug.rdi
   |vpiContAssign:
   \_cont_assign: , line:9
     |vpiRhs:
     \_operation: , line:9
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:9
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (rm), line:9
           |vpiName:rm
           |vpiFullName:work@bug.rm
         |vpiOperand:
         \_ref_obj: (cpen), line:9
           |vpiName:cpen
           |vpiFullName:work@bug.cpen
       |vpiOperand:
       \_ref_obj: (up14), line:9
         |vpiName:up14
         |vpiFullName:work@bug.up14
       |vpiOperand:
       \_ref_obj: (rdi), line:9
         |vpiName:rdi
         |vpiFullName:work@bug.rdi
     |vpiLhs:
     \_ref_obj: (rdo), line:9
       |vpiName:rdo
       |vpiFullName:work@bug.rdo
   |vpiNet:
   \_logic_net: (rdo), line:3
   |vpiNet:
   \_logic_net: (rm), line:3
   |vpiNet:
   \_logic_net: (cpen), line:3
   |vpiNet:
   \_logic_net: (up14), line:3
   |vpiNet:
   \_logic_net: (rdi), line:3
 |uhdmtopModules:
 \_module: work@bench (work@bench), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v</a>, line:13
   |vpiDefName:work@bench
   |vpiName:work@bench
   |vpiModule:
   \_module: work@bug (u1), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v</a>, line:20, parent:work@bench
     |vpiDefName:work@bug
     |vpiName:u1
     |vpiFullName:work@bench.u1
     |vpiPort:
     \_port: (rdo), line:3, parent:u1
       |vpiName:rdo
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (rdo)
         |vpiName:rdo
         |vpiActual:
         \_logic_net: (rdo), line:16, parent:work@bench
           |vpiName:rdo
           |vpiFullName:work@bench.rdo
           |vpiNetType:1
           |vpiRange:
           \_range: , line:16
             |vpiLeftRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (rdo), line:3, parent:u1
           |vpiName:rdo
           |vpiFullName:work@bench.u1.rdo
     |vpiPort:
     \_port: (rm), line:3, parent:u1
       |vpiName:rm
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (rm)
         |vpiName:rm
         |vpiActual:
         \_logic_net: (rm), line:17, parent:work@bench
           |vpiName:rm
           |vpiFullName:work@bench.rm
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (rm), line:3, parent:u1
           |vpiName:rm
           |vpiFullName:work@bench.u1.rm
     |vpiPort:
     \_port: (cpen), line:3, parent:u1
       |vpiName:cpen
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (cpen)
         |vpiName:cpen
         |vpiActual:
         \_logic_net: (cpen), line:17, parent:work@bench
           |vpiName:cpen
           |vpiFullName:work@bench.cpen
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (cpen), line:3, parent:u1
           |vpiName:cpen
           |vpiFullName:work@bench.u1.cpen
     |vpiPort:
     \_port: (up14), line:3, parent:u1
       |vpiName:up14
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (up14)
         |vpiName:up14
         |vpiActual:
         \_logic_net: (up14), line:15, parent:work@bench
           |vpiName:up14
           |vpiFullName:work@bench.up14
           |vpiNetType:48
           |vpiRange:
           \_range: , line:15
             |vpiLeftRange:
             \_constant: , line:15
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:15
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (up14), line:3, parent:u1
           |vpiName:up14
           |vpiFullName:work@bench.u1.up14
     |vpiPort:
     \_port: (rdi), line:3, parent:u1
       |vpiName:rdi
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (rdi)
         |vpiName:rdi
         |vpiActual:
         \_logic_net: (rdi), line:18, parent:work@bench
           |vpiName:rdi
           |vpiFullName:work@bench.rdi
           |vpiRange:
           \_range: , line:18
             |vpiLeftRange:
             \_constant: , line:18
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:18
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (rdi), line:3, parent:u1
           |vpiName:rdi
           |vpiFullName:work@bench.u1.rdi
     |vpiNet:
     \_logic_net: (rdo), line:3, parent:u1
     |vpiNet:
     \_logic_net: (rm), line:3, parent:u1
     |vpiNet:
     \_logic_net: (cpen), line:3, parent:u1
     |vpiNet:
     \_logic_net: (up14), line:3, parent:u1
     |vpiNet:
     \_logic_net: (rdi), line:3, parent:u1
     |vpiInstance:
     \_module: work@bench (work@bench), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1664684.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1664684.v</a>, line:13
   |vpiNet:
   \_logic_net: (up14), line:15, parent:work@bench
   |vpiNet:
   \_logic_net: (rdo), line:16, parent:work@bench
   |vpiNet:
   \_logic_net: (rm), line:17, parent:work@bench
   |vpiNet:
   \_logic_net: (cpen), line:17, parent:work@bench
   |vpiNet:
   \_logic_net: (rdi), line:18, parent:work@bench
Object: \work_bench of type 3000
Object: \work_bench of type 32
Object: \u1 of type 32
Object: \rdo of type 44
Object: \rm of type 44
Object: \cpen of type 44
Object: \up14 of type 44
Object: \rdi of type 44
Object: \rdo of type 36
Object: \rm of type 36
Object: \cpen of type 36
Object: \up14 of type 36
Object: \rdi of type 36
Object: \up14 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rdo of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rm of type 36
Object: \cpen of type 36
Object: \rdi of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_bench of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \rm of type 608
Object:  of type 4001
ERROR: Encountered unhandled object type: 4001

</pre>
</body>