
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.029984                       # Number of seconds simulated
sim_ticks                                 29984330000                       # Number of ticks simulated
final_tick                                29984330000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122018                       # Simulator instruction rate (inst/s)
host_op_rate                                   231293                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              382244156                       # Simulator tick rate (ticks/s)
host_mem_usage                                 735660                       # Number of bytes of host memory used
host_seconds                                    78.44                       # Real time elapsed on the host
sim_insts                                     9571417                       # Number of instructions simulated
sim_ops                                      18143290                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         160064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15918848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16078912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       160064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        160064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2623808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2623808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          248732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              251233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40997                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40997                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5338255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         530905576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             536243831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5338255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5338255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87505974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87505974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87505974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5338255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        530905576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            623749805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     40997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    247918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001646924500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2504                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2504                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              543970                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38526                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      251233                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40997                       # Number of write requests accepted
system.mem_ctrls.readBursts                    251233                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40997                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16026816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   52096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2622464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16078912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2623808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    814                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2414                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   29984218500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                251233                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                40997                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  240690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       191203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     97.519809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.264916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    83.127816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       132608     69.35%     69.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        51437     26.90%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5001      2.62%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          855      0.45%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          280      0.15%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          159      0.08%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          101      0.05%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      0.05%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          666      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       191203                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.478834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.019199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    105.034102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2489     99.40%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           10      0.40%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2504                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.364217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.344774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.823602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2069     82.63%     82.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      1.44%     84.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              325     12.98%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               70      2.80%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2504                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       160064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15866752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2622464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5338255.015202941373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 529168135.489437341690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 87461150.540965899825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       248732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        40997                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     88352750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11246338750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 213783759750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35326.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45214.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5214619.60                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   6639335250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11334691500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1252095000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26512.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45262.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       534.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        87.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    536.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    73418                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26760                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.27                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     102604.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    34.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                679420980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                361090455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               891350460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              104765400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2301212160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2965405620                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             52675200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      9950366310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       268709280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        206987280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            17782013505                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            593.043550                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          23344980000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     25801250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     973440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    823263000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    699534500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5639924500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  21822366750                       # Time in different power states
system.mem_ctrls_1.actEnergy                685868400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                364524930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               896641200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              109129320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2296295040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2974087290                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             52675200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      9956235600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       232124640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        219985320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            17787566940                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            593.228761                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          23325968500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     27851250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     971360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    886694500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    604118250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5659102500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  21835203500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2395787                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2395787                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             62488                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1849541                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  178912                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2216                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1849541                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1257181                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           592360                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        14012                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2777588                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1248240                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        171154                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         17145                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1275171                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           498                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    69                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         59968661                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1357138                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12804618                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2395787                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1436093                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      58354573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  125596                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  246                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1157                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           55                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1274981                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19933                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           59776045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.414073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.681700                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 55846232     93.43%     93.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   166852      0.28%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   295244      0.49%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   444783      0.74%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   210214      0.35%     95.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    89163      0.15%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   139491      0.23%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   136184      0.23%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2447882      4.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             59776045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.039951                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.213522                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   969389                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              55353202                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2324636                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1066020                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  62798                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               24055974                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  62798                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1232105                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                50238038                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          21012                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2568819                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5653273                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               23747821                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 94694                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 710396                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  21609                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4137474                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              412                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            33134173                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              60950234                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         40742059                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            216814                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              25339845                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7794328                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1040                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1025                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7129100                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2910154                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1344154                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            165883                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            69852                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   23177293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1727                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  21379742                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9581                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5035729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6889064                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            866                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      59776045                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.357664                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.207311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            52497280     87.82%     87.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2940068      4.92%     92.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              817766      1.37%     94.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              837264      1.40%     95.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1032052      1.73%     97.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              619016      1.04%     98.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              415602      0.70%     98.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              360526      0.60%     99.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              256471      0.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        59776045                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  156054     86.71%     86.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    18      0.01%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    143      0.08%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    253      0.14%     86.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.01%     86.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   32      0.02%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12508      6.95%     93.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9976      5.54%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               727      0.40%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              260      0.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            247193      1.16%      1.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15601642     72.97%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                60363      0.28%     74.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1339631      6.27%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5629      0.03%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1407      0.01%     80.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8206      0.04%     80.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18259      0.09%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17217      0.08%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8523      0.04%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2792      0.01%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              1      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2772455     12.97%     93.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1248538      5.84%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33494      0.16%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14384      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               21379742                       # Type of FU issued
system.cpu.iq.rate                           0.356515                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      179982                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008418                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          102500788                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          28020489                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     21109324                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              224304                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             194430                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       102753                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               21200114                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  112417                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           694701                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       638815                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        11126                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       337504                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           455                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  62798                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1498392                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2599154                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            23179020                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1589                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2910154                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1344154                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1236                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   7601                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               2568335                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            183                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          28946                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        41023                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                69969                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              21274748                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2778574                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            104994                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      4026802                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1972126                       # Number of branches executed
system.cpu.iew.exec_stores                    1248228                       # Number of stores executed
system.cpu.iew.exec_rate                     0.354764                       # Inst execution rate
system.cpu.iew.wb_sent                       21229242                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      21212077                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16355808                       # num instructions producing a value
system.cpu.iew.wb_consumers                  30328315                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.353719                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.539292                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         5035886                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             861                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             62663                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     59103375                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.306976                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.353786                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     54619527     92.41%     92.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1513609      2.56%     94.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       479454      0.81%     95.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       604913      1.02%     96.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       139851      0.24%     97.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       175867      0.30%     97.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        24890      0.04%     97.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        94157      0.16%     97.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1451107      2.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     59103375                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9571417                       # Number of instructions committed
system.cpu.commit.committedOps               18143290                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3277989                       # Number of memory references committed
system.cpu.commit.loads                       2271339                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                    1784793                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      77108                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  17884129                       # Number of committed integer instructions.
system.cpu.commit.function_calls               107813                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       222858      1.23%      1.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13407815     73.90%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           51063      0.28%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1139739      6.28%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2920      0.02%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1344      0.01%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6570      0.04%     81.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11764      0.06%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12846      0.07%     81.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6958      0.04%     81.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1418      0.01%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2251210     12.41%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         994267      5.48%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20129      0.11%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12383      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          18143290                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1451107                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     80831444                       # The number of ROB reads
system.cpu.rob.rob_writes                    47033065                       # The number of ROB writes
system.cpu.timesIdled                            1624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          192616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9571417                       # Number of Instructions Simulated
system.cpu.committedOps                      18143290                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.265390                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.265390                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.159607                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.159607                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 35165535                       # number of integer regfile reads
system.cpu.int_regfile_writes                20646864                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    143529                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    81201                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   9794947                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8283790                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7563289                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    756                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.957428                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3030966                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            532312                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.693965                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.957428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          839                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12887568                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12887568                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1543386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1543386                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       955260                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         955260                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2498646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2498646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2498646                       # number of overall hits
system.cpu.dcache.overall_hits::total         2498646                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       538774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        538774                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        51394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        51394                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       590168                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         590168                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       590168                       # number of overall misses
system.cpu.dcache.overall_misses::total        590168                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  28477075500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  28477075500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3491350996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3491350996                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  31968426496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31968426496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31968426496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31968426496                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2082160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2082160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1006654                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1006654                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      3088814                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3088814                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3088814                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3088814                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.258757                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.258757                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.051054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.051054                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.191066                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.191066                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.191066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.191066                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52855.326166                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52855.326166                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67933.046581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67933.046581                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54168.349514                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54168.349514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54168.349514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54168.349514                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34993                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          982                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               544                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.325368                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.538462                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        88881                       # number of writebacks
system.cpu.dcache.writebacks::total             88881                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        57843                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        57843                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        57852                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57852                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57852                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57852                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       480931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       480931                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        51385                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        51385                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       532316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       532316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       532316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       532316                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  24364275500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24364275500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3439582496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3439582496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27803857996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27803857996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27803857996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27803857996                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.230977                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.230977                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.172337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.172337                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.172337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.172337                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50660.646746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50660.646746                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66937.481678                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66937.481678                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52231.866027                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52231.866027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52231.866027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52231.866027                       # average overall mshr miss latency
system.cpu.dcache.replacements                 531288                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.576250                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1274086                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3000                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            424.695333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.576250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2552956                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2552956                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1271086                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1271086                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1271086                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1271086                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1271086                       # number of overall hits
system.cpu.icache.overall_hits::total         1271086                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3892                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3892                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3892                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3892                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3892                       # number of overall misses
system.cpu.icache.overall_misses::total          3892                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    278522999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    278522999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    278522999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    278522999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    278522999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    278522999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1274978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1274978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1274978                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1274978                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1274978                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1274978                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003053                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003053                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71562.949383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71562.949383                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71562.949383                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71562.949383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71562.949383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71562.949383                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1013                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.315789                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2487                       # number of writebacks
system.cpu.icache.writebacks::total              2487                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          892                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          892                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          892                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          892                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          892                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          892                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3000                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         3000                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3000                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3000                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3000                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    226116500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    226116500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    226116500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    226116500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    226116500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    226116500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002353                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002353                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002353                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002353                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002353                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002353                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75372.166667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75372.166667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75372.166667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75372.166667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75372.166667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75372.166667                       # average overall mshr miss latency
system.cpu.icache.replacements                   2487                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4078.205536                       # Cycle average of tags in use
system.l2.tags.total_refs                     1068941                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    252387                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.235325                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.139335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        21.387611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4045.678590                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.987714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995656                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17357091                       # Number of tag accesses
system.l2.tags.data_accesses                 17357091                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        88881                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            88881                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2469                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2469                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             18754                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18754                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                494                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        264826                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            264826                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  494                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               283580                       # number of demand (read+write) hits
system.l2.demand_hits::total                   284074                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 494                       # number of overall hits
system.l2.overall_hits::.cpu.data              283580                       # number of overall hits
system.l2.overall_hits::total                  284074                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data           32627                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32627                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2502                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2502                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       216105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          216105                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2502                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             248732                       # number of demand (read+write) misses
system.l2.demand_misses::total                 251234                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2502                       # number of overall misses
system.l2.overall_misses::.cpu.data            248732                       # number of overall misses
system.l2.overall_misses::total                251234                       # number of overall misses
system.l2.UpgradeReq_miss_latency::.cpu.data       115000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       115000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.data   3149083000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3149083000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    216332000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    216332000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  20861541500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20861541500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    216332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24010624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24226956500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    216332000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24010624500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24226956500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        88881                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        88881                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2469                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2469                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         51381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             51381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       480931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        480931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2996                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           532312                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               535308                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2996                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          532312                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              535308                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.635001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.635001                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.835113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.835113                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.449347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.449347                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.835113                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.467267                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.469326                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.835113                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.467267                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.469326                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        28750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        28750                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96517.700064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96517.700064                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86463.629097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86463.629097                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96534.284260                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96534.284260                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86463.629097                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96532.108856                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96431.838445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86463.629097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96532.108856                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96431.838445                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40997                       # number of writebacks
system.l2.writebacks::total                     40997                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks          102                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           102                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        32627                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32627                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2501                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       216105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       216105                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        248732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            251233                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       248732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           251233                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2822813000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2822813000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    191308500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    191308500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  18700491500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18700491500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    191308500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21523304500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21714613000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    191308500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21523304500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21714613000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.635001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.635001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.834780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.834780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.449347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.449347                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.834780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.467267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.469324                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.834780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.467267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.469324                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        18750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18750                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86517.700064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86517.700064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76492.802879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76492.802879                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86534.284260                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86534.284260                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76492.802879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86532.108856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86432.168545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76492.802879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86532.108856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86432.168545                       # average overall mshr miss latency
system.l2.replacements                         248291                       # number of replacements
system.membus.snoop_filter.tot_requests        498196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       246971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             218606                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40997                       # Transaction distribution
system.membus.trans_dist::CleanEvict           205962                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32627                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32627                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        218606                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       749429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       749429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 749429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18702720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18702720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18702720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            251237                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  251237    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              251237                       # Request fanout histogram
system.membus.reqLayer2.occupancy           737861000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1390606500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1069091                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       533786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1438                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29984330000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            483931                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       129878                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2487                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          649701                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            51381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           51381                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3000                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       480931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1595920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1604403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       350912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     39756352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40107264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          248295                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2624064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           783607                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001907                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043652                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 782114     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1492      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             783607                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          625913500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4500998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         798470000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
