# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../CNN_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v"
verilog xil_defaultlib  "../../../CNN_1.srcs/sources_1/new/dense_layer_pipe.v"
verilog xil_defaultlib  "../../../CNN_1.srcs/sources_1/new/max.v"
verilog xil_defaultlib  "../../../CNN_1.srcs/sources_1/new/dnn_pipe.v"
verilog xil_defaultlib  "../../../CNN_1.srcs/sources_1/new/image.v"
verilog xil_defaultlib  "../../../CNN_1.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v"
verilog xil_defaultlib  "../../../CNN_1.srcs/sources_1/new/TopModule.v"
verilog xil_defaultlib  "../../../CNN_1.srcs/test_TopModule/new/test_TopModule.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
