#include <dt-bindings/input/input.h>

/ {
	lcd: lcd@0 {
		  compatible = "fsl,lcd";
		  ipu_id = <0>;
		  disp_id = <0>;
		  default_ifmt = "BGR24";
		  pinctrl-names = "default";
		  pinctrl-0 = <&pinctrl_ipu1>;
		  status = "disabled";
	};
};

&lcd {
	display-timings {
		TX26D25VM2BAA {
			clock-frequency = <20000000>;
			hactive = <800>;
			vactive = <256>;
			hback-porch = <80>;
			hfront-porch = <160>;
			vback-porch = <20>;
			vfront-porch = <30>;
			hsync-len = <16>;
			vsync-len = <10>;
		};
		HSD070IDW1-G {
			clock-frequency = <30000000>;
			hactive = <800>;
			vactive = <480>;
			hback-porch = <40>;
			hfront-porch = <40>;
			vback-porch = <13>;
			vfront-porch = <29>;
			hsync-len = <48>;
			vsync-len = <3>;
		};
		LQ101K5DZ01 {
			clock-frequency = <44240000>;
			hactive = <1280>;
			vactive = <424>;
			hback-porch = <42>;
			hfront-porch = <194>;
			vback-porch = <15>;
			vfront-porch = <35>;
			hsync-len = <20>;
			vsync-len = <8>;
			pixelclk-active = <0>;
		};
	};
};

&iomuxc {
	imx6qdl-wisehmi {
		pinctrl_ipu1: ipu1grp {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
			    /* RMII */
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN    0x1b0b0
				MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER     0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN     0x1b0b0
				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0   0x1b0b0
				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1   0x1b0b0
				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0   0x1b0b0
				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1   0x1b0b0
				/* reset */
				MX6QDL_PAD_GPIO_4__GPIO1_IO04         0x80000000
				/* interrupt */
				MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23   0x80000000
				/* reference clock */
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK      0x4001b0a8
			>;
		};

		pinctrl_gpmi_nand: gpminandgrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__NAND_CLE     0xb0b1
				MX6QDL_PAD_NANDF_ALE__NAND_ALE     0xb0b1
				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B   0xb0b1
				MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B   0xb0b1
				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B   0xb0b1
				MX6QDL_PAD_NANDF_CS2__NAND_CE2_B   0xb0b1
				MX6QDL_PAD_NANDF_CS3__NAND_CE3_B   0xb0b1
				MX6QDL_PAD_SD4_CMD__NAND_RE_B      0xb0b1
				MX6QDL_PAD_SD4_CLK__NAND_WE_B      0xb0b1
				MX6QDL_PAD_NANDF_D0__NAND_DATA00   0xb0b1
				MX6QDL_PAD_NANDF_D1__NAND_DATA01   0xb0b1
				MX6QDL_PAD_NANDF_D2__NAND_DATA02   0xb0b1
				MX6QDL_PAD_NANDF_D3__NAND_DATA03   0xb0b1
				MX6QDL_PAD_NANDF_D4__NAND_DATA04   0xb0b1
				MX6QDL_PAD_NANDF_D5__NAND_DATA05   0xb0b1
				MX6QDL_PAD_NANDF_D6__NAND_DATA06   0xb0b1
				MX6QDL_PAD_NANDF_D7__NAND_DATA07   0xb0b1
				MX6QDL_PAD_SD4_DAT0__NAND_DQS      0x00b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA   0x1b0b1
				MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA   0x1b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17079
				MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10079
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17079
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17079
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17079
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17079
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17079
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17079
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17079
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17079
			>;
		};

		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO 0x100b1
				MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI  0x100b1
				MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK  0x100b1
				// CS
				MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29  0x80000000
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x80000000
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x80000000
				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13  0x80000000
				MX6QDL_PAD_SD4_DAT5__GPIO2_IO13  0x80000000
				MX6QDL_PAD_GPIO_8__GPIO1_IO08    0x80000000
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x80000000
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x80000000
				MX6QDL_PAD_GPIO_17__GPIO7_IO12   0x80000000
			>;
		};
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio1 4 0>;
};

&gpmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand>;	
	nand-on-flash-bbt;

	partition@0 {
		label = "spl";
		reg = <0x0 0x20000>;
	};
	partition@20000 {
		label = "uboot";
		reg = <0x20000 0xC0000>;
	};
	partition@E0000 {
		label = "env";
		reg = <0xE0000 0x60000>;
	};
	partition@140000 {
		label = "dtb";
		reg = <0x140000 0x60000>;
	};
	partition@1A0000 {
		label = "kernel";
		reg = <0x1A0000 0x780000>;
	};
	partition@920000 {
		label = "rootfs";
		reg = <0x920000 0x0>;
	};
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <8>;
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio5 29 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;

	flash: m25p32@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "st,m25p32";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	trx-en-gpio = <&gpio4 13 GPIO_ACTIVE_HIGH>;
	trx-stby-gpio = <&gpio2 13 GPIO_ACTIVE_LOW>;
	trx-nerr-gpio = <&gpio1 8 GPIO_ACTIVE_LOW>;
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	trx-stby-gpio = <&gpio7 12 GPIO_ACTIVE_HIGH>;
};
