Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Apr 22 23:42:47 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_utilization -hierarchical -cells [get_cells arrayUnit] -file ../reports/u_arrayUnit_b8_c8_mr8_k13_.csv
| Design       : ArrayContainer
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------+-------------------+------------+------------+---------+------+------+--------+--------+------------+
|       Instance       |       Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------+-------------------+------------+------------+---------+------+------+--------+--------+------------+
| arrayUnit            |         ArrayUnit |       2685 |       2685 |       0 |    0 | 1512 |      0 |      0 |          0 |
|   arrayUnit          |         ArrayUnit |       2685 |       2685 |       0 |    0 | 1512 |      0 |      0 |          0 |
|     (arrayUnit)      |         ArrayUnit |         52 |         52 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor        |         Processor |        235 |        235 |       0 |    0 |  124 |      0 |      0 |          0 |
|       (Processor)    |         Processor |        179 |        179 |       0 |    0 |  124 |      0 |      0 |          0 |
|       ruu            | RankUpdateUnit_10 |         56 |         56 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_1      |       Processor_1 |        211 |        211 |       0 |    0 |  124 |      0 |      0 |          0 |
|       (Processor_1)  |       Processor_1 |        158 |        158 |       0 |    0 |  124 |      0 |      0 |          0 |
|       ruu            |  RankUpdateUnit_9 |         53 |         53 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_10     |      Processor_10 |        201 |        201 |       0 |    0 |  124 |      0 |      0 |          0 |
|       (Processor_10) |      Processor_10 |        150 |        150 |       0 |    0 |  124 |      0 |      0 |          0 |
|       ruu            |  RankUpdateUnit_8 |         51 |         51 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_11     |      Processor_11 |        174 |        174 |       0 |    0 |  120 |      0 |      0 |          0 |
|       (Processor_11) |      Processor_11 |        130 |        130 |       0 |    0 |  120 |      0 |      0 |          0 |
|       ruu            |  RankUpdateUnit_7 |         44 |         44 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_2      |       Processor_2 |        214 |        214 |       0 |    0 |  124 |      0 |      0 |          0 |
|       (Processor_2)  |       Processor_2 |        161 |        161 |       0 |    0 |  124 |      0 |      0 |          0 |
|       ruu            |  RankUpdateUnit_6 |         53 |         53 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_3      |       Processor_3 |        227 |        227 |       0 |    0 |  124 |      0 |      0 |          0 |
|       (Processor_3)  |       Processor_3 |        174 |        174 |       0 |    0 |  124 |      0 |      0 |          0 |
|       ruu            |  RankUpdateUnit_5 |         53 |         53 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_4      |       Processor_4 |        211 |        211 |       0 |    0 |  124 |      0 |      0 |          0 |
|       (Processor_4)  |       Processor_4 |        158 |        158 |       0 |    0 |  124 |      0 |      0 |          0 |
|       ruu            |  RankUpdateUnit_4 |         53 |         53 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_5      |       Processor_5 |        214 |        214 |       0 |    0 |  124 |      0 |      0 |          0 |
|       (Processor_5)  |       Processor_5 |        161 |        161 |       0 |    0 |  124 |      0 |      0 |          0 |
|       ruu            |  RankUpdateUnit_3 |         53 |         53 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_6      |       Processor_6 |        241 |        241 |       0 |    0 |  124 |      0 |      0 |          0 |
|       (Processor_6)  |       Processor_6 |        188 |        188 |       0 |    0 |  124 |      0 |      0 |          0 |
|       ruu            |  RankUpdateUnit_2 |         53 |         53 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_7      |       Processor_7 |        211 |        211 |       0 |    0 |  124 |      0 |      0 |          0 |
|       (Processor_7)  |       Processor_7 |        158 |        158 |       0 |    0 |  124 |      0 |      0 |          0 |
|       ruu            |  RankUpdateUnit_1 |         53 |         53 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_8      |       Processor_8 |        214 |        214 |       0 |    0 |  124 |      0 |      0 |          0 |
|       (Processor_8)  |       Processor_8 |        161 |        161 |       0 |    0 |  124 |      0 |      0 |          0 |
|       ruu            |  RankUpdateUnit_0 |         53 |         53 |       0 |    0 |    0 |      0 |      0 |          0 |
|     Processor_9      |       Processor_9 |        213 |        213 |       0 |    0 |  124 |      0 |      0 |          0 |
|       (Processor_9)  |       Processor_9 |        166 |        166 |       0 |    0 |  124 |      0 |      0 |          0 |
|       ruu            |    RankUpdateUnit |         47 |         47 |       0 |    0 |    0 |      0 |      0 |          0 |
|     p_0              |        Processor0 |         67 |         67 |       0 |    0 |   28 |      0 |      0 |          0 |
+----------------------+-------------------+------------+------------+---------+------+------+--------+--------+------------+


