C:\Programs\Lattice\Diamond\3.12\synpbase\bin64\c_hdl.exe  -osyn  C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\syn_results\synwork\main_clock_comp.srs  -top  main_clock  -hdllog  C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\syn_results\synlog\main_clock_compiler.srr  -encrypt  -mp  4  -verification_mode 0 -rtl_xmr_naming  -vhdl  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\syn_results\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\Users\Jari\mycodeprojects\hVHDL_example_project\ecp5_build\IP\main_clock\main_clock.vhd  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\Programs\Lattice\Diamond\3.12\synpbase\bin64\c_hdl.exe -osyn ..\synwork\main_clock_comp.srs -top main_clock -hdllog ..\synlog\main_clock_compiler.srr -encrypt -mp 4 -verification_mode 0 -rtl_xmr_naming -vhdl -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\..\main_clock.vhd -jobname "compiler"
rc:0 success:1 runtime:3
file:..\synwork\main_clock_comp.srs|io:o|time:1657437475|size:5141|exec:0|csum:
file:..\synlog\main_clock_compiler.srr|io:o|time:1657437475|size:5219|exec:0|csum:
file:..\..\main_clock.vhd|io:i|time:1657437472|size:2982|exec:0|csum:5F3958E41691B88211DF88A9892EFFE7
file:..\..\..\..\..\..\..\..\..\Programs\Lattice\Diamond\3.12\synpbase\bin64\c_hdl.exe|io:i|time:1628579804|size:5754368|exec:1|csum:EF00E91BAA13FCD84C7D68B353143F73
