--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\SUTD\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 247845 paths analyzed, 3275 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.892ns.
--------------------------------------------------------------------------------
Slack:                  4.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_10 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.866ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.650 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_10 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   L_reg/M_r10_q[11]
                                                       L_reg/M_r10_q_10
    SLICE_X13Y57.C1      net (fanout=4)        2.991   L_reg/M_r10_q[10]
    SLICE_X13Y57.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       L_reg/mux1711
    SLICE_X16Y56.B1      net (fanout=1)        1.002   L_reg/mux171
    SLICE_X16Y56.B       Tilo                  0.254   alu2/Mmux_s111
                                                       L_reg/mux1713
    DSP48_X0Y13.B10      net (fanout=11)       1.646   M_reg_a2[10]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     15.866ns (5.186ns logic, 10.680ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  4.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_10 (FF)
  Destination:          L_reg/M_r12_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.445ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.651 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_10 to L_reg/M_r12_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   L_reg/M_r10_q[11]
                                                       L_reg/M_r10_q_10
    SLICE_X13Y57.C1      net (fanout=4)        2.991   L_reg/M_r10_q[10]
    SLICE_X13Y57.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       L_reg/mux1711
    SLICE_X16Y56.B1      net (fanout=1)        1.002   L_reg/mux171
    SLICE_X16Y56.B       Tilo                  0.254   alu2/Mmux_s111
                                                       L_reg/mux1713
    DSP48_X0Y13.B10      net (fanout=11)       1.646   M_reg_a2[10]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X15Y56.DX      net (fanout=3)        2.261   M_alu2_s[15]
    SLICE_X15Y56.CLK     Tdick                 0.114   L_reg/M_r12_q[15]
                                                       L_reg/M_r12_q_15
    -------------------------------------------------  ---------------------------
    Total                                     15.445ns (5.186ns logic, 10.259ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  4.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r3_q_2 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.315ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.738 - 0.780)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r3_q_2 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.525   M_reg_goalreg[2]
                                                       L_reg/M_r3_q_2
    SLICE_X21Y56.C5      net (fanout=36)       4.211   M_reg_goalreg[2]
    SLICE_X21Y56.C       Tilo                  0.259   M_alu2_b[2]
                                                       ctl2/M_state_q_M_alu2_b<2>1
    DSP48_X0Y13.A2       net (fanout=20)       1.665   M_alu2_b[2]
    DSP48_X0Y13.M15      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     15.315ns (4.398ns logic, 10.917ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  4.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd3_3 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.100ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.650 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd3_3 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.BQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       ctl2/M_state_q_FSM_FFd3_3
    SLICE_X14Y58.C1      net (fanout=12)       2.115   M_state_q_FSM_FFd3_2
    SLICE_X14Y58.C       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2011
    SLICE_X14Y58.D1      net (fanout=1)        0.927   L_reg/mux201
    SLICE_X14Y58.D       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2013
    DSP48_X0Y13.B13      net (fanout=10)       1.779   M_reg_a2[13]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     15.100ns (5.238ns logic, 9.862ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  5.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r3_q_2 (FF)
  Destination:          L_reg/M_r12_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.894ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.739 - 0.780)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r3_q_2 to L_reg/M_r12_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.525   M_reg_goalreg[2]
                                                       L_reg/M_r3_q_2
    SLICE_X21Y56.C5      net (fanout=36)       4.211   M_reg_goalreg[2]
    SLICE_X21Y56.C       Tilo                  0.259   M_alu2_b[2]
                                                       ctl2/M_state_q_M_alu2_b<2>1
    DSP48_X0Y13.A2       net (fanout=20)       1.665   M_alu2_b[2]
    DSP48_X0Y13.M15      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X15Y56.DX      net (fanout=3)        2.261   M_alu2_s[15]
    SLICE_X15Y56.CLK     Tdick                 0.114   L_reg/M_r12_q[15]
                                                       L_reg/M_r12_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.894ns (4.398ns logic, 10.496ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  5.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_10 (FF)
  Destination:          L_reg/M_r10_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.685ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.588 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_10 to L_reg/M_r10_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   L_reg/M_r10_q[11]
                                                       L_reg/M_r10_q_10
    SLICE_X13Y57.C1      net (fanout=4)        2.991   L_reg/M_r10_q[10]
    SLICE_X13Y57.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       L_reg/mux1711
    SLICE_X16Y56.B1      net (fanout=1)        1.002   L_reg/mux171
    SLICE_X16Y56.B       Tilo                  0.254   alu2/Mmux_s111
                                                       L_reg/mux1713
    DSP48_X0Y13.B10      net (fanout=11)       1.646   M_reg_a2[10]
    DSP48_X0Y13.M14      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X13Y56.C1      net (fanout=4)        1.678   M_mul_s[14]
    SLICE_X13Y56.C       Tilo                  0.259   M_reg_p2num[15]
                                                       alu2/Mmux_s75
    SLICE_X14Y40.B1      net (fanout=2)        1.923   M_alu2_s[14]
    SLICE_X14Y40.CLK     Tas                   0.349   L_reg/M_r10_q[15]
                                                       L_reg/Mmux_M_r10_d61
                                                       L_reg/M_r10_q_14
    -------------------------------------------------  ---------------------------
    Total                                     14.685ns (5.445ns logic, 9.240ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  5.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd3_3 (FF)
  Destination:          L_reg/M_r12_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.679ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.651 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd3_3 to L_reg/M_r12_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.BQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       ctl2/M_state_q_FSM_FFd3_3
    SLICE_X14Y58.C1      net (fanout=12)       2.115   M_state_q_FSM_FFd3_2
    SLICE_X14Y58.C       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2011
    SLICE_X14Y58.D1      net (fanout=1)        0.927   L_reg/mux201
    SLICE_X14Y58.D       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2013
    DSP48_X0Y13.B13      net (fanout=10)       1.779   M_reg_a2[13]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X15Y56.DX      net (fanout=3)        2.261   M_alu2_s[15]
    SLICE_X15Y56.CLK     Tdick                 0.114   L_reg/M_r12_q[15]
                                                       L_reg/M_r12_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.679ns (5.238ns logic, 9.441ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  5.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r7_q_5 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.635ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r7_q_5 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y60.AQ      Tcko                  0.430   L_reg/M_r7_q[7]
                                                       L_reg/M_r7_q_5
    SLICE_X11Y53.A5      net (fanout=2)        1.327   L_reg/M_r7_q[5]
    SLICE_X11Y53.A       Tilo                  0.259   L_reg/mux271
                                                       L_reg/mux2711
    SLICE_X10Y58.B1      net (fanout=1)        1.536   L_reg/mux271
    SLICE_X10Y58.B       Tilo                  0.235   M_reg_a2[5]
                                                       L_reg/mux2713
    DSP48_X0Y13.B5       net (fanout=10)       1.564   M_reg_a2[5]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.635ns (5.167ns logic, 9.468ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  5.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_5 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.585ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_5 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y53.DQ      Tcko                  0.430   L_reg/M_r10_q[5]
                                                       L_reg/M_r10_q_5
    SLICE_X11Y53.A1      net (fanout=4)        1.277   L_reg/M_r10_q[5]
    SLICE_X11Y53.A       Tilo                  0.259   L_reg/mux271
                                                       L_reg/mux2711
    SLICE_X10Y58.B1      net (fanout=1)        1.536   L_reg/mux271
    SLICE_X10Y58.B       Tilo                  0.235   M_reg_a2[5]
                                                       L_reg/mux2713
    DSP48_X0Y13.B5       net (fanout=10)       1.564   M_reg_a2[5]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.585ns (5.167ns logic, 9.418ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  5.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd3_2 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.521ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.650 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd3_2 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       ctl2/M_state_q_FSM_FFd3_2
    SLICE_X9Y54.C5       net (fanout=10)       0.670   M_state_q_FSM_FFd3_1
    SLICE_X9Y54.C        Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q__n0083<15>1
    SLICE_X14Y58.D2      net (fanout=16)       1.769   M_ctl2_asel[2]
    SLICE_X14Y58.D       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2013
    DSP48_X0Y13.B13      net (fanout=10)       1.779   M_reg_a2[13]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.521ns (5.262ns logic, 9.259ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  5.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd2_3 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.477ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.650 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd2_3 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q_FSM_FFd2_3
    SLICE_X9Y54.C1       net (fanout=10)       0.721   M_state_q_FSM_FFd2_2
    SLICE_X9Y54.C        Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q__n0083<15>1
    SLICE_X14Y58.D2      net (fanout=16)       1.769   M_ctl2_asel[2]
    SLICE_X14Y58.D       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2013
    DSP48_X0Y13.B13      net (fanout=10)       1.779   M_reg_a2[13]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.477ns (5.167ns logic, 9.310ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  5.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd3_3 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.437ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.650 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd3_3 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.BQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       ctl2/M_state_q_FSM_FFd3_3
    SLICE_X11Y53.A2      net (fanout=12)       1.034   M_state_q_FSM_FFd3_2
    SLICE_X11Y53.A       Tilo                  0.259   L_reg/mux271
                                                       L_reg/mux2711
    SLICE_X10Y58.B1      net (fanout=1)        1.536   L_reg/mux271
    SLICE_X10Y58.B       Tilo                  0.235   M_reg_a2[5]
                                                       L_reg/mux2713
    DSP48_X0Y13.B5       net (fanout=10)       1.564   M_reg_a2[5]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.437ns (5.262ns logic, 9.175ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  5.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r3_q_4 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.457ns (Levels of Logic = 3)
  Clock Path Skew:      0.021ns (0.738 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r3_q_4 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.CQ      Tcko                  0.525   M_reg_goalreg[5]
                                                       L_reg/M_r3_q_4
    SLICE_X7Y54.A2       net (fanout=22)       4.228   M_reg_goalreg[4]
    SLICE_X7Y54.AMUX     Tilo                  0.337   L_reg/mux3111
                                                       ctl2/M_state_q_M_alu2_b<4>1
    DSP48_X0Y13.A4       net (fanout=1)        0.712   M_alu2_b[4]
    DSP48_X0Y13.M15      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.457ns (4.476ns logic, 9.981ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  5.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r9_q_13 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.358ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.650 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r9_q_13 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   L_reg/M_r9_q[14]
                                                       L_reg/M_r9_q_13
    SLICE_X8Y57.A2       net (fanout=2)        1.241   L_reg/M_r9_q[13]
    SLICE_X8Y57.A        Tilo                  0.254   M_state_q_FSM_FFd3_2
                                                       L_reg/mux2012
    SLICE_X14Y58.D5      net (fanout=1)        1.135   L_reg/mux2011
    SLICE_X14Y58.D       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2013
    DSP48_X0Y13.B13      net (fanout=10)       1.779   M_reg_a2[13]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.358ns (5.162ns logic, 9.196ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  5.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.366ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   M_state_q_FSM_FFd5
                                                       ctl2/M_state_q_FSM_FFd5
    SLICE_X12Y58.B6      net (fanout=21)       1.353   M_state_q_FSM_FFd5
    SLICE_X12Y58.B       Tilo                  0.254   L_reg/mux521
                                                       M_ctl2_asel<1>1_1
    SLICE_X18Y54.B1      net (fanout=16)       1.678   M_ctl2_asel<1>1
    SLICE_X18Y54.B       Tilo                  0.235   N158
                                                       L_reg/mux2413
    DSP48_X0Y13.B2       net (fanout=10)       1.086   M_reg_a2[2]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.366ns (5.208ns logic, 9.158ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  5.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd2_4 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.650 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd2_4 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.CQ       Tcko                  0.430   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q_FSM_FFd2_4
    SLICE_X14Y58.C4      net (fanout=11)       1.387   M_state_q_FSM_FFd2_3
    SLICE_X14Y58.C       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2011
    SLICE_X14Y58.D1      net (fanout=1)        0.927   L_reg/mux201
    SLICE_X14Y58.D       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2013
    DSP48_X0Y13.B13      net (fanout=10)       1.779   M_reg_a2[13]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.277ns (5.143ns logic, 9.134ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  5.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r2_q_13 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.292ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r2_q_13 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y56.BQ      Tcko                  0.430   M_reg_p2num[15]
                                                       L_reg/M_r2_q_13
    SLICE_X8Y57.A1       net (fanout=2)        1.175   M_reg_p2num[13]
    SLICE_X8Y57.A        Tilo                  0.254   M_state_q_FSM_FFd3_2
                                                       L_reg/mux2012
    SLICE_X14Y58.D5      net (fanout=1)        1.135   L_reg/mux2011
    SLICE_X14Y58.D       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2013
    DSP48_X0Y13.B13      net (fanout=10)       1.779   M_reg_a2[13]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.292ns (5.162ns logic, 9.130ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  5.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.265ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   M_state_q_FSM_FFd5
                                                       ctl2/M_state_q_FSM_FFd5
    SLICE_X12Y58.B6      net (fanout=21)       1.353   M_state_q_FSM_FFd5
    SLICE_X12Y58.B       Tilo                  0.254   L_reg/mux521
                                                       M_ctl2_asel<1>1_1
    SLICE_X16Y57.D2      net (fanout=16)       1.082   M_ctl2_asel<1>1
    SLICE_X16Y57.D       Tilo                  0.254   M_reg_p2num[7]
                                                       L_reg/mux2813
    DSP48_X0Y13.B6       net (fanout=11)       1.562   M_reg_a2[6]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.265ns (5.227ns logic, 9.038ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  5.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd2_2 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.225ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.650 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd2_2 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q_FSM_FFd2_2
    SLICE_X16Y57.B6      net (fanout=11)       1.148   M_state_q_FSM_FFd2_1
    SLICE_X16Y57.B       Tilo                  0.254   M_reg_p2num[7]
                                                       L_reg/mux2612
    SLICE_X19Y58.D2      net (fanout=1)        1.297   L_reg/mux2611
    SLICE_X19Y58.D       Tilo                  0.259   M_reg_lane2p2[4]
                                                       L_reg/mux2613
    DSP48_X0Y13.B4       net (fanout=10)       1.553   M_reg_a2[4]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.225ns (5.186ns logic, 9.039ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  5.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r7_q_13 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.211ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.650 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r7_q_13 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   L_reg/M_r7_q[13]
                                                       L_reg/M_r7_q_13
    SLICE_X14Y58.C3      net (fanout=2)        1.275   L_reg/M_r7_q[13]
    SLICE_X14Y58.C       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2011
    SLICE_X14Y58.D1      net (fanout=1)        0.927   L_reg/mux201
    SLICE_X14Y58.D       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2013
    DSP48_X0Y13.B13      net (fanout=10)       1.779   M_reg_a2[13]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.211ns (5.189ns logic, 9.022ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  5.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.246ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   M_state_q_FSM_FFd5
                                                       ctl2/M_state_q_FSM_FFd5
    SLICE_X12Y58.B6      net (fanout=21)       1.353   M_state_q_FSM_FFd5
    SLICE_X12Y58.B       Tilo                  0.254   L_reg/mux521
                                                       M_ctl2_asel<1>1_1
    SLICE_X19Y58.D1      net (fanout=16)       1.067   M_ctl2_asel<1>1
    SLICE_X19Y58.D       Tilo                  0.259   M_reg_lane2p2[4]
                                                       L_reg/mux2613
    DSP48_X0Y13.B4       net (fanout=10)       1.553   M_reg_a2[4]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.246ns (5.232ns logic, 9.014ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  5.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd2_1 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.215ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.650 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd2_1 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.DQ       Tcko                  0.525   M_state_q_FSM_FFd2_0_0
                                                       ctl2/M_state_q_FSM_FFd2_1
    SLICE_X12Y58.B1      net (fanout=2)        1.153   M_state_q_FSM_FFd2_0_0
    SLICE_X12Y58.B       Tilo                  0.254   L_reg/mux521
                                                       M_ctl2_asel<1>1_1
    SLICE_X18Y54.B1      net (fanout=16)       1.678   M_ctl2_asel<1>1
    SLICE_X18Y54.B       Tilo                  0.235   N158
                                                       L_reg/mux2413
    DSP48_X0Y13.B2       net (fanout=10)       1.086   M_reg_a2[2]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.215ns (5.257ns logic, 8.958ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  5.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r3_q_3 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.283ns (Levels of Logic = 3)
  Clock Path Skew:      0.021ns (0.738 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r3_q_3 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.BQ      Tcko                  0.525   M_reg_goalreg[5]
                                                       L_reg/M_r3_q_3
    SLICE_X8Y58.D4       net (fanout=49)       3.952   M_reg_goalreg[3]
    SLICE_X8Y58.D        Tilo                  0.254   M_alu2_b[3]
                                                       ctl2/M_state_q_M_alu2_b<3>1
    DSP48_X0Y13.A3       net (fanout=17)       0.897   M_alu2_b[3]
    DSP48_X0Y13.M15      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.283ns (4.393ns logic, 9.890ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  5.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r3_q_2 (FF)
  Destination:          L_reg/M_r10_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.134ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.676 - 0.780)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r3_q_2 to L_reg/M_r10_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.525   M_reg_goalreg[2]
                                                       L_reg/M_r3_q_2
    SLICE_X21Y56.C5      net (fanout=36)       4.211   M_reg_goalreg[2]
    SLICE_X21Y56.C       Tilo                  0.259   M_alu2_b[2]
                                                       ctl2/M_state_q_M_alu2_b<2>1
    DSP48_X0Y13.A2       net (fanout=20)       1.665   M_alu2_b[2]
    DSP48_X0Y13.M14      Tdspdo_A_M            3.265   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X13Y56.C1      net (fanout=4)        1.678   M_mul_s[14]
    SLICE_X13Y56.C       Tilo                  0.259   M_reg_p2num[15]
                                                       alu2/Mmux_s75
    SLICE_X14Y40.B1      net (fanout=2)        1.923   M_alu2_s[14]
    SLICE_X14Y40.CLK     Tas                   0.349   L_reg/M_r10_q[15]
                                                       L_reg/Mmux_M_r10_d61
                                                       L_reg/M_r10_q_14
    -------------------------------------------------  ---------------------------
    Total                                     14.134ns (4.657ns logic, 9.477ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  5.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r7_q_5 (FF)
  Destination:          L_reg/M_r12_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.214ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.184 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r7_q_5 to L_reg/M_r12_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y60.AQ      Tcko                  0.430   L_reg/M_r7_q[7]
                                                       L_reg/M_r7_q_5
    SLICE_X11Y53.A5      net (fanout=2)        1.327   L_reg/M_r7_q[5]
    SLICE_X11Y53.A       Tilo                  0.259   L_reg/mux271
                                                       L_reg/mux2711
    SLICE_X10Y58.B1      net (fanout=1)        1.536   L_reg/mux271
    SLICE_X10Y58.B       Tilo                  0.235   M_reg_a2[5]
                                                       L_reg/mux2713
    DSP48_X0Y13.B5       net (fanout=10)       1.564   M_reg_a2[5]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X15Y56.DX      net (fanout=3)        2.261   M_alu2_s[15]
    SLICE_X15Y56.CLK     Tdick                 0.114   L_reg/M_r12_q[15]
                                                       L_reg/M_r12_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.214ns (5.167ns logic, 9.047ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  5.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_5 (FF)
  Destination:          L_reg/M_r12_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.164ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_5 to L_reg/M_r12_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y53.DQ      Tcko                  0.430   L_reg/M_r10_q[5]
                                                       L_reg/M_r10_q_5
    SLICE_X11Y53.A1      net (fanout=4)        1.277   L_reg/M_r10_q[5]
    SLICE_X11Y53.A       Tilo                  0.259   L_reg/mux271
                                                       L_reg/mux2711
    SLICE_X10Y58.B1      net (fanout=1)        1.536   L_reg/mux271
    SLICE_X10Y58.B       Tilo                  0.235   M_reg_a2[5]
                                                       L_reg/mux2713
    DSP48_X0Y13.B5       net (fanout=10)       1.564   M_reg_a2[5]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X15Y56.DX      net (fanout=3)        2.261   M_alu2_s[15]
    SLICE_X15Y56.CLK     Tdick                 0.114   L_reg/M_r12_q[15]
                                                       L_reg/M_r12_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.164ns (5.167ns logic, 8.997ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  5.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_r10_q_10 (FF)
  Destination:          L_reg/M_r10_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.127ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.589 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_r10_q_10 to L_reg/M_r10_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   L_reg/M_r10_q[11]
                                                       L_reg/M_r10_q_10
    SLICE_X13Y57.C1      net (fanout=4)        2.991   L_reg/M_r10_q[10]
    SLICE_X13Y57.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       L_reg/mux1711
    SLICE_X16Y56.B1      net (fanout=1)        1.002   L_reg/mux171
    SLICE_X16Y56.B       Tilo                  0.254   alu2/Mmux_s111
                                                       L_reg/mux1713
    DSP48_X0Y13.B10      net (fanout=11)       1.646   M_reg_a2[10]
    DSP48_X0Y13.M1       Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X16Y40.C1      net (fanout=5)        2.818   M_mul_s[1]
    SLICE_X16Y40.C       Tilo                  0.255   L_reg/M_r10_q[1]
                                                       alu2/Mmux_s94
    SLICE_X16Y40.D5      net (fanout=1)        0.239   Mmux_s93
    SLICE_X16Y40.CLK     Tas                   0.339   L_reg/M_r10_q[1]
                                                       L_reg/Mmux_M_r10_d81
                                                       L_reg/M_r10_q_1
    -------------------------------------------------  ---------------------------
    Total                                     14.127ns (5.431ns logic, 8.696ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  5.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd2_1 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.114ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.650 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd2_1 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.DQ       Tcko                  0.525   M_state_q_FSM_FFd2_0_0
                                                       ctl2/M_state_q_FSM_FFd2_1
    SLICE_X12Y58.B1      net (fanout=2)        1.153   M_state_q_FSM_FFd2_0_0
    SLICE_X12Y58.B       Tilo                  0.254   L_reg/mux521
                                                       M_ctl2_asel<1>1_1
    SLICE_X16Y57.D2      net (fanout=16)       1.082   M_ctl2_asel<1>1
    SLICE_X16Y57.D       Tilo                  0.254   M_reg_p2num[7]
                                                       L_reg/mux2813
    DSP48_X0Y13.B6       net (fanout=11)       1.562   M_reg_a2[6]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.114ns (5.276ns logic, 8.838ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  5.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd5 (FF)
  Destination:          L_reg/M_r2_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.135ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd5 to L_reg/M_r2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y52.AQ      Tcko                  0.476   M_state_q_FSM_FFd5
                                                       ctl2/M_state_q_FSM_FFd5
    SLICE_X12Y58.B6      net (fanout=21)       1.353   M_state_q_FSM_FFd5
    SLICE_X12Y58.B       Tilo                  0.254   L_reg/mux521
                                                       M_ctl2_asel<1>1_1
    SLICE_X17Y54.D4      net (fanout=16)       1.077   M_ctl2_asel<1>1
    SLICE_X17Y54.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       L_reg/mux1613
    DSP48_X0Y13.B0       net (fanout=7)        1.432   M_reg_a2[0]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X13Y56.DX      net (fanout=3)        2.682   M_alu2_s[15]
    SLICE_X13Y56.CLK     Tdick                 0.114   M_reg_p2num[15]
                                                       L_reg/M_r2_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.135ns (5.232ns logic, 8.903ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  5.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctl2/M_state_q_FSM_FFd3_2 (FF)
  Destination:          L_reg/M_r12_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.100ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.651 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctl2/M_state_q_FSM_FFd3_2 to L_reg/M_r12_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       ctl2/M_state_q_FSM_FFd3_2
    SLICE_X9Y54.C5       net (fanout=10)       0.670   M_state_q_FSM_FFd3_1
    SLICE_X9Y54.C        Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       ctl2/M_state_q__n0083<15>1
    SLICE_X14Y58.D2      net (fanout=16)       1.769   M_ctl2_asel[2]
    SLICE_X14Y58.D       Tilo                  0.235   M_ctl2_asel[0]
                                                       L_reg/mux2013
    DSP48_X0Y13.B13      net (fanout=10)       1.779   M_reg_a2[13]
    DSP48_X0Y13.M15      Tdspdo_B_M            3.894   alu2/mul/Mmult_n0003
                                                       alu2/mul/Mmult_n0003
    SLICE_X14Y40.C1      net (fanout=4)        2.359   M_mul_s[15]
    SLICE_X14Y40.C       Tilo                  0.235   L_reg/M_r10_q[15]
                                                       alu2/Mmux_s86
    SLICE_X15Y56.DX      net (fanout=3)        2.261   M_alu2_s[15]
    SLICE_X15Y56.CLK     Tdick                 0.114   L_reg/M_r12_q[15]
                                                       L_reg/M_r12_q_15
    -------------------------------------------------  ---------------------------
    Total                                     14.100ns (5.262ns logic, 8.838ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condClr2/M_sync_out/CLK
  Logical resource: condSub1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condClr2/M_sync_out/CLK
  Logical resource: condMul1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condClr2/M_sync_out/CLK
  Logical resource: condSub2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condClr2/M_sync_out/CLK
  Logical resource: condMul2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condClr2/M_sync_out/CLK
  Logical resource: condAdd1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condClr2/M_sync_out/CLK
  Logical resource: condClr1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condClr2/M_sync_out/CLK
  Logical resource: condAdd2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: condClr2/M_sync_out/CLK
  Logical resource: condClr2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[3]/CLK
  Logical resource: condClr1/M_ctr_q_0/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[3]/CLK
  Logical resource: condClr1/M_ctr_q_1/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[3]/CLK
  Logical resource: condClr1/M_ctr_q_2/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[3]/CLK
  Logical resource: condClr1/M_ctr_q_3/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[7]/CLK
  Logical resource: condClr1/M_ctr_q_4/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[7]/CLK
  Logical resource: condClr1/M_ctr_q_5/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[7]/CLK
  Logical resource: condClr1/M_ctr_q_6/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[7]/CLK
  Logical resource: condClr1/M_ctr_q_7/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[11]/CLK
  Logical resource: condClr1/M_ctr_q_8/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[11]/CLK
  Logical resource: condClr1/M_ctr_q_9/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[11]/CLK
  Logical resource: condClr1/M_ctr_q_10/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[11]/CLK
  Logical resource: condClr1/M_ctr_q_11/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[15]/CLK
  Logical resource: condClr1/M_ctr_q_12/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[15]/CLK
  Logical resource: condClr1/M_ctr_q_13/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[15]/CLK
  Logical resource: condClr1/M_ctr_q_14/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[15]/CLK
  Logical resource: condClr1/M_ctr_q_15/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[19]/CLK
  Logical resource: condClr1/M_ctr_q_16/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[19]/CLK
  Logical resource: condClr1/M_ctr_q_17/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[19]/CLK
  Logical resource: condClr1/M_ctr_q_18/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condClr1/M_ctr_q[19]/CLK
  Logical resource: condClr1/M_ctr_q_19/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: condSub1/M_ctr_q[3]/CLK
  Logical resource: condSub1/M_ctr_q_0/CK
  Location pin: SLICE_X0Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.892|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 247845 paths, 0 nets, and 5571 connections

Design statistics:
   Minimum period:  15.892ns{1}   (Maximum frequency:  62.925MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 04 05:08:59 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4570 MB



