{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744677427242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744677427247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 17:37:07 2025 " "Processing started: Mon Apr 14 17:37:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744677427247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677427247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677427249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744677427915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744677427915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_rx_v2.sv(8) " "Verilog HDL Declaration information at uart_rx_v2.sv(8): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "uart_rx_v2.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/uart_rx_v2.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744677436327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_v2 " "Found entity 1: uart_rx_v2" {  } { { "uart_rx_v2.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/uart_rx_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744677436329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677436329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_test_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_test_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_rx " "Found entity 1: tb_uart_rx" {  } { { "uart_rx_test_tb.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/uart_rx_test_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744677436335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677436335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_rx_standardize.sv(15) " "Verilog HDL Declaration information at uart_rx_standardize.sv(15): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "uart_rx_standardize.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/uart_rx_standardize.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744677436339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_standardize.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_standardize.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_standardize " "Found entity 1: uart_rx_standardize" {  } { { "uart_rx_standardize.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/uart_rx_standardize.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744677436341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677436341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_rx.sv(15) " "Verilog HDL Declaration information at uart_rx.sv(15): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "uart_rx.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/uart_rx.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744677436344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/uart_rx.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744677436346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677436346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siggen.sv 1 1 " "Found 1 design units, including 1 entities, in source file siggen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 siggen " "Found entity 1: siggen" {  } { { "SigGen.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/SigGen.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744677436350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677436350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744677436355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677436355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file freqgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freqgen " "Found entity 1: freqgen" {  } { { "freqgen.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/freqgen.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744677436361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677436361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7 " "Found entity 1: decode7" {  } { { "decode7.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/decode7.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744677436366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677436366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2 " "Found entity 1: decode2" {  } { { "decode2.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/decode2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744677436371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677436371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744677436377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677436377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744677436415 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pattern main.sv(24) " "Verilog HDL warning at main.sv(24): object pattern used but never assigned" {  } { { "main.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1744677436416 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pattern 0 main.sv(24) " "Net \"pattern\" at main.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744677436417 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2 decode2:decode2_0 " "Elaborating entity \"decode2\" for hierarchy \"decode2:decode2_0\"" {  } { { "main.sv" "decode2_0" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744677436429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7 decode7:decode7_0 " "Elaborating entity \"decode7\" for hierarchy \"decode7:decode7_0\"" {  } { { "main.sv" "decode7_0" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744677436432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqgen freqgen:freqgen_0 " "Elaborating entity \"freqgen\" for hierarchy \"freqgen:freqgen_0\"" {  } { { "main.sv" "freqgen_0" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744677436436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "siggen siggen:siggen_0 " "Elaborating entity \"siggen\" for hierarchy \"siggen:siggen_0\"" {  } { { "main.sv" "siggen_0" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744677436439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_v2 uart_rx_v2:uart_rx_0 " "Elaborating entity \"uart_rx_v2\" for hierarchy \"uart_rx_v2:uart_rx_0\"" {  } { { "main.sv" "uart_rx_0" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744677436442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx_v2.sv(41) " "Verilog HDL assignment warning at uart_rx_v2.sv(41): truncated value with size 32 to match size of target (13)" {  } { { "uart_rx_v2.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/uart_rx_v2.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744677436443 "|main|uart_rx_v2:uart_rx_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx_v2.sv(81) " "Verilog HDL assignment warning at uart_rx_v2.sv(81): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx_v2.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/uart_rx_v2.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744677436443 "|main|uart_rx_v2:uart_rx_0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744677436842 "|main|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] VCC " "Pin \"leds\[2\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744677436842 "|main|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744677436842 "|main|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744677436842 "|main|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744677436842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744677436908 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744677437051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677437087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744677437227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744677437227 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s2 " "No output dependent on input pin \"s2\"" {  } { { "main.sv" "" { Text "C:/Users/Taewoo Kim/Desktop/testclnoe/Optical-Satellite-Communication-Simulation/Main/main.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744677437270 "|main|s2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744677437270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744677437271 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744677437271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744677437271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744677437271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744677437297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 17:37:17 2025 " "Processing ended: Mon Apr 14 17:37:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744677437297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744677437297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744677437297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744677437297 ""}
