
module ALU(
    input [31:0]A,B,
    input[2:0]ALUControl,
    output [31:0]ALUResult,
    output zero,sign
);
reg [32:0]R;
always @(*)
begin
  case(ALUControl)
  3'b000:R=A+B;
  3'b001:R=A<<B;
  3'b010:R=A-B;
  3'b100:R=A^B;
  3'b101:R=A>>B;
  3'b110:R=A|B;
  3'b111:R=A&B;
  default:R=32'b0;
  endcase
end
assign ALUResult=R[31:0];
assign zero= ~(|R);
assign sign= R[31];

endmodule