Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/crc_qsys.qsys" --block-symbol-file --output-directory="/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys" --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading quartus-projekt/crc_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding crc_qsys_component_0 [crc_qsys_component 1.0]
Progress: Parameterizing module crc_qsys_component_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/crc_qsys.qsys" --synthesis=VHDL --output-directory="/home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis" --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading quartus-projekt/crc_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding crc_qsys_component_0 [crc_qsys_component 1.0]
Progress: Parameterizing module crc_qsys_component_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: crc_qsys: Generating crc_qsys "crc_qsys" for QUARTUS_SYNTH
Info: crc_qsys_component_0: "crc_qsys" instantiated crc_qsys_component "crc_qsys_component_0"
Info: nios2_gen2_0: "crc_qsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'crc_qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/tim/intelFPGA_lite/22.1std/quartus/linux64/perl/bin/perl -I /home/tim/intelFPGA_lite/22.1std/quartus/linux64/perl/lib -I /home/tim/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/tim/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/tim/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/tim/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tim/intelFPGA_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=crc_qsys_onchip_memory2_0 --dir=/tmp/alt9557_6979889139823974243.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/tim/intelFPGA_lite/22.1std/quartus --verilog --config=/tmp/alt9557_6979889139823974243.dir/0004_onchip_memory2_0_gen//crc_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'crc_qsys_onchip_memory2_0'
Info: onchip_memory2_0: "crc_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "crc_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "crc_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "crc_qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'crc_qsys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/tim/intelFPGA_lite/22.1std/quartus/linux64//perl/bin/perl -I /home/tim/intelFPGA_lite/22.1std/quartus/linux64//perl/lib -I /home/tim/intelFPGA_lite/22.1std/quartus/sopc_builder/bin/europa -I /home/tim/intelFPGA_lite/22.1std/quartus/sopc_builder/bin -I /home/tim/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tim/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tim/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tim/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tim/intelFPGA_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=crc_qsys_nios2_gen2_0_cpu --dir=/tmp/alt9557_6979889139823974243.dir/0007_cpu_gen/ --quartus_bindir=/home/tim/intelFPGA_lite/22.1std/quartus/linux64/ --verilog --config=/tmp/alt9557_6979889139823974243.dir/0007_cpu_gen//crc_qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.07.19 17:59:09 (*) Starting Nios II generation
Info: cpu: # 2023.07.19 17:59:09 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.07.19 17:59:09 (*)   Creating all objects for CPU
Info: cpu: # 2023.07.19 17:59:10 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.07.19 17:59:10 (*)   Creating plain-text RTL
Info: cpu: # 2023.07.19 17:59:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'crc_qsys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: crc_qsys_component_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "crc_qsys_component_0_avalon_slave_0_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: crc_qsys_component_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "crc_qsys_component_0_avalon_slave_0_agent"
Info: crc_qsys_component_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "crc_qsys_component_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/tim/Studium/SoSe23/Architektur eingebetteter Systeme/Exercises/Exercise 9/Exercise9verbessert/quartus-projekt/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: crc_qsys: Done "crc_qsys" with 26 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
