// Seed: 3777968336
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wand id_3,
    input uwire id_4,
    output tri id_5,
    input tri1 id_6,
    input wand id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri id_10,
    input uwire id_11,
    input tri0 id_12,
    input supply0 id_13,
    output wand id_14,
    output wire id_15
);
  wire id_17;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    output logic id_2,
    input wor id_3,
    output tri0 id_4,
    input wand id_5,
    input uwire id_6,
    input wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wire id_10,
    output supply1 id_11,
    output supply0 id_12,
    input tri1 id_13
);
  wire id_15, id_16, id_17;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_12,
      id_13,
      id_4,
      id_8,
      id_9,
      id_8,
      id_7,
      id_9,
      id_9,
      id_3,
      id_6,
      id_1,
      id_12
  );
  localparam id_18 = -1 - -1;
  wand id_19 = (-1'b0) == id_19;
  wire id_20;
  always if (id_8) id_2 <= 1'd0;
endmodule
