#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 11 16:46:53 2020
# Process ID: 10824
# Current directory: U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7208 U:\ENSC_452\Project_Modules\Audio\Experimental\volume_control\volume_control.xpr
# Log file: U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/vivado.log
# Journal file: U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/khali/ENSC_452_git/ENSC_452/Audio/Experimental/volume_control' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'U:/ENSC_452/Project_Modules/Audio/Working/SPIRxTxDemo/SPIRxTxDemo.ipdefs/myIPCores_0_0', nor could it be found using path 'C:/Users/khali/ENSC_452_git/ENSC_452/Audio/Working/SPIRxTxDemo/SPIRxTxDemo.ipdefs/myIPCores_0_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'u:/ENSC_452/Project_Modules/Audio/Working/SPIRxTxDemo/SPIRxTxDemo.ipdefs/myIPCores_0_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_myI2STx_0_0
design_1_mySPIRxTx_0_0
design_1_myPrescaler_0_0
design_1_myPrescaler_1_0

open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1228.965 ; gain = 623.152
update_compile_order -fileset sources_1
open_bd_design {U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:myPrescaler:1.0 - myPrescaler_0
Adding component instance block -- xilinx.com:user:myPrescaler:1.0 - myPrescaler_1
Adding component instance block -- xilinx.com:user:mySPIRxTx:1.0 - mySPIRxTx_0
Adding component instance block -- xilinx.com:user:myI2STx:1.0 - myI2STx_0
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Excluding </processing_system7_0/S_AXI_GP0/GP0_IOP> from </axi_dma_0/Data_SG>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </axi_dma_0/Data_SG>
Excluding </processing_system7_0/S_AXI_GP0/GP0_IOP> from </axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </axi_dma_0/Data_MM2S>
Successfully read diagram <design_1> from BD file <U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1363.934 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1363.934 ; gain = 0.000
INFO: [Common 17-344] 'launch_runs' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 11 16:54:40 2020] Launched synth_1...
Run output will be captured here: U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.runs/synth_1/runme.log
[Tue Feb 11 16:54:40 2020] Launched impl_1...
Run output will be captured here: U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1363.934 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 606 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.574 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2182.574 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2182.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 238 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 112 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 109 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 2 instances

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 2324.563 ; gain = 960.629
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2341.172 ; gain = 15.738
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
file copy -force U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.runs/impl_1/design_1_wrapper.sysdef U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.sdk/design_1_wrapper.hdf

launch_sdk -workspace U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.sdk -hwspec U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.sdk -hwspec U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.sdk -hwspec U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.sdk -hwspec U:/ENSC_452/Project_Modules/Audio/Experimental/volume_control/volume_control.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 18:19:52 2020...
