==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'dut.cpp' ... 
@I [HLS-10] Analyzing design file 'pca.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'PIPELINE' for location 'svd_alt/rd_buffer' has been applied in multiple source file:
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/dut.cpp
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/pca.cpp
Please use function labels to distinguish different locations if necessary.
@W [HLS-40] Directive 'PIPELINE' for location 'svd_alt/svd_rd_diag' has been applied in multiple source file:
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/dut.cpp
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/pca.cpp
Please use function labels to distinguish different locations if necessary.
@W [HLS-40] Directive 'PIPELINE' for location 'calc_svd/svd_calc_diag' has been applied in multiple source file:
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/dut.cpp
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/pca.cpp
Please use function labels to distinguish different locations if necessary.
@W [HLS-40] Directive 'PIPELINE' for location 'svd_alt/svd_wb_diag' has been applied in multiple source file:
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/dut.cpp
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/pca.cpp
Please use function labels to distinguish different locations if necessary.
@W [HLS-40] Directive 'PIPELINE' for location 'svd_alt/svd_rd_off_r' has been applied in multiple source file:
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/dut.cpp
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/pca.cpp
Please use function labels to distinguish different locations if necessary.
@W [HLS-40] Directive 'PIPELINE' for location 'update_off_diag_r/svd_calc_off_r' has been applied in multiple source file:
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/dut.cpp
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/pca.cpp
Please use function labels to distinguish different locations if necessary.
@W [HLS-40] Directive 'PIPELINE' for location 'svd_alt/svd_wb_off_r' has been applied in multiple source file:
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/dut.cpp
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/pca.cpp
Please use function labels to distinguish different locations if necessary.
@W [HLS-40] Directive 'PIPELINE' for location 'svd_alt/svd_rd_off_c' has been applied in multiple source file:
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/dut.cpp
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/pca.cpp
Please use function labels to distinguish different locations if necessary.
@W [HLS-40] Directive 'PIPELINE' for location 'update_off_diag_c/svd_calc_off_c' has been applied in multiple source file:
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/dut.cpp
/home/yx388/ece5775/final_project/ECE5775_Final_Project/ecelinux_dummy/pca.cpp
Please use function labels to distinguish different locations if necessary.
@W [HLS-40] Directive 'INLINE' cannot be applied: Function 'vm2x1_base' does not exist in any synthesis source file.
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'svd_wb_off_c' does not exist in function 'svd_alt'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'wb_buffer' does not exist in function 'svd_alt'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file.
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file.
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Function 'backproj' does not exist in any synthesis source file.
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Function 'backproj' does not exist in any synthesis source file.
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<78, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<int, float>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:371).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<int, float>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<int, float>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<int, float>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_float_i32' into 'dut' (dut.cpp:29) automatically.
@I [XFORM-602] Inlining function 'svd::calc_svd<16, 16, MY_CONFIG_SVD>' into 'dut' (dut.cpp:31) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<int, float>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<int, float>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<int, float>' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_float_i32' into 'dut' (dut.cpp:29) automatically.
@I [XFORM-602] Inlining function 'svd::calc_svd<16, 16, MY_CONFIG_SVD>' into 'dut' (dut.cpp:31) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock to (dut.cpp:29:3) in function 'dut'... converting 4 basic blocks.
@I [HLS-111] Elapsed time: 9.73 seconds; current memory usage: 304 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'svd_calc_diag'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between fifo write on port 'strm_out_V' (./svd.h:345->dut.cpp:31) and fifo write on port 'strm_out_V' (./svd.h:344->dut.cpp:31).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between fifo write on port 'strm_out_V' (./svd.h:346->dut.cpp:31) and fifo write on port 'strm_out_V' (./svd.h:344->dut.cpp:31).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between fifo write on port 'strm_out_V' (./svd.h:347->dut.cpp:31) and fifo write on port 'strm_out_V' (./svd.h:344->dut.cpp:31).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between fifo write on port 'strm_out_V' (./svd.h:350->dut.cpp:31) and fifo write on port 'strm_out_V' (./svd.h:344->dut.cpp:31).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 11, distance = 1)
   between fifo write on port 'strm_out_V' (./svd.h:358->dut.cpp:31) and fifo write on port 'strm_out_V' (./svd.h:344->dut.cpp:31).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 12, Depth: 13.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.46 seconds; current memory usage: 304 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 305 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/strm_in_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/strm_out_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 305 MB.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for dut.
@I [VHDL-304] Generating VHDL RTL for dut.
@I [VLOG-307] Generating Verilog RTL for dut.
@I [HLS-112] Total elapsed time: 45.569 seconds; peak memory usage: 305 MB.
