Running: E:\Xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/Desktop/FPGA/Third_experiment/TEST_isim_beh.exe -prj F:/Desktop/FPGA/Third_experiment/TEST_beh.prj work.TEST work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Desktop/FPGA/Third_experiment/Third_experiment_second.v" into library work
Analyzing Verilog file "F:/Desktop/FPGA/Third_experiment/Third_experiment_first.v" into library work
Analyzing Verilog file "F:/Desktop/FPGA/Third_experiment/ALU.v" into library work
Analyzing Verilog file "F:/Desktop/FPGA/Third_experiment/TEST.v" into library work
Analyzing Verilog file "E:/Xlinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "F:/Desktop/FPGA/Third_experiment/TEST.v" Line 32: Port F is not connected to this instance
Completed static elaboration
Compiling module Third_experiment_second
Compiling module Third_experiment_first
Compiling module ALU
Compiling module TEST
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable F:/Desktop/FPGA/Third_experiment/TEST_isim_beh.exe
Fuse Memory Usage: 28092 KB
Fuse CPU Usage: 375 ms
