#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 21 21:06:13 2023
# Process ID: 13068
# Current directory: C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18860 C:\Users\czlow\OneDrive\Dokumenty\GitHub\projekt_SDUP\Turbocody\Turbocody.xpr
# Log file: C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/vivado.log
# Journal file: C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/ip_repo/turbocode_ip_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/ip_repo/turbocode_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'clk_wiz_0' (customized with software release 2017.3) has a newer major version in the IP Catalog. * IP definition 'Clocking Wizard (5.4)' for IP 'clk_wiz_0' (customized with software release 2017.3) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 853.160 ; gain = 172.336
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 21 21:07:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/runme.log
[Wed Jun 21 21:07:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.runs/impl_1/runme.log
reset_run synth_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'clk_wiz_0' (customized with software release 2017.3) has a newer major version in the IP Catalog. * IP definition 'Clocking Wizard (5.4)' for IP 'clk_wiz_0' (customized with software release 2017.3) has a different revision in the IP Catalog.
Top: Turbocode_top
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1266.699 ; gain = 166.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Turbocode_top' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbocode_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Turbo_Encoder' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'RSC_Encoder_8bit' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'RSC_Encoder_8bit' (1#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'Interleaver_8bit' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Interleaver_8bit' (2#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:3]
INFO: [Synth 8-6157] synthesizing module 'DataAssembler' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:3]
WARNING: [Synth 8-6014] Unused sequential element parity_1_reg was removed.  [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:29]
WARNING: [Synth 8-6014] Unused sequential element parity_2_reg was removed.  [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:31]
INFO: [Synth 8-6155] done synthesizing module 'DataAssembler' (3#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Turbo_Encoder' (4#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:3]
ERROR: [Synth 8-344] instance 'TE' has duplicate port connection for port 'sw2' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbocode_top.v:27]
WARNING: [Synth 8-7023] instance 'TE' of module 'Turbo_Encoder' has 7 connections declared, but only 6 given [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbocode_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Turbo_Decoder' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_16bit' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'Decoder_16bit' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'Turbo_Decoder' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'Turbocode_top' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbocode_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1309.953 ; gain = 210.035
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 4 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'clk_wiz_0' (customized with software release 2017.3) has a newer major version in the IP Catalog. * IP definition 'Clocking Wizard (5.4)' for IP 'clk_wiz_0' (customized with software release 2017.3) has a different revision in the IP Catalog.
Top: Turbocode_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1309.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Turbocode_top' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbocode_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Turbo_Encoder' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'RSC_Encoder_8bit' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'RSC_Encoder_8bit' (1#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_encoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'Interleaver_8bit' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Interleaver_8bit' (2#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Interleaver.v:3]
INFO: [Synth 8-6157] synthesizing module 'DataAssembler' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:3]
WARNING: [Synth 8-6014] Unused sequential element parity_1_reg was removed.  [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:29]
WARNING: [Synth 8-6014] Unused sequential element parity_2_reg was removed.  [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:31]
INFO: [Synth 8-6155] done synthesizing module 'DataAssembler' (3#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/data_assembler.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Turbo_Encoder' (4#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Encoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Turbo_Decoder' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder_16bit' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_16bit' (5#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/RSC_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Disassembler_24bit' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:3]
WARNING: [Synth 8-7023] instance 'interleaver' of module 'Interleaver_8bit' has 6 connections declared, but only 5 given [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Disassembler_24bit' (6#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Disassembler_24bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Deinterleaver' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Deinterleaver' (7#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Deinterleaver.v:3]
WARNING: [Synth 8-7023] instance 'deinterleaver' of module 'Deinterleaver' has 6 connections declared, but only 5 given [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:50]
INFO: [Synth 8-6157] synthesizing module 'check_if_equal' [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:23]
WARNING: [Synth 8-3848] Net output_data in module/entity check_if_equal does not have driver. [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:30]
INFO: [Synth 8-6155] done synthesizing module 'check_if_equal' (8#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/check_if_equal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Turbo_Decoder' (9#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbo_Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Turbocode_top' (10#1) [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/sources_1/new/Turbocode_top.v:3]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[7]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[6]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[5]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[4]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[3]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[2]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[1]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port output_data[0]
WARNING: [Synth 8-3331] design check_if_equal has unconnected port enable
WARNING: [Synth 8-3331] design Disassembler_24bit has unconnected port reset
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[15]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[13]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[11]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[9]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[7]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[5]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[3]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_1[1]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[15]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[13]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[11]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[9]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[7]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[5]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[3]
WARNING: [Synth 8-3331] design DataAssembler has unconnected port data_2[1]
WARNING: [Synth 8-3331] design Turbocode_top has unconnected port sw0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1316.500 ; gain = 6.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1316.500 ; gain = 6.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1316.500 ; gain = 6.547
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/constrs_1/imports/Turbocody/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/constrs_1/imports/Turbocody/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.srcs/constrs_1/imports/Turbocody/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Turbocode_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Turbocode_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1455.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1487.016 ; gain = 177.062
24 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1487.016 ; gain = 177.062
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 21 21:09:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/runme.log
[Wed Jun 21 21:09:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 21 21:11:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.runs/synth_1/runme.log
[Wed Jun 21 21:11:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/czlow/OneDrive/Dokumenty/GitHub/projekt_SDUP/Turbocody/Turbocody.runs/impl_1/runme.log
