<stg><name>readStage</name>


<trans_list>

<trans id="218" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %partialSy, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %partialSx, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %partialS, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %last3, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %last2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %last1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigmaSquaredDiv1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigmaDiv1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %y2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %y1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %x2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %x1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_10, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln28 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.cond:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
while.cond:1 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P128A, i64 %input_r, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:2 %br_ln28 = br i1 %tmp, void %while.end, void %_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %input_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %obs_x = trunc i64 %input_r_read

]]></Node>
<StgValue><ssdm name="obs_x"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %obs_y = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %input_r_read, i32 16, i32 27

]]></Node>
<StgValue><ssdm name="obs_y"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %obs_sigma = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %input_r_read, i32 32, i32 43

]]></Node>
<StgValue><ssdm name="obs_sigma"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %obs_last = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %input_r_read, i32 48, i32 49

]]></Node>
<StgValue><ssdm name="obs_last"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="34" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %sext_ln36 = sext i12 %obs_sigma

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="38" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="68" st_id="2" stage="37" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="69" st_id="3" stage="36" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="70" st_id="4" stage="35" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="71" st_id="5" stage="34" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="72" st_id="6" stage="33" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="73" st_id="7" stage="32" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="74" st_id="8" stage="31" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="75" st_id="9" stage="30" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="76" st_id="10" stage="29" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="77" st_id="11" stage="28" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="78" st_id="12" stage="27" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="79" st_id="13" stage="26" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="80" st_id="14" stage="25" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="81" st_id="15" stage="24" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="82" st_id="16" stage="23" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="83" st_id="17" stage="22" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="84" st_id="18" stage="21" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="85" st_id="19" stage="20" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="86" st_id="20" stage="19" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="87" st_id="21" stage="18" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="88" st_id="22" stage="17" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="89" st_id="23" stage="16" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="90" st_id="24" stage="15" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="91" st_id="25" stage="14" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="92" st_id="26" stage="13" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="93" st_id="27" stage="12" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="94" st_id="28" stage="11" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="95" st_id="29" stage="10" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="96" st_id="30" stage="9" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="97" st_id="31" stage="8" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="98" st_id="32" stage="7" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="99" st_id="33" stage="6" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="100" st_id="34" stage="5" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="101" st_id="35" stage="4" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="102" st_id="36" stage="3" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="103" st_id="37" stage="2" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="104" st_id="38" stage="1" lat="38">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %sigmaInv = sdiv i34 4294967296, i34 %sext_ln36

]]></Node>
<StgValue><ssdm name="sigmaInv"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="105" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="68" op_0_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:14 %sext_ln38 = sext i34 %sigmaInv

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="106" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:15 %mul_ln38 = mul i68 %sext_ln38, i68 %sext_ln38

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>

<operation id="107" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="36" op_0_bw="36" op_1_bw="68" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:16 %sigmaSquaredInv = partselect i36 @_ssdm_op_PartSelect.i36.i68.i32.i32, i68 %mul_ln38, i32 32, i32 67

]]></Node>
<StgValue><ssdm name="sigmaSquaredInv"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="108" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="48" op_0_bw="36">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:18 %sext_ln38_2 = sext i36 %sigmaSquaredInv

]]></Node>
<StgValue><ssdm name="sext_ln38_2"/></StgValue>
</operation>

<operation id="109" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="48" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:24 %sext_ln45 = sext i12 %obs_x

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="110" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:25 %mul_ln45 = mul i48 %sext_ln38_2, i48 %sext_ln45

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>

<operation id="111" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="48" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:28 %sext_ln46 = sext i12 %obs_y

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="112" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:29 %mul_ln46 = mul i48 %sext_ln38_2, i48 %sext_ln46

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="131" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
while.end:0 %ret_ln79 = ret

]]></Node>
<StgValue><ssdm name="ret_ln79"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="113" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="114" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %write_ln31 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %x1, i12 %obs_x

]]></Node>
<StgValue><ssdm name="write_ln31"/></StgValue>
</operation>

<operation id="115" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %write_ln32 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %x2, i12 %obs_x

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="116" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %y1, i12 %obs_y

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="117" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %y2, i12 %obs_y

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="118" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="34">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:12 %sext_ln36_1 = sext i34 %sigmaInv

]]></Node>
<StgValue><ssdm name="sext_ln36_1"/></StgValue>
</operation>

<operation id="119" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:13 %write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %sigmaDiv1, i64 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="write_ln37"/></StgValue>
</operation>

<operation id="120" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="36">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:17 %sext_ln38_1 = sext i36 %sigmaSquaredInv

]]></Node>
<StgValue><ssdm name="sext_ln38_1"/></StgValue>
</operation>

<operation id="121" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:19 %write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %sigmaSquaredDiv1, i64 %sext_ln38_1

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="122" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:20 %write_ln41 = write void @_ssdm_op_Write.ap_fifo.volatile.i2P0A, i2 %last1, i2 %obs_last

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="123" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:21 %write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i2P0A, i2 %last2, i2 %obs_last

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="124" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:22 %write_ln43 = write void @_ssdm_op_Write.ap_fifo.volatile.i2P0A, i2 %last3, i2 %obs_last

]]></Node>
<StgValue><ssdm name="write_ln43"/></StgValue>
</operation>

<operation id="125" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:23 %write_ln44 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %partialS, i64 %sext_ln38_1

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="126" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="48">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:26 %sext_ln45_1 = sext i48 %mul_ln45

]]></Node>
<StgValue><ssdm name="sext_ln45_1"/></StgValue>
</operation>

<operation id="127" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:27 %write_ln45 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %partialSx, i64 %sext_ln45_1

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="128" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="48">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:30 %sext_ln46_1 = sext i48 %mul_ln46

]]></Node>
<StgValue><ssdm name="sext_ln46_1"/></StgValue>
</operation>

<operation id="129" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:31 %write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %partialSy, i64 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="130" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:32 %br_ln28 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
