digraph "CFG for '_Z26gauss_elimination_cuda_newPfS_i' function" {
	label="CFG for '_Z26gauss_elimination_cuda_newPfS_i' function";

	Node0x63ce380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%3:\l  %4 = alloca [110 x float], align 16, addrspace(5)\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = add i32 %2, 1\l  %7 = icmp slt i32 %2, 0\l  br i1 %7, label %81, label %8\l|{<s0>T|<s1>F}}"];
	Node0x63ce380:s0 -> Node0x63cf950;
	Node0x63ce380:s1 -> Node0x63cf9e0;
	Node0x63cf9e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%8:\l8:                                                \l  %9 = mul nsw i32 %6, %5\l  %10 = and i32 %6, 7\l  %11 = icmp ult i32 %2, 7\l  br i1 %11, label %67, label %12\l|{<s0>T|<s1>F}}"];
	Node0x63cf9e0:s0 -> Node0x63cea90;
	Node0x63cf9e0:s1 -> Node0x63cfd90;
	Node0x63cfd90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%12:\l12:                                               \l  %13 = and i32 %6, -8\l  br label %14\l}"];
	Node0x63cfd90 -> Node0x63cff90;
	Node0x63cff90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%14:\l14:                                               \l  %15 = phi i32 [ 0, %12 ], [ %64, %14 ]\l  %16 = phi i32 [ 0, %12 ], [ %65, %14 ]\l  %17 = add nsw i32 %15, %9\l  %18 = sext i32 %17 to i64\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %21 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %15\l  store float %20, float addrspace(3)* %21, align 8, !tbaa !5\l  %22 = or i32 %15, 1\l  %23 = add nsw i32 %22, %9\l  %24 = sext i32 %23 to i64\l  %25 = getelementptr inbounds float, float addrspace(1)* %0, i64 %24\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %27 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %22\l  store float %26, float addrspace(3)* %27, align 4, !tbaa !5\l  %28 = or i32 %15, 2\l  %29 = add nsw i32 %28, %9\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %0, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %33 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %28\l  store float %32, float addrspace(3)* %33, align 8, !tbaa !5\l  %34 = or i32 %15, 3\l  %35 = add nsw i32 %34, %9\l  %36 = sext i32 %35 to i64\l  %37 = getelementptr inbounds float, float addrspace(1)* %0, i64 %36\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %39 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %34\l  store float %38, float addrspace(3)* %39, align 4, !tbaa !5\l  %40 = or i32 %15, 4\l  %41 = add nsw i32 %40, %9\l  %42 = sext i32 %41 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %0, i64 %42\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %45 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %40\l  store float %44, float addrspace(3)* %45, align 8, !tbaa !5\l  %46 = or i32 %15, 5\l  %47 = add nsw i32 %46, %9\l  %48 = sext i32 %47 to i64\l  %49 = getelementptr inbounds float, float addrspace(1)* %0, i64 %48\l  %50 = load float, float addrspace(1)* %49, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %51 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %46\l  store float %50, float addrspace(3)* %51, align 4, !tbaa !5\l  %52 = or i32 %15, 6\l  %53 = add nsw i32 %52, %9\l  %54 = sext i32 %53 to i64\l  %55 = getelementptr inbounds float, float addrspace(1)* %0, i64 %54\l  %56 = load float, float addrspace(1)* %55, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %57 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %52\l  store float %56, float addrspace(3)* %57, align 8, !tbaa !5\l  %58 = or i32 %15, 7\l  %59 = add nsw i32 %58, %9\l  %60 = sext i32 %59 to i64\l  %61 = getelementptr inbounds float, float addrspace(1)* %0, i64 %60\l  %62 = load float, float addrspace(1)* %61, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %63 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %58\l  store float %62, float addrspace(3)* %63, align 4, !tbaa !5\l  %64 = add nuw i32 %15, 8\l  %65 = add i32 %16, 8\l  %66 = icmp eq i32 %65, %13\l  br i1 %66, label %67, label %14, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x63cff90:s0 -> Node0x63cea90;
	Node0x63cff90:s1 -> Node0x63cff90;
	Node0x63cea90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%67:\l67:                                               \l  %68 = phi i32 [ 0, %8 ], [ %64, %14 ]\l  %69 = icmp eq i32 %10, 0\l  br i1 %69, label %81, label %70\l|{<s0>T|<s1>F}}"];
	Node0x63cea90:s0 -> Node0x63cf950;
	Node0x63cea90:s1 -> Node0x63d3c30;
	Node0x63d3c30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%70:\l70:                                               \l  %71 = phi i32 [ %78, %70 ], [ %68, %67 ]\l  %72 = phi i32 [ %79, %70 ], [ 0, %67 ]\l  %73 = add nsw i32 %71, %9\l  %74 = sext i32 %73 to i64\l  %75 = getelementptr inbounds float, float addrspace(1)* %0, i64 %74\l  %76 = load float, float addrspace(1)* %75, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %77 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %71\l  store float %76, float addrspace(3)* %77, align 4, !tbaa !5\l  %78 = add nuw i32 %71, 1\l  %79 = add i32 %72, 1\l  %80 = icmp eq i32 %79, %10\l  br i1 %80, label %81, label %70, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x63d3c30:s0 -> Node0x63cf950;
	Node0x63d3c30:s1 -> Node0x63d3c30;
	Node0x63cf950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%81:\l81:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %82 = icmp sgt i32 %2, 1\l  br i1 %82, label %83, label %92\l|{<s0>T|<s1>F}}"];
	Node0x63cf950:s0 -> Node0x63d48a0;
	Node0x63cf950:s1 -> Node0x63d4930;
	Node0x63d48a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%83:\l83:                                               \l  %84 = bitcast [110 x float] addrspace(5)* %4 to i8 addrspace(5)*\l  %85 = and i32 %6, 1\l  %86 = and i32 %6, -2\l  %87 = icmp eq i32 %85, 0\l  %88 = and i32 %6, 7\l  %89 = icmp ult i32 %2, 7\l  %90 = and i32 %6, -8\l  %91 = icmp eq i32 %88, 0\l  br label %99\l}"];
	Node0x63d48a0 -> Node0x63d4ed0;
	Node0x63d4930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%92:\l92:                                               \l  br i1 %7, label %301, label %93\l|{<s0>T|<s1>F}}"];
	Node0x63d4930:s0 -> Node0x63d4f90;
	Node0x63d4930:s1 -> Node0x63d4fe0;
	Node0x63d4fe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%93:\l93:                                               \l  %94 = mul nsw i32 %6, %5\l  %95 = and i32 %6, 7\l  %96 = icmp ult i32 %2, 7\l  br i1 %96, label %287, label %97\l|{<s0>T|<s1>F}}"];
	Node0x63d4fe0:s0 -> Node0x63d52d0;
	Node0x63d4fe0:s1 -> Node0x63d5320;
	Node0x63d5320 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%97:\l97:                                               \l  %98 = and i32 %6, -8\l  br label %234\l}"];
	Node0x63d5320 -> Node0x63d54f0;
	Node0x63d4ed0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%99:\l99:                                               \l  %100 = phi i32 [ 1, %83 ], [ %232, %231 ]\l  %101 = icmp ult i32 %5, %100\l  br i1 %101, label %231, label %102\l|{<s0>T|<s1>F}}"];
	Node0x63d4ed0:s0 -> Node0x63d55e0;
	Node0x63d4ed0:s1 -> Node0x63d57b0;
	Node0x63d57b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%102:\l102:                                              \l  call void @llvm.lifetime.start.p5i8(i64 440, i8 addrspace(5)* %84) #4\l  %103 = add nsw i32 %100, -1\l  %104 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %103,\l... i32 %103\l  %105 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %103\l  br label %106\l}"];
	Node0x63d57b0 -> Node0x63d5b80;
	Node0x63d5b80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%106:\l106:                                              \l  %107 = phi i32 [ 0, %102 ], [ %136, %135 ]\l  %108 = phi i32 [ 0, %102 ], [ %137, %135 ]\l  %109 = icmp ult i32 %107, %103\l  br i1 %109, label %121, label %110\l|{<s0>T|<s1>F}}"];
	Node0x63d5b80:s0 -> Node0x63d60e0;
	Node0x63d5b80:s1 -> Node0x63d6170;
	Node0x63d6170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%110:\l110:                                              \l  %111 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %103,\l... i32 %107\l  %112 = load float, float addrspace(3)* %111, align 8, !tbaa !5\l  %113 = load float, float addrspace(3)* %104, align 4, !tbaa !5\l  %114 = load float, float addrspace(3)* %105, align 4, !tbaa !5\l  %115 = fdiv contract float %113, %114\l  %116 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %107\l  %117 = load float, float addrspace(3)* %116, align 8, !tbaa !5\l  %118 = fmul contract float %115, %117\l  %119 = fsub contract float %112, %118\l  %120 = getelementptr inbounds [110 x float], [110 x float] addrspace(5)* %4,\l... i32 0, i32 %107\l  store float %119, float addrspace(5)* %120, align 8, !tbaa !5\l  br label %121\l}"];
	Node0x63d6170 -> Node0x63d60e0;
	Node0x63d60e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%121:\l121:                                              \l  %122 = or i32 %107, 1\l  %123 = icmp ult i32 %122, %103\l  br i1 %123, label %135, label %124\l|{<s0>T|<s1>F}}"];
	Node0x63d60e0:s0 -> Node0x63d5e30;
	Node0x63d60e0:s1 -> Node0x63d62b0;
	Node0x63d62b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%124:\l124:                                              \l  %125 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %103,\l... i32 %122\l  %126 = load float, float addrspace(3)* %125, align 4, !tbaa !5\l  %127 = load float, float addrspace(3)* %104, align 4, !tbaa !5\l  %128 = load float, float addrspace(3)* %105, align 4, !tbaa !5\l  %129 = fdiv contract float %127, %128\l  %130 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %122\l  %131 = load float, float addrspace(3)* %130, align 4, !tbaa !5\l  %132 = fmul contract float %129, %131\l  %133 = fsub contract float %126, %132\l  %134 = getelementptr inbounds [110 x float], [110 x float] addrspace(5)* %4,\l... i32 0, i32 %122\l  store float %133, float addrspace(5)* %134, align 4, !tbaa !5\l  br label %135\l}"];
	Node0x63d62b0 -> Node0x63d5e30;
	Node0x63d5e30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%135:\l135:                                              \l  %136 = add nuw i32 %107, 2\l  %137 = add nuw i32 %108, 2\l  %138 = icmp eq i32 %137, %86\l  br i1 %138, label %139, label %106, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x63d5e30:s0 -> Node0x63d6bf0;
	Node0x63d5e30:s1 -> Node0x63d5b80;
	Node0x63d6bf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%139:\l139:                                              \l  %140 = icmp ult i32 %136, %103\l  %141 = select i1 %87, i1 true, i1 %140\l  br i1 %141, label %153, label %142\l|{<s0>T|<s1>F}}"];
	Node0x63d6bf0:s0 -> Node0x63d3a70;
	Node0x63d6bf0:s1 -> Node0x63d7ba0;
	Node0x63d7ba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%142:\l142:                                              \l  %143 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %103,\l... i32 %136\l  %144 = load float, float addrspace(3)* %143, align 4, !tbaa !5\l  %145 = load float, float addrspace(3)* %104, align 4, !tbaa !5\l  %146 = load float, float addrspace(3)* %105, align 4, !tbaa !5\l  %147 = fdiv contract float %145, %146\l  %148 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %136\l  %149 = load float, float addrspace(3)* %148, align 4, !tbaa !5\l  %150 = fmul contract float %147, %149\l  %151 = fsub contract float %144, %150\l  %152 = getelementptr inbounds [110 x float], [110 x float] addrspace(5)* %4,\l... i32 0, i32 %136\l  store float %151, float addrspace(5)* %152, align 4, !tbaa !5\l  br label %153\l}"];
	Node0x63d7ba0 -> Node0x63d3a70;
	Node0x63d3a70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%153:\l153:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %154 = add nsw i32 %100, -1\l  br i1 %89, label %216, label %155\l|{<s0>T|<s1>F}}"];
	Node0x63d3a70:s0 -> Node0x63d8590;
	Node0x63d3a70:s1 -> Node0x63d85e0;
	Node0x63d85e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%155:\l155:                                              \l  %156 = phi i32 [ %213, %212 ], [ 0, %153 ]\l  %157 = phi i32 [ %214, %212 ], [ 0, %153 ]\l  %158 = icmp ult i32 %156, %154\l  br i1 %158, label %163, label %159\l|{<s0>T|<s1>F}}"];
	Node0x63d85e0:s0 -> Node0x63d89a0;
	Node0x63d85e0:s1 -> Node0x63d8a30;
	Node0x63d8a30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%159:\l159:                                              \l  %160 = getelementptr inbounds [110 x float], [110 x float] addrspace(5)* %4,\l... i32 0, i32 %156\l  %161 = load float, float addrspace(5)* %160, align 16, !tbaa !5\l  %162 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %156\l  store float %161, float addrspace(3)* %162, align 8, !tbaa !5\l  br label %163\l}"];
	Node0x63d8a30 -> Node0x63d89a0;
	Node0x63d89a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%163:\l163:                                              \l  %164 = or i32 %156, 1\l  %165 = icmp ult i32 %164, %154\l  br i1 %165, label %170, label %166\l|{<s0>T|<s1>F}}"];
	Node0x63d89a0:s0 -> Node0x63d8cd0;
	Node0x63d89a0:s1 -> Node0x63d9020;
	Node0x63d9020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%166:\l166:                                              \l  %167 = getelementptr inbounds [110 x float], [110 x float] addrspace(5)* %4,\l... i32 0, i32 %164\l  %168 = load float, float addrspace(5)* %167, align 4, !tbaa !5\l  %169 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %164\l  store float %168, float addrspace(3)* %169, align 4, !tbaa !5\l  br label %170\l}"];
	Node0x63d9020 -> Node0x63d8cd0;
	Node0x63d8cd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%170:\l170:                                              \l  %171 = or i32 %156, 2\l  %172 = icmp ult i32 %171, %154\l  br i1 %172, label %177, label %173\l|{<s0>T|<s1>F}}"];
	Node0x63d8cd0:s0 -> Node0x63d9250;
	Node0x63d8cd0:s1 -> Node0x63d95a0;
	Node0x63d95a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%173:\l173:                                              \l  %174 = getelementptr inbounds [110 x float], [110 x float] addrspace(5)* %4,\l... i32 0, i32 %171\l  %175 = load float, float addrspace(5)* %174, align 8, !tbaa !5\l  %176 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %171\l  store float %175, float addrspace(3)* %176, align 8, !tbaa !5\l  br label %177\l}"];
	Node0x63d95a0 -> Node0x63d9250;
	Node0x63d9250 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%177:\l177:                                              \l  %178 = or i32 %156, 3\l  %179 = icmp ult i32 %178, %154\l  br i1 %179, label %184, label %180\l|{<s0>T|<s1>F}}"];
	Node0x63d9250:s0 -> Node0x63d97d0;
	Node0x63d9250:s1 -> Node0x63d9b20;
	Node0x63d9b20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%180:\l180:                                              \l  %181 = getelementptr inbounds [110 x float], [110 x float] addrspace(5)* %4,\l... i32 0, i32 %178\l  %182 = load float, float addrspace(5)* %181, align 4, !tbaa !5\l  %183 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %178\l  store float %182, float addrspace(3)* %183, align 4, !tbaa !5\l  br label %184\l}"];
	Node0x63d9b20 -> Node0x63d97d0;
	Node0x63d97d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%184:\l184:                                              \l  %185 = or i32 %156, 4\l  %186 = icmp ult i32 %185, %154\l  br i1 %186, label %191, label %187\l|{<s0>T|<s1>F}}"];
	Node0x63d97d0:s0 -> Node0x63d9d50;
	Node0x63d97d0:s1 -> Node0x63da0a0;
	Node0x63da0a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%187:\l187:                                              \l  %188 = getelementptr inbounds [110 x float], [110 x float] addrspace(5)* %4,\l... i32 0, i32 %185\l  %189 = load float, float addrspace(5)* %188, align 16, !tbaa !5\l  %190 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %185\l  store float %189, float addrspace(3)* %190, align 8, !tbaa !5\l  br label %191\l}"];
	Node0x63da0a0 -> Node0x63d9d50;
	Node0x63d9d50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%191:\l191:                                              \l  %192 = or i32 %156, 5\l  %193 = icmp ult i32 %192, %154\l  br i1 %193, label %198, label %194\l|{<s0>T|<s1>F}}"];
	Node0x63d9d50:s0 -> Node0x63da2d0;
	Node0x63d9d50:s1 -> Node0x63da620;
	Node0x63da620 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%194:\l194:                                              \l  %195 = getelementptr inbounds [110 x float], [110 x float] addrspace(5)* %4,\l... i32 0, i32 %192\l  %196 = load float, float addrspace(5)* %195, align 4, !tbaa !5\l  %197 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %192\l  store float %196, float addrspace(3)* %197, align 4, !tbaa !5\l  br label %198\l}"];
	Node0x63da620 -> Node0x63da2d0;
	Node0x63da2d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%198:\l198:                                              \l  %199 = or i32 %156, 6\l  %200 = icmp ult i32 %199, %154\l  br i1 %200, label %205, label %201\l|{<s0>T|<s1>F}}"];
	Node0x63da2d0:s0 -> Node0x63cee20;
	Node0x63da2d0:s1 -> Node0x63cf170;
	Node0x63cf170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%201:\l201:                                              \l  %202 = getelementptr inbounds [110 x float], [110 x float] addrspace(5)* %4,\l... i32 0, i32 %199\l  %203 = load float, float addrspace(5)* %202, align 8, !tbaa !5\l  %204 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %199\l  store float %203, float addrspace(3)* %204, align 8, !tbaa !5\l  br label %205\l}"];
	Node0x63cf170 -> Node0x63cee20;
	Node0x63cee20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%205:\l205:                                              \l  %206 = or i32 %156, 7\l  %207 = icmp ult i32 %206, %154\l  br i1 %207, label %212, label %208\l|{<s0>T|<s1>F}}"];
	Node0x63cee20:s0 -> Node0x63d86e0;
	Node0x63cee20:s1 -> Node0x63cf3a0;
	Node0x63cf3a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%208:\l208:                                              \l  %209 = getelementptr inbounds [110 x float], [110 x float] addrspace(5)* %4,\l... i32 0, i32 %206\l  %210 = load float, float addrspace(5)* %209, align 4, !tbaa !5\l  %211 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %206\l  store float %210, float addrspace(3)* %211, align 4, !tbaa !5\l  br label %212\l}"];
	Node0x63cf3a0 -> Node0x63d86e0;
	Node0x63d86e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%212:\l212:                                              \l  %213 = add nuw i32 %156, 8\l  %214 = add i32 %157, 8\l  %215 = icmp eq i32 %214, %90\l  br i1 %215, label %216, label %155, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x63d86e0:s0 -> Node0x63d8590;
	Node0x63d86e0:s1 -> Node0x63d85e0;
	Node0x63d8590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%216:\l216:                                              \l  %217 = phi i32 [ 0, %153 ], [ %213, %212 ]\l  br i1 %91, label %230, label %218\l|{<s0>T|<s1>F}}"];
	Node0x63d8590:s0 -> Node0x63dc870;
	Node0x63d8590:s1 -> Node0x63dc8c0;
	Node0x63dc8c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#ca3b3770",label="{%218:\l218:                                              \l  %219 = phi i32 [ %227, %226 ], [ %217, %216 ]\l  %220 = phi i32 [ %228, %226 ], [ 0, %216 ]\l  %221 = icmp ult i32 %219, %154\l  br i1 %221, label %226, label %222\l|{<s0>T|<s1>F}}"];
	Node0x63dc8c0:s0 -> Node0x63dc9c0;
	Node0x63dc8c0:s1 -> Node0x63dcc40;
	Node0x63dcc40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e1675170",label="{%222:\l222:                                              \l  %223 = getelementptr inbounds [110 x float], [110 x float] addrspace(5)* %4,\l... i32 0, i32 %219\l  %224 = load float, float addrspace(5)* %223, align 4, !tbaa !5\l  %225 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %219\l  store float %224, float addrspace(3)* %225, align 4, !tbaa !5\l  br label %226\l}"];
	Node0x63dcc40 -> Node0x63dc9c0;
	Node0x63dc9c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#ca3b3770",label="{%226:\l226:                                              \l  %227 = add nuw i32 %219, 1\l  %228 = add i32 %220, 1\l  %229 = icmp eq i32 %228, %88\l  br i1 %229, label %230, label %218, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x63dc9c0:s0 -> Node0x63dc870;
	Node0x63dc9c0:s1 -> Node0x63dc8c0;
	Node0x63dc870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%230:\l230:                                              \l  call void @llvm.lifetime.end.p5i8(i64 440, i8 addrspace(5)* %84) #4\l  br label %231\l}"];
	Node0x63dc870 -> Node0x63d55e0;
	Node0x63d55e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%231:\l231:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %232 = add nuw nsw i32 %100, 1\l  %233 = icmp eq i32 %232, %2\l  br i1 %233, label %92, label %99, !llvm.loop !17\l|{<s0>T|<s1>F}}"];
	Node0x63d55e0:s0 -> Node0x63d4930;
	Node0x63d55e0:s1 -> Node0x63d4ed0;
	Node0x63d54f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%234:\l234:                                              \l  %235 = phi i32 [ 0, %97 ], [ %284, %234 ]\l  %236 = phi i32 [ 0, %97 ], [ %285, %234 ]\l  %237 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %235\l  %238 = load float, float addrspace(3)* %237, align 8, !tbaa !5\l  %239 = add nsw i32 %235, %94\l  %240 = sext i32 %239 to i64\l  %241 = getelementptr inbounds float, float addrspace(1)* %1, i64 %240\l  store float %238, float addrspace(1)* %241, align 4, !tbaa !5\l  %242 = or i32 %235, 1\l  %243 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %242\l  %244 = load float, float addrspace(3)* %243, align 4, !tbaa !5\l  %245 = add nsw i32 %242, %94\l  %246 = sext i32 %245 to i64\l  %247 = getelementptr inbounds float, float addrspace(1)* %1, i64 %246\l  store float %244, float addrspace(1)* %247, align 4, !tbaa !5\l  %248 = or i32 %235, 2\l  %249 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %248\l  %250 = load float, float addrspace(3)* %249, align 8, !tbaa !5\l  %251 = add nsw i32 %248, %94\l  %252 = sext i32 %251 to i64\l  %253 = getelementptr inbounds float, float addrspace(1)* %1, i64 %252\l  store float %250, float addrspace(1)* %253, align 4, !tbaa !5\l  %254 = or i32 %235, 3\l  %255 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %254\l  %256 = load float, float addrspace(3)* %255, align 4, !tbaa !5\l  %257 = add nsw i32 %254, %94\l  %258 = sext i32 %257 to i64\l  %259 = getelementptr inbounds float, float addrspace(1)* %1, i64 %258\l  store float %256, float addrspace(1)* %259, align 4, !tbaa !5\l  %260 = or i32 %235, 4\l  %261 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %260\l  %262 = load float, float addrspace(3)* %261, align 8, !tbaa !5\l  %263 = add nsw i32 %260, %94\l  %264 = sext i32 %263 to i64\l  %265 = getelementptr inbounds float, float addrspace(1)* %1, i64 %264\l  store float %262, float addrspace(1)* %265, align 4, !tbaa !5\l  %266 = or i32 %235, 5\l  %267 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %266\l  %268 = load float, float addrspace(3)* %267, align 4, !tbaa !5\l  %269 = add nsw i32 %266, %94\l  %270 = sext i32 %269 to i64\l  %271 = getelementptr inbounds float, float addrspace(1)* %1, i64 %270\l  store float %268, float addrspace(1)* %271, align 4, !tbaa !5\l  %272 = or i32 %235, 6\l  %273 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %272\l  %274 = load float, float addrspace(3)* %273, align 8, !tbaa !5\l  %275 = add nsw i32 %272, %94\l  %276 = sext i32 %275 to i64\l  %277 = getelementptr inbounds float, float addrspace(1)* %1, i64 %276\l  store float %274, float addrspace(1)* %277, align 4, !tbaa !5\l  %278 = or i32 %235, 7\l  %279 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %278\l  %280 = load float, float addrspace(3)* %279, align 4, !tbaa !5\l  %281 = add nsw i32 %278, %94\l  %282 = sext i32 %281 to i64\l  %283 = getelementptr inbounds float, float addrspace(1)* %1, i64 %282\l  store float %280, float addrspace(1)* %283, align 4, !tbaa !5\l  %284 = add nuw i32 %235, 8\l  %285 = add i32 %236, 8\l  %286 = icmp eq i32 %285, %98\l  br i1 %286, label %287, label %234, !llvm.loop !18\l|{<s0>T|<s1>F}}"];
	Node0x63d54f0:s0 -> Node0x63d52d0;
	Node0x63d54f0:s1 -> Node0x63d54f0;
	Node0x63d52d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%287:\l287:                                              \l  %288 = phi i32 [ 0, %93 ], [ %284, %234 ]\l  %289 = icmp eq i32 %95, 0\l  br i1 %289, label %301, label %290\l|{<s0>T|<s1>F}}"];
	Node0x63d52d0:s0 -> Node0x63d4f90;
	Node0x63d52d0:s1 -> Node0x63e0ab0;
	Node0x63e0ab0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%290:\l290:                                              \l  %291 = phi i32 [ %298, %290 ], [ %288, %287 ]\l  %292 = phi i32 [ %299, %290 ], [ 0, %287 ]\l  %293 = getelementptr inbounds [110 x [110 x float]], [110 x [110 x float]]\l... addrspace(3)* @_ZZ26gauss_elimination_cuda_newPfS_iE4temp, i32 0, i32 %5, i32\l... %291\l  %294 = load float, float addrspace(3)* %293, align 4, !tbaa !5\l  %295 = add nsw i32 %291, %94\l  %296 = sext i32 %295 to i64\l  %297 = getelementptr inbounds float, float addrspace(1)* %1, i64 %296\l  store float %294, float addrspace(1)* %297, align 4, !tbaa !5\l  %298 = add nuw i32 %291, 1\l  %299 = add i32 %292, 1\l  %300 = icmp eq i32 %299, %95\l  br i1 %300, label %301, label %290, !llvm.loop !19\l|{<s0>T|<s1>F}}"];
	Node0x63e0ab0:s0 -> Node0x63d4f90;
	Node0x63e0ab0:s1 -> Node0x63e0ab0;
	Node0x63d4f90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%301:\l301:                                              \l  ret void\l}"];
}
