INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ali/Vivado Projects/UART/UART.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
