#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12f7de300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12f7dc5b0 .scope function.vec4.u32, "rtoi" "rtoi" 3 23, 3 23 0, S_0x12f7de300;
 .timescale 0 0;
; Variable rtoi is vec4 return value of scope S_0x12f7dc5b0
v0x138852e90_0 .var/i "x", 31 0;
TD_$unit.rtoi ;
    %load/vec4 v0x138852e90_0;
    %ret/vec4 0, 0, 32;  Assign to rtoi (store_vec4_to_lval)
    %disable/flow S_0x12f7dc5b0;
    %end;
S_0x12f7d5100 .scope module, "sdram32_tb" "sdram32_tb" 4 3;
 .timescale -9 -9;
L_0x1388671a0 .functor BUFZ 1, v0x138856cc0_0, C4<0>, C4<0>, C4<0>;
L_0x138867250 .functor BUFZ 1, v0x138857080_0, C4<0>, C4<0>, C4<0>;
v0x13885f9a0_0 .net "addr", 10 0, v0x138855080_0;  1 drivers
v0x13885fa90_0 .net "ba", 1 0, v0x138855140_0;  1 drivers
v0x13885fb20_0 .net "cas_n", 0 0, L_0x1388660a0;  1 drivers
v0x13885fbf0_0 .net "chip_clk", 0 0, L_0x138867040;  1 drivers
v0x13885fcc0_0 .net "cke", 0 0, v0x1388551f0_0;  1 drivers
v0x13885fdd0_0 .var "clk", 0 0;
v0x13885fe60_0 .net "cs_n", 0 0, L_0x138865c30;  1 drivers
RS_0x1300601f0 .resolv tri, v0x13885a620_0, L_0x138866a30;
v0x13885ff30_0 .net8 "dq", 31 0, RS_0x1300601f0;  2 drivers
v0x138860000_0 .net "dqm", 3 0, v0x138855430_0;  1 drivers
v0x138860110_0 .net "init_complete", 0 0, L_0x138866b90;  1 drivers
v0x1388601a0_0 .var "port_addr", 20 0;
v0x138860230_0 .net "port_available", 0 0, L_0x138866f10;  1 drivers
v0x1388602c0_0 .var "port_byte_en", 3 0;
v0x138860350_0 .var "port_data", 31 0;
v0x1388603e0_0 .net "port_q", 31 0, v0x138856a50_0;  1 drivers
v0x138860470_0 .var "port_rd_req", 0 0;
v0x138860500_0 .net "port_ready", 0 0, v0x138856e00_0;  1 drivers
v0x1388606b0_0 .var "port_wr_req", 0 0;
v0x138860740_0 .net "ras_n", 0 0, L_0x138865cf0;  1 drivers
v0x1388607d0_0 .net "rdq", 0 0, L_0x1388671a0;  1 drivers
v0x138860860_0 .var "reset", 0 0;
v0x1388608f0_0 .net "sdram_cmd", 2 0, L_0x138860ae0;  1 drivers
v0x138860980_0 .net "we_n", 0 0, L_0x138866140;  1 drivers
v0x138860a50_0 .net "wrq", 0 0, L_0x138867250;  1 drivers
E_0x138852f30 .event anyedge, v0x138857270_0;
E_0x138852f80 .event anyedge, v0x138856e00_0;
E_0x138852fd0 .event anyedge, v0x138855de0_0;
E_0x138853030 .event anyedge, v0x138856280_0;
E_0x138853080 .event anyedge, v0x138860a50_0, v0x1388607d0_0;
E_0x138853100/0 .event anyedge, v0x1388551f0_0, v0x1388554e0_0, v0x138855620_0, v0x138855730_0;
E_0x138853100/1 .event anyedge, v0x138855580_0, v0x138855140_0, v0x138855430_0, v0x138855080_0;
E_0x138853100/2 .event anyedge, v0x138855340_0, v0x1388608f0_0;
E_0x138853100 .event/or E_0x138853100/0, E_0x138853100/1, E_0x138853100/2;
E_0x138853190/0 .event anyedge, v0x138856530_0, v0x138856e00_0, v0x138856a50_0, v0x138855c60_0;
E_0x138853190/1 .event anyedge, v0x138856320_0, v0x138856f40_0, v0x138856b80_0;
E_0x138853190 .event/or E_0x138853190/0, E_0x138853190/1;
L_0x138860ae0 .concat [ 1 1 1 0], L_0x138866140, L_0x1388660a0, L_0x138865cf0;
L_0x138867100 .reduce/nor v0x13885fdd0_0;
S_0x138853250 .scope module, "sdram" "sdram" 4 72, 3 29 0, S_0x12f7d5100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sdram_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "init_complete";
    .port_info 4 /INPUT 21 "port_addr";
    .port_info 5 /INPUT 32 "port_data";
    .port_info 6 /INPUT 4 "port_byte_en";
    .port_info 7 /OUTPUT 32 "port_q";
    .port_info 8 /INPUT 1 "port_wr";
    .port_info 9 /INPUT 1 "port_rd";
    .port_info 10 /OUTPUT 1 "port_available";
    .port_info 11 /OUTPUT 1 "port_ready";
    .port_info 12 /INOUT 32 "SDRAM_DQ";
    .port_info 13 /OUTPUT 11 "SDRAM_A";
    .port_info 14 /OUTPUT 4 "SDRAM_DQM";
    .port_info 15 /OUTPUT 2 "SDRAM_BA";
    .port_info 16 /OUTPUT 1 "SDRAM_nCS";
    .port_info 17 /OUTPUT 1 "SDRAM_nWE";
    .port_info 18 /OUTPUT 1 "SDRAM_nRAS";
    .port_info 19 /OUTPUT 1 "SDRAM_nCAS";
    .port_info 20 /OUTPUT 1 "SDRAM_CKE";
    .port_info 21 /OUTPUT 1 "SDRAM_CLK";
P_0x138035000 .param/l "BANK_WIDTH" 0 3 42, +C4<00000000000000000000000000000010>;
P_0x138035040 .param/l "BURST_LENGTH" 0 3 32, +C4<00000000000000000000000000000001>;
P_0x138035080 .param/l "BURST_TYPE" 0 3 33, +C4<00000000000000000000000000000000>;
P_0x1380350c0 .param/l "CAS_LATENCY" 0 3 36, +C4<00000000000000000000000000000010>;
P_0x138035100 .param/real "CLOCK_PERIOD_NANO_SEC" 1 3 121, Cr<m5000000000000000gfc5>; value=10.0000
P_0x138035140 .param/l "CLOCK_SPEED_MHZ" 0 3 30, +C4<00000000000000000000000001100100>;
P_0x138035180 .param/l "COL_WIDTH" 0 3 40, +C4<00000000000000000000000000001000>;
P_0x1380351c0 .param/l "CYCLES_AFTER_WRITE_FOR_NEXT_COMMAND" 1 3 149, +C4<000000000000000000000000000000100>;
P_0x138035200 .param/l "CYCLES_BETWEEN_ACTIVE_COMMAND" 1 3 141, +C4<000000000000000000000000000000111>;
P_0x138035240 .param/l "CYCLES_FOR_ACTIVE_ROW" 1 3 145, +C4<000000000000000000000000000000010>;
P_0x138035280 .param/l "CYCLES_FOR_AUTOREFRESH" 1 3 136, +C4<000000000000000000000000000001001>;
P_0x1380352c0 .param/l "CYCLES_PER_REFRESH" 1 3 154, +C4<000000000000000000000010111011101>;
P_0x138035300 .param/l "CYCLES_UNTIL_CLEAR_INHIBIT" 1 3 128, +C4<0000000000000000000010011101110101>;
P_0x138035340 .param/l "CYCLES_UNTIL_INIT_PRECHARGE_END" 1 3 160, +C4<000000000000000000000010011110000001>;
P_0x138035380 .param/l "CYCLES_UNTIL_REFRESH1_END" 1 3 163, +C4<0000000000000000000000010011110001010>;
P_0x1380353c0 .param/l "CYCLES_UNTIL_REFRESH2_END" 1 3 164, +C4<00000000000000000000000010011110010011>;
P_0x138035400 .param/l "CYCLES_UNTIL_START_INHIBIT" 1 3 124, +C4<000000000000000000001001110001001>;
P_0x138035440 .param/l "DATA_WIDTH" 0 3 38, +C4<00000000000000000000000000100000>;
P_0x138035480 .param/l "DQM_WIDTH" 0 3 43, +C4<00000000000000000000000000000100>;
P_0x1380354c0 .param/l "PORT_ADDR_WIDTH" 0 3 45, +C4<00000000000000000000000000010101>;
P_0x138035500 .param/l "PORT_BURST_LENGTH" 0 3 46, +C4<00000000000000000000000000000001>;
P_0x138035540 .param/l "PORT_OUTPUT_WIDTH" 0 3 47, +C4<00000000000000000000000000100000>;
P_0x138035580 .param/l "PRECHARGE_BIT" 0 3 41, +C4<00000000000000000000000000001010>;
P_0x1380355c0 .param/l "ROW_WIDTH" 0 3 39, +C4<00000000000000000000000000001011>;
P_0x138035600 .param/l "SETTING_INHIBIT_DELAY_MICRO_SEC" 0 3 51, +C4<00000000000000000000000001100100>;
P_0x138035640 .param/l "SETTING_REFRESH_TIMER_NANO_SEC" 0 3 81, +C4<00000000000000000011101010011000>;
P_0x138035680 .param/l "SETTING_T_CK_MIN_CLOCK_CYCLE_TIME_NANO_SEC" 0 3 54, +C4<00000000000000000000000000000110>;
P_0x1380356c0 .param/l "SETTING_T_MRD_MIN_LOAD_MODE_CLOCK_CYCLES" 0 3 78, +C4<00000000000000000000000000000010>;
P_0x138035700 .param/l "SETTING_T_RAS_MIN_ROW_ACTIVE_TIME_NANO_SEC" 0 3 57, +C4<00000000000000000000000000110000>;
P_0x138035740 .param/l "SETTING_T_RCD_MIN_READ_WRITE_DELAY_NANO_SEC" 0 3 72, +C4<00000000000000000000000000010010>;
P_0x138035780 .param/l "SETTING_T_RC_MIN_ACTIVE_TO_ACTIVE_PERIOD_NANO_SEC" 0 3 69, +C4<00000000000000000000000000111100>;
P_0x1380357c0 .param/l "SETTING_T_RC_MIN_ROW_CYCLE_TIME_NANO_SEC" 0 3 60, +C4<00000000000000000000000000111100>;
P_0x138035800 .param/l "SETTING_T_RFC_MIN_AUTOREFRESH_PERIOD_NANO_SEC" 0 3 66, +C4<00000000000000000000000001010000>;
P_0x138035840 .param/l "SETTING_T_RP_MIN_PRECHARGE_CMD_PERIOD_NANO_SEC" 0 3 63, +C4<00000000000000000000000000010010>;
P_0x138035880 .param/l "SETTING_T_WR_MIN_WRITE_AUTO_PRECHARGE_RECOVERY_NANO_SEC" 0 3 75, +C4<00000000000000000000000000010000>;
P_0x1380358c0 .param/l "SETTING_USE_FAST_INPUT_REGISTER" 0 3 86, +C4<00000000000000000000000000000001>;
P_0x138035900 .param/l "WRITE_BURST" 0 3 34, +C4<00000000000000000000000000000000>;
enum0x12f7b8af0 .enum2 (4)
   "COMMAND_NOP" 7,
   "COMMAND_ACTIVE" 3,
   "COMMAND_READ" 5,
   "COMMAND_WRITE" 4,
   "COMMAND_PRECHARGE" 2,
   "COMMAND_AUTO_REFRESH" 1,
   "COMMAND_LOAD_MODE_REG" 0
 ;
enum0x12f7b9490 .enum2 (3)
   "INIT" 0,
   "IDLE" 1,
   "DELAY" 2,
   "WRITE" 3,
   "READ" 4,
   "READ_OUTPUT" 5
 ;
enum0x12f7b9b50 .enum2 (2)
   "IO_NONE" 0,
   "IO_WRITE" 1,
   "IO_READ" 2
 ;
L_0x138866350 .functor AND 1, v0x1388606b0_0, L_0x138866280, C4<1>, C4<1>;
L_0x138866500 .functor AND 1, v0x138860470_0, L_0x138866460, C4<1>, C4<1>;
L_0x138866630 .functor OR 1, L_0x138866350, L_0x138866500, C4<0>, C4<0>;
L_0x138866740 .functor OR 1, v0x138857080_0, v0x138856cc0_0, C4<0>, C4<0>;
L_0x138866980 .functor OR 1, L_0x138866630, L_0x138866740, C4<0>, C4<0>;
L_0x138866e20 .functor NOT 1, L_0x138866740, C4<0>, C4<0>, C4<0>;
L_0x138866f10 .functor AND 1, L_0x138866d00, L_0x138866e20, C4<1>, C4<1>;
L_0x138867040 .functor BUFZ 1, L_0x138867100, C4<0>, C4<0>, C4<0>;
v0x138855080_0 .var "SDRAM_A", 10 0;
v0x138855140_0 .var "SDRAM_BA", 1 0;
v0x1388551f0_0 .var "SDRAM_CKE", 0 0;
v0x1388552a0_0 .net "SDRAM_CLK", 0 0, L_0x138867040;  alias, 1 drivers
v0x138855340_0 .net8 "SDRAM_DQ", 31 0, RS_0x1300601f0;  alias, 2 drivers
v0x138855430_0 .var "SDRAM_DQM", 3 0;
v0x1388554e0_0 .net "SDRAM_nCAS", 0 0, L_0x1388660a0;  alias, 1 drivers
v0x138855580_0 .net "SDRAM_nCS", 0 0, L_0x138865c30;  alias, 1 drivers
v0x138855620_0 .net "SDRAM_nRAS", 0 0, L_0x138865cf0;  alias, 1 drivers
v0x138855730_0 .net "SDRAM_nWE", 0 0, L_0x138866140;  alias, 1 drivers
v0x1388557c0_0 .net/2u *"_ivl_20", 3 0, v0x138857460_0;  1 drivers
v0x138855870_0 .net *"_ivl_22", 0 0, L_0x138866280;  1 drivers
v0x138855910_0 .net *"_ivl_26", 0 0, L_0x138866460;  1 drivers
o0x1300603a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x1388559b0_0 name=_ivl_37
L_0x1300980a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x138855a60_0 .net/2u *"_ivl_41", 2 0, L_0x1300980a0;  1 drivers
L_0x1300980e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x138855b10_0 .net/2u *"_ivl_45", 2 0, L_0x1300980e8;  1 drivers
v0x138855bc0_0 .net *"_ivl_47", 0 0, L_0x138866d00;  1 drivers
v0x138855d50_0 .net *"_ivl_49", 0 0, L_0x138866e20;  1 drivers
v0x138855de0_0 .net "clk", 0 0, v0x13885fdd0_0;  1 drivers
L_0x130098058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x138855e70_0 .net "concrete_burst_length", 2 0, L_0x130098058;  1 drivers
L_0x130098130 .functor BUFT 1, C4<0001000100000>, C4<0>, C4<0>, C4<0>;
v0x138855f20_0 .net "configured_mode", 12 0, L_0x130098130;  1 drivers
v0x138855fd0_0 .var/2u "current_io_operation", 1 0;
v0x138856080_0 .var "delay_counter", 31 0;
v0x138856130_0 .var/2u "delay_state", 2 0;
v0x1388561e0_0 .var "dq_output", 0 0;
v0x138856280_0 .net "init_complete", 0 0, L_0x138866b90;  alias, 1 drivers
v0x138856320_0 .net "port_addr", 20 0, v0x1388601a0_0;  1 drivers
v0x1388563d0_0 .net "port_addr_current", 20 0, L_0x138866820;  1 drivers
v0x138856480_0 .var "port_addr_queue", 20 0;
v0x138856530_0 .net "port_available", 0 0, L_0x138866f10;  alias, 1 drivers
v0x1388565d0_0 .net "port_byte_en", 3 0, v0x1388602c0_0;  1 drivers
v0x138856680_0 .var "port_byte_en_queue", 3 0;
v0x138856730_0 .net "port_current_req", 0 0, L_0x138866980;  1 drivers
v0x138855c60_0 .net "port_data", 31 0, v0x138860350_0;  1 drivers
v0x1388569c0_0 .var "port_data_queue", 31 0;
v0x138856a50_0 .var "port_q", 31 0;
v0x138856ae0_0 .net "port_queue", 0 0, L_0x138866740;  1 drivers
v0x138856b80_0 .net "port_rd", 0 0, v0x138860470_0;  1 drivers
v0x138856c20_0 .var "port_rd_prev", 0 0;
v0x138856cc0_0 .var "port_rd_queue", 0 0;
v0x138856d60_0 .net "port_rd_req", 0 0, L_0x138866500;  1 drivers
v0x138856e00_0 .var "port_ready", 0 0;
v0x138856ea0_0 .net "port_req", 0 0, L_0x138866630;  1 drivers
v0x138856f40_0 .net "port_wr", 0 0, v0x1388606b0_0;  1 drivers
v0x138856fe0_0 .var "port_wr_prev", 0 0;
v0x138857080_0 .var "port_wr_queue", 0 0;
v0x138857120_0 .net "port_wr_req", 0 0, L_0x138866350;  1 drivers
v0x1388571c0_0 .var "read_counter", 3 0;
v0x138857270_0 .var "refresh_counter", 15 0;
v0x138857320_0 .net "reset", 0 0, v0x138860860_0;  1 drivers
v0x1388573c0_0 .net "sdram_clk", 0 0, L_0x138867100;  1 drivers
v0x138857460_0 .var/2u "sdram_command", 3 0;
v0x138857510_0 .var "sdram_data", 31 0;
v0x1388575c0_0 .var "sdram_dq_reg", 31 0;
v0x138857670_0 .var/2u "state", 2 0;
E_0x138854660 .event posedge, v0x138855de0_0;
E_0x1388546a0 .event posedge, v0x1388573c0_0;
L_0x138865c30 .part v0x138857460_0, 3, 1;
L_0x138865cf0 .part v0x138857460_0, 2, 1;
L_0x1388660a0 .part v0x138857460_0, 1, 1;
L_0x138866140 .part v0x138857460_0, 0, 1;
L_0x138866280 .reduce/nor v0x138856fe0_0;
L_0x138866460 .reduce/nor v0x138856c20_0;
L_0x138866820 .functor MUXZ 21, v0x1388601a0_0, v0x138856480_0, L_0x138866740, C4<>;
L_0x138866a30 .functor MUXZ 32, o0x1300603a0, v0x138857510_0, v0x1388561e0_0, C4<>;
L_0x138866b90 .cmp/ne 3, v0x138857670_0, L_0x1300980a0;
L_0x138866d00 .cmp/eq 3, v0x138857670_0, L_0x1300980e8;
S_0x1388546f0 .scope begin, "$unm_blk_22" "$unm_blk_22" 3 431, 3 431 0, S_0x138853250;
 .timescale 0 0;
v0x138854860_0 .var "active_port_entries", 43 0;
S_0x138854900 .scope begin, "$unm_blk_23" "$unm_blk_23" 3 456, 3 456 0, S_0x138853250;
 .timescale 0 0;
v0x138854ad0_0 .var "active_port_entries", 43 0;
S_0x138854b80 .scope function.vec4.s44, "get_active_port" "get_active_port" 3 272, 3 272 0, S_0x138853250;
 .timescale 0 0;
; Variable get_active_port is vec4 return value of scope S_0x138854b80
v0x138854e10_0 .var "selection", 43 0;
TD_sdram32_tb.sdram.get_active_port ;
    %load/vec4 v0x138856480_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x138854e10_0, 4, 8;
    %load/vec4 v0x1388569c0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x138854e10_0, 4, 32;
    %load/vec4 v0x138856680_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x138854e10_0, 4, 4;
    %load/vec4 v0x138854e10_0;
    %ret/vec4 0, 0, 44;  Assign to get_active_port (store_vec4_to_lval)
    %disable/flow S_0x138854b80;
    %end;
S_0x138854ec0 .scope task, "set_active_command" "set_active_command" 3 257, 3 257 0, S_0x138853250;
 .timescale 0 0;
TD_sdram32_tb.sdram.set_active_command ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x138857460_0, 0;
    %load/vec4 v0x1388563d0_0;
    %parti/s 2, 19, 6;
    %assign/vec4 v0x138855140_0, 0;
    %load/vec4 v0x1388563d0_0;
    %parti/s 11, 8, 5;
    %assign/vec4 v0x138855080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x138856080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138857080_0, 0;
    %end;
S_0x138857930 .scope module, "sdram0" "mt48lc2m32b2" 4 44, 5 42 0, S_0x12f7d5100;
 .timescale -9 -12;
    .port_info 0 /INOUT 32 "Dq";
    .port_info 1 /INPUT 11 "Addr";
    .port_info 2 /INPUT 2 "Ba";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "Cke";
    .port_info 5 /INPUT 1 "Cs_n";
    .port_info 6 /INPUT 1 "Ras_n";
    .port_info 7 /INPUT 1 "Cas_n";
    .port_info 8 /INPUT 1 "We_n";
    .port_info 9 /INPUT 4 "Dqm";
P_0x138032c00 .param/l "addr_bits" 0 5 44, +C4<00000000000000000000000000001011>;
P_0x138032c40 .param/l "col_bits" 0 5 46, +C4<00000000000000000000000000001000>;
P_0x138032c80 .param/l "data_bits" 0 5 45, +C4<00000000000000000000000000100000>;
P_0x138032cc0 .param/l "mem_sizes" 0 5 47, +C4<00000000000001111111111111111111>;
P_0x138032d00 .param/real "tAC" 0 5 139, Cr<m5800000000000000gfc4>; value=5.50000
P_0x138032d40 .param/real "tAH" 0 5 1070, Cr<m4000000000000000gfc2>; value=1.00000
P_0x138032d80 .param/real "tAS" 0 5 1071, Cr<m6000000000000000gfc2>; value=1.50000
P_0x138032dc0 .param/real "tCH" 0 5 1072, Cr<m5000000000000000gfc3>; value=2.50000
P_0x138032e00 .param/real "tCK" 0 5 1074, Cr<m6000000000000000gfc4>; value=6.00000
P_0x138032e40 .param/real "tCKH" 0 5 1077, Cr<m4000000000000000gfc2>; value=1.00000
P_0x138032e80 .param/real "tCKS" 0 5 1078, Cr<m6000000000000000gfc2>; value=1.50000
P_0x138032ec0 .param/real "tCL" 0 5 1073, Cr<m5000000000000000gfc3>; value=2.50000
P_0x138032f00 .param/real "tCMH" 0 5 1079, Cr<m4000000000000000gfc2>; value=1.00000
P_0x138032f40 .param/real "tCMS" 0 5 1080, Cr<m6000000000000000gfc2>; value=1.50000
P_0x138032f80 .param/real "tDH" 0 5 1075, Cr<m4000000000000000gfc2>; value=1.00000
P_0x138032fc0 .param/real "tDS" 0 5 1076, Cr<m6000000000000000gfc2>; value=1.50000
P_0x138033000 .param/real "tHZ" 0 5 140, Cr<m5800000000000000gfc4>; value=5.50000
P_0x138033040 .param/real "tMRD" 0 5 142, Cr<m4000000000000000gfc3>; value=2.00000
P_0x138033080 .param/real "tOH" 0 5 141, Cr<m5000000000000000gfc3>; value=2.50000
P_0x1380330c0 .param/real "tRAS" 0 5 143, Cr<m5400000000000000gfc7>; value=42.0000
P_0x138033100 .param/real "tRC" 0 5 144, Cr<m7800000000000000gfc7>; value=60.0000
P_0x138033140 .param/real "tRCD" 0 5 145, Cr<m4800000000000000gfc6>; value=18.0000
P_0x138033180 .param/real "tRFC" 0 5 146, Cr<m7800000000000000gfc7>; value=60.0000
P_0x1380331c0 .param/real "tRP" 0 5 147, Cr<m4800000000000000gfc6>; value=18.0000
P_0x138033200 .param/real "tRRD" 0 5 148, Cr<m6000000000000000gfc5>; value=12.0000
P_0x138033240 .param/real "tWRa" 0 5 149, Cr<m6000000000000000gfc4>; value=6.00000
P_0x138033280 .param/real "tWRm" 0 5 150, Cr<m6000000000000000gfc5>; value=12.0000
L_0x138860b80 .functor NOT 1, L_0x138865c30, C4<0>, C4<0>, C4<0>;
L_0x138860c10 .functor NOT 1, L_0x138865cf0, C4<0>, C4<0>, C4<0>;
L_0x138860d20 .functor AND 1, L_0x138860b80, L_0x138860c10, C4<1>, C4<1>;
L_0x138860e10 .functor AND 1, L_0x138860d20, L_0x1388660a0, C4<1>, C4<1>;
L_0x138860f60 .functor AND 1, L_0x138860e10, L_0x138866140, C4<1>, C4<1>;
L_0x1388610a0 .functor NOT 1, L_0x138865c30, C4<0>, C4<0>, C4<0>;
L_0x138861190 .functor NOT 1, L_0x138865cf0, C4<0>, C4<0>, C4<0>;
L_0x138861200 .functor AND 1, L_0x1388610a0, L_0x138861190, C4<1>, C4<1>;
L_0x1388612f0 .functor NOT 1, L_0x1388660a0, C4<0>, C4<0>, C4<0>;
L_0x1388613b0 .functor AND 1, L_0x138861200, L_0x1388612f0, C4<1>, C4<1>;
L_0x138861460 .functor AND 1, L_0x1388613b0, L_0x138866140, C4<1>, C4<1>;
L_0x138861570 .functor NOT 1, L_0x138865c30, C4<0>, C4<0>, C4<0>;
L_0x1388615e0 .functor AND 1, L_0x138861570, L_0x138865cf0, C4<1>, C4<1>;
L_0x138861700 .functor AND 1, L_0x1388615e0, L_0x1388660a0, C4<1>, C4<1>;
L_0x138861790 .functor NOT 1, L_0x138866140, C4<0>, C4<0>, C4<0>;
L_0x138861690 .functor AND 1, L_0x138861700, L_0x138861790, C4<1>, C4<1>;
L_0x138861920 .functor NOT 1, L_0x138865c30, C4<0>, C4<0>, C4<0>;
L_0x138861a20 .functor NOT 1, L_0x138865cf0, C4<0>, C4<0>, C4<0>;
L_0x138861800 .functor AND 1, L_0x138861920, L_0x138861a20, C4<1>, C4<1>;
L_0x138861bf0 .functor NOT 1, L_0x1388660a0, C4<0>, C4<0>, C4<0>;
L_0x138861990 .functor AND 1, L_0x138861800, L_0x138861bf0, C4<1>, C4<1>;
L_0x138861d90 .functor NOT 1, L_0x138866140, C4<0>, C4<0>, C4<0>;
L_0x138861b50 .functor AND 1, L_0x138861990, L_0x138861d90, C4<1>, C4<1>;
L_0x138861f40 .functor NOT 1, L_0x138865c30, C4<0>, C4<0>, C4<0>;
L_0x138861ce0 .functor NOT 1, L_0x138865cf0, C4<0>, C4<0>, C4<0>;
L_0x138860ca0 .functor AND 1, L_0x138861f40, L_0x138861ce0, C4<1>, C4<1>;
L_0x138862180 .functor AND 1, L_0x138860ca0, L_0x1388660a0, C4<1>, C4<1>;
L_0x138860ee0 .functor NOT 1, L_0x138866140, C4<0>, C4<0>, C4<0>;
L_0x1388620b0 .functor AND 1, L_0x138862180, L_0x138860ee0, C4<1>, C4<1>;
L_0x1388625c0 .functor NOT 1, L_0x138865c30, C4<0>, C4<0>, C4<0>;
L_0x1388622f0 .functor AND 1, L_0x1388625c0, L_0x138865cf0, C4<1>, C4<1>;
L_0x138861110 .functor NOT 1, L_0x1388660a0, C4<0>, C4<0>, C4<0>;
L_0x1388624d0 .functor AND 1, L_0x1388622f0, L_0x138861110, C4<1>, C4<1>;
L_0x138862730 .functor AND 1, L_0x1388624d0, L_0x138866140, C4<1>, C4<1>;
L_0x138862980 .functor NOT 1, L_0x138865c30, C4<0>, C4<0>, C4<0>;
L_0x138862870 .functor AND 1, L_0x138862980, L_0x138865cf0, C4<1>, C4<1>;
L_0x138862b10 .functor NOT 1, L_0x1388660a0, C4<0>, C4<0>, C4<0>;
L_0x1388629f0 .functor AND 1, L_0x138862870, L_0x138862b10, C4<1>, C4<1>;
L_0x138862aa0 .functor NOT 1, L_0x138866140, C4<0>, C4<0>, C4<0>;
L_0x138862cc0 .functor AND 1, L_0x1388629f0, L_0x138862aa0, C4<1>, C4<1>;
L_0x138862e70 .functor NOT 1, L_0x138862dd0, C4<0>, C4<0>, C4<0>;
L_0x138863090 .functor NOT 1, L_0x138862b80, C4<0>, C4<0>, C4<0>;
L_0x138863100 .functor AND 1, L_0x138862e70, L_0x138863090, C4<1>, C4<1>;
L_0x138862fe0 .functor NOT 1, L_0x138862f40, C4<0>, C4<0>, C4<0>;
L_0x138863390 .functor AND 1, L_0x138863100, L_0x138862fe0, C4<1>, C4<1>;
L_0x1388635f0 .functor NOT 1, L_0x1388631f0, C4<0>, C4<0>, C4<0>;
L_0x138863700 .functor NOT 1, L_0x138863660, C4<0>, C4<0>, C4<0>;
L_0x138863480 .functor AND 1, L_0x1388635f0, L_0x138863700, C4<1>, C4<1>;
L_0x1388639d0 .functor AND 1, L_0x138863480, L_0x138863930, C4<1>, C4<1>;
L_0x138863850 .functor NOT 1, L_0x1388637b0, C4<0>, C4<0>, C4<0>;
L_0x138863db0 .functor AND 1, L_0x138863850, L_0x138863c10, C4<1>, C4<1>;
L_0x138863b70 .functor NOT 1, L_0x138863a80, C4<0>, C4<0>, C4<0>;
L_0x138863fe0 .functor AND 1, L_0x138863db0, L_0x138863b70, C4<1>, C4<1>;
L_0x138863ec0 .functor NOT 1, L_0x138863e20, C4<0>, C4<0>, C4<0>;
L_0x138864380 .functor AND 1, L_0x138863ec0, L_0x138864280, C4<1>, C4<1>;
L_0x138864170 .functor AND 1, L_0x138864380, L_0x1388640d0, C4<1>, C4<1>;
L_0x1388647a0 .functor AND 1, L_0x1388645f0, L_0x138864700, C4<1>, C4<1>;
L_0x138864690 .functor AND 1, L_0x1388647a0, L_0x138864430, C4<1>, C4<1>;
L_0x138863cb0 .functor NOT 1, L_0x138864a60, C4<0>, C4<0>, C4<0>;
L_0x1388649c0 .functor NOT 1, L_0x138864890, C4<0>, C4<0>, C4<0>;
L_0x1388644d0 .functor AND 1, L_0x138863cb0, L_0x1388649c0, C4<1>, C4<1>;
L_0x138864da0 .functor AND 1, L_0x1388644d0, L_0x138864d00, C4<1>, C4<1>;
L_0x138865290 .functor NOT 1, L_0x138865150, C4<0>, C4<0>, C4<0>;
L_0x138865000 .functor AND 1, L_0x138865290, L_0x138864f60, C4<1>, C4<1>;
L_0x138865650 .functor NOT 1, L_0x138865500, C4<0>, C4<0>, C4<0>;
L_0x1388651f0 .functor AND 1, L_0x138865000, L_0x138865650, C4<1>, C4<1>;
L_0x138865420 .functor NOT 1, L_0x138865380, C4<0>, C4<0>, C4<0>;
L_0x138865490 .functor AND 1, L_0x138865420, L_0x1388658e0, C4<1>, C4<1>;
L_0x138865b20 .functor AND 1, L_0x138865490, L_0x138865a80, C4<1>, C4<1>;
L_0x138865830 .functor AND 1, v0x13885be00_0, v0x13885a270_0, C4<1>, C4<1>;
v0x138858590 .array "A10_precharge", 3 0, 0 0;
v0x138858620_0 .var "Act_b0", 0 0;
v0x1388586b0_0 .var "Act_b1", 0 0;
v0x138858760_0 .var "Act_b2", 0 0;
v0x138858800_0 .var "Act_b3", 0 0;
v0x1388588e0_0 .net "Active_enable", 0 0, L_0x138860f60;  1 drivers
v0x138858980_0 .net "Addr", 10 0, v0x138855080_0;  alias, 1 drivers
v0x138858a20_0 .net "Aref_enable", 0 0, L_0x138861460;  1 drivers
v0x138858ab0 .array "Auto_precharge", 3 0, 0 0;
v0x138858bc0_0 .var "B0_row_addr", 10 0;
v0x138858c70_0 .var "B1_row_addr", 10 0;
v0x138858d20_0 .var "B2_row_addr", 10 0;
v0x138858dd0_0 .var "B3_row_addr", 10 0;
v0x138858e80_0 .net "Ba", 1 0, v0x138855140_0;  alias, 1 drivers
v0x138858f40_0 .var "Bank", 1 0;
v0x138858fd0 .array "Bank0", 524287 0, 31 0;
v0x138859060 .array "Bank1", 524287 0, 31 0;
v0x1388591f0 .array "Bank2", 524287 0, 31 0;
v0x138859280 .array "Bank3", 524287 0, 31 0;
v0x138859320 .array "Bank_addr", 3 0, 1 0;
v0x1388593c0 .array "Bank_precharge", 3 0, 1 0;
v0x138859460_0 .var "Burst_counter", 7 0;
v0x138859510_0 .net "Burst_length_1", 0 0, L_0x138863390;  1 drivers
v0x1388595b0_0 .net "Burst_length_2", 0 0, L_0x1388639d0;  1 drivers
v0x138859650_0 .net "Burst_length_4", 0 0, L_0x138863fe0;  1 drivers
v0x1388596f0_0 .net "Burst_length_8", 0 0, L_0x138864170;  1 drivers
v0x138859790_0 .net "Burst_length_f", 0 0, L_0x138864690;  1 drivers
v0x138859830_0 .net "Burst_term", 0 0, L_0x138861690;  1 drivers
v0x1388598d0_0 .net "Cas_latency_1", 0 0, L_0x138864da0;  1 drivers
v0x138859970_0 .net "Cas_latency_2", 0 0, L_0x1388651f0;  1 drivers
v0x138859a10_0 .net "Cas_latency_3", 0 0, L_0x138865b20;  1 drivers
v0x138859ab0_0 .net "Cas_n", 0 0, L_0x1388660a0;  alias, 1 drivers
v0x138859b60_0 .net "Cke", 0 0, v0x1388551f0_0;  alias, 1 drivers
v0x1388590f0_0 .var "CkeZ", 0 0;
v0x138859df0_0 .net "Clk", 0 0, L_0x138867040;  alias, 1 drivers
v0x138859e80_0 .var "Col", 7 0;
v0x138859f10 .array "Col_addr", 3 0, 7 0;
v0x138859fa0_0 .var "Col_brst", 7 0;
v0x13885a030_0 .var "Col_temp", 7 0;
v0x13885a0c0 .array "Command", 3 0, 3 0;
v0x13885a150 .array/i "Count_precharge", 3 0, 31 0;
v0x13885a1e0_0 .net "Cs_n", 0 0, L_0x138865c30;  alias, 1 drivers
v0x13885a270_0 .var "Data_in_enable", 0 0;
v0x13885a300_0 .var "Data_out_enable", 0 0;
L_0x130098010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13885a390_0 .net "Debug", 0 0, L_0x130098010;  1 drivers
v0x13885a420_0 .net8 "Dq", 31 0, RS_0x1300601f0;  alias, 2 drivers
v0x13885a4e0_0 .net "Dq_chk", 0 0, L_0x138865830;  1 drivers
v0x13885a570_0 .var "Dq_dqm", 31 0;
v0x13885a620_0 .var "Dq_reg", 31 0;
v0x13885a6d0_0 .net "Dqm", 3 0, v0x138855430_0;  alias, 1 drivers
v0x13885a790_0 .var "Dqm_reg0", 3 0;
v0x13885a830_0 .var "Dqm_reg1", 3 0;
v0x13885a8e0_0 .var "MRD_chk", 63 0;
v0x13885a990_0 .var "Mode_reg", 10 0;
v0x13885aa40_0 .net "Mode_reg_enable", 0 0, L_0x138861b50;  1 drivers
v0x13885aae0_0 .var "Pc_b0", 0 0;
v0x13885ab80_0 .var "Pc_b1", 0 0;
v0x13885ac20_0 .var "Pc_b2", 0 0;
v0x13885acc0_0 .var "Pc_b3", 0 0;
v0x13885ad60_0 .net "Prech_enable", 0 0, L_0x1388620b0;  1 drivers
v0x13885ae00_0 .var "Prev_bank", 1 0;
v0x13885aeb0_0 .var "RAS_chk0", 63 0;
v0x13885af60_0 .var "RAS_chk1", 63 0;
v0x13885b010_0 .var "RAS_chk2", 63 0;
v0x13885b0c0_0 .var "RAS_chk3", 63 0;
v0x138859c10_0 .var "RCD_chk0", 63 0;
v0x138859cc0_0 .var "RCD_chk1", 63 0;
v0x13885b150_0 .var "RCD_chk2", 63 0;
v0x13885b1e0_0 .var "RCD_chk3", 63 0;
v0x13885b270_0 .var "RC_chk0", 63 0;
v0x13885b300_0 .var "RC_chk1", 63 0;
v0x13885b390_0 .var "RC_chk2", 63 0;
v0x13885b440_0 .var "RC_chk3", 63 0;
v0x13885b4f0_0 .var "RFC_chk", 63 0;
v0x13885b5a0_0 .var "RP_chk0", 63 0;
v0x13885b650_0 .var "RP_chk1", 63 0;
v0x13885b700_0 .var "RP_chk2", 63 0;
v0x13885b7b0_0 .var "RP_chk3", 63 0;
v0x13885b860_0 .var "RRD_chk", 63 0;
v0x13885b910_0 .var "RW_interrupt_bank", 1 0;
v0x13885b9c0 .array/i "RW_interrupt_counter", 3 0, 31 0;
v0x13885ba60 .array "RW_interrupt_read", 3 0, 0 0;
v0x13885baf0 .array "RW_interrupt_write", 3 0, 0 0;
v0x13885bb80_0 .net "Ras_n", 0 0, L_0x138865cf0;  alias, 1 drivers
v0x13885bc30_0 .net "Read_enable", 0 0, L_0x138862730;  1 drivers
v0x13885bcc0 .array "Read_precharge", 3 0, 0 0;
v0x13885bd50_0 .var "Row", 10 0;
v0x13885be00_0 .var "Sys_clk", 0 0;
v0x13885bea0 .array "WR_chkm", 3 0, 63 0;
v0x13885bf40_0 .net "We_n", 0 0, L_0x138866140;  alias, 1 drivers
v0x13885bff0_0 .net "Write_burst_mode", 0 0, L_0x1388656c0;  1 drivers
v0x13885c080_0 .net "Write_enable", 0 0, L_0x138862cc0;  1 drivers
v0x13885c120 .array "Write_precharge", 3 0, 0 0;
v0x13885c1b0_0 .net *"_ivl_0", 0 0, L_0x138860b80;  1 drivers
v0x13885c260_0 .net *"_ivl_10", 0 0, L_0x1388610a0;  1 drivers
v0x13885c310_0 .net *"_ivl_101", 0 0, L_0x138863660;  1 drivers
v0x13885c3c0_0 .net *"_ivl_102", 0 0, L_0x138863700;  1 drivers
v0x13885c470_0 .net *"_ivl_104", 0 0, L_0x138863480;  1 drivers
v0x13885c520_0 .net *"_ivl_107", 0 0, L_0x138863930;  1 drivers
v0x13885c5d0_0 .net *"_ivl_111", 0 0, L_0x1388637b0;  1 drivers
v0x13885c680_0 .net *"_ivl_112", 0 0, L_0x138863850;  1 drivers
v0x13885c730_0 .net *"_ivl_115", 0 0, L_0x138863c10;  1 drivers
v0x13885c7e0_0 .net *"_ivl_116", 0 0, L_0x138863db0;  1 drivers
v0x13885c890_0 .net *"_ivl_119", 0 0, L_0x138863a80;  1 drivers
v0x13885c940_0 .net *"_ivl_12", 0 0, L_0x138861190;  1 drivers
v0x13885c9f0_0 .net *"_ivl_120", 0 0, L_0x138863b70;  1 drivers
v0x13885caa0_0 .net *"_ivl_125", 0 0, L_0x138863e20;  1 drivers
v0x13885cb50_0 .net *"_ivl_126", 0 0, L_0x138863ec0;  1 drivers
v0x13885cc00_0 .net *"_ivl_129", 0 0, L_0x138864280;  1 drivers
v0x13885ccb0_0 .net *"_ivl_130", 0 0, L_0x138864380;  1 drivers
v0x13885cd60_0 .net *"_ivl_133", 0 0, L_0x1388640d0;  1 drivers
v0x13885ce10_0 .net *"_ivl_137", 0 0, L_0x1388645f0;  1 drivers
v0x13885cec0_0 .net *"_ivl_139", 0 0, L_0x138864700;  1 drivers
v0x13885cf70_0 .net *"_ivl_14", 0 0, L_0x138861200;  1 drivers
v0x13885d020_0 .net *"_ivl_140", 0 0, L_0x1388647a0;  1 drivers
v0x13885d0d0_0 .net *"_ivl_143", 0 0, L_0x138864430;  1 drivers
v0x13885d180_0 .net *"_ivl_147", 0 0, L_0x138864a60;  1 drivers
v0x13885d230_0 .net *"_ivl_148", 0 0, L_0x138863cb0;  1 drivers
v0x13885d2e0_0 .net *"_ivl_151", 0 0, L_0x138864890;  1 drivers
v0x13885d390_0 .net *"_ivl_152", 0 0, L_0x1388649c0;  1 drivers
v0x13885d440_0 .net *"_ivl_154", 0 0, L_0x1388644d0;  1 drivers
v0x13885d4f0_0 .net *"_ivl_157", 0 0, L_0x138864d00;  1 drivers
v0x13885d5a0_0 .net *"_ivl_16", 0 0, L_0x1388612f0;  1 drivers
v0x13885d650_0 .net *"_ivl_161", 0 0, L_0x138865150;  1 drivers
v0x13885d700_0 .net *"_ivl_162", 0 0, L_0x138865290;  1 drivers
v0x13885d7b0_0 .net *"_ivl_165", 0 0, L_0x138864f60;  1 drivers
v0x13885d860_0 .net *"_ivl_166", 0 0, L_0x138865000;  1 drivers
v0x13885d910_0 .net *"_ivl_169", 0 0, L_0x138865500;  1 drivers
v0x13885d9c0_0 .net *"_ivl_170", 0 0, L_0x138865650;  1 drivers
v0x13885da70_0 .net *"_ivl_175", 0 0, L_0x138865380;  1 drivers
v0x13885db20_0 .net *"_ivl_176", 0 0, L_0x138865420;  1 drivers
v0x13885dbd0_0 .net *"_ivl_179", 0 0, L_0x1388658e0;  1 drivers
v0x13885dc80_0 .net *"_ivl_18", 0 0, L_0x1388613b0;  1 drivers
v0x13885dd30_0 .net *"_ivl_180", 0 0, L_0x138865490;  1 drivers
v0x13885dde0_0 .net *"_ivl_183", 0 0, L_0x138865a80;  1 drivers
v0x13885de90_0 .var *"_ivl_198", 31 0; Local signal
v0x13885df40_0 .var *"_ivl_199", 31 0; Local signal
v0x13885dff0_0 .net *"_ivl_2", 0 0, L_0x138860c10;  1 drivers
v0x13885e0a0_0 .net *"_ivl_22", 0 0, L_0x138861570;  1 drivers
v0x13885e150_0 .net *"_ivl_24", 0 0, L_0x1388615e0;  1 drivers
v0x13885e200_0 .net *"_ivl_26", 0 0, L_0x138861700;  1 drivers
v0x13885e2b0_0 .net *"_ivl_28", 0 0, L_0x138861790;  1 drivers
v0x13885e360_0 .net *"_ivl_32", 0 0, L_0x138861920;  1 drivers
v0x13885e410_0 .net *"_ivl_34", 0 0, L_0x138861a20;  1 drivers
v0x13885e4c0_0 .net *"_ivl_36", 0 0, L_0x138861800;  1 drivers
v0x13885e570_0 .net *"_ivl_38", 0 0, L_0x138861bf0;  1 drivers
v0x13885e620_0 .net *"_ivl_4", 0 0, L_0x138860d20;  1 drivers
v0x13885e6d0_0 .net *"_ivl_40", 0 0, L_0x138861990;  1 drivers
v0x13885e780_0 .net *"_ivl_42", 0 0, L_0x138861d90;  1 drivers
v0x13885e830_0 .net *"_ivl_46", 0 0, L_0x138861f40;  1 drivers
v0x13885e8e0_0 .net *"_ivl_48", 0 0, L_0x138861ce0;  1 drivers
v0x13885e990_0 .net *"_ivl_50", 0 0, L_0x138860ca0;  1 drivers
v0x13885ea40_0 .net *"_ivl_52", 0 0, L_0x138862180;  1 drivers
v0x13885eaf0_0 .net *"_ivl_54", 0 0, L_0x138860ee0;  1 drivers
v0x13885eba0_0 .net *"_ivl_58", 0 0, L_0x1388625c0;  1 drivers
v0x13885ec50_0 .net *"_ivl_6", 0 0, L_0x138860e10;  1 drivers
v0x13885ed00_0 .net *"_ivl_60", 0 0, L_0x1388622f0;  1 drivers
v0x13885edb0_0 .net *"_ivl_62", 0 0, L_0x138861110;  1 drivers
v0x13885ee60_0 .net *"_ivl_64", 0 0, L_0x1388624d0;  1 drivers
v0x13885ef10_0 .net *"_ivl_68", 0 0, L_0x138862980;  1 drivers
v0x13885efc0_0 .net *"_ivl_70", 0 0, L_0x138862870;  1 drivers
v0x13885f070_0 .net *"_ivl_72", 0 0, L_0x138862b10;  1 drivers
v0x13885f120_0 .net *"_ivl_74", 0 0, L_0x1388629f0;  1 drivers
v0x13885f1d0_0 .net *"_ivl_76", 0 0, L_0x138862aa0;  1 drivers
v0x13885f280_0 .net *"_ivl_81", 0 0, L_0x138862dd0;  1 drivers
v0x13885f330_0 .net *"_ivl_82", 0 0, L_0x138862e70;  1 drivers
v0x13885f3e0_0 .net *"_ivl_85", 0 0, L_0x138862b80;  1 drivers
v0x13885f490_0 .net *"_ivl_86", 0 0, L_0x138863090;  1 drivers
v0x13885f540_0 .net *"_ivl_88", 0 0, L_0x138863100;  1 drivers
v0x13885f5f0_0 .net *"_ivl_91", 0 0, L_0x138862f40;  1 drivers
v0x13885f6a0_0 .net *"_ivl_92", 0 0, L_0x138862fe0;  1 drivers
v0x13885f750_0 .net *"_ivl_97", 0 0, L_0x1388631f0;  1 drivers
v0x13885f800_0 .net *"_ivl_98", 0 0, L_0x1388635f0;  1 drivers
E_0x138858330 .event posedge, v0x13885be00_0;
E_0x138858370 .event negedge, v0x1388552a0_0;
E_0x1388583c0 .event posedge, v0x1388552a0_0;
L_0x138862dd0 .part v0x13885a990_0, 2, 1;
L_0x138862b80 .part v0x13885a990_0, 1, 1;
L_0x138862f40 .part v0x13885a990_0, 0, 1;
L_0x1388631f0 .part v0x13885a990_0, 2, 1;
L_0x138863660 .part v0x13885a990_0, 1, 1;
L_0x138863930 .part v0x13885a990_0, 0, 1;
L_0x1388637b0 .part v0x13885a990_0, 2, 1;
L_0x138863c10 .part v0x13885a990_0, 1, 1;
L_0x138863a80 .part v0x13885a990_0, 0, 1;
L_0x138863e20 .part v0x13885a990_0, 2, 1;
L_0x138864280 .part v0x13885a990_0, 1, 1;
L_0x1388640d0 .part v0x13885a990_0, 0, 1;
L_0x1388645f0 .part v0x13885a990_0, 2, 1;
L_0x138864700 .part v0x13885a990_0, 1, 1;
L_0x138864430 .part v0x13885a990_0, 0, 1;
L_0x138864a60 .part v0x13885a990_0, 6, 1;
L_0x138864890 .part v0x13885a990_0, 5, 1;
L_0x138864d00 .part v0x13885a990_0, 4, 1;
L_0x138865150 .part v0x13885a990_0, 6, 1;
L_0x138864f60 .part v0x13885a990_0, 5, 1;
L_0x138865500 .part v0x13885a990_0, 4, 1;
L_0x138865380 .part v0x13885a990_0, 6, 1;
L_0x1388658e0 .part v0x13885a990_0, 5, 1;
L_0x138865a80 .part v0x13885a990_0, 4, 1;
L_0x1388656c0 .part v0x13885a990_0, 9, 1;
S_0x138858420 .scope task, "Burst_decode" "Burst_decode" 5 1012, 5 1012 0, S_0x138857930;
 .timescale -9 -12;
TD_sdram32_tb.sdram0.Burst_decode ;
    %load/vec4 v0x138859460_0;
    %addi 1, 0, 8;
    %store/vec4 v0x138859460_0, 0, 8;
    %load/vec4 v0x13885a990_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x138859e80_0;
    %addi 1, 0, 8;
    %store/vec4 v0x13885a030_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13885a990_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x138859460_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x138859fa0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13885a030_0, 4, 1;
    %load/vec4 v0x138859460_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x138859fa0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13885a030_0, 4, 1;
    %load/vec4 v0x138859460_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x138859fa0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13885a030_0, 4, 1;
T_3.2 ;
T_3.1 ;
    %load/vec4 v0x1388595b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x13885a030_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x138859e80_0, 4, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x138859650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x13885a030_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x138859e80_0, 4, 2;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x1388596f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x13885a030_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x138859e80_0, 4, 3;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x13885a030_0;
    %store/vec4 v0x138859e80_0, 0, 8;
T_3.9 ;
T_3.7 ;
T_3.5 ;
    %load/vec4 v0x13885bff0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a270_0, 0, 1;
T_3.10 ;
    %load/vec4 v0x138859510_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x138859460_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.14, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a300_0, 0, 1;
T_3.14 ;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x1388595b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v0x138859460_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.18, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a300_0, 0, 1;
T_3.18 ;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x138859650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.20, 4;
    %load/vec4 v0x138859460_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.22, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a300_0, 0, 1;
T_3.22 ;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x1388596f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v0x138859460_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.26, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a300_0, 0, 1;
T_3.26 ;
T_3.24 ;
T_3.21 ;
T_3.17 ;
T_3.13 ;
    %end;
    .scope S_0x138857930;
T_4 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x13885a620_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138858620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1388586b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138858760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138858800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885aae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885ab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885ac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885acc0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885bea0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885bea0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885bea0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885bea0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885ba60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885ba60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885ba60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885ba60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885baf0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885baf0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885baf0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885baf0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885a8e0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b4f0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b860_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885aeb0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885af60_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b010_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b0c0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x138859c10_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x138859cc0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b150_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b1e0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b270_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b300_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b390_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b440_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b5a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b650_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b700_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885b7b0_0, 0, 64;
    %vpi_call/w 5 174 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x138857930;
T_5 ;
    %wait E_0x1388583c0;
    %load/vec4 v0x1388590f0_0;
    %store/vec4 v0x13885be00_0, 0, 1;
    %load/vec4 v0x138859b60_0;
    %store/vec4 v0x1388590f0_0, 0, 1;
    %wait E_0x138858370;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885be00_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x138857930;
T_6 ;
    %wait E_0x138858330;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a0c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a0c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a0c0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859f10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859f10, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859f10, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859f10, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859f10, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859f10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859f10, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859320, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859320, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859320, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859320, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859320, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859320, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859320, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1388593c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1388593c0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1388593c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1388593c0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1388593c0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1388593c0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1388593c0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858590, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858590, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858590, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858590, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858590, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858590, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858590, 4, 0;
    %load/vec4 v0x13885a830_0;
    %store/vec4 v0x13885a790_0, 0, 4;
    %load/vec4 v0x13885a6d0_0;
    %store/vec4 v0x13885a830_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a150, 4, 0;
T_6.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a150, 4, 0;
T_6.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.4, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a150, 4, 0;
T_6.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.6, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a150, 4, 0;
T_6.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885baf0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.8, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885b9c0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885b9c0, 4, 0;
T_6.8 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885baf0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.10, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885b9c0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885b9c0, 4, 0;
T_6.10 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885baf0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.12, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885b9c0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885b9c0, 4, 0;
T_6.12 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885baf0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.14, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885b9c0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885b9c0, 4, 0;
T_6.14 ;
    %load/vec4 v0x13885a8e0_0;
    %addi 1, 0, 64;
    %store/vec4 v0x13885a8e0_0, 0, 64;
    %load/vec4 v0x138858a20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.16, 6;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %vpi_call/w 5 253 "$display", "%m : at time %t AREF : Auto Refresh", $time {0 0 0};
T_6.18 ;
    %vpi_func 5 257 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b4f0_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.20, 5;
    %vpi_call/w 5 258 "$display", "%m : at time %t ERROR: tRFC violation during Auto Refresh", $time {0 0 0};
T_6.20 ;
    %vpi_func 5 262 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b5a0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/1 T_6.26, 5;
    %flag_mov 8, 5;
    %vpi_func 5 262 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b650_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.26;
    %jmp/1 T_6.25, 5;
    %flag_mov 8, 5;
    %vpi_func 5 263 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b700_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.25;
    %jmp/1 T_6.24, 5;
    %flag_mov 8, 5;
    %vpi_func 5 263 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b7b0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.24;
    %jmp/0xz  T_6.22, 5;
    %vpi_call/w 5 264 "$display", "%m : at time %t ERROR: tRP violation during Auto Refresh", $time {0 0 0};
T_6.22 ;
    %load/vec4 v0x13885aae0_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_6.31, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x13885ab80_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_6.31;
    %jmp/1 T_6.30, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x13885ac20_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_6.30;
    %jmp/1 T_6.29, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x13885acc0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_6.29;
    %jmp/0xz  T_6.27, 6;
    %vpi_call/w 5 269 "$display", "%m : at time %t ERROR: All banks must be Precharge before Auto Refresh", $time {0 0 0};
T_6.27 ;
    %load/vec4 v0x13885a8e0_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_6.32, 5;
    %vpi_call/w 5 274 "$display", "%m : at time %t ERROR: tMRD violation during Auto Refresh", $time {0 0 0};
T_6.32 ;
    %vpi_func 5 278 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b4f0_0, 0, 64;
T_6.16 ;
    %load/vec4 v0x13885aa40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.34, 6;
    %load/vec4 v0x138858980_0;
    %store/vec4 v0x13885a990_0, 0, 11;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.36, 8;
    %vpi_call/w 5 288 "$display", "%m : at time %t LMR  : Load Mode Register", $time {0 0 0};
    %load/vec4 v0x138858980_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %vpi_call/w 5 294 "$display", "%m :                             CAS Latency      = Reserved" {0 0 0};
    %jmp T_6.42;
T_6.38 ;
    %vpi_call/w 5 291 "$display", "%m :                             CAS Latency      = 1" {0 0 0};
    %jmp T_6.42;
T_6.39 ;
    %vpi_call/w 5 292 "$display", "%m :                             CAS Latency      = 2" {0 0 0};
    %jmp T_6.42;
T_6.40 ;
    %vpi_call/w 5 293 "$display", "%m :                             CAS Latency      = 3" {0 0 0};
    %jmp T_6.42;
T_6.42 ;
    %pop/vec4 1;
    %load/vec4 v0x138858980_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.47, 6;
    %vpi_call/w 5 304 "$display", "%m :                             Burst Length     = Reserved" {0 0 0};
    %jmp T_6.49;
T_6.43 ;
    %vpi_call/w 5 299 "$display", "%m :                             Burst Length     = 1" {0 0 0};
    %jmp T_6.49;
T_6.44 ;
    %vpi_call/w 5 300 "$display", "%m :                             Burst Length     = 2" {0 0 0};
    %jmp T_6.49;
T_6.45 ;
    %vpi_call/w 5 301 "$display", "%m :                             Burst Length     = 4" {0 0 0};
    %jmp T_6.49;
T_6.46 ;
    %vpi_call/w 5 302 "$display", "%m :                             Burst Length     = 8" {0 0 0};
    %jmp T_6.49;
T_6.47 ;
    %vpi_call/w 5 303 "$display", "%m :                             Burst Length     = Full" {0 0 0};
    %jmp T_6.49;
T_6.49 ;
    %pop/vec4 1;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.50, 6;
    %vpi_call/w 5 309 "$display", "%m :                             Burst Type       = Sequential" {0 0 0};
    %jmp T_6.51;
T_6.50 ;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.52, 6;
    %vpi_call/w 5 311 "$display", "%m :                             Burst Type       = Interleaved" {0 0 0};
    %jmp T_6.53;
T_6.52 ;
    %vpi_call/w 5 313 "$display", "%m :                             Burst Type       = Reserved" {0 0 0};
T_6.53 ;
T_6.51 ;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 9, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.54, 6;
    %vpi_call/w 5 318 "$display", "%m :                             Write Burst Mode = Programmed Burst Length" {0 0 0};
    %jmp T_6.55;
T_6.54 ;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 9, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.56, 6;
    %vpi_call/w 5 320 "$display", "%m :                             Write Burst Mode = Single Location Access" {0 0 0};
    %jmp T_6.57;
T_6.56 ;
    %vpi_call/w 5 322 "$display", "%m :                             Write Burst Mode = Reserved" {0 0 0};
T_6.57 ;
T_6.55 ;
T_6.36 ;
    %load/vec4 v0x13885aae0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.62, 6;
    %load/vec4 v0x13885ab80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.62;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.61, 10;
    %load/vec4 v0x13885ac20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.61;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.60, 9;
    %load/vec4 v0x13885acc0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.60;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.58, 8;
    %vpi_call/w 5 328 "$display", "%m : at time %t ERROR: all banks must be Precharge before Load Mode Register", $time {0 0 0};
T_6.58 ;
    %vpi_func 5 332 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b5a0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/1 T_6.67, 5;
    %flag_mov 8, 5;
    %vpi_func 5 332 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b650_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.67;
    %jmp/1 T_6.66, 5;
    %flag_mov 8, 5;
    %vpi_func 5 333 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b700_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.66;
    %jmp/1 T_6.65, 5;
    %flag_mov 8, 5;
    %vpi_func 5 333 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b7b0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_6.65;
    %jmp/0xz  T_6.63, 5;
    %vpi_call/w 5 334 "$display", "%m : at time %t ERROR: tRP violation during Load Mode Register", $time {0 0 0};
T_6.63 ;
    %vpi_func 5 338 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b4f0_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.68, 5;
    %vpi_call/w 5 339 "$display", "%m : at time %t ERROR: tRFC violation during Load Mode Register", $time {0 0 0};
T_6.68 ;
    %load/vec4 v0x13885a8e0_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_6.70, 5;
    %vpi_call/w 5 344 "$display", "%m : at time %t ERROR: tMRD violation during Load Mode Register", $time {0 0 0};
T_6.70 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x13885a8e0_0, 0, 64;
T_6.34 ;
    %load/vec4 v0x1388588e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.72, 6;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.79, 6;
    %load/vec4 v0x138858620_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.79;
    %flag_set/vec4 8;
    %jmp/1 T_6.78, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.80, 6;
    %load/vec4 v0x1388586b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.80;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.78;
    %jmp/1 T_6.77, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.81, 6;
    %load/vec4 v0x138858760_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.81;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.77;
    %jmp/1 T_6.76, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.82, 6;
    %load/vec4 v0x138858800_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.82;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.76;
    %jmp/0xz  T_6.74, 8;
    %vpi_call/w 5 356 "$display", "%m : at time %t ERROR: Bank already activated -- data can be corrupted", $time {0 0 0};
T_6.74 ;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_6.85, 6;
    %load/vec4 v0x13885aae0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.85;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.83, 8;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.86, 8;
    %vpi_call/w 5 363 "$display", "%m : at time %t ACT  : Bank = 0 Row = %d", $time, v0x138858980_0 {0 0 0};
T_6.86 ;
    %vpi_func 5 367 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b270_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.88, 5;
    %vpi_call/w 5 368 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 0", $time {0 0 0};
T_6.88 ;
    %vpi_func 5 372 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b5a0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_6.90, 5;
    %vpi_call/w 5 373 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 0", $time {0 0 0};
T_6.90 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138858620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885aae0_0, 0, 1;
    %load/vec4 v0x138858980_0;
    %store/vec4 v0x138858bc0_0, 0, 11;
    %vpi_func 5 380 "$time" 64 {0 0 0};
    %store/vec4 v0x13885aeb0_0, 0, 64;
    %vpi_func 5 381 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b270_0, 0, 64;
    %vpi_func 5 382 "$time" 64 {0 0 0};
    %store/vec4 v0x138859c10_0, 0, 64;
T_6.83 ;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.94, 4;
    %load/vec4 v0x13885ab80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.94;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.92, 8;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.95, 8;
    %vpi_call/w 5 388 "$display", "%m : at time %t ACT  : Bank = 1 Row = %d", $time, v0x138858980_0 {0 0 0};
T_6.95 ;
    %vpi_func 5 392 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b300_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.97, 5;
    %vpi_call/w 5 393 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 1", $time {0 0 0};
T_6.97 ;
    %vpi_func 5 397 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b650_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_6.99, 5;
    %vpi_call/w 5 398 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 1", $time {0 0 0};
T_6.99 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1388586b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885ab80_0, 0, 1;
    %load/vec4 v0x138858980_0;
    %store/vec4 v0x138858c70_0, 0, 11;
    %vpi_func 5 405 "$time" 64 {0 0 0};
    %store/vec4 v0x13885af60_0, 0, 64;
    %vpi_func 5 406 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b300_0, 0, 64;
    %vpi_func 5 407 "$time" 64 {0 0 0};
    %store/vec4 v0x138859cc0_0, 0, 64;
T_6.92 ;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.103, 4;
    %load/vec4 v0x13885ac20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.103;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.101, 8;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.104, 8;
    %vpi_call/w 5 413 "$display", "%m : at time %t ACT  : Bank = 2 Row = %d", $time, v0x138858980_0 {0 0 0};
T_6.104 ;
    %vpi_func 5 417 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b390_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.106, 5;
    %vpi_call/w 5 418 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 2", $time {0 0 0};
T_6.106 ;
    %vpi_func 5 422 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b700_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_6.108, 5;
    %vpi_call/w 5 423 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 2", $time {0 0 0};
T_6.108 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138858760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885ac20_0, 0, 1;
    %load/vec4 v0x138858980_0;
    %store/vec4 v0x138858d20_0, 0, 11;
    %vpi_func 5 430 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b010_0, 0, 64;
    %vpi_func 5 431 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b390_0, 0, 64;
    %vpi_func 5 432 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b150_0, 0, 64;
T_6.101 ;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.112, 4;
    %load/vec4 v0x13885acc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.112;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.110, 8;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.113, 8;
    %vpi_call/w 5 438 "$display", "%m : at time %t ACT  : Bank = 3 Row = %d", $time, v0x138858980_0 {0 0 0};
T_6.113 ;
    %vpi_func 5 442 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b440_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.115, 5;
    %vpi_call/w 5 443 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 3", $time {0 0 0};
T_6.115 ;
    %vpi_func 5 447 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b7b0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_6.117, 5;
    %vpi_call/w 5 448 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 3", $time {0 0 0};
T_6.117 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138858800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885acc0_0, 0, 1;
    %load/vec4 v0x138858980_0;
    %store/vec4 v0x138858dd0_0, 0, 11;
    %vpi_func 5 455 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b0c0_0, 0, 64;
    %vpi_func 5 456 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b440_0, 0, 64;
    %vpi_func 5 457 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b1e0_0, 0, 64;
T_6.110 ;
    %load/vec4 v0x13885ae00_0;
    %load/vec4 v0x138858e80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_6.121, 4;
    %vpi_func 5 461 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b860_0;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.121;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.119, 8;
    %vpi_call/w 5 462 "$display", "%m : at time %t ERROR: tRRD violation during Activate bank = %d", $time, v0x138858e80_0 {0 0 0};
T_6.119 ;
    %vpi_func 5 466 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b4f0_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_6.122, 5;
    %vpi_call/w 5 467 "$display", "%m : at time %t ERROR: tRFC violation during Activate bank = %d", $time, v0x138858e80_0 {0 0 0};
T_6.122 ;
    %load/vec4 v0x13885a8e0_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_6.124, 5;
    %vpi_call/w 5 472 "$display", "%m : at time %t ERROR: tMRD violation during Activate bank = %d", $time, v0x138858e80_0 {0 0 0};
T_6.124 ;
    %vpi_func 5 476 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b860_0, 0, 64;
    %load/vec4 v0x138858e80_0;
    %store/vec4 v0x13885ae00_0, 0, 2;
T_6.72 ;
    %load/vec4 v0x13885ad60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.126, 4;
    %vpi_func 5 483 "$time" 64 {0 0 0};
    %load/vec4 v0x13885a8e0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_6.128, 5;
    %vpi_call/w 5 484 "$display", "%m : at time %t ERROR: tMRD violaiton during Precharge", $time {0 0 0};
T_6.128 ;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.133, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.134, 6;
    %load/vec4 v0x138858e80_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.134;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_6.133;
    %flag_get/vec4 6;
    %jmp/0 T_6.132, 6;
    %load/vec4 v0x138858620_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.132;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.130, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138858620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885aae0_0, 0, 1;
    %vpi_func 5 491 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b5a0_0, 0, 64;
    %vpi_func 5 494 "$time" 64 {0 0 0};
    %load/vec4 v0x13885aeb0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_6.135, 5;
    %vpi_call/w 5 495 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_6.135 ;
    %vpi_func 5 499 "$time" 64 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885bea0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_6.137, 5;
    %vpi_call/w 5 500 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_6.137 ;
T_6.130 ;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.142, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.143, 6;
    %load/vec4 v0x138858e80_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.143;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_6.142;
    %flag_get/vec4 6;
    %jmp/0 T_6.141, 6;
    %load/vec4 v0x1388586b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.141;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.139, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388586b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885ab80_0, 0, 1;
    %vpi_func 5 508 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b650_0, 0, 64;
    %vpi_func 5 511 "$time" 64 {0 0 0};
    %load/vec4 v0x13885af60_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_6.144, 5;
    %vpi_call/w 5 512 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_6.144 ;
    %vpi_func 5 516 "$time" 64 {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885bea0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_6.146, 5;
    %vpi_call/w 5 517 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_6.146 ;
T_6.139 ;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.151, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.152, 6;
    %load/vec4 v0x138858e80_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.152;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_6.151;
    %flag_get/vec4 6;
    %jmp/0 T_6.150, 6;
    %load/vec4 v0x138858760_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.150;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.148, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138858760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885ac20_0, 0, 1;
    %vpi_func 5 525 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b700_0, 0, 64;
    %vpi_func 5 528 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b010_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_6.153, 5;
    %vpi_call/w 5 529 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_6.153 ;
    %vpi_func 5 533 "$time" 64 {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885bea0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_6.155, 5;
    %vpi_call/w 5 534 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_6.155 ;
T_6.148 ;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.160, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.161, 6;
    %load/vec4 v0x138858e80_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.161;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_6.160;
    %flag_get/vec4 6;
    %jmp/0 T_6.159, 6;
    %load/vec4 v0x138858800_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.159;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.157, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138858800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885acc0_0, 0, 1;
    %vpi_func 5 542 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b7b0_0, 0, 64;
    %vpi_func 5 545 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b0c0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_6.162, 5;
    %vpi_call/w 5 546 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_6.162 ;
    %vpi_func 5 550 "$time" 64 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885bea0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_6.164, 5;
    %vpi_call/w 5 551 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_6.164 ;
T_6.157 ;
    %load/vec4 v0x13885a270_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.168, 6;
    %load/vec4 v0x138858f40_0;
    %load/vec4 v0x138858e80_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/1 T_6.169, 6;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
T_6.169;
    %and;
T_6.168;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.166, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a270_0, 0, 1;
T_6.166 ;
    %load/vec4 v0x138859a10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.170, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %load/vec4 v0x138858e80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1388593c0, 4, 0;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858590, 4, 0;
    %jmp T_6.171;
T_6.170 ;
    %load/vec4 v0x138859970_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.172, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %load/vec4 v0x138858e80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1388593c0, 4, 0;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858590, 4, 0;
    %jmp T_6.173;
T_6.172 ;
    %load/vec4 v0x1388598d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.174, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %load/vec4 v0x138858e80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1388593c0, 4, 0;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858590, 4, 0;
T_6.174 ;
T_6.173 ;
T_6.171 ;
T_6.126 ;
    %load/vec4 v0x138859830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.176, 6;
    %load/vec4 v0x13885a270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.178, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a270_0, 0, 1;
T_6.178 ;
    %load/vec4 v0x138859a10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.180, 6;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %jmp T_6.181;
T_6.180 ;
    %load/vec4 v0x138859970_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.182, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %jmp T_6.183;
T_6.182 ;
    %load/vec4 v0x1388598d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.184, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
T_6.184 ;
T_6.183 ;
T_6.181 ;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.186, 8;
    %vpi_call/w 5 594 "$display", "%m : at time %t BST  : Burst Terminate", $time {0 0 0};
T_6.186 ;
T_6.176 ;
    %load/vec4 v0x13885bc30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.188, 6;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.195, 4;
    %load/vec4 v0x13885aae0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.195;
    %flag_set/vec4 8;
    %jmp/1 T_6.194, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.196, 4;
    %load/vec4 v0x13885ab80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.196;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.194;
    %jmp/1 T_6.193, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.197, 4;
    %load/vec4 v0x13885ac20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.197;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.193;
    %jmp/1 T_6.192, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.198, 4;
    %load/vec4 v0x13885acc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.198;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.192;
    %jmp/0xz  T_6.190, 8;
    %vpi_call/w 5 603 "$display", "%m : at time %t ERROR: Bank is not Activated for Read", $time {0 0 0};
T_6.190 ;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.204, 4;
    %vpi_func 5 607 "$time" 64 {0 0 0};
    %load/vec4 v0x138859c10_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.204;
    %flag_set/vec4 8;
    %jmp/1 T_6.203, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.205, 4;
    %vpi_func 5 608 "$time" 64 {0 0 0};
    %load/vec4 v0x138859cc0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.205;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.203;
    %jmp/1 T_6.202, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.206, 4;
    %vpi_func 5 609 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b150_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.206;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.202;
    %jmp/1 T_6.201, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.207, 4;
    %vpi_func 5 610 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b1e0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.207;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.201;
    %jmp/0xz  T_6.199, 8;
    %vpi_call/w 5 611 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time {0 0 0};
T_6.199 ;
    %load/vec4 v0x138859a10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.208, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %load/vec4 v0x138858980_0;
    %pad/u 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859f10, 4, 0;
    %load/vec4 v0x138858e80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859320, 4, 0;
    %jmp T_6.209;
T_6.208 ;
    %load/vec4 v0x138859970_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.210, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %load/vec4 v0x138858980_0;
    %pad/u 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859f10, 4, 0;
    %load/vec4 v0x138858e80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859320, 4, 0;
    %jmp T_6.211;
T_6.210 ;
    %load/vec4 v0x1388598d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.212, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %load/vec4 v0x138858980_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859f10, 4, 0;
    %load/vec4 v0x138858e80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859320, 4, 0;
T_6.212 ;
T_6.211 ;
T_6.209 ;
    %load/vec4 v0x13885a270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.214, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a270_0, 0, 1;
    %load/vec4 v0x13885b910_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.218, 4;
    %load/vec4 v0x13885b910_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x13885c120, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.218;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.216, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13885b910_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x13885baf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13885b910_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x13885b9c0, 4, 0;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.219, 8;
    %vpi_call/w 5 640 "$display", "%m : at time %t NOTE : Read interrupt Write with Autoprecharge", $time {0 0 0};
T_6.219 ;
T_6.216 ;
T_6.214 ;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.221, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x138858e80_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x138858ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x138858e80_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x13885a150, 4, 0;
    %load/vec4 v0x138858e80_0;
    %store/vec4 v0x13885b910_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x138858e80_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x13885bcc0, 4, 0;
T_6.221 ;
T_6.188 ;
    %load/vec4 v0x13885c080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.223, 4;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.230, 4;
    %load/vec4 v0x13885aae0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.230;
    %flag_set/vec4 8;
    %jmp/1 T_6.229, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.231, 4;
    %load/vec4 v0x13885ab80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.231;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.229;
    %jmp/1 T_6.228, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.232, 4;
    %load/vec4 v0x13885ac20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.232;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.228;
    %jmp/1 T_6.227, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.233, 4;
    %load/vec4 v0x13885acc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.233;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.227;
    %jmp/0xz  T_6.225, 8;
    %vpi_call/w 5 659 "$display", "%m : at time %t ERROR: Bank is not Activated for Write", $time {0 0 0};
T_6.225 ;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.239, 4;
    %vpi_func 5 663 "$time" 64 {0 0 0};
    %load/vec4 v0x138859c10_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.239;
    %flag_set/vec4 8;
    %jmp/1 T_6.238, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.240, 4;
    %vpi_func 5 664 "$time" 64 {0 0 0};
    %load/vec4 v0x138859cc0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.240;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.238;
    %jmp/1 T_6.237, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.241, 4;
    %vpi_func 5 665 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b150_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.241;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.237;
    %jmp/1 T_6.236, 8;
    %load/vec4 v0x138858e80_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.242, 4;
    %vpi_func 5 666 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b1e0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_6.242;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.236;
    %jmp/0xz  T_6.234, 8;
    %vpi_call/w 5 667 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time {0 0 0};
T_6.234 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885a0c0, 4, 0;
    %load/vec4 v0x138858980_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859f10, 4, 0;
    %load/vec4 v0x138858e80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138859320, 4, 0;
    %load/vec4 v0x13885a270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.243, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a270_0, 0, 1;
    %load/vec4 v0x13885b910_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.247, 4;
    %load/vec4 v0x13885b910_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x13885c120, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.247;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.245, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13885b910_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x13885baf0, 4, 0;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.248, 8;
    %vpi_call/w 5 685 "$display", "%m : at time %t NOTE : Read Bank %d interrupt Write Bank %d with Autoprecharge", $time, v0x138858e80_0, v0x13885b910_0 {0 0 0};
T_6.248 ;
T_6.245 ;
T_6.243 ;
    %load/vec4 v0x13885a300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.250, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a300_0, 0, 1;
    %load/vec4 v0x13885b910_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.254, 4;
    %load/vec4 v0x13885b910_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x13885bcc0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.254;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.252, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13885b910_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x13885ba60, 4, 0;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.255, 8;
    %vpi_call/w 5 700 "$display", "%m : at time %t NOTE : Write Bank %d interrupt Read Bank %d with Autoprecharge", $time, v0x138858e80_0, v0x13885b910_0 {0 0 0};
T_6.255 ;
T_6.252 ;
T_6.250 ;
    %load/vec4 v0x138858980_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.257, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x138858e80_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x138858ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x138858e80_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x13885a150, 4, 0;
    %load/vec4 v0x138858e80_0;
    %store/vec4 v0x13885b910_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x138858e80_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x13885c120, 4, 0;
T_6.257 ;
T_6.223 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.261, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885c120, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.261;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.259, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 725 "$time" 64 {0 0 0};
    %load/vec4 v0x13885aeb0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.265, 5;
    %load/vec4 v0x138859510_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.270, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x13885bff0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_6.270;
    %flag_get/vec4 4;
    %jmp/0 T_6.269, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.269;
    %flag_set/vec4 9;
    %jmp/1 T_6.268, 9;
    %load/vec4 v0x1388595b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.271, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.271;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.268;
    %jmp/1 T_6.267, 9;
    %load/vec4 v0x138859650_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.272, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.272;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.267;
    %flag_get/vec4 9;
    %jmp/1 T_6.266, 9;
    %load/vec4 v0x1388596f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.273, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.273;
    %or;
T_6.266;
    %and;
T_6.265;
    %flag_set/vec4 8;
    %jmp/1 T_6.264, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885baf0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.274, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885b9c0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.274;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.264;
    %jmp/0xz  T_6.262, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858ab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885c120, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885baf0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885aae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138858620_0, 0, 1;
    %vpi_func 5 736 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x13885b5a0_0, 0, 64;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.275, 8;
    %vpi_call/w 5 738 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_6.275 ;
T_6.262 ;
T_6.259 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.279, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885c120, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.279;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.277, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 743 "$time" 64 {0 0 0};
    %load/vec4 v0x13885af60_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.283, 5;
    %load/vec4 v0x138859510_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.288, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x13885bff0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_6.288;
    %flag_get/vec4 4;
    %jmp/0 T_6.287, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.287;
    %flag_set/vec4 9;
    %jmp/1 T_6.286, 9;
    %load/vec4 v0x1388595b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.289, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.289;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.286;
    %jmp/1 T_6.285, 9;
    %load/vec4 v0x138859650_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.290, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.290;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.285;
    %flag_get/vec4 9;
    %jmp/1 T_6.284, 9;
    %load/vec4 v0x1388596f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.291, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.291;
    %or;
T_6.284;
    %and;
T_6.283;
    %flag_set/vec4 8;
    %jmp/1 T_6.282, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885baf0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.292, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885b9c0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.292;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.282;
    %jmp/0xz  T_6.280, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858ab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885c120, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885baf0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885ab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388586b0_0, 0, 1;
    %vpi_func 5 754 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x13885b650_0, 0, 64;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.293, 8;
    %vpi_call/w 5 756 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_6.293 ;
T_6.280 ;
T_6.277 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.297, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885c120, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.297;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.295, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 761 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b010_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.301, 5;
    %load/vec4 v0x138859510_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.306, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x13885bff0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_6.306;
    %flag_get/vec4 4;
    %jmp/0 T_6.305, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.305;
    %flag_set/vec4 9;
    %jmp/1 T_6.304, 9;
    %load/vec4 v0x1388595b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.307, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.307;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.304;
    %jmp/1 T_6.303, 9;
    %load/vec4 v0x138859650_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.308, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.308;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.303;
    %flag_get/vec4 9;
    %jmp/1 T_6.302, 9;
    %load/vec4 v0x1388596f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.309, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.309;
    %or;
T_6.302;
    %and;
T_6.301;
    %flag_set/vec4 8;
    %jmp/1 T_6.300, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885baf0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.310, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885b9c0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.310;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.300;
    %jmp/0xz  T_6.298, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858ab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885c120, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885baf0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885ac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138858760_0, 0, 1;
    %vpi_func 5 772 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x13885b700_0, 0, 64;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.311, 8;
    %vpi_call/w 5 774 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_6.311 ;
T_6.298 ;
T_6.295 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.315, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885c120, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.315;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.313, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 779 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b0c0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.319, 5;
    %load/vec4 v0x138859510_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.324, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x13885bff0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_6.324;
    %flag_get/vec4 4;
    %jmp/0 T_6.323, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.323;
    %flag_set/vec4 9;
    %jmp/1 T_6.322, 9;
    %load/vec4 v0x1388595b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.325, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.325;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.322;
    %jmp/1 T_6.321, 9;
    %load/vec4 v0x138859650_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.326, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.326;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.321;
    %flag_get/vec4 9;
    %jmp/1 T_6.320, 9;
    %load/vec4 v0x1388596f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.327, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.327;
    %or;
T_6.320;
    %and;
T_6.319;
    %flag_set/vec4 8;
    %jmp/1 T_6.318, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885baf0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.328, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885b9c0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.328;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.318;
    %jmp/0xz  T_6.316, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858ab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885c120, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885baf0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885acc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138858800_0, 0, 1;
    %vpi_func 5 790 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x13885b7b0_0, 0, 64;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.329, 8;
    %vpi_call/w 5 792 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_6.329 ;
T_6.316 ;
T_6.313 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.333, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885bcc0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.333;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.331, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 803 "$time" 64 {0 0 0};
    %load/vec4 v0x13885aeb0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.337, 5;
    %load/vec4 v0x138859510_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.341, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.341;
    %flag_set/vec4 9;
    %jmp/1 T_6.340, 9;
    %load/vec4 v0x1388595b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.342, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.342;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.340;
    %jmp/1 T_6.339, 9;
    %load/vec4 v0x138859650_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.343, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.343;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.339;
    %flag_get/vec4 9;
    %jmp/1 T_6.338, 9;
    %load/vec4 v0x1388596f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.344, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.344;
    %or;
T_6.338;
    %and;
T_6.337;
    %flag_set/vec4 8;
    %jmp/1 T_6.336, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885ba60, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_6.336;
    %jmp/0xz  T_6.334, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885aae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138858620_0, 0, 1;
    %vpi_func 5 811 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b5a0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858ab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885bcc0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885ba60, 4, 0;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.345, 8;
    %vpi_call/w 5 816 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_6.345 ;
T_6.334 ;
T_6.331 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.349, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885bcc0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.349;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.347, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 821 "$time" 64 {0 0 0};
    %load/vec4 v0x13885af60_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.353, 5;
    %load/vec4 v0x138859510_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.357, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.357;
    %flag_set/vec4 9;
    %jmp/1 T_6.356, 9;
    %load/vec4 v0x1388595b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.358, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.358;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.356;
    %jmp/1 T_6.355, 9;
    %load/vec4 v0x138859650_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.359, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.359;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.355;
    %flag_get/vec4 9;
    %jmp/1 T_6.354, 9;
    %load/vec4 v0x1388596f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.360, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.360;
    %or;
T_6.354;
    %and;
T_6.353;
    %flag_set/vec4 8;
    %jmp/1 T_6.352, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885ba60, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_6.352;
    %jmp/0xz  T_6.350, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885ab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388586b0_0, 0, 1;
    %vpi_func 5 829 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b650_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858ab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885bcc0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885ba60, 4, 0;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.361, 8;
    %vpi_call/w 5 834 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_6.361 ;
T_6.350 ;
T_6.347 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.365, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885bcc0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.365;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.363, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 839 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b010_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.369, 5;
    %load/vec4 v0x138859510_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.373, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.373;
    %flag_set/vec4 9;
    %jmp/1 T_6.372, 9;
    %load/vec4 v0x1388595b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.374, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.374;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.372;
    %jmp/1 T_6.371, 9;
    %load/vec4 v0x138859650_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.375, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.375;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.371;
    %flag_get/vec4 9;
    %jmp/1 T_6.370, 9;
    %load/vec4 v0x1388596f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.376, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.376;
    %or;
T_6.370;
    %and;
T_6.369;
    %flag_set/vec4 8;
    %jmp/1 T_6.368, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885ba60, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_6.368;
    %jmp/0xz  T_6.366, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885ac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138858760_0, 0, 1;
    %vpi_func 5 847 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b700_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858ab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885bcc0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885ba60, 4, 0;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.377, 8;
    %vpi_call/w 5 852 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_6.377 ;
T_6.366 ;
T_6.363 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858ab0, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.381, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885bcc0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.381;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.379, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 857 "$time" 64 {0 0 0};
    %load/vec4 v0x13885b0c0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.385, 5;
    %load/vec4 v0x138859510_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.389, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.389;
    %flag_set/vec4 9;
    %jmp/1 T_6.388, 9;
    %load/vec4 v0x1388595b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.390, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.390;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.388;
    %jmp/1 T_6.387, 9;
    %load/vec4 v0x138859650_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.391, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.391;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.387;
    %flag_get/vec4 9;
    %jmp/1 T_6.386, 9;
    %load/vec4 v0x1388596f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.392, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a150, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_6.392;
    %or;
T_6.386;
    %and;
T_6.385;
    %flag_set/vec4 8;
    %jmp/1 T_6.384, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885ba60, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_6.384;
    %jmp/0xz  T_6.382, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885acc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138858800_0, 0, 1;
    %vpi_func 5 865 "$time" 64 {0 0 0};
    %store/vec4 v0x13885b7b0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138858ab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885bcc0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13885ba60, 4, 0;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.393, 8;
    %vpi_call/w 5 870 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_6.393 ;
T_6.382 ;
T_6.379 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a0c0, 4;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_6.395, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1388593c0, 4;
    %load/vec4 v0x138858f40_0;
    %cmp/e;
    %jmp/1 T_6.399, 4;
    %flag_mov 8, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138858590, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_6.399;
    %jmp/0xz  T_6.397, 4;
    %load/vec4 v0x13885a300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.400, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a300_0, 0, 1;
T_6.400 ;
T_6.397 ;
    %jmp T_6.396;
T_6.395 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a0c0, 4;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_6.402, 4;
    %load/vec4 v0x13885a300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.404, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a300_0, 0, 1;
T_6.404 ;
T_6.402 ;
T_6.396 ;
    %load/vec4 v0x13885a300_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.406, 4;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x13885a620_0, 2500;
T_6.406 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a0c0, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.408, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859320, 4;
    %store/vec4 v0x138858f40_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859f10, 4;
    %store/vec4 v0x138859e80_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859f10, 4;
    %store/vec4 v0x138859fa0_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859320, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.410, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.411, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.412, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.413, 6;
    %jmp T_6.414;
T_6.410 ;
    %load/vec4 v0x138858bc0_0;
    %store/vec4 v0x13885bd50_0, 0, 11;
    %jmp T_6.414;
T_6.411 ;
    %load/vec4 v0x138858c70_0;
    %store/vec4 v0x13885bd50_0, 0, 11;
    %jmp T_6.414;
T_6.412 ;
    %load/vec4 v0x138858d20_0;
    %store/vec4 v0x13885bd50_0, 0, 11;
    %jmp T_6.414;
T_6.413 ;
    %load/vec4 v0x138858dd0_0;
    %store/vec4 v0x13885bd50_0, 0, 11;
    %jmp T_6.414;
T_6.414 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x138859460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885a300_0, 0, 1;
    %jmp T_6.409;
T_6.408 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x13885a0c0, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.415, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859320, 4;
    %store/vec4 v0x138858f40_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859f10, 4;
    %store/vec4 v0x138859e80_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859f10, 4;
    %store/vec4 v0x138859fa0_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x138859320, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.417, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.418, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.419, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.420, 6;
    %jmp T_6.421;
T_6.417 ;
    %load/vec4 v0x138858bc0_0;
    %store/vec4 v0x13885bd50_0, 0, 11;
    %jmp T_6.421;
T_6.418 ;
    %load/vec4 v0x138858c70_0;
    %store/vec4 v0x13885bd50_0, 0, 11;
    %jmp T_6.421;
T_6.419 ;
    %load/vec4 v0x138858d20_0;
    %store/vec4 v0x13885bd50_0, 0, 11;
    %jmp T_6.421;
T_6.420 ;
    %load/vec4 v0x138858dd0_0;
    %store/vec4 v0x13885bd50_0, 0, 11;
    %jmp T_6.421;
T_6.421 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x138859460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13885a300_0, 0, 1;
T_6.415 ;
T_6.409 ;
    %load/vec4 v0x13885a270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.422, 4;
    %load/vec4 v0x138858f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.424, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.425, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.426, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.427, 6;
    %jmp T_6.428;
T_6.424 ;
    %load/vec4 v0x13885bd50_0;
    %load/vec4 v0x138859e80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x138858fd0, 4;
    %store/vec4 v0x13885a570_0, 0, 32;
    %jmp T_6.428;
T_6.425 ;
    %load/vec4 v0x13885bd50_0;
    %load/vec4 v0x138859e80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x138859060, 4;
    %store/vec4 v0x13885a570_0, 0, 32;
    %jmp T_6.428;
T_6.426 ;
    %load/vec4 v0x13885bd50_0;
    %load/vec4 v0x138859e80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x1388591f0, 4;
    %store/vec4 v0x13885a570_0, 0, 32;
    %jmp T_6.428;
T_6.427 ;
    %load/vec4 v0x13885bd50_0;
    %load/vec4 v0x138859e80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x138859280, 4;
    %store/vec4 v0x13885a570_0, 0, 32;
    %jmp T_6.428;
T_6.428 ;
    %pop/vec4 1;
    %load/vec4 v0x13885a6d0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.429, 4;
    %load/vec4 v0x13885a420_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13885a570_0, 4, 8;
T_6.429 ;
    %load/vec4 v0x13885a6d0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.431, 4;
    %load/vec4 v0x13885a420_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13885a570_0, 4, 8;
T_6.431 ;
    %load/vec4 v0x13885a6d0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.433, 4;
    %load/vec4 v0x13885a420_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13885a570_0, 4, 8;
T_6.433 ;
    %load/vec4 v0x13885a6d0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.435, 4;
    %load/vec4 v0x13885a420_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13885a570_0, 4, 8;
T_6.435 ;
    %load/vec4 v0x138858f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.437, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.438, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.439, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.440, 6;
    %jmp T_6.441;
T_6.437 ;
    %load/vec4 v0x13885a570_0;
    %load/vec4 v0x13885bd50_0;
    %load/vec4 v0x138859e80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x138858fd0, 4, 0;
    %jmp T_6.441;
T_6.438 ;
    %load/vec4 v0x13885a570_0;
    %load/vec4 v0x13885bd50_0;
    %load/vec4 v0x138859e80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x138859060, 4, 0;
    %jmp T_6.441;
T_6.439 ;
    %load/vec4 v0x13885a570_0;
    %load/vec4 v0x13885bd50_0;
    %load/vec4 v0x138859e80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x1388591f0, 4, 0;
    %jmp T_6.441;
T_6.440 ;
    %load/vec4 v0x13885a570_0;
    %load/vec4 v0x13885bd50_0;
    %load/vec4 v0x138859e80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x138859280, 4, 0;
    %jmp T_6.441;
T_6.441 ;
    %pop/vec4 1;
    %load/vec4 v0x13885a6d0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.442, 6;
    %vpi_func 5 956 "$time" 64 {0 0 0};
    %load/vec4 v0x138858f40_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x13885bea0, 4, 0;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.444, 8;
    %vpi_call/w 5 959 "$display", "%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = %d", $time, v0x138858f40_0, v0x13885bd50_0, v0x138859e80_0, v0x13885a570_0 {0 0 0};
T_6.444 ;
    %jmp T_6.443;
T_6.442 ;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.446, 8;
    %vpi_call/w 5 963 "$display", "%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x138858f40_0, v0x13885bd50_0, v0x138859e80_0 {0 0 0};
T_6.446 ;
T_6.443 ;
    %delay 5500, 0;
    %fork TD_sdram32_tb.sdram0.Burst_decode, S_0x138858420;
    %join;
    %jmp T_6.423;
T_6.422 ;
    %load/vec4 v0x13885a300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.448, 4;
    %load/vec4 v0x138858f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.450, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.451, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.452, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.453, 6;
    %jmp T_6.454;
T_6.450 ;
    %load/vec4 v0x13885bd50_0;
    %load/vec4 v0x138859e80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x138858fd0, 4;
    %store/vec4 v0x13885a570_0, 0, 32;
    %jmp T_6.454;
T_6.451 ;
    %load/vec4 v0x13885bd50_0;
    %load/vec4 v0x138859e80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x138859060, 4;
    %store/vec4 v0x13885a570_0, 0, 32;
    %jmp T_6.454;
T_6.452 ;
    %load/vec4 v0x13885bd50_0;
    %load/vec4 v0x138859e80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x1388591f0, 4;
    %store/vec4 v0x13885a570_0, 0, 32;
    %jmp T_6.454;
T_6.453 ;
    %load/vec4 v0x13885bd50_0;
    %load/vec4 v0x138859e80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x138859280, 4;
    %store/vec4 v0x13885a570_0, 0, 32;
    %jmp T_6.454;
T_6.454 ;
    %pop/vec4 1;
    %load/vec4 v0x13885a790_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.455, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13885a570_0, 4, 8;
T_6.455 ;
    %load/vec4 v0x13885a790_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.457, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13885a570_0, 4, 8;
T_6.457 ;
    %load/vec4 v0x13885a790_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.459, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13885a570_0, 4, 8;
T_6.459 ;
    %load/vec4 v0x13885a790_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.461, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13885a570_0, 4, 8;
T_6.461 ;
    %load/vec4 v0x13885a790_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.463, 6;
    %load/vec4 v0x13885a570_0;
    %store/vec4 v0x13885de90_0, 0, 32;
    %pushi/vec4 5500, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x13885de90_0;
    %store/vec4 v0x13885a620_0, 0, 32;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.465, 8;
    %vpi_call/w 5 997 "$display", "%m : at time %t READ : Bank = %d Row = %d, Col = %d, Data = %d", $time, v0x138858f40_0, v0x13885bd50_0, v0x138859e80_0, v0x13885a620_0 {0 0 0};
T_6.465 ;
    %jmp T_6.464;
T_6.463 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x13885df40_0, 0, 32;
    %pushi/vec4 5500, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x13885df40_0;
    %store/vec4 v0x13885a620_0, 0, 32;
    %load/vec4 v0x13885a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.467, 8;
    %vpi_call/w 5 1002 "$display", "%m : at time %t READ : Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x138858f40_0, v0x13885bd50_0, v0x138859e80_0 {0 0 0};
T_6.467 ;
T_6.464 ;
    %fork TD_sdram32_tb.sdram0.Burst_decode, S_0x138858420;
    %join;
T_6.448 ;
T_6.423 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x138853250;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138856080_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1388571c0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x138857270_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388561e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138857510_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x138853250;
T_8 ;
    %wait E_0x1388546a0;
    %load/vec4 v0x138855340_0;
    %assign/vec4 v0x1388575c0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x138853250;
T_9 ;
    %wait E_0x138854660;
    %load/vec4 v0x138857320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1388551f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x138856080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138857670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138856130_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138855fd0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x138857460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138856fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138856c20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x138856680_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x138856480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1388569c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138857080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138856cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138856e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x138856a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1388561e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x138856f40_0;
    %assign/vec4 v0x138856fe0_0, 0;
    %load/vec4 v0x138856b80_0;
    %assign/vec4 v0x138856c20_0, 0;
    %load/vec4 v0x138857120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138857080_0, 0;
    %load/vec4 v0x1388565d0_0;
    %assign/vec4 v0x138856680_0, 0;
    %load/vec4 v0x138856320_0;
    %assign/vec4 v0x138856480_0, 0;
    %load/vec4 v0x138855c60_0;
    %assign/vec4 v0x1388569c0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x138856d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138856cc0_0, 0;
    %load/vec4 v0x138856320_0;
    %assign/vec4 v0x138856480_0, 0;
T_9.4 ;
T_9.3 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x138857460_0, 0;
    %load/vec4 v0x138857670_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x138857270_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x138857270_0, 0;
T_9.6 ;
    %load/vec4 v0x138857670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %jmp T_9.14;
T_9.8 ;
    %load/vec4 v0x138856080_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x138856080_0, 0;
    %load/vec4 v0x138856080_0;
    %pad/u 33;
    %cmpi/e 5001, 0, 33;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1388551f0_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0x138856080_0;
    %pad/u 34;
    %cmpi/e 10101, 0, 34;
    %jmp/0xz  T_9.17, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x138857460_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x138855080_0, 4, 5;
    %jmp T_9.18;
T_9.17 ;
    %load/vec4 v0x138856080_0;
    %pad/u 36;
    %cmpi/e 10113, 0, 36;
    %jmp/1 T_9.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x138856080_0;
    %pad/u 37;
    %cmpi/e 10122, 0, 37;
    %flag_or 4, 8;
T_9.21;
    %jmp/0xz  T_9.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1388551f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x138857460_0, 0;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v0x138856080_0;
    %pad/u 38;
    %cmpi/e 10131, 0, 38;
    %jmp/0xz  T_9.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x138857460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138855140_0, 0;
    %load/vec4 v0x138855f20_0;
    %pad/u 11;
    %assign/vec4 v0x138855080_0, 0;
    %jmp T_9.23;
T_9.22 ;
    %load/vec4 v0x138856080_0;
    %pad/u 38;
    %cmpi/e 10133, 0, 38;
    %jmp/0xz  T_9.24, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138857670_0, 0;
T_9.24 ;
T_9.23 ;
T_9.20 ;
T_9.18 ;
T_9.16 ;
    %jmp T_9.14;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1388561e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138856e00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138855fd0_0, 0;
    %load/vec4 v0x138857270_0;
    %cmpi/u 1501, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.26, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x138857670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138856130_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x138856080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138857270_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x138857460_0, 0;
    %jmp T_9.27;
T_9.26 ;
    %load/vec4 v0x138857080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.28, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x138857670_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x138856130_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x138855fd0_0, 0;
    %fork TD_sdram32_tb.sdram.set_active_command, S_0x138854ec0;
    %join;
    %jmp T_9.29;
T_9.28 ;
    %load/vec4 v0x138856cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x138857670_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x138856130_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x138855fd0_0, 0;
    %fork TD_sdram32_tb.sdram.set_active_command, S_0x138854ec0;
    %join;
T_9.30 ;
T_9.29 ;
T_9.27 ;
    %jmp T_9.14;
T_9.10 ;
    %load/vec4 v0x138856080_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.32, 5;
    %load/vec4 v0x138856080_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x138856080_0, 0;
    %jmp T_9.33;
T_9.32 ;
    %load/vec4 v0x138856130_0;
    %assign/vec4 v0x138857670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138856130_0, 0;
    %load/vec4 v0x138856130_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_9.36, 4;
    %load/vec4 v0x138855fd0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138856e00_0, 0;
T_9.34 ;
T_9.33 ;
    %jmp T_9.14;
T_9.11 ;
    %fork t_1, S_0x1388546f0;
    %jmp t_0;
    .scope S_0x1388546f0;
t_1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x138857670_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x138856080_0, 0;
    %callf/vec4 TD_sdram32_tb.sdram.get_active_port, S_0x138854b80;
    %store/vec4 v0x138854860_0, 0, 44;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x138857460_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x138855080_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x138855080_0, 4, 5;
    %load/vec4 v0x138854860_0;
    %parti/u 8, 36, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x138855080_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1388561e0_0, 0;
    %load/vec4 v0x138854860_0;
    %parti/u 32, 4, 32;
    %assign/vec4 v0x138857510_0, 0;
    %load/vec4 v0x138854860_0;
    %parti/u 4, 0, 32;
    %inv;
    %assign/vec4 v0x138855430_0, 0;
    %end;
    .scope S_0x138853250;
t_0 %join;
    %jmp T_9.14;
T_9.12 ;
    %fork t_3, S_0x138854900;
    %jmp t_2;
    .scope S_0x138854900;
t_3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x138857670_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x138856130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1388571c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x138856080_0, 0;
    %callf/vec4 TD_sdram32_tb.sdram.get_active_port, S_0x138854b80;
    %store/vec4 v0x138854ad0_0, 0, 44;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138856cc0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x138857460_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x138855080_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x138855080_0, 4, 5;
    %load/vec4 v0x138854ad0_0;
    %parti/u 8, 36, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x138855080_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x138855430_0, 0;
    %end;
    .scope S_0x138853250;
t_2 %join;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x1388575c0_0;
    %assign/vec4 v0x138856a50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138857670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138856e00_0, 0;
    %jmp T_9.14;
T_9.14 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x138853250;
T_10 ;
    %vpi_call/w 3 573 "$info", "Instantiated SDRAM with the following settings" {0 0 0};
    %vpi_call/w 3 574 "$info", "  Clock speed %f, period %f", P_0x138035140, P_0x138035100 {0 0 0};
    %vpi_call/w 3 580 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 581 "$info", "Configured values:" {0 0 0};
    %vpi_call/w 3 582 "$info", "  CAS Latency %h", P_0x1380350c0 {0 0 0};
    %vpi_call/w 3 588 "$info", "  Burst length %h", P_0x138035040 {0 0 0};
    %vpi_call/w 3 594 "$info", "  Burst type %s", "\000Sequential" {0 0 0};
    %vpi_call/w 3 601 "$info", "  Write burst %s", "Single word write" {0 0 0};
    %vpi_call/w 3 608 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 609 "$info", "Port values:" {0 0 0};
    %vpi_call/w 3 610 "$info", "  Port 0 burst length %d, port width %d", P_0x138035500, P_0x138035540 {0 0 0};
    %vpi_call/w 3 616 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 617 "$info", "Delays:" {0 0 0};
    %vpi_call/w 3 618 "$info", "  Cycles until start inhibit %f, clear inhibit %f", P_0x138035400, P_0x138035300 {0 0 0};
    %vpi_call/w 3 621 "$info", "  Cycles between autorefresh instances %f", P_0x1380352c0 {0 0 0};
    %vpi_call/w 3 623 "$info", "  CYCLES_FOR_AUTOREFRESH %f", P_0x138035280 {0 0 0};
    %vpi_call/w 3 624 "$info", "  CYCLES_AFTER_WRITE_FOR_NEXT_COMMAND %f", P_0x1380351c0 {0 0 0};
    %vpi_call/w 3 626 "$info", "  Cycles until between active commands %f, command duration %f", P_0x138035200, P_0x138035240 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x12f7d5100;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13885fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138860860_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138860470_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1388602c0_0, 0, 4;
    %end;
    .thread T_11, $init;
    .scope S_0x12f7d5100;
T_12 ;
    %vpi_call/w 4 7 "$dumpfile", "sdram32_tb.vcd" {0 0 0};
    %vpi_call/w 4 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12f7d5100 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x12f7d5100;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x13885fdd0_0;
    %inv;
    %assign/vec4 v0x13885fdd0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12f7d5100;
T_14 ;
    %wait E_0x138853190;
    %vpi_call/w 4 103 "$display", "Time: %0t | Port 0 | RD: %b WR: %b ADDR: %h DIN: %h DOUT: %h READY: %b AVAIL: %b", $time, v0x138860470_0, v0x1388606b0_0, v0x1388601a0_0, v0x138860350_0, v0x1388603e0_0, v0x138860500_0, v0x138860230_0 {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x12f7d5100;
T_15 ;
    %wait E_0x138853100;
    %vpi_call/w 4 107 "$display", "Time: %0t | CMD: %h SDRAM_DQ: %h SDRAM_A: %h SDRAM_DQM: %b SDRAM_BA: %b SDRAM_nCS: %b SDRAM_nWE: %b SDRAM_nRAS: %b SDRAM_nCAS: %b SDRAM_CKE: %b", $time, v0x1388608f0_0, v0x13885ff30_0, v0x13885f9a0_0, v0x138860000_0, v0x13885fa90_0, v0x13885fe60_0, v0x138860980_0, v0x138860740_0, v0x13885fb20_0, v0x13885fcc0_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x12f7d5100;
T_16 ;
    %wait E_0x138853080;
    %vpi_call/w 4 113 "$display", "Time: %0t | Port 0 | RD: %b WR: %b RDQ: %b WRQ: %b", $time, v0x138860470_0, v0x1388606b0_0, v0x1388607d0_0, v0x138860a50_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x12f7d5100;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138860860_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138860860_0, 0, 1;
T_17.0 ;
    %load/vec4 v0x138860110_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.1, 6;
    %wait E_0x138853030;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call/w 4 126 "$display", "Init complete at %t", $time {0 0 0};
    %delay 25000, 0;
T_17.2 ;
    %load/vec4 v0x13885fdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.3, 6;
    %wait E_0x138852fd0;
    %jmp T_17.2;
T_17.3 ;
    %vpi_call/w 4 133 "$display", "Write 1 at %t", $time {0 0 0};
    %pushi/vec4 8224, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1388602c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
T_17.4 ;
    %load/vec4 v0x138860500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.5, 6;
    %wait E_0x138852f80;
    %jmp T_17.4;
T_17.5 ;
    %delay 5000, 0;
    %vpi_call/w 4 150 "$display", "Write 2 at %t", $time {0 0 0};
    %pushi/vec4 8225, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 22136, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
T_17.6 ;
    %load/vec4 v0x138860500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.7, 6;
    %wait E_0x138852f80;
    %jmp T_17.6;
T_17.7 ;
    %delay 5000, 0;
    %vpi_call/w 4 166 "$display", "Write 3 at %t", $time {0 0 0};
    %pushi/vec4 8226, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 39612, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
T_17.8 ;
    %load/vec4 v0x138860500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.9, 6;
    %wait E_0x138852f80;
    %jmp T_17.8;
T_17.9 ;
    %delay 5000, 0;
    %vpi_call/w 4 181 "$display", "Write 4 at %t", $time {0 0 0};
    %pushi/vec4 8227, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 57072, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
T_17.10 ;
    %load/vec4 v0x138860500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.11, 6;
    %wait E_0x138852f80;
    %jmp T_17.10;
T_17.11 ;
    %delay 5000, 0;
    %vpi_call/w 4 196 "$display", "Write 5 at %t", $time {0 0 0};
    %pushi/vec4 8228, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 65244, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
T_17.12 ;
    %load/vec4 v0x138860500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.13, 6;
    %wait E_0x138852f80;
    %jmp T_17.12;
T_17.13 ;
    %delay 5000, 0;
    %vpi_call/w 4 211 "$display", "Write 6 at %t", $time {0 0 0};
    %pushi/vec4 8229, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 47768, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
T_17.14 ;
    %load/vec4 v0x138860500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.15, 6;
    %wait E_0x138852f80;
    %jmp T_17.14;
T_17.15 ;
    %delay 5000, 0;
    %vpi_call/w 4 226 "$display", "Write 7 at %t", $time {0 0 0};
    %pushi/vec4 8230, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 30292, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
T_17.16 ;
    %load/vec4 v0x138860500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.17, 6;
    %wait E_0x138852f80;
    %jmp T_17.16;
T_17.17 ;
    %delay 5000, 0;
    %vpi_call/w 4 241 "$display", "Write 8 at %t", $time {0 0 0};
    %pushi/vec4 8231, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 12816, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1388606b0_0, 0, 1;
T_17.18 ;
    %load/vec4 v0x138860500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.19, 6;
    %wait E_0x138852f80;
    %jmp T_17.18;
T_17.19 ;
    %delay 5000, 0;
    %vpi_call/w 4 257 "$display", "Read 1 at %t", $time {0 0 0};
    %pushi/vec4 8224, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1388602c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138860470_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138860470_0, 0, 1;
T_17.20 ;
    %load/vec4 v0x138860500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.21, 6;
    %wait E_0x138852f80;
    %jmp T_17.20;
T_17.21 ;
    %delay 5000, 0;
    %vpi_call/w 4 272 "$display", "Read 2 at %t", $time {0 0 0};
    %pushi/vec4 8225, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1388602c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138860470_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138860470_0, 0, 1;
T_17.22 ;
    %load/vec4 v0x138860500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.23, 6;
    %wait E_0x138852f80;
    %jmp T_17.22;
T_17.23 ;
T_17.24 ;
    %load/vec4 v0x138857270_0;
    %pad/u 32;
    %pushi/vec4 751, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.25, 6;
    %wait E_0x138852f30;
    %jmp T_17.24;
T_17.25 ;
    %delay 5000, 0;
    %vpi_call/w 4 287 "$display", "refresh 1 at %t", $time {0 0 0};
    %pushi/vec4 8226, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x138860350_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1388602c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138860470_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x1388601a0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138860470_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 4 303 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../sdram.sv";
    "sdram32_tb.sv";
    "mt48lc2m32b2.v";
