Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,11156
design__instance__area,119292
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,106
design__max_cap_violation__count__corner:nom_tt_025C_1v80,9
power__internal__total,0.007722069509327412
power__switching__total,0.0062724226154387
power__leakage__total,1.3502882723059884E-7
power__total,0.013994627632200718
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.05314582258036044
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.05314582258036044
timing__hold__ws__corner:nom_tt_025C_1v80,0.3455222872282493
timing__setup__ws__corner:nom_tt_025C_1v80,10.207618150770289
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,36
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,106
design__max_cap_violation__count__corner:nom_ss_100C_1v60,9
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.08012568613172641
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.08012568613172641
timing__hold__ws__corner:nom_ss_100C_1v60,0.9739853643735417
timing__setup__ws__corner:nom_ss_100C_1v60,6.754505590472688
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,106
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,9
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.03777972486230181
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.03777972486230181
timing__hold__ws__corner:nom_ff_n40C_1v95,0.127993730348358
timing__setup__ws__corner:nom_ff_n40C_1v95,10.762317563984098
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,42
design__max_fanout_violation__count,106
design__max_cap_violation__count,12
clock__skew__worst_hold,0.09773560015716318
clock__skew__worst_setup,0.03086841980509146
timing__hold__ws,0.12445289595577937
timing__setup__ws,6.38059045880967
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,11156
design__instance__area__stdcell,119292
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.799634
design__instance__utilization__stdcell,0.799634
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,286885
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2027
antenna__violating__nets,17
antenna__violating__pins,22
route__antenna_violation__count,17
route__net,8990
route__net__special,2
route__drc_errors__iter:1,8057
route__wirelength__iter:1,342523
route__drc_errors__iter:2,2748
route__wirelength__iter:2,338847
route__drc_errors__iter:3,2684
route__wirelength__iter:3,337929
route__drc_errors__iter:4,301
route__wirelength__iter:4,337317
route__drc_errors__iter:5,11
route__wirelength__iter:5,337227
route__drc_errors__iter:6,1
route__wirelength__iter:6,337216
route__drc_errors__iter:7,0
route__wirelength__iter:7,337215
route__drc_errors,0
route__wirelength,337215
route__vias,69490
route__vias__singlecut,69490
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,1051.83
timing__unannotated_net__count__corner:nom_tt_025C_1v80,44
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,44
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,44
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,106
design__max_cap_violation__count__corner:min_tt_025C_1v80,6
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.044046878502406794
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.044046878502406794
timing__hold__ws__corner:min_tt_025C_1v80,0.34105186307086144
timing__setup__ws__corner:min_tt_025C_1v80,10.248142180493625
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,44
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,17
design__max_fanout_violation__count__corner:min_ss_100C_1v60,106
design__max_cap_violation__count__corner:min_ss_100C_1v60,6
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.06630896019950264
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.06630896019950264
timing__hold__ws__corner:min_ss_100C_1v60,0.9664989082621579
timing__setup__ws__corner:min_ss_100C_1v60,7.186208276290998
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,44
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,106
design__max_cap_violation__count__corner:min_ff_n40C_1v95,6
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.03086841980509146
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.03086841980509146
timing__hold__ws__corner:min_ff_n40C_1v95,0.12445289595577937
timing__setup__ws__corner:min_ff_n40C_1v95,10.79614028734127
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,44
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,106
design__max_cap_violation__count__corner:max_tt_025C_1v80,12
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.06601774869190744
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.06601774869190744
timing__hold__ws__corner:max_tt_025C_1v80,0.34961790008192334
timing__setup__ws__corner:max_tt_025C_1v80,10.156025641267613
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,44
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,42
design__max_fanout_violation__count__corner:max_ss_100C_1v60,106
design__max_cap_violation__count__corner:max_ss_100C_1v60,12
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.09773560015716318
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.09773560015716318
timing__hold__ws__corner:max_ss_100C_1v60,0.9817580359887685
timing__setup__ws__corner:max_ss_100C_1v60,6.38059045880967
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,44
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,106
design__max_cap_violation__count__corner:max_ff_n40C_1v95,12
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.04805372902275169
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.04805372902275169
timing__hold__ws__corner:max_ff_n40C_1v95,0.13130952252748052
timing__setup__ws__corner:max_ff_n40C_1v95,10.72937857817952
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,44
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,44
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79982
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000179921
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000144695
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000264986
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000144695
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000258999999999999993573716883243918118751025758683681488037109375
ir__drop__worst,0.00018000000000000001133641791550843436198192648589611053466796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
