<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rb_regs</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rb_regs'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rb_regs')">rb_regs</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.26</td>
<td class="s9 cl rt"><a href="mod1960.html#Line" > 98.21</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1960.html#Toggle" > 75.14</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1960.html#Branch" > 97.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/pvt_mon/rtl/rb_regs.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/pvt_mon/rtl/rb_regs.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1960.html#inst_tag_188530"  onclick="showContent('inst_tag_188530')">config_ss_tb.DUT.config_ss.scu.pvt_inst.dti_pvt_reg_blk.rb_regs</a></td>
<td class="s9 cl rt"> 90.26</td>
<td class="s9 cl rt"><a href="mod1960.html#Line" > 98.21</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1960.html#Toggle" > 75.14</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1960.html#Branch" > 97.44</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rb_regs'>
<hr>
<a name="inst_tag_188530"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_188530" >config_ss_tb.DUT.config_ss.scu.pvt_inst.dti_pvt_reg_blk.rb_regs</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.26</td>
<td class="s9 cl rt"><a href="mod1960.html#Line" > 98.21</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1960.html#Toggle" > 75.14</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1960.html#Branch" > 97.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.26</td>
<td class="s9 cl rt"> 98.21</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.14</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2496.html#inst_tag_244653" >dti_pvt_reg_blk</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rb_regs'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1960.html" >rb_regs</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>112</td><td>110</td><td>98.21</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>163</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>179</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>232</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>248</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>264</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>280</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>320</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>336</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>352</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>368</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>384</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>400</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>416</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>450</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>489</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>505</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>521</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>537</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>553</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>569</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>585</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>614</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>630</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>646</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>662</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>719</td><td>9</td><td>7</td><td>77.78</td></tr>
</table>
<pre class="code"><br clear=all>
108                       always_comb begin : WRITE_ADDR_ERROR_PROC
109        1/1              if (!wstrobe) begin
110        1/1                wack     = 1'b0;
111        1/1                waddrerr = 1'b0;
112                         end
113                         else begin
114        1/1                wack     = 1'b1;
115        1/1                waddrerr = ~|{
116                                         req_wen,
117                                         treg_wen,
118                                         conf_wen,
119                                         test_wen
120                                       };
121                         end
122                       end
123                     
124                       always_comb begin : READ_ADDR_ERROR_PROC
125        1/1              if (!rstrobe) begin
126        1/1                rack     = 1'b0;
127        1/1                raddrerr = 1'b0;
128                         end
129                         else begin
130        1/1                rack     = 1'b1;
131        1/1                raddrerr = ~|{
132                                         req_ren,
133                                         treg_ren,
134                                         conf_ren,
135                                         test_ren,
136                                         result_ren,
137                                         stt_ren
138                                       };
139                         end
140                       end
141                     
142                     //-----------------------------------------------------------------------------
143                     // Register       : req
144                     // Description    : Request Register
145                     // Address        : 0x00
146                     // SW Access      : RW
147                     // Fields:
148                     //   [0]          : pm (SW Access: RW, HW Access: RO)
149                     //   [1]          : vm (SW Access: RW, HW Access: RO)
150                     //   [2]          : ts (SW Access: RW, HW Access: RO)
151                     //   [31:3]       : rfu (Reserved for Future Use)
152                     //-----------------------------------------------------------------------------
153                     
154                     //-----------------------------------------------------------------------------
155                     //   Field        : pm
156                     //   Description  : Process Monitor Enable
157                     //   Offset       : 0
158                     //   Width        : 1
159                     //   SW Access    : RW
160                     //   HW Access    : RO
161                     //-----------------------------------------------------------------------------
162                       always_ff @(posedge clk, negedge reset_n) begin : REQ_PM_PROC
163        1/1              if (!reset_n) begin
164        1/1                req_pm &lt;= 0;
165                         end
166        1/1              else if (req_wen) begin
167        1/1                req_pm &lt;= wdata[0];
168                         end
                        MISSING_ELSE
169                       end
170                     //-----------------------------------------------------------------------------
171                     //   Field        : vm
172                     //   Description  : Voltage Monitor Enable
173                     //   Offset       : 1
174                     //   Width        : 1
175                     //   SW Access    : RW
176                     //   HW Access    : RO
177                     //-----------------------------------------------------------------------------
178                       always_ff @(posedge clk, negedge reset_n) begin : REQ_VM_PROC
179        1/1              if (!reset_n) begin
180        1/1                req_vm &lt;= 0;
181                         end
182        1/1              else if (req_wen) begin
183        1/1                req_vm &lt;= wdata[1];
184                         end
                        MISSING_ELSE
185                       end
186                     //-----------------------------------------------------------------------------
187                     //   Field        : ts
188                     //   Description  : Thermal Sensor Monitor Enable
189                     //   Offset       : 2
190                     //   Width        : 1
191                     //   SW Access    : RW
192                     //   HW Access    : RO
193                     //-----------------------------------------------------------------------------
194                       always_ff @(posedge clk, negedge reset_n) begin : REQ_TS_PROC
195        1/1              if (!reset_n) begin
196        1/1                req_ts &lt;= 0;
197                         end
198        1/1              else if (req_wen) begin
199        1/1                req_ts &lt;= wdata[2];
200                         end
                        MISSING_ELSE
201                       end
202                     //-----------------------------------------------------------------------------
203                     //   Field        : rfu
204                     //   Description  : Reserved for Future Use
205                     //   Offset       : 3
206                     //   Width        : 29
207                     //   SW Access    : NA
208                     //   HW Access    : NA
209                     //-----------------------------------------------------------------------------
210                     //-----------------------------------------------------------------------------
211                     // Register       : treg
212                     // Description    : Timing Register
213                     // Address        : 0x04
214                     // SW Access      : RW
215                     // Fields:
216                     //   [7:0]        : t_timeout (SW Access: RW, HW Access: RO)
217                     //   [14:8]       : t_en (SW Access: RW, HW Access: RO)
218                     //   [17:15]      : t_mstep (SW Access: RW, HW Access: RO)
219                     //   [21:18]      : t_enosc (SW Access: RW, HW Access: RO)
220                     //   [31:22]      : rfu (Reserved for Future Use)
221                     //-----------------------------------------------------------------------------
222                     
223                     //-----------------------------------------------------------------------------
224                     //   Field        : t_timeout
225                     //   Description  : Timeout for Process Monitor&amp;#10;= 128
226                     //   Offset       : 0
227                     //   Width        : 8
228                     //   SW Access    : RW
229                     //   HW Access    : RO
230                     //-----------------------------------------------------------------------------
231                       always_ff @(posedge clk, negedge reset_n) begin : TREG_T_TIMEOUT_PROC
232        1/1              if (!reset_n) begin
233        1/1                treg_t_timeout &lt;= 8'd128;
234                         end
235        1/1              else if (treg_wen) begin
236        1/1                treg_t_timeout &lt;= wdata[7:0];
237                         end
                        MISSING_ELSE
238                       end
239                     //-----------------------------------------------------------------------------
240                     //   Field        : t_en
241                     //   Description  : Enable-time before starting the monitor/sensor&amp;#10;= RU(400ns/tCK)
242                     //   Offset       : 8
243                     //   Width        : 7
244                     //   SW Access    : RW
245                     //   HW Access    : RO
246                     //-----------------------------------------------------------------------------
247                       always_ff @(posedge clk, negedge reset_n) begin : TREG_T_EN_PROC
248        1/1              if (!reset_n) begin
249        1/1                treg_t_en &lt;= 7'd80;
250                         end
251        1/1              else if (treg_wen) begin
252        1/1                treg_t_en &lt;= wdata[14:8];
253                         end
                        MISSING_ELSE
254                       end
255                     //-----------------------------------------------------------------------------
256                     //   Field        : t_mstep
257                     //   Description  : Measuring time&amp;#10;= RU(30ns/tCK)
258                     //   Offset       : 15
259                     //   Width        : 3
260                     //   SW Access    : RW
261                     //   HW Access    : RO
262                     //-----------------------------------------------------------------------------
263                       always_ff @(posedge clk, negedge reset_n) begin : TREG_T_MSTEP_PROC
264        1/1              if (!reset_n) begin
265        1/1                treg_t_mstep &lt;= 3'd6;
266                         end
267        1/1              else if (treg_wen) begin
268        1/1                treg_t_mstep &lt;= wdata[17:15];
269                         end
                        MISSING_ELSE
270                       end
271                     //-----------------------------------------------------------------------------
272                     //   Field        : t_enosc
273                     //   Description  : Time to keep the voltage regulator from going too high at start up&amp;#10;=RU(50ns/tCK)
274                     //   Offset       : 18
275                     //   Width        : 4
276                     //   SW Access    : RW
277                     //   HW Access    : RO
278                     //-----------------------------------------------------------------------------
279                       always_ff @(posedge clk, negedge reset_n) begin : TREG_T_ENOSC_PROC
280        1/1              if (!reset_n) begin
281        1/1                treg_t_enosc &lt;= 4'd8;
282                         end
283        1/1              else if (treg_wen) begin
284        1/1                treg_t_enosc &lt;= wdata[21:18];
285                         end
                        MISSING_ELSE
286                       end
287                     //-----------------------------------------------------------------------------
288                     //   Field        : rfu
289                     //   Description  : Reserved for Future Use
290                     //   Offset       : 22
291                     //   Width        : 10
292                     //   SW Access    : NA
293                     //   HW Access    : NA
294                     //-----------------------------------------------------------------------------
295                     //-----------------------------------------------------------------------------
296                     // Register       : conf
297                     // Description    : Configuration Register
298                     // Address        : 0x08
299                     // SW Access      : RW
300                     // Fields:
301                     //   [3:0]        : trim (SW Access: RW, HW Access: RO)
302                     //   [4]          : freqrange (SW Access: RW, HW Access: RO)
303                     //   [8:5]        : div (SW Access: RW, HW Access: RO)
304                     //   [9]          : vmrange (SW Access: RW, HW Access: RO)
305                     //   [14:10]      : vm_cal_offset (SW Access: RW, HW Access: RO)
306                     //   [19:15]      : ts_cal_offset (SW Access: RW, HW Access: RO)
307                     //   [29:20]      : pm_ref (SW Access: RW, HW Access: RO)
308                     //   [31:30]      : rfu (Reserved for Future Use)
309                     //-----------------------------------------------------------------------------
310                     
311                     //-----------------------------------------------------------------------------
312                     //   Field        : trim
313                     //   Description  : Resistor value adjustment for post silicon to calibrate to simulation results.&amp;#10;Default: TRIM = 0110
314                     //   Offset       : 0
315                     //   Width        : 4
316                     //   SW Access    : RW
317                     //   HW Access    : RO
318                     //-----------------------------------------------------------------------------
319                       always_ff @(posedge clk, negedge reset_n) begin : CONF_TRIM_PROC
320        1/1              if (!reset_n) begin
321        1/1                conf_trim &lt;= 4'b0110;
322                         end
323        1/1              else if (conf_wen) begin
324        1/1                conf_trim &lt;= wdata[3:0];
325                         end
                        MISSING_ELSE
326                       end
327                     //-----------------------------------------------------------------------------
328                     //   Field        : freqrange
329                     //   Description  : Clock Frequency Range&amp;#10;0: 200MHz to 75 MHz&amp;#10;1: Under 75 MHz
330                     //   Offset       : 4
331                     //   Width        : 1
332                     //   SW Access    : RW
333                     //   HW Access    : RO
334                     //-----------------------------------------------------------------------------
335                       always_ff @(posedge clk, negedge reset_n) begin : CONF_FREQRANGE_PROC
336        1/1              if (!reset_n) begin
337        1/1                conf_freqrange &lt;= 0;
338                         end
339        1/1              else if (conf_wen) begin
340        1/1                conf_freqrange &lt;= wdata[4];
341                         end
                        MISSING_ELSE
342                       end
343                     //-----------------------------------------------------------------------------
344                     //   Field        : div
345                     //   Description  : Division factor &amp;#10;If freqrange = 0: DIV = 1200/Freq_Mhz - 1&amp;#10;DIV = 5 for 200 Mhz&amp;#10;DIV = 7 for 150 Mhz&amp;#10;DIV = 8 for 133 Mhz&amp;#10;DIV = 11 for 100 Mhz&amp;#10;DIV = 15 for 75 Mhz&amp;#10;If freqrange = 1: DIV = 600/Freq_Mhz – 1&amp;#10;DIV = 11 for 50Mhz
346                     //   Offset       : 5
347                     //   Width        : 4
348                     //   SW Access    : RW
349                     //   HW Access    : RO
350                     //-----------------------------------------------------------------------------
351                       always_ff @(posedge clk, negedge reset_n) begin : CONF_DIV_PROC
352        1/1              if (!reset_n) begin
353        1/1                conf_div &lt;= 4'b0101;
354                         end
355        1/1              else if (conf_wen) begin
356        1/1                conf_div &lt;= wdata[8:5];
357                         end
                        MISSING_ELSE
358                       end
359                     //-----------------------------------------------------------------------------
360                     //   Field        : vmrange
361                     //   Description  : Voltage monitor range.&amp;#10;VMRANGE = 0: range from 0 - 1V&amp;#10;VMRANGE = 1: range from 0 - 2V (Enables a divide by 2)
362                     //   Offset       : 9
363                     //   Width        : 1
364                     //   SW Access    : RW
365                     //   HW Access    : RO
366                     //-----------------------------------------------------------------------------
367                       always_ff @(posedge clk, negedge reset_n) begin : CONF_VMRANGE_PROC
368        1/1              if (!reset_n) begin
369        1/1                conf_vmrange &lt;= 0;
370                         end
371        1/1              else if (conf_wen) begin
372        1/1                conf_vmrange &lt;= wdata[9];
373                         end
                        MISSING_ELSE
374                       end
375                     //-----------------------------------------------------------------------------
376                     //   Field        : vm_cal_offset
377                     //   Description  : Voltage Calibration Offset (in signed two&amp;apos;s complement format). Used to adjust VM Code depended on Silicon corner.
378                     //   Offset       : 10
379                     //   Width        : 5
380                     //   SW Access    : RW
381                     //   HW Access    : RO
382                     //-----------------------------------------------------------------------------
383                       always_ff @(posedge clk, negedge reset_n) begin : CONF_VM_CAL_OFFSET_PROC
384        1/1              if (!reset_n) begin
385        1/1                conf_vm_cal_offset &lt;= 0;
386                         end
387        1/1              else if (conf_wen) begin
388        1/1                conf_vm_cal_offset &lt;= wdata[14:10];
389                         end
                        MISSING_ELSE
390                       end
391                     //-----------------------------------------------------------------------------
392                     //   Field        : ts_cal_offset
393                     //   Description  : Thermal Calibration Offset (in signed two&amp;apos;s complement format). Used to adjust TS Code depended on Silicon corner.
394                     //   Offset       : 15
395                     //   Width        : 5
396                     //   SW Access    : RW
397                     //   HW Access    : RO
398                     //-----------------------------------------------------------------------------
399                       always_ff @(posedge clk, negedge reset_n) begin : CONF_TS_CAL_OFFSET_PROC
400        1/1              if (!reset_n) begin
401        1/1                conf_ts_cal_offset &lt;= 0;
402                         end
403        1/1              else if (conf_wen) begin
404        1/1                conf_ts_cal_offset &lt;= wdata[19:15];
405                         end
                        MISSING_ELSE
406                       end
407                     //-----------------------------------------------------------------------------
408                     //   Field        : pm_ref
409                     //   Description  : Reference Process Code, indicates the expected counter value when the process is not fast or slow.
410                     //   Offset       : 20
411                     //   Width        : 10
412                     //   SW Access    : RW
413                     //   HW Access    : RO
414                     //-----------------------------------------------------------------------------
415                       always_ff @(posedge clk, negedge reset_n) begin : CONF_PM_REF_PROC
416        1/1              if (!reset_n) begin
417        1/1                conf_pm_ref &lt;= 10'd100;
418                         end
419        1/1              else if (conf_wen) begin
420        1/1                conf_pm_ref &lt;= wdata[29:20];
421                         end
                        MISSING_ELSE
422                       end
423                     //-----------------------------------------------------------------------------
424                     //   Field        : rfu
425                     //   Description  : Reserved for Future Use
426                     //   Offset       : 30
427                     //   Width        : 2
428                     //   SW Access    : NA
429                     //   HW Access    : NA
430                     //-----------------------------------------------------------------------------
431                     //-----------------------------------------------------------------------------
432                     // Register       : test
433                     // Description    : Test Register
434                     // Address        : 0x0C
435                     // SW Access      : RW
436                     // Fields:
437                     //   [3:0]        : tsten (SW Access: RW, HW Access: RO)
438                     //   [31:4]       : rfu (Reserved for Future Use)
439                     //-----------------------------------------------------------------------------
440                     
441                     //-----------------------------------------------------------------------------
442                     //   Field        : tsten
443                     //   Description  : 1-hot enables for monitoring analog voltages that are generated within the IP on the TSTOUT output.&amp;#10;TSTEN[0]: transmits bandgap reference voltage on to TSTOUT&amp;#10;TSTEN[1]: DAC voltage of thermal sensor&amp;#10;TSTEN[2]: DAC voltage of voltage monitor&amp;#10;TSTEN[3]: regulated voltage of process monitor
444                     //   Offset       : 0
445                     //   Width        : 4
446                     //   SW Access    : RW
447                     //   HW Access    : RO
448                     //-----------------------------------------------------------------------------
449                       always_ff @(posedge clk, negedge reset_n) begin : TEST_TSTEN_PROC
450        1/1              if (!reset_n) begin
451        1/1                test_tsten &lt;= 0;
452                         end
453        1/1              else if (test_wen) begin
454        1/1                test_tsten &lt;= wdata[3:0];
455                         end
                        MISSING_ELSE
456                       end
457                     //-----------------------------------------------------------------------------
458                     //   Field        : rfu
459                     //   Description  : Reserved for Future Use
460                     //   Offset       : 4
461                     //   Width        : 28
462                     //   SW Access    : NA
463                     //   HW Access    : NA
464                     //-----------------------------------------------------------------------------
465                     //-----------------------------------------------------------------------------
466                     // Register       : result
467                     // Description    : Result Register
468                     // Address        : 0x10
469                     // SW Access      : RO
470                     // Fields:
471                     //   [9:0]        : pm_diff (SW Access: RO, HW Access: WO)
472                     //   [10]         : pm_fast (SW Access: RO, HW Access: WO)
473                     //   [11]         : pm_done (SW Access: RO, HW Access: WO)
474                     //   [20:12]      : vm_c (SW Access: RO, HW Access: WO)
475                     //   [21]         : vm_done (SW Access: RO, HW Access: WO)
476                     //   [30:22]      : ts_c (SW Access: RO, HW Access: WO)
477                     //   [31]         : ts_done (SW Access: RO, HW Access: WO)
478                     //-----------------------------------------------------------------------------
479                     
480                     //-----------------------------------------------------------------------------
481                     //   Field        : pm_diff
482                     //   Description  : The difference by which process is fast/slow
483                     //   Offset       : 0
484                     //   Width        : 10
485                     //   SW Access    : RO
486                     //   HW Access    : WO
487                     //-----------------------------------------------------------------------------
488                       always_ff @(posedge clk, negedge reset_n) begin : RESULT_PM_DIFF_PROC
489        1/1              if (!reset_n) begin
490        1/1                result_pm_diff_reg &lt;= 0;
491                         end
492                         else begin
493        1/1                result_pm_diff_reg &lt;= result_pm_diff;
494                         end
495                       end
496                     //-----------------------------------------------------------------------------
497                     //   Field        : pm_fast
498                     //   Description  : Process Status&amp;#10;0 = Slower&amp;#10;1 = Faster
499                     //   Offset       : 10
500                     //   Width        : 1
501                     //   SW Access    : RO
502                     //   HW Access    : WO
503                     //-----------------------------------------------------------------------------
504                       always_ff @(posedge clk, negedge reset_n) begin : RESULT_PM_FAST_PROC
505        1/1              if (!reset_n) begin
506        1/1                result_pm_fast_reg &lt;= 0;
507                         end
508                         else begin
509        1/1                result_pm_fast_reg &lt;= result_pm_fast;
510                         end
511                       end
512                     //-----------------------------------------------------------------------------
513                     //   Field        : pm_done
514                     //   Description  : Finish Process Monitor
515                     //   Offset       : 11
516                     //   Width        : 1
517                     //   SW Access    : RO
518                     //   HW Access    : WO
519                     //-----------------------------------------------------------------------------
520                       always_ff @(posedge clk, negedge reset_n) begin : RESULT_PM_DONE_PROC
521        1/1              if (!reset_n) begin
522        1/1                result_pm_done_reg &lt;= 0;
523                         end
524                         else begin
525        1/1                result_pm_done_reg &lt;= result_pm_done;
526                         end
527                       end
528                     //-----------------------------------------------------------------------------
529                     //   Field        : vm_c
530                     //   Description  : Voltage Monitor Code
531                     //   Offset       : 12
532                     //   Width        : 9
533                     //   SW Access    : RO
534                     //   HW Access    : WO
535                     //-----------------------------------------------------------------------------
536                       always_ff @(posedge clk, negedge reset_n) begin : RESULT_VM_C_PROC
537        1/1              if (!reset_n) begin
538        1/1                result_vm_c_reg &lt;= 0;
539                         end
540                         else begin
541        1/1                result_vm_c_reg &lt;= result_vm_c;
542                         end
543                       end
544                     //-----------------------------------------------------------------------------
545                     //   Field        : vm_done
546                     //   Description  : Finish Voltage Monitor
547                     //   Offset       : 21
548                     //   Width        : 1
549                     //   SW Access    : RO
550                     //   HW Access    : WO
551                     //-----------------------------------------------------------------------------
552                       always_ff @(posedge clk, negedge reset_n) begin : RESULT_VM_DONE_PROC
553        1/1              if (!reset_n) begin
554        1/1                result_vm_done_reg &lt;= 0;
555                         end
556                         else begin
557        1/1                result_vm_done_reg &lt;= result_vm_done;
558                         end
559                       end
560                     //-----------------------------------------------------------------------------
561                     //   Field        : ts_c
562                     //   Description  : Thermal Monitor Code
563                     //   Offset       : 22
564                     //   Width        : 9
565                     //   SW Access    : RO
566                     //   HW Access    : WO
567                     //-----------------------------------------------------------------------------
568                       always_ff @(posedge clk, negedge reset_n) begin : RESULT_TS_C_PROC
569        1/1              if (!reset_n) begin
570        1/1                result_ts_c_reg &lt;= 0;
571                         end
572                         else begin
573        1/1                result_ts_c_reg &lt;= result_ts_c;
574                         end
575                       end
576                     //-----------------------------------------------------------------------------
577                     //   Field        : ts_done
578                     //   Description  : Finish Thermal Monitor
579                     //   Offset       : 31
580                     //   Width        : 1
581                     //   SW Access    : RO
582                     //   HW Access    : WO
583                     //-----------------------------------------------------------------------------
584                       always_ff @(posedge clk, negedge reset_n) begin : RESULT_TS_DONE_PROC
585        1/1              if (!reset_n) begin
586        1/1                result_ts_done_reg &lt;= 0;
587                         end
588                         else begin
589        1/1                result_ts_done_reg &lt;= result_ts_done;
590                         end
591                       end
592                     //-----------------------------------------------------------------------------
593                     // Register       : stt
594                     // Description    : Status Register
595                     // Address        : 0x14
596                     // SW Access      : RO
597                     // Fields:
598                     //   [0]          : pm_error (SW Access: RO, HW Access: WO)
599                     //   [1]          : vm_error (SW Access: RO, HW Access: WO)
600                     //   [2]          : ts_error (SW Access: RO, HW Access: WO)
601                     //   [3]          : req_ready (SW Access: RO, HW Access: WO)
602                     //   [31:4]       : rfu (Reserved for Future Use)
603                     //-----------------------------------------------------------------------------
604                     
605                     //-----------------------------------------------------------------------------
606                     //   Field        : pm_error
607                     //   Description  : Error in Process Monitor
608                     //   Offset       : 0
609                     //   Width        : 1
610                     //   SW Access    : RO
611                     //   HW Access    : WO
612                     //-----------------------------------------------------------------------------
613                       always_ff @(posedge clk, negedge reset_n) begin : STT_PM_ERROR_PROC
614        1/1              if (!reset_n) begin
615        1/1                stt_pm_error_reg &lt;= 0;
616                         end
617                         else begin
618        1/1                stt_pm_error_reg &lt;= stt_pm_error;
619                         end
620                       end
621                     //-----------------------------------------------------------------------------
622                     //   Field        : vm_error
623                     //   Description  : Error in Voltage Monitor
624                     //   Offset       : 1
625                     //   Width        : 1
626                     //   SW Access    : RO
627                     //   HW Access    : WO
628                     //-----------------------------------------------------------------------------
629                       always_ff @(posedge clk, negedge reset_n) begin : STT_VM_ERROR_PROC
630        1/1              if (!reset_n) begin
631        1/1                stt_vm_error_reg &lt;= 0;
632                         end
633                         else begin
634        1/1                stt_vm_error_reg &lt;= stt_vm_error;
635                         end
636                       end
637                     //-----------------------------------------------------------------------------
638                     //   Field        : ts_error
639                     //   Description  : Error in Thermal Monitor
640                     //   Offset       : 2
641                     //   Width        : 1
642                     //   SW Access    : RO
643                     //   HW Access    : WO
644                     //-----------------------------------------------------------------------------
645                       always_ff @(posedge clk, negedge reset_n) begin : STT_TS_ERROR_PROC
646        1/1              if (!reset_n) begin
647        1/1                stt_ts_error_reg &lt;= 0;
648                         end
649                         else begin
650        1/1                stt_ts_error_reg &lt;= stt_ts_error;
651                         end
652                       end
653                     //-----------------------------------------------------------------------------
654                     //   Field        : req_ready
655                     //   Description  : Ready to receive new request
656                     //   Offset       : 3
657                     //   Width        : 1
658                     //   SW Access    : RO
659                     //   HW Access    : WO
660                     //-----------------------------------------------------------------------------
661                       always_ff @(posedge clk, negedge reset_n) begin : STT_REQ_READY_PROC
662        1/1              if (!reset_n) begin
663        1/1                stt_req_ready_reg &lt;= 1'b1;
664                         end
665                         else begin
666        1/1                stt_req_ready_reg &lt;= stt_req_ready;
667                         end
668                       end
669                     //-----------------------------------------------------------------------------
670                     //   Field        : rfu
671                     //   Description  : Reserved for Future Use
672                     //   Offset       : 4
673                     //   Width        : 28
674                     //   SW Access    : NA
675                     //   HW Access    : NA
676                     //-----------------------------------------------------------------------------
677                     //-----------------------------------------------------------------------------
678                     // Read Data Mux
679                     //-----------------------------------------------------------------------------
680                     // mux_req
681                       assign mux_req[0]                = req_pm;
682                       assign mux_req[1]                = req_vm;
683                       assign mux_req[2]                = req_ts;
684                       assign mux_req[31:3]             = 0;
685                     // mux_treg
686                       assign mux_treg[7:0]             = treg_t_timeout;
687                       assign mux_treg[14:8]            = treg_t_en;
688                       assign mux_treg[17:15]           = treg_t_mstep;
689                       assign mux_treg[21:18]           = treg_t_enosc;
690                       assign mux_treg[31:22]           = 0;
691                     // mux_conf
692                       assign mux_conf[3:0]             = conf_trim;
693                       assign mux_conf[4]               = conf_freqrange;
694                       assign mux_conf[8:5]             = conf_div;
695                       assign mux_conf[9]               = conf_vmrange;
696                       assign mux_conf[14:10]           = conf_vm_cal_offset;
697                       assign mux_conf[19:15]           = conf_ts_cal_offset;
698                       assign mux_conf[29:20]           = conf_pm_ref;
699                       assign mux_conf[31:30]           = 0;
700                     // mux_test
701                       assign mux_test[3:0]             = test_tsten;
702                       assign mux_test[31:4]            = 0;
703                     // mux_result
704                       assign mux_result[9:0]           = result_pm_diff_reg;
705                       assign mux_result[10]            = result_pm_fast_reg;
706                       assign mux_result[11]            = result_pm_done_reg;
707                       assign mux_result[20:12]         = result_vm_c_reg;
708                       assign mux_result[21]            = result_vm_done_reg;
709                       assign mux_result[30:22]         = result_ts_c_reg;
710                       assign mux_result[31]            = result_ts_done_reg;
711                     // mux_stt
712                       assign mux_stt[0]                = stt_pm_error_reg;
713                       assign mux_stt[1]                = stt_vm_error_reg;
714                       assign mux_stt[2]                = stt_ts_error_reg;
715                       assign mux_stt[3]                = stt_req_ready_reg;
716                       assign mux_stt[31:4]             = 0;
717                     
718                       always_comb begin : READ_DATA_PROC
719        1/1              rdata = 0;
720        1/1              case (1'b1)
721        1/1                req_ren          : rdata = mux_req;
722        1/1                treg_ren         : rdata = mux_treg;
723        1/1                conf_ren         : rdata = mux_conf;
724        1/1                test_ren         : rdata = mux_test;
725        <font color = "red">0/1     ==>        result_ren       : rdata = mux_result;</font>
726        <font color = "red">0/1     ==>        stt_ren          : rdata = mux_stt;</font>
727        1/1                default          : rdata = 0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1960.html" >rb_regs</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">38</td>
<td class="rt">23</td>
<td class="rt">60.53 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">366</td>
<td class="rt">275</td>
<td class="rt">75.14 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">183</td>
<td class="rt">143</td>
<td class="rt">78.14 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">183</td>
<td class="rt">132</td>
<td class="rt">72.13 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">38</td>
<td class="rt">23</td>
<td class="rt">60.53 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">366</td>
<td class="rt">275</td>
<td class="rt">75.14 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">183</td>
<td class="rt">143</td>
<td class="rt">78.14 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">183</td>
<td class="rt">132</td>
<td class="rt">72.13 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>req_pm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_vm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>req_ts</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>treg_t_timeout[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>treg_t_en[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>treg_t_mstep[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>treg_t_enosc[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>conf_trim[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>conf_freqrange</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>conf_div[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>conf_vmrange</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>conf_vm_cal_offset[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>conf_ts_cal_offset[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>conf_pm_ref[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>test_tsten[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>result_pm_diff[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>result_pm_fast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>result_pm_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>result_vm_c[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>result_vm_c[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>result_vm_c[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>result_vm_c[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>result_vm_c[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>result_vm_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>result_ts_c[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>result_ts_c[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>result_ts_c[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>result_ts_c[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>result_ts_c[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>result_ts_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stt_pm_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stt_vm_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stt_ts_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stt_req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>waddr[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>raddr[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wstrobe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rstrobe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>waddrerr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>raddrerr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1960.html" >rb_regs</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">78</td>
<td class="rt">76</td>
<td class="rt">97.44 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">125</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">163</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">179</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">232</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">248</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">264</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">280</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">320</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">336</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">352</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">368</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">384</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">400</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">416</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">450</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">489</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">505</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">521</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">537</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">553</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">569</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">585</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">614</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">630</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">646</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">662</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">720</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109            if (!wstrobe) begin
               <font color = "green">-1-</font>  
110              wack     = 1'b0;
           <font color = "green">      ==></font>
111              waddrerr = 1'b0;
112            end
113            else begin
114              wack     = 1'b1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125            if (!rstrobe) begin
               <font color = "green">-1-</font>  
126              rack     = 1'b0;
           <font color = "green">      ==></font>
127              raddrerr = 1'b0;
128            end
129            else begin
130              rack     = 1'b1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
163            if (!reset_n) begin
               <font color = "green">-1-</font>  
164              req_pm <= 0;
           <font color = "green">      ==></font>
165            end
166            else if (req_wen) begin
                    <font color = "green">-2-</font>  
167              req_pm <= wdata[0];
           <font color = "green">      ==></font>
168            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
179            if (!reset_n) begin
               <font color = "green">-1-</font>  
180              req_vm <= 0;
           <font color = "green">      ==></font>
181            end
182            else if (req_wen) begin
                    <font color = "green">-2-</font>  
183              req_vm <= wdata[1];
           <font color = "green">      ==></font>
184            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195            if (!reset_n) begin
               <font color = "green">-1-</font>  
196              req_ts <= 0;
           <font color = "green">      ==></font>
197            end
198            else if (req_wen) begin
                    <font color = "green">-2-</font>  
199              req_ts <= wdata[2];
           <font color = "green">      ==></font>
200            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            if (!reset_n) begin
               <font color = "green">-1-</font>  
233              treg_t_timeout <= 8'd128;
           <font color = "green">      ==></font>
234            end
235            else if (treg_wen) begin
                    <font color = "green">-2-</font>  
236              treg_t_timeout <= wdata[7:0];
           <font color = "green">      ==></font>
237            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            if (!reset_n) begin
               <font color = "green">-1-</font>  
249              treg_t_en <= 7'd80;
           <font color = "green">      ==></font>
250            end
251            else if (treg_wen) begin
                    <font color = "green">-2-</font>  
252              treg_t_en <= wdata[14:8];
           <font color = "green">      ==></font>
253            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
264            if (!reset_n) begin
               <font color = "green">-1-</font>  
265              treg_t_mstep <= 3'd6;
           <font color = "green">      ==></font>
266            end
267            else if (treg_wen) begin
                    <font color = "green">-2-</font>  
268              treg_t_mstep <= wdata[17:15];
           <font color = "green">      ==></font>
269            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
280            if (!reset_n) begin
               <font color = "green">-1-</font>  
281              treg_t_enosc <= 4'd8;
           <font color = "green">      ==></font>
282            end
283            else if (treg_wen) begin
                    <font color = "green">-2-</font>  
284              treg_t_enosc <= wdata[21:18];
           <font color = "green">      ==></font>
285            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
320            if (!reset_n) begin
               <font color = "green">-1-</font>  
321              conf_trim <= 4'b0110;
           <font color = "green">      ==></font>
322            end
323            else if (conf_wen) begin
                    <font color = "green">-2-</font>  
324              conf_trim <= wdata[3:0];
           <font color = "green">      ==></font>
325            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
336            if (!reset_n) begin
               <font color = "green">-1-</font>  
337              conf_freqrange <= 0;
           <font color = "green">      ==></font>
338            end
339            else if (conf_wen) begin
                    <font color = "green">-2-</font>  
340              conf_freqrange <= wdata[4];
           <font color = "green">      ==></font>
341            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
352            if (!reset_n) begin
               <font color = "green">-1-</font>  
353              conf_div <= 4'b0101;
           <font color = "green">      ==></font>
354            end
355            else if (conf_wen) begin
                    <font color = "green">-2-</font>  
356              conf_div <= wdata[8:5];
           <font color = "green">      ==></font>
357            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
368            if (!reset_n) begin
               <font color = "green">-1-</font>  
369              conf_vmrange <= 0;
           <font color = "green">      ==></font>
370            end
371            else if (conf_wen) begin
                    <font color = "green">-2-</font>  
372              conf_vmrange <= wdata[9];
           <font color = "green">      ==></font>
373            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
384            if (!reset_n) begin
               <font color = "green">-1-</font>  
385              conf_vm_cal_offset <= 0;
           <font color = "green">      ==></font>
386            end
387            else if (conf_wen) begin
                    <font color = "green">-2-</font>  
388              conf_vm_cal_offset <= wdata[14:10];
           <font color = "green">      ==></font>
389            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
400            if (!reset_n) begin
               <font color = "green">-1-</font>  
401              conf_ts_cal_offset <= 0;
           <font color = "green">      ==></font>
402            end
403            else if (conf_wen) begin
                    <font color = "green">-2-</font>  
404              conf_ts_cal_offset <= wdata[19:15];
           <font color = "green">      ==></font>
405            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
416            if (!reset_n) begin
               <font color = "green">-1-</font>  
417              conf_pm_ref <= 10'd100;
           <font color = "green">      ==></font>
418            end
419            else if (conf_wen) begin
                    <font color = "green">-2-</font>  
420              conf_pm_ref <= wdata[29:20];
           <font color = "green">      ==></font>
421            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
450            if (!reset_n) begin
               <font color = "green">-1-</font>  
451              test_tsten <= 0;
           <font color = "green">      ==></font>
452            end
453            else if (test_wen) begin
                    <font color = "green">-2-</font>  
454              test_tsten <= wdata[3:0];
           <font color = "green">      ==></font>
455            end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
489            if (!reset_n) begin
               <font color = "green">-1-</font>  
490              result_pm_diff_reg <= 0;
           <font color = "green">      ==></font>
491            end
492            else begin
493              result_pm_diff_reg <= result_pm_diff;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
505            if (!reset_n) begin
               <font color = "green">-1-</font>  
506              result_pm_fast_reg <= 0;
           <font color = "green">      ==></font>
507            end
508            else begin
509              result_pm_fast_reg <= result_pm_fast;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
521            if (!reset_n) begin
               <font color = "green">-1-</font>  
522              result_pm_done_reg <= 0;
           <font color = "green">      ==></font>
523            end
524            else begin
525              result_pm_done_reg <= result_pm_done;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
537            if (!reset_n) begin
               <font color = "green">-1-</font>  
538              result_vm_c_reg <= 0;
           <font color = "green">      ==></font>
539            end
540            else begin
541              result_vm_c_reg <= result_vm_c;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
553            if (!reset_n) begin
               <font color = "green">-1-</font>  
554              result_vm_done_reg <= 0;
           <font color = "green">      ==></font>
555            end
556            else begin
557              result_vm_done_reg <= result_vm_done;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
569            if (!reset_n) begin
               <font color = "green">-1-</font>  
570              result_ts_c_reg <= 0;
           <font color = "green">      ==></font>
571            end
572            else begin
573              result_ts_c_reg <= result_ts_c;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
585            if (!reset_n) begin
               <font color = "green">-1-</font>  
586              result_ts_done_reg <= 0;
           <font color = "green">      ==></font>
587            end
588            else begin
589              result_ts_done_reg <= result_ts_done;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
614            if (!reset_n) begin
               <font color = "green">-1-</font>  
615              stt_pm_error_reg <= 0;
           <font color = "green">      ==></font>
616            end
617            else begin
618              stt_pm_error_reg <= stt_pm_error;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
630            if (!reset_n) begin
               <font color = "green">-1-</font>  
631              stt_vm_error_reg <= 0;
           <font color = "green">      ==></font>
632            end
633            else begin
634              stt_vm_error_reg <= stt_vm_error;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
646            if (!reset_n) begin
               <font color = "green">-1-</font>  
647              stt_ts_error_reg <= 0;
           <font color = "green">      ==></font>
648            end
649            else begin
650              stt_ts_error_reg <= stt_ts_error;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
662            if (!reset_n) begin
               <font color = "green">-1-</font>  
663              stt_req_ready_reg <= 1'b1;
           <font color = "green">      ==></font>
664            end
665            else begin
666              stt_req_ready_reg <= stt_req_ready;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
720            case (1'b1)
               <font color = "red">-1-</font>  
721              req_ren          : rdata = mux_req;
           <font color = "green">      ==></font>
722              treg_ren         : rdata = mux_treg;
           <font color = "green">      ==></font>
723              conf_ren         : rdata = mux_conf;
           <font color = "green">      ==></font>
724              test_ren         : rdata = mux_test;
           <font color = "green">      ==></font>
725              result_ren       : rdata = mux_result;
           <font color = "red">      ==></font>
726              stt_ren          : rdata = mux_stt;
           <font color = "red">      ==></font>
727              default          : rdata = 0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>req_ren </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>treg_ren </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>conf_ren </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>test_ren </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>result_ren </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>stt_ren </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_188530">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rb_regs">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
