xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../home/tony/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../home/tony/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../home/tony/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
ram_2port_2048x32.v,verilog,xil_defaultlib,../../../../2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
