{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 00:37:01 2025 " "Info: Processing started: Mon Apr 14 00:37:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/PC.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB4 " "Info: Found entity 1: LAB4" {  } { { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablerom.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tablerom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TableRom " "Info: Found entity 1: TableRom" {  } { { "TableRom.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/TableRom.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_reg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file _reg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 _REG " "Info: Found entity 1: _REG" {  } { { "_REG.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/_REG.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB4 " "Info: Elaborating entity \"LAB4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Warning: Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 736 -680 -512 752 "SW\[7..0\]" "" } { 984 -512 -344 1000 "SW\[17\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divisorclk.tdf 1 1 " "Warning: Using design file divisorclk.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorCLK " "Info: Found entity 1: DivisorCLK" {  } { { "divisorclk.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/divisorclk.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorCLK DivisorCLK:inst12 " "Info: Elaborating entity \"DivisorCLK\" for hierarchy \"DivisorCLK:inst12\"" {  } { { "LAB4.bdf" "inst12" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1104 -608 -464 1168 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\"" {  } { { "divisorclk.tdf" "LPM_COUNTER_component" { Text "D:/Bibliotecas/Downloads/LAB4/divisorclk.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component " "Info: Elaborated megafunction instantiation \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\"" {  } { { "divisorclk.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/divisorclk.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component " "Info: Instantiated megafunction \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Info: Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divisorclk.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/divisorclk.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9mh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_9mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9mh " "Info: Found entity 1: cntr_9mh" {  } { { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9mh DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated " "Info: Elaborating entity \"cntr_9mh\" for hierarchy \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quartus9/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_rs.tdf 1 1 " "Warning: Using design file reg_rs.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_RS " "Info: Found entity 1: REG_RS" {  } { { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_RS REG_RS:inst14 " "Info: Elaborating entity \"REG_RS\" for hierarchy \"REG_RS:inst14\"" {  } { { "LAB4.bdf" "inst14" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 664 248 448 760 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decod4x16.tdf 1 1 " "Warning: Using design file decod4x16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decod4X16 " "Info: Found entity 1: Decod4X16" {  } { { "decod4x16.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/decod4x16.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod4X16 Decod4X16:inst6 " "Info: Elaborating entity \"Decod4X16\" for hierarchy \"Decod4X16:inst6\"" {  } { { "LAB4.bdf" "inst6" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 928 504 640 1248 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sm.tdf 1 1 " "Warning: Using design file sm.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SM " "Info: Found entity 1: SM" {  } { { "sm.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/sm.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:inst5 " "Info: Elaborating entity \"SM\" for hierarchy \"SM:inst5\"" {  } { { "LAB4.bdf" "inst5" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 928 -248 -40 1056 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ula.tdf 1 1 " "Warning: Using design file ula.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 3 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst7 " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:inst7\"" {  } { { "LAB4.bdf" "inst7" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 792 -200 -40 920 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "buffer_sw.tdf 1 1 " "Warning: Using design file buffer_sw.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_SW " "Info: Found entity 1: BUFFER_SW" {  } { { "buffer_sw.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/buffer_sw.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_SW BUFFER_SW:inst " "Info: Elaborating entity \"BUFFER_SW\" for hierarchy \"BUFFER_SW:inst\"" {  } { { "LAB4.bdf" "inst" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 744 -488 -320 840 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod4X16 Decod4X16:inst1 " "Info: Elaborating entity \"Decod4X16\" for hierarchy \"Decod4X16:inst1\"" {  } { { "LAB4.bdf" "inst1" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 928 56 192 1248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_REG _REG:AC " "Info: Elaborating entity \"_REG\" for hierarchy \"_REG:AC\"" {  } { { "LAB4.bdf" "AC" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 616 -200 -48 744 "AC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod4X16 Decod4X16:inst3 " "Info: Elaborating entity \"Decod4X16\" for hierarchy \"Decod4X16:inst3\"" {  } { { "LAB4.bdf" "inst3" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 936 272 408 1256 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst2 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst2\"" {  } { { "LAB4.bdf" "inst2" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { -64 -200 -48 64 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TableRom TableRom:inst9 " "Info: Elaborating entity \"TableRom\" for hierarchy \"TableRom:inst9\"" {  } { { "LAB4.bdf" "inst9" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 256 312 512 352 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 12 " "Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[22\] " "Info: Register \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[21\] " "Info: Register \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\] " "Info: Register \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[19\] " "Info: Register \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[7\] " "Info: Register \"_REG:R1\|REG\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[6\] " "Info: Register \"_REG:R1\|REG\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[5\] " "Info: Register \"_REG:R1\|REG\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[4\] " "Info: Register \"_REG:R1\|REG\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[3\] " "Info: Register \"_REG:R1\|REG\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[2\] " "Info: Register \"_REG:R1\|REG\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[1\] " "Info: Register \"_REG:R1\|REG\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[0\] " "Info: Register \"_REG:R1\|REG\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Info: Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Info: Implemented 220 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 00:37:02 2025 " "Info: Processing ended: Mon Apr 14 00:37:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 00:37:03 2025 " "Info: Processing started: Mon Apr 14 00:37:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB4 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"LAB4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bibliotecas/Downloads/LAB4/" 0 { } { { 0 { 0 ""} 0 850 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bibliotecas/Downloads/LAB4/" 0 { } { { 0 { 0 ""} 0 851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bibliotecas/Downloads/LAB4/" 0 { } { { 0 { 0 ""} 0 852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node CLOCK_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_reg_bit1a\[18\] " "Info: Destination node DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_reg_bit1a\[18\]" {  } { { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 149 19 0 } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bibliotecas/Downloads/LAB4/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin/pin_planner.ppl" { CLOCK_27 } } } { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bibliotecas/Downloads/LAB4/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]  " "Info: Automatically promoted node DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita18 " "Info: Destination node DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita18" {  } { { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 124 2 0 } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bibliotecas/Downloads/LAB4/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[8\] " "Info: Destination node LEDG\[8\]" {  } { { "d:/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin/pin_planner.ppl" { LEDG[8] } } } { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1112 -144 32 1128 "LEDG\[8\]" "" } { 688 480 656 704 "LEDG\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bibliotecas/Downloads/LAB4/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 149 19 0 } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bibliotecas/Downloads/LAB4/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "9 I/O " "Extra Info: Packed 9 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1 " "Extra Info: Created 1 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Warning: Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning: Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning: Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning: Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning: Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning: Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning: Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning: Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning: Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning: Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning: Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning: Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning: Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning: Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning: Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning: Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning: Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning: Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning: Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning: Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning: Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning: Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning: Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning: Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning: Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning: Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning: Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning: Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning: Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning: Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning: Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning: Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning: Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning: Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning: Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning: Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning: Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning: Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning: Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning: Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning: Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning: Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning: Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Warning: Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Warning: Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Warning: Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Warning: Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Warning: Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Warning: Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Warning: Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Warning: Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Warning: Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Warning: Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Warning: Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Warning: Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Warning: Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Warning: Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Warning: Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Warning: Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Warning: Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Warning: Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Warning: Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Warning: Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Warning: Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Warning: Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Warning: Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Warning: Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Warning: Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Warning: Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Warning: Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Warning: Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Warning: Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning: Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning: Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning: Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning: Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning: Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning: Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning: Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning: Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.750 ns pin register " "Info: Estimated most critical path is pin to register delay of 9.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns SW\[7\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'SW\[7\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 736 -680 -512 752 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.437 ns) 3.219 ns A~5 2 COMB LAB_X56_Y11 1 " "Info: 2: + IC(2.022 ns) + CELL(0.437 ns) = 3.219 ns; Loc. = LAB_X56_Y11; Fanout = 1; COMB Node = 'A~5'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { SW[7] A~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.420 ns) 4.261 ns A~7 3 COMB LAB_X57_Y10 6 " "Info: 3: + IC(0.622 ns) + CELL(0.420 ns) = 4.261 ns; Loc. = LAB_X57_Y10; Fanout = 6; COMB Node = 'A~7'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { A~5 A~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.419 ns) 5.584 ns ULA:inst7\|op_1~14 4 COMB LAB_X55_Y12 1 " "Info: 4: + IC(0.904 ns) + CELL(0.419 ns) = 5.584 ns; Loc. = LAB_X55_Y12; Fanout = 1; COMB Node = 'ULA:inst7\|op_1~14'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { A~7 ULA:inst7|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 6.340 ns ULA:inst7\|Z\[7\]~111 5 COMB LAB_X54_Y12 1 " "Info: 5: + IC(0.606 ns) + CELL(0.150 ns) = 6.340 ns; Loc. = LAB_X54_Y12; Fanout = 1; COMB Node = 'ULA:inst7\|Z\[7\]~111'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 6.905 ns ULA:inst7\|Z\[7\]~113 6 COMB LAB_X54_Y12 1 " "Info: 6: + IC(0.127 ns) + CELL(0.438 ns) = 6.905 ns; Loc. = LAB_X54_Y12; Fanout = 1; COMB Node = 'ULA:inst7\|Z\[7\]~113'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.245 ns) 7.917 ns ULA:inst7\|Z\[7\]~114 7 COMB LAB_X54_Y11 5 " "Info: 7: + IC(0.767 ns) + CELL(0.245 ns) = 7.917 ns; Loc. = LAB_X54_Y11; Fanout = 5; COMB Node = 'ULA:inst7\|Z\[7\]~114'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.279 ns) 9.750 ns REG_RS:inst14\|RS_FF\[7\] 8 REG IOC_X57_Y0_N3 1 " "Info: 8: + IC(1.554 ns) + CELL(0.279 ns) = 9.750 ns; Loc. = IOC_X57_Y0_N3; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[7\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.148 ns ( 32.29 % ) " "Info: Total cell delay = 3.148 ns ( 32.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.602 ns ( 67.71 % ) " "Info: Total interconnect delay = 6.602 ns ( 67.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.750 ns" { SW[7] A~5 A~7 ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 412 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 412 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Info: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 00:37:08 2025 " "Info: Processing ended: Mon Apr 14 00:37:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 00:37:08 2025 " "Info: Processing started: Mon Apr 14 00:37:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 00:37:10 2025 " "Info: Processing ended: Mon Apr 14 00:37:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 00:37:11 2025 " "Info: Processing started: Mon Apr 14 00:37:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_27 " "Info: Assuming node \"CLOCK_27\" is an undefined clock" {  } { { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } } { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1 " "Info: Detected ripple clock \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1\" as buffer" {  } { { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } } { "d:/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_27 register TableRom:inst9\|REG_FF\[2\] register REG_RS:inst14\|RS_FF\[7\] 41.36 MHz 24.178 ns Internal " "Info: Clock \"CLOCK_27\" has Internal fmax of 41.36 MHz between source register \"TableRom:inst9\|REG_FF\[2\]\" and destination register \"REG_RS:inst14\|RS_FF\[7\]\" (period= 24.178 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.778 ns + Longest register register " "Info: + Longest register to register delay is 11.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TableRom:inst9\|REG_FF\[2\] 1 REG LCFF_X57_Y11_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y11_N27; Fanout = 4; REG Node = 'TableRom:inst9\|REG_FF\[2\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { TableRom:inst9|REG_FF[2] } "NODE_NAME" } } { "TableRom.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/TableRom.tdf" 8 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.438 ns) 1.493 ns Decod4X16:inst1\|EqD~3 2 COMB LCCOMB_X56_Y10_N20 4 " "Info: 2: + IC(1.055 ns) + CELL(0.438 ns) = 1.493 ns; Loc. = LCCOMB_X56_Y10_N20; Fanout = 4; COMB Node = 'Decod4X16:inst1\|EqD~3'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { TableRom:inst9|REG_FF[2] Decod4X16:inst1|EqD~3 } "NODE_NAME" } } { "decod4x16.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/decod4x16.tdf" 8 86 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.408 ns) 2.205 ns A~3 3 COMB LCCOMB_X56_Y10_N30 8 " "Info: 3: + IC(0.304 ns) + CELL(0.408 ns) = 2.205 ns; Loc. = LCCOMB_X56_Y10_N30; Fanout = 8; COMB Node = 'A~3'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { Decod4X16:inst1|EqD~3 A~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.438 ns) 4.553 ns A~18 4 COMB LCCOMB_X55_Y10_N4 1 " "Info: 4: + IC(1.910 ns) + CELL(0.438 ns) = 4.553 ns; Loc. = LCCOMB_X55_Y10_N4; Fanout = 1; COMB Node = 'A~18'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { A~3 A~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.242 ns) 5.476 ns A~19 5 COMB LCCOMB_X54_Y10_N28 10 " "Info: 5: + IC(0.681 ns) + CELL(0.242 ns) = 5.476 ns; Loc. = LCCOMB_X54_Y10_N28; Fanout = 10; COMB Node = 'A~19'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { A~18 A~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.393 ns) 7.105 ns ULA:inst7\|op_1~7 6 COMB LCCOMB_X55_Y12_N18 2 " "Info: 6: + IC(1.236 ns) + CELL(0.393 ns) = 7.105 ns; Loc. = LCCOMB_X55_Y12_N18; Fanout = 2; COMB Node = 'ULA:inst7\|op_1~7'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { A~19 ULA:inst7|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.176 ns ULA:inst7\|op_1~9 7 COMB LCCOMB_X55_Y12_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.176 ns; Loc. = LCCOMB_X55_Y12_N20; Fanout = 2; COMB Node = 'ULA:inst7\|op_1~9'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA:inst7|op_1~7 ULA:inst7|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.247 ns ULA:inst7\|op_1~11 8 COMB LCCOMB_X55_Y12_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.247 ns; Loc. = LCCOMB_X55_Y12_N22; Fanout = 2; COMB Node = 'ULA:inst7\|op_1~11'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA:inst7|op_1~9 ULA:inst7|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.318 ns ULA:inst7\|op_1~13 9 COMB LCCOMB_X55_Y12_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.318 ns; Loc. = LCCOMB_X55_Y12_N24; Fanout = 1; COMB Node = 'ULA:inst7\|op_1~13'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA:inst7|op_1~11 ULA:inst7|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.728 ns ULA:inst7\|op_1~14 10 COMB LCCOMB_X55_Y12_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 7.728 ns; Loc. = LCCOMB_X55_Y12_N26; Fanout = 1; COMB Node = 'ULA:inst7\|op_1~14'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ULA:inst7|op_1~13 ULA:inst7|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.150 ns) 8.550 ns ULA:inst7\|Z\[7\]~111 11 COMB LCCOMB_X54_Y12_N24 1 " "Info: 11: + IC(0.672 ns) + CELL(0.150 ns) = 8.550 ns; Loc. = LCCOMB_X54_Y12_N24; Fanout = 1; COMB Node = 'ULA:inst7\|Z\[7\]~111'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.245 ns) 9.046 ns ULA:inst7\|Z\[7\]~113 12 COMB LCCOMB_X54_Y12_N18 1 " "Info: 12: + IC(0.251 ns) + CELL(0.245 ns) = 9.046 ns; Loc. = LCCOMB_X54_Y12_N18; Fanout = 1; COMB Node = 'ULA:inst7\|Z\[7\]~113'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.242 ns) 9.987 ns ULA:inst7\|Z\[7\]~114 13 COMB LCCOMB_X54_Y11_N0 5 " "Info: 13: + IC(0.699 ns) + CELL(0.242 ns) = 9.987 ns; Loc. = LCCOMB_X54_Y11_N0; Fanout = 5; COMB Node = 'ULA:inst7\|Z\[7\]~114'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.279 ns) 11.778 ns REG_RS:inst14\|RS_FF\[7\] 14 REG IOC_X57_Y0_N3 1 " "Info: 14: + IC(1.512 ns) + CELL(0.279 ns) = 11.778 ns; Loc. = IOC_X57_Y0_N3; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[7\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.458 ns ( 29.36 % ) " "Info: Total cell delay = 3.458 ns ( 29.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.320 ns ( 70.64 % ) " "Info: Total interconnect delay = 8.320 ns ( 70.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.778 ns" { TableRom:inst9|REG_FF[2] Decod4X16:inst1|EqD~3 A~3 A~18 A~19 ULA:inst7|op_1~7 ULA:inst7|op_1~9 ULA:inst7|op_1~11 ULA:inst7|op_1~13 ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "11.778 ns" { TableRom:inst9|REG_FF[2] {} Decod4X16:inst1|EqD~3 {} A~3 {} A~18 {} A~19 {} ULA:inst7|op_1~7 {} ULA:inst7|op_1~9 {} ULA:inst7|op_1~11 {} ULA:inst7|op_1~13 {} ULA:inst7|op_1~14 {} ULA:inst7|Z[7]~111 {} ULA:inst7|Z[7]~113 {} ULA:inst7|Z[7]~114 {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 1.055ns 0.304ns 1.910ns 0.681ns 1.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.251ns 0.699ns 1.512ns } { 0.000ns 0.438ns 0.408ns 0.438ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.245ns 0.242ns 0.279ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.017 ns - Smallest " "Info: - Smallest clock skew is 0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.349 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 6.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 4.787 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl 3 COMB CLKCTRL_G15 48 " "Info: 3: + IC(0.889 ns) + CELL(0.000 ns) = 4.787 ns; Loc. = CLKCTRL_G15; Fanout = 48; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.297 ns) 6.349 ns REG_RS:inst14\|RS_FF\[7\] 4 REG IOC_X57_Y0_N3 1 " "Info: 4: + IC(1.265 ns) + CELL(0.297 ns) = 6.349 ns; Loc. = IOC_X57_Y0_N3; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[7\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 32.49 % ) " "Info: Total cell delay = 2.063 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.286 ns ( 67.51 % ) " "Info: Total interconnect delay = 4.286 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 6.332 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 6.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 4.787 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl 3 COMB CLKCTRL_G15 48 " "Info: 3: + IC(0.889 ns) + CELL(0.000 ns) = 4.787 ns; Loc. = CLKCTRL_G15; Fanout = 48; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 6.332 ns TableRom:inst9\|REG_FF\[2\] 4 REG LCFF_X57_Y11_N27 4 " "Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.332 ns; Loc. = LCFF_X57_Y11_N27; Fanout = 4; REG Node = 'TableRom:inst9\|REG_FF\[2\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl TableRom:inst9|REG_FF[2] } "NODE_NAME" } } { "TableRom.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/TableRom.tdf" 8 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 36.37 % ) " "Info: Total cell delay = 2.303 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.029 ns ( 63.63 % ) " "Info: Total interconnect delay = 4.029 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.332 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl TableRom:inst9|REG_FF[2] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.332 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} TableRom:inst9|REG_FF[2] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.008ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.332 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl TableRom:inst9|REG_FF[2] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.332 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} TableRom:inst9|REG_FF[2] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.008ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "TableRom.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/TableRom.tdf" 8 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.078 ns + " "Info: + Micro setup delay of destination is 0.078 ns" {  } { { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "TableRom.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/TableRom.tdf" 8 8 0 } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.778 ns" { TableRom:inst9|REG_FF[2] Decod4X16:inst1|EqD~3 A~3 A~18 A~19 ULA:inst7|op_1~7 ULA:inst7|op_1~9 ULA:inst7|op_1~11 ULA:inst7|op_1~13 ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "11.778 ns" { TableRom:inst9|REG_FF[2] {} Decod4X16:inst1|EqD~3 {} A~3 {} A~18 {} A~19 {} ULA:inst7|op_1~7 {} ULA:inst7|op_1~9 {} ULA:inst7|op_1~11 {} ULA:inst7|op_1~13 {} ULA:inst7|op_1~14 {} ULA:inst7|Z[7]~111 {} ULA:inst7|Z[7]~113 {} ULA:inst7|Z[7]~114 {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 1.055ns 0.304ns 1.910ns 0.681ns 1.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.251ns 0.699ns 1.512ns } { 0.000ns 0.438ns 0.408ns 0.438ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.245ns 0.242ns 0.279ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.332 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl TableRom:inst9|REG_FF[2] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.332 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} TableRom:inst9|REG_FF[2] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.008ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_27 11 " "Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock \"CLOCK_27\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[17\] DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\] CLOCK_27 830 ps " "Info: Found hold time violation between source  pin or register \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[17\]\" and destination pin or register \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]\" for clock \"CLOCK_27\" (Hold time is 830 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.209 ns + Largest " "Info: + Largest clock skew is 3.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 5.886 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 5.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.610 ns) + CELL(0.297 ns) 5.886 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\] 2 REG IOC_X29_Y0_N0 1 " "Info: 2: + IC(4.610 ns) + CELL(0.297 ns) = 5.886 ns; Loc. = IOC_X29_Y0_N0; Fanout = 1; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.907 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 21.68 % ) " "Info: Total cell delay = 1.276 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.610 ns ( 78.32 % ) " "Info: Total interconnect delay = 4.610 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] {} } { 0.000ns 0.000ns 4.610ns } { 0.000ns 0.979ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 18 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.537 ns) 2.677 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[17\] 3 REG LCFF_X32_Y1_N17 2 " "Info: 3: + IC(1.048 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X32_Y1_N17; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[17\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { CLOCK_27~clkctrl DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.63 % ) " "Info: Total cell delay = 1.516 ns ( 56.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.37 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_27 CLOCK_27~clkctrl DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] {} } { 0.000ns 0.000ns 4.610ns } { 0.000ns 0.979ns 0.297ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_27 CLOCK_27~clkctrl DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.232 ns - Shortest register register " "Info: - Shortest register to register delay is 2.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[17\] 1 REG LCFF_X32_Y1_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y1_N17; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[17\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.414 ns) 0.728 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita17~COUT 2 COMB LCCOMB_X32_Y1_N16 1 " "Info: 2: + IC(0.314 ns) + CELL(0.414 ns) = 0.728 ns; Loc. = LCCOMB_X32_Y1_N16; Fanout = 1; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita17~COUT'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 119 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.138 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita18 3 COMB LCCOMB_X32_Y1_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.138 ns; Loc. = LCCOMB_X32_Y1_N18; Fanout = 2; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|counter_comb_bita18'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita17~COUT DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 124 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.279 ns) 2.232 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\] 4 REG IOC_X29_Y0_N0 1 " "Info: 4: + IC(0.815 ns) + CELL(0.279 ns) = 2.232 ns; Loc. = IOC_X29_Y0_N0; Fanout = 1; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.103 ns ( 49.42 % ) " "Info: Total cell delay = 1.103 ns ( 49.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 50.58 % ) " "Info: Total interconnect delay = 1.129 ns ( 50.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita17~COUT DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "2.232 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita17~COUT {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] {} } { 0.000ns 0.314ns 0.000ns 0.815ns } { 0.000ns 0.414ns 0.410ns 0.279ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.103 ns + " "Info: + Micro hold delay of destination is 0.103 ns" {  } { { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] {} } { 0.000ns 0.000ns 4.610ns } { 0.000ns 0.979ns 0.297ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_27 CLOCK_27~clkctrl DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita17~COUT DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "2.232 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[17] {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita17~COUT {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|counter_comb_bita18 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18] {} } { 0.000ns 0.314ns 0.000ns 0.815ns } { 0.000ns 0.414ns 0.410ns 0.279ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27 pin SW\[3\] register REG_RS:inst14\|RS_FF\[7\] 6.005 ns " "Info: Slack time is 6.005 ns for clock \"CLOCK_27\" between source pin \"SW\[3\]\" and destination register \"REG_RS:inst14\|RS_FF\[7\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "10.000 ns + register " "Info: + tsu requirement for source pin and destination register is 10.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "3.995 ns - " "Info: - tsu from clock to input pin is 3.995 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.266 ns + Longest pin register " "Info: + Longest pin to register delay is 10.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 736 -680 -512 752 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.419 ns) 3.041 ns A~18 2 COMB LCCOMB_X55_Y10_N4 1 " "Info: 2: + IC(1.623 ns) + CELL(0.419 ns) = 3.041 ns; Loc. = LCCOMB_X55_Y10_N4; Fanout = 1; COMB Node = 'A~18'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { SW[3] A~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.242 ns) 3.964 ns A~19 3 COMB LCCOMB_X54_Y10_N28 10 " "Info: 3: + IC(0.681 ns) + CELL(0.242 ns) = 3.964 ns; Loc. = LCCOMB_X54_Y10_N28; Fanout = 10; COMB Node = 'A~19'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { A~18 A~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.393 ns) 5.593 ns ULA:inst7\|op_1~7 4 COMB LCCOMB_X55_Y12_N18 2 " "Info: 4: + IC(1.236 ns) + CELL(0.393 ns) = 5.593 ns; Loc. = LCCOMB_X55_Y12_N18; Fanout = 2; COMB Node = 'ULA:inst7\|op_1~7'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { A~19 ULA:inst7|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.664 ns ULA:inst7\|op_1~9 5 COMB LCCOMB_X55_Y12_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 5.664 ns; Loc. = LCCOMB_X55_Y12_N20; Fanout = 2; COMB Node = 'ULA:inst7\|op_1~9'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA:inst7|op_1~7 ULA:inst7|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.735 ns ULA:inst7\|op_1~11 6 COMB LCCOMB_X55_Y12_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.735 ns; Loc. = LCCOMB_X55_Y12_N22; Fanout = 2; COMB Node = 'ULA:inst7\|op_1~11'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA:inst7|op_1~9 ULA:inst7|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.806 ns ULA:inst7\|op_1~13 7 COMB LCCOMB_X55_Y12_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.806 ns; Loc. = LCCOMB_X55_Y12_N24; Fanout = 1; COMB Node = 'ULA:inst7\|op_1~13'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ULA:inst7|op_1~11 ULA:inst7|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.216 ns ULA:inst7\|op_1~14 8 COMB LCCOMB_X55_Y12_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 6.216 ns; Loc. = LCCOMB_X55_Y12_N26; Fanout = 1; COMB Node = 'ULA:inst7\|op_1~14'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ULA:inst7|op_1~13 ULA:inst7|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.150 ns) 7.038 ns ULA:inst7\|Z\[7\]~111 9 COMB LCCOMB_X54_Y12_N24 1 " "Info: 9: + IC(0.672 ns) + CELL(0.150 ns) = 7.038 ns; Loc. = LCCOMB_X54_Y12_N24; Fanout = 1; COMB Node = 'ULA:inst7\|Z\[7\]~111'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.245 ns) 7.534 ns ULA:inst7\|Z\[7\]~113 10 COMB LCCOMB_X54_Y12_N18 1 " "Info: 10: + IC(0.251 ns) + CELL(0.245 ns) = 7.534 ns; Loc. = LCCOMB_X54_Y12_N18; Fanout = 1; COMB Node = 'ULA:inst7\|Z\[7\]~113'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.242 ns) 8.475 ns ULA:inst7\|Z\[7\]~114 11 COMB LCCOMB_X54_Y11_N0 5 " "Info: 11: + IC(0.699 ns) + CELL(0.242 ns) = 8.475 ns; Loc. = LCCOMB_X54_Y11_N0; Fanout = 5; COMB Node = 'ULA:inst7\|Z\[7\]~114'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.279 ns) 10.266 ns REG_RS:inst14\|RS_FF\[7\] 12 REG IOC_X57_Y0_N3 1 " "Info: 12: + IC(1.512 ns) + CELL(0.279 ns) = 10.266 ns; Loc. = IOC_X57_Y0_N3; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[7\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.592 ns ( 34.99 % ) " "Info: Total cell delay = 3.592 ns ( 34.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.674 ns ( 65.01 % ) " "Info: Total interconnect delay = 6.674 ns ( 65.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.266 ns" { SW[3] A~18 A~19 ULA:inst7|op_1~7 ULA:inst7|op_1~9 ULA:inst7|op_1~11 ULA:inst7|op_1~13 ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "10.266 ns" { SW[3] {} SW[3]~combout {} A~18 {} A~19 {} ULA:inst7|op_1~7 {} ULA:inst7|op_1~9 {} ULA:inst7|op_1~11 {} ULA:inst7|op_1~13 {} ULA:inst7|op_1~14 {} ULA:inst7|Z[7]~111 {} ULA:inst7|Z[7]~113 {} ULA:inst7|Z[7]~114 {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 1.623ns 0.681ns 1.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.251ns 0.699ns 1.512ns } { 0.000ns 0.999ns 0.419ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.245ns 0.242ns 0.279ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.078 ns + " "Info: + Micro setup delay of destination is 0.078 ns" {  } { { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.349 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to destination register is 6.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 4.787 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl 3 COMB CLKCTRL_G15 48 " "Info: 3: + IC(0.889 ns) + CELL(0.000 ns) = 4.787 ns; Loc. = CLKCTRL_G15; Fanout = 48; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.297 ns) 6.349 ns REG_RS:inst14\|RS_FF\[7\] 4 REG IOC_X57_Y0_N3 1 " "Info: 4: + IC(1.265 ns) + CELL(0.297 ns) = 6.349 ns; Loc. = IOC_X57_Y0_N3; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[7\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 32.49 % ) " "Info: Total cell delay = 2.063 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.286 ns ( 67.51 % ) " "Info: Total interconnect delay = 4.286 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.266 ns" { SW[3] A~18 A~19 ULA:inst7|op_1~7 ULA:inst7|op_1~9 ULA:inst7|op_1~11 ULA:inst7|op_1~13 ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "10.266 ns" { SW[3] {} SW[3]~combout {} A~18 {} A~19 {} ULA:inst7|op_1~7 {} ULA:inst7|op_1~9 {} ULA:inst7|op_1~11 {} ULA:inst7|op_1~13 {} ULA:inst7|op_1~14 {} ULA:inst7|Z[7]~111 {} ULA:inst7|Z[7]~113 {} ULA:inst7|Z[7]~114 {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 1.623ns 0.681ns 1.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.251ns 0.699ns 1.512ns } { 0.000ns 0.999ns 0.419ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.245ns 0.242ns 0.279ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.266 ns" { SW[3] A~18 A~19 ULA:inst7|op_1~7 ULA:inst7|op_1~9 ULA:inst7|op_1~11 ULA:inst7|op_1~13 ULA:inst7|op_1~14 ULA:inst7|Z[7]~111 ULA:inst7|Z[7]~113 ULA:inst7|Z[7]~114 REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "10.266 ns" { SW[3] {} SW[3]~combout {} A~18 {} A~19 {} ULA:inst7|op_1~7 {} ULA:inst7|op_1~9 {} ULA:inst7|op_1~11 {} ULA:inst7|op_1~13 {} ULA:inst7|op_1~14 {} ULA:inst7|Z[7]~111 {} ULA:inst7|Z[7]~113 {} ULA:inst7|Z[7]~114 {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 1.623ns 0.681ns 1.236ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.251ns 0.699ns 1.512ns } { 0.000ns 0.999ns 0.419ns 0.242ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.245ns 0.242ns 0.279ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[7] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[7] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 LEDG\[4\] REG_RS:inst14\|RS_FF\[4\] 9.525 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"LEDG\[4\]\" through register \"REG_RS:inst14\|RS_FF\[4\]\" is 9.525 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 6.349 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to source register is 6.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 4.787 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl 3 COMB CLKCTRL_G15 48 " "Info: 3: + IC(0.889 ns) + CELL(0.000 ns) = 4.787 ns; Loc. = CLKCTRL_G15; Fanout = 48; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.297 ns) 6.349 ns REG_RS:inst14\|RS_FF\[4\] 4 REG IOC_X57_Y0_N0 1 " "Info: 4: + IC(1.265 ns) + CELL(0.297 ns) = 6.349 ns; Loc. = IOC_X57_Y0_N0; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[4\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[4] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 32.49 % ) " "Info: Total cell delay = 2.063 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.286 ns ( 67.51 % ) " "Info: Total interconnect delay = 4.286 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[4] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[4] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.153 ns + " "Info: + Micro clock to output delay of source is 0.153 ns" {  } { { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.023 ns + Longest register pin " "Info: + Longest register to pin delay is 3.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG_RS:inst14\|RS_FF\[4\] 1 REG IOC_X57_Y0_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = IOC_X57_Y0_N0; Fanout = 1; REG Node = 'REG_RS:inst14\|RS_FF\[4\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_RS:inst14|RS_FF[4] } "NODE_NAME" } } { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 9 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.023 ns) 3.023 ns LEDG\[4\] 2 PIN PIN_U18 0 " "Info: 2: + IC(0.000 ns) + CELL(3.023 ns) = 3.023 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDG\[4\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { REG_RS:inst14|RS_FF[4] LEDG[4] } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1112 -144 32 1128 "LEDG\[8\]" "" } { 688 480 656 704 "LEDG\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.023 ns ( 100.00 % ) " "Info: Total cell delay = 3.023 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { REG_RS:inst14|RS_FF[4] LEDG[4] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { REG_RS:inst14|RS_FF[4] {} LEDG[4] {} } { 0.000ns 0.000ns } { 0.000ns 3.023ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl REG_RS:inst14|RS_FF[4] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.349 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} REG_RS:inst14|RS_FF[4] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.265ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.297ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { REG_RS:inst14|RS_FF[4] LEDG[4] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { REG_RS:inst14|RS_FF[4] {} LEDG[4] {} } { 0.000ns 0.000ns } { 0.000ns 3.023ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PC:inst2\|REG_FF\[6\] SW\[6\] CLOCK_27 2.376 ns register " "Info: th for register \"PC:inst2\|REG_FF\[6\]\" (data pin = \"SW\[6\]\", clock pin = \"CLOCK_27\") is 2.376 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.339 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 6.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1128 -784 -616 1144 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.787 ns) 3.898 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(2.132 ns) + CELL(0.787 ns) = 3.898 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~_Duplicate_1'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 4.787 ns DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl 3 COMB CLKCTRL_G15 48 " "Info: 3: + IC(0.889 ns) + CELL(0.000 ns) = 4.787 ns; Loc. = CLKCTRL_G15; Fanout = 48; COMB Node = 'DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[18\]~clkctrl'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl } "NODE_NAME" } } { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 156 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 6.339 ns PC:inst2\|REG_FF\[6\] 4 REG LCFF_X55_Y12_N9 2 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 6.339 ns; Loc. = LCFF_X55_Y12_N9; Fanout = 2; REG Node = 'PC:inst2\|REG_FF\[6\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl PC:inst2|REG_FF[6] } "NODE_NAME" } } { "PC.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/PC.tdf" 16 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 36.33 % ) " "Info: Total cell delay = 2.303 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.036 ns ( 63.67 % ) " "Info: Total interconnect delay = 4.036 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl PC:inst2|REG_FF[6] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} PC:inst2|REG_FF[6] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.015ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "PC.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/PC.tdf" 16 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.229 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[6\] 1 PIN PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'SW\[6\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 736 -680 -512 752 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.150 ns) 2.621 ns A~9 2 COMB LCCOMB_X56_Y11_N14 1 " "Info: 2: + IC(1.482 ns) + CELL(0.150 ns) = 2.621 ns; Loc. = LCCOMB_X56_Y11_N14; Fanout = 1; COMB Node = 'A~9'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { SW[6] A~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.242 ns) 3.114 ns A~10 3 COMB LCCOMB_X56_Y11_N8 11 " "Info: 3: + IC(0.251 ns) + CELL(0.242 ns) = 3.114 ns; Loc. = LCCOMB_X56_Y11_N8; Fanout = 11; COMB Node = 'A~10'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { A~9 A~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.271 ns) 4.145 ns ULA:inst7\|Z\[6\]~120 4 COMB LCCOMB_X55_Y12_N8 5 " "Info: 4: + IC(0.760 ns) + CELL(0.271 ns) = 4.145 ns; Loc. = LCCOMB_X55_Y12_N8; Fanout = 5; COMB Node = 'ULA:inst7\|Z\[6\]~120'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { A~10 ULA:inst7|Z[6]~120 } "NODE_NAME" } } { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 6 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.229 ns PC:inst2\|REG_FF\[6\] 5 REG LCFF_X55_Y12_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.229 ns; Loc. = LCFF_X55_Y12_N9; Fanout = 2; REG Node = 'PC:inst2\|REG_FF\[6\]'" {  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ULA:inst7|Z[6]~120 PC:inst2|REG_FF[6] } "NODE_NAME" } } { "PC.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/PC.tdf" 16 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.736 ns ( 41.05 % ) " "Info: Total cell delay = 1.736 ns ( 41.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.493 ns ( 58.95 % ) " "Info: Total interconnect delay = 2.493 ns ( 58.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.229 ns" { SW[6] A~9 A~10 ULA:inst7|Z[6]~120 PC:inst2|REG_FF[6] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "4.229 ns" { SW[6] {} SW[6]~combout {} A~9 {} A~10 {} ULA:inst7|Z[6]~120 {} PC:inst2|REG_FF[6] {} } { 0.000ns 0.000ns 1.482ns 0.251ns 0.760ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.242ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { CLOCK_27 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl PC:inst2|REG_FF[6] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "6.339 ns" { CLOCK_27 {} CLOCK_27~combout {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~_Duplicate_1 {} DivisorCLK:inst12|lpm_counter:LPM_COUNTER_component|cntr_9mh:auto_generated|safe_q[18]~clkctrl {} PC:inst2|REG_FF[6] {} } { 0.000ns 0.000ns 2.132ns 0.889ns 1.015ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.229 ns" { SW[6] A~9 A~10 ULA:inst7|Z[6]~120 PC:inst2|REG_FF[6] } "NODE_NAME" } } { "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9/quartus/bin/Technology_Viewer.qrui" "4.229 ns" { SW[6] {} SW[6]~combout {} A~9 {} A~10 {} ULA:inst7|Z[6]~120 {} PC:inst2|REG_FF[6] {} } { 0.000ns 0.000ns 1.482ns 0.251ns 0.760ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.242ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 00:37:11 2025 " "Info: Processing ended: Mon Apr 14 00:37:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 440 s " "Info: Quartus II Full Compilation was successful. 0 errors, 440 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
