Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 27 11:31:54 2022
| Host         : LAPTOP-27ICL7DU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RSA_control_sets_placed.rpt
| Design       : RSA
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    36 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             366 |          113 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             289 |           89 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+------------------------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                 |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------+------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | u_PE_config/SA_work_i_1_n_0                    | in_fifo_X[1].u_sync_fifo/sys_rst_n |                1 |              1 |
|  clk_IBUF_BUFG | in_fifo_X[3].u_sync_fifo/fifo[3][7]_i_1__1_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | in_fifo_X[3].u_sync_fifo/fifo                  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | in_fifo_X[3].u_sync_fifo/fifo[1][7]_i_1__1_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | in_fifo_X[3].u_sync_fifo/fifo[2][7]_i_1__1_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | in_fifo_X[2].u_sync_fifo/fifo[2][7]_i_1__0_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                4 |              8 |
|  clk_IBUF_BUFG | in_fifo_X[2].u_sync_fifo/fifo                  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | in_fifo_X[2].u_sync_fifo/fifo[3][7]_i_1__0_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                4 |              8 |
|  clk_IBUF_BUFG | in_fifo_X[2].u_sync_fifo/fifo[1][7]_i_1__0_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | in_fifo_Y[1].u_sync_fifo/fifo[1][7]_i_1__2_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | in_fifo_Y[1].u_sync_fifo/fifo[2][7]_i_1__2_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | in_fifo_Y[1].u_sync_fifo/fifo                  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | in_fifo_Y[1].u_sync_fifo/fifo[3][7]_i_1__2_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | in_fifo_Y[2].u_sync_fifo/fifo[2][7]_i_1__3_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | in_fifo_Y[2].u_sync_fifo/fifo[1][7]_i_1__3_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | in_fifo_Y[2].u_sync_fifo/fifo[3][7]_i_1__3_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                1 |              8 |
|  clk_IBUF_BUFG | in_fifo_Y[2].u_sync_fifo/fifo                  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | in_fifo_Y[3].u_sync_fifo/fifo[1][7]_i_1__4_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | in_fifo_Y[3].u_sync_fifo/fifo                  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | in_fifo_Y[3].u_sync_fifo/fifo[2][7]_i_1__4_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | in_fifo_Y[3].u_sync_fifo/fifo[3][7]_i_1__4_n_0 | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | out_fifo[1].u_sync_fifo/fifo                   | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | out_fifo[1].u_sync_fifo/fifo[2][7]_i_1__5_n_0  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | out_fifo[1].u_sync_fifo/fifo[3][7]_i_1__5_n_0  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | out_fifo[1].u_sync_fifo/fifo[1][7]_i_1__5_n_0  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                1 |              8 |
|  clk_IBUF_BUFG | out_fifo[2].u_sync_fifo/fifo[3][7]_i_1__6_n_0  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | out_fifo[2].u_sync_fifo/fifo                   | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | out_fifo[2].u_sync_fifo/fifo[1][7]_i_1__6_n_0  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | out_fifo[2].u_sync_fifo/fifo[2][7]_i_1__6_n_0  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | out_fifo[3].u_sync_fifo/fifo[1][7]_i_1__7_n_0  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | out_fifo[3].u_sync_fifo/fifo[3][7]_i_1__7_n_0  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | out_fifo[3].u_sync_fifo/fifo                   | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | out_fifo[3].u_sync_fifo/fifo[2][7]_i_1__7_n_0  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | in_fifo_X[1].u_sync_fifo/fifo[1][7]_i_1_n_0    | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | in_fifo_X[1].u_sync_fifo/fifo[2][7]_i_1_n_0    | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG | in_fifo_X[1].u_sync_fifo/fifo[3][7]_i_1_n_0    | in_fifo_X[1].u_sync_fifo/sys_rst_n |                3 |              8 |
|  clk_IBUF_BUFG | in_fifo_X[1].u_sync_fifo/fifo                  | in_fifo_X[1].u_sync_fifo/sys_rst_n |                2 |              8 |
|  clk_IBUF_BUFG |                                                | in_fifo_X[1].u_sync_fifo/sys_rst_n |              113 |            366 |
+----------------+------------------------------------------------+------------------------------------+------------------+----------------+


