Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.11 secs
 
--> Reading design: Obstacle_Avoiding_Robot_Final.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Obstacle_Avoiding_Robot_Final.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Obstacle_Avoiding_Robot_Final"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Obstacle_Avoiding_Robot_Final
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/Counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/TriggerGenerator.vhd" in Library work.
Architecture behavioral of Entity triggergenerator is up to date.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/DistanceCalculator.vhd" in Library work.
Architecture behavioral of Entity distancecalculator is up to date.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/RangeSensor.vhd" in Library work.
Architecture behavioral of Entity rangesensor is up to date.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/SERVO_Clock_Divider.vhd" in Library work.
Architecture behavioral of Entity servo_clock_divider is up to date.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/SERVO_PWM.vhd" in Library work.
Architecture behavioral of Entity servo_pwm is up to date.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/DC_Clock_Divider.vhd" in Library work.
Architecture behavioral of Entity dc_clock_divider is up to date.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/DC_PWM.vhd" in Library work.
Entity <dc_pwm> compiled.
Entity <dc_pwm> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/Range_Sensors.vhd" in Library work.
Architecture behavioral of Entity range_sensors is up to date.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/Comparator.vhd" in Library work.
Architecture behavioral of Entity comparator is up to date.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/RangeSensors_and_Comparator.vhd" in Library work.
Architecture behavioral of Entity rangesensors_and_comparator is up to date.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/DC_Top_Module.vhd" in Library work.
Architecture behavioral of Entity dc_top_module is up to date.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/SERVO_Top_Module.vhd" in Library work.
Architecture behavioral of Entity servo_top_module is up to date.
Compiling vhdl file "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/Obstacle_Avoiding_Robot_Final.vhd" in Library work.
Architecture behavioral of Entity obstacle_avoiding_robot_final is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Obstacle_Avoiding_Robot_Final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RangeSensors_and_Comparator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DC_Top_Module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SERVO_Top_Module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Range_Sensors> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Comparator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DC_Clock_Divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DC_PWM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SERVO_Clock_Divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SERVO_PWM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RangeSensor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TriggerGenerator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DistanceCalculator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Counter> in library <work> (architecture <behavioral>) with generics.
	n = 24

Analyzing hierarchy for entity <Counter> in library <work> (architecture <behavioral>) with generics.
	n = 22


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Obstacle_Avoiding_Robot_Final> in library <work> (Architecture <behavioral>).
Entity <Obstacle_Avoiding_Robot_Final> analyzed. Unit <Obstacle_Avoiding_Robot_Final> generated.

Analyzing Entity <RangeSensors_and_Comparator> in library <work> (Architecture <behavioral>).
Entity <RangeSensors_and_Comparator> analyzed. Unit <RangeSensors_and_Comparator> generated.

Analyzing Entity <Range_Sensors> in library <work> (Architecture <behavioral>).
Entity <Range_Sensors> analyzed. Unit <Range_Sensors> generated.

Analyzing Entity <RangeSensor> in library <work> (Architecture <behavioral>).
Entity <RangeSensor> analyzed. Unit <RangeSensor> generated.

Analyzing Entity <TriggerGenerator> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/TriggerGenerator.vhd" line 23: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Signal_counter_out>
Entity <TriggerGenerator> analyzed. Unit <TriggerGenerator> generated.

Analyzing generic Entity <Counter.1> in library <work> (Architecture <behavioral>).
	n = 24
Entity <Counter.1> analyzed. Unit <Counter.1> generated.

Analyzing Entity <DistanceCalculator> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/DistanceCalculator.vhd" line 30: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Pulse_Width>
Entity <DistanceCalculator> analyzed. Unit <DistanceCalculator> generated.

Analyzing generic Entity <Counter.2> in library <work> (Architecture <behavioral>).
	n = 22
Entity <Counter.2> analyzed. Unit <Counter.2> generated.

Analyzing Entity <Comparator> in library <work> (Architecture <behavioral>).
Entity <Comparator> analyzed. Unit <Comparator> generated.

Analyzing Entity <DC_Top_Module> in library <work> (Architecture <behavioral>).
Entity <DC_Top_Module> analyzed. Unit <DC_Top_Module> generated.

Analyzing Entity <DC_Clock_Divider> in library <work> (Architecture <behavioral>).
Entity <DC_Clock_Divider> analyzed. Unit <DC_Clock_Divider> generated.

Analyzing Entity <DC_PWM> in library <work> (Architecture <behavioral>).
Entity <DC_PWM> analyzed. Unit <DC_PWM> generated.

Analyzing Entity <SERVO_Top_Module> in library <work> (Architecture <behavioral>).
Entity <SERVO_Top_Module> analyzed. Unit <SERVO_Top_Module> generated.

Analyzing Entity <SERVO_Clock_Divider> in library <work> (Architecture <behavioral>).
Entity <SERVO_Clock_Divider> analyzed. Unit <SERVO_Clock_Divider> generated.

Analyzing Entity <SERVO_PWM> in library <work> (Architecture <behavioral>).
Entity <SERVO_PWM> analyzed. Unit <SERVO_PWM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Comparator>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/Comparator.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <Signal_orientation_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Signal_orientation_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 9-bit comparator greater for signal <Signal_orientation_0$cmp_gt0000> created at line 24.
    Found 9-bit comparator greater for signal <Signal_orientation_0$cmp_gt0001> created at line 22.
    Found 9-bit comparator lessequal for signal <Signal_orientation_0$cmp_le0000> created at line 22.
    Found 9-bit comparator greater for signal <Signal_orientation_1$cmp_gt0000> created at line 38.
    Found 9-bit comparator greater for signal <Signal_orientation_1$cmp_gt0001> created at line 36.
    Found 9-bit comparator lessequal for signal <Signal_orientation_1$cmp_le0000> created at line 36.
    Summary:
	inferred   6 Comparator(s).
Unit <Comparator> synthesized.


Synthesizing Unit <Counter_1>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/Counter.vhd".
    Found 24-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter_1> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/Counter.vhd".
    Found 22-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter_2> synthesized.


Synthesizing Unit <DC_Clock_Divider>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/DC_Clock_Divider.vhd".
    Found T flip-flop for signal <cnt<0>>.
    Found 1-bit register for signal <Signal_clk>.
    Found 1-bit adder for signal <Signal_clk$add0000> created at line 24.
    Summary:
	inferred   1 T-type flip-flop(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <DC_Clock_Divider> synthesized.


Synthesizing Unit <DC_PWM>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/DC_PWM.vhd".
    Found 7-bit up counter for signal <duty>.
    Found 1-bit register for signal <Signal_duty_cycle>.
    Found 7-bit adder for signal <Signal_duty_cycle$addsub0000> created at line 27.
    Found 7-bit comparator less for signal <Signal_duty_cycle$cmp_lt0000> created at line 35.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <DC_PWM> synthesized.


Synthesizing Unit <SERVO_Clock_Divider>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/SERVO_Clock_Divider.vhd".
    Found 14-bit up counter for signal <cnt>.
    Found 1-bit register for signal <Signal_clk>.
    Found 14-bit adder for signal <Signal_clk$addsub0000> created at line 22.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <SERVO_Clock_Divider> synthesized.


Synthesizing Unit <SERVO_PWM>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/SERVO_PWM.vhd".
    Found 4x2-bit ROM for signal <const$mux0000>.
    Found 2-bit register for signal <const>.
    Found 2-bit up counter for signal <duty>.
    Found 2-bit comparator less for signal <Signal_SERVO$cmp_lt0000> created at line 39.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <SERVO_PWM> synthesized.


Synthesizing Unit <DC_Top_Module>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/DC_Top_Module.vhd".
Unit <DC_Top_Module> synthesized.


Synthesizing Unit <SERVO_Top_Module>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/SERVO_Top_Module.vhd".
Unit <SERVO_Top_Module> synthesized.


Synthesizing Unit <TriggerGenerator>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/TriggerGenerator.vhd".
    Found 24-bit comparator greater for signal <trigger_out$cmp_gt0000> created at line 30.
    Found 24-bit comparator less for signal <trigger_out$cmp_lt0000> created at line 30.
    Summary:
	inferred   2 Comparator(s).
Unit <TriggerGenerator> synthesized.


Synthesizing Unit <DistanceCalculator>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/DistanceCalculator.vhd".
WARNING:Xst:737 - Found 9-bit latch for signal <distance>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 11-bit comparator greater for signal <distance$cmp_gt0000> created at line 38.
    Found 22x2-bit multiplier for signal <multiplier$mult0000> created at line 36.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <DistanceCalculator> synthesized.


Synthesizing Unit <RangeSensor>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/RangeSensor.vhd".
WARNING:Xst:1780 - Signal <Signal_distance_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <RangeSensor> synthesized.


Synthesizing Unit <Range_Sensors>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/Range_Sensors.vhd".
Unit <Range_Sensors> synthesized.


Synthesizing Unit <RangeSensors_and_Comparator>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/RangeSensors_and_Comparator.vhd".
Unit <RangeSensors_and_Comparator> synthesized.


Synthesizing Unit <Obstacle_Avoiding_Robot_Final>.
    Related source file is "C:/Users/acer/Desktop/HOMEWORKS/2nd Year/EEE/EEE-102/Project/ObstacleAvoidingRobotFinal/ObstacleAvoidingRobotFinal/Obstacle_Avoiding_Robot_Final.vhd".
Unit <Obstacle_Avoiding_Robot_Final> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Multipliers                                          : 2
 22x2-bit multiplier                                   : 2
# Adders/Subtractors                                   : 3
 1-bit adder                                           : 1
 14-bit adder                                          : 1
 7-bit adder                                           : 1
# Counters                                             : 7
 14-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 2
 24-bit up counter                                     : 2
 7-bit up counter                                      : 1
# Registers                                            : 4
 1-bit register                                        : 3
 2-bit register                                        : 1
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Latches                                              : 4
 1-bit latch                                           : 2
 9-bit latch                                           : 2
# Comparators                                          : 14
 11-bit comparator greater                             : 2
 2-bit comparator less                                 : 1
 24-bit comparator greater                             : 2
 24-bit comparator less                                : 2
 7-bit comparator less                                 : 1
 9-bit comparator greater                              : 4
 9-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Multipliers                                          : 2
 22x2-bit multiplier                                   : 2
# Adders/Subtractors                                   : 3
 1-bit adder                                           : 1
 14-bit adder                                          : 1
 7-bit adder                                           : 1
# Counters                                             : 7
 14-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 2
 24-bit up counter                                     : 2
 7-bit up counter                                      : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Latches                                              : 4
 1-bit latch                                           : 2
 9-bit latch                                           : 2
# Comparators                                          : 14
 11-bit comparator greater                             : 2
 2-bit comparator less                                 : 1
 24-bit comparator greater                             : 2
 24-bit comparator less                                : 2
 7-bit comparator less                                 : 1
 9-bit comparator greater                              : 4
 9-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Obstacle_Avoiding_Robot_Final> ...

Optimizing unit <Comparator> ...

Optimizing unit <DistanceCalculator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Obstacle_Avoiding_Robot_Final, actual ratio is 17.
Latch RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 121
 Flip-Flops                                            : 121

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Obstacle_Avoiding_Robot_Final.ngr
Top Level Output File Name         : Obstacle_Avoiding_Robot_Final
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 680
#      GND                         : 1
#      INV                         : 32
#      LUT1                        : 138
#      LUT2                        : 76
#      LUT2_L                      : 1
#      LUT3                        : 8
#      LUT3_L                      : 1
#      LUT4                        : 44
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 234
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 140
# FlipFlops/Latches                : 143
#      FD                          : 15
#      FDC                         : 50
#      FDCE                        : 44
#      FDE                         : 11
#      FDP                         : 1
#      LD_1                        : 18
#      LDP                         : 4
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 3
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      156  out of    960    16%  
 Number of Slice Flip Flops:            141  out of   1920     7%  
 Number of 4 input LUTs:                302  out of   1920    15%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of     83    14%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                           | Clock buffer(FF name)                                                 | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------+
CLK                                                                                                                                                    | BUFGP                                                                 | 109   |
DC_Top_Module1/DC_Clock_Divider1/Signal_clk                                                                                                            | NONE(DC_Top_Module1/DC_PWM1/Signal_duty_cycle)                        | 8     |
SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk                                                                                                      | NONE(SERVO_Top_Module1/SERVO_PWM1/const_1)                            | 4     |
RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0_cmp_gt0000(RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0_cmp_gt0000220:O)| NONE(*)(RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0)| 2     |
RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1_cmp_gt0000(RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1_cmp_gt0000220:O)| NONE(*)(RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1)| 2     |
RIGHT_PULSE_PIN                                                                                                                                        | IBUF+BUFG                                                             | 9     |
LEFT_PULSE_PIN                                                                                                                                         | IBUF+BUFG                                                             | 9     |
-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                               | Buffer(FF name)                                                                                | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------+
RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_LEFT/TriggerGen/Signal_reset_inv(RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_LEFT/TriggerGen/Signal_reset_inv_wg_cy<5>:O)  | NONE(RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_LEFT/TriggerGen/Counter1/count_0)  | 24    |
RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Signal_reset_inv(RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Signal_reset_inv_wg_cy<5>:O)| NONE(RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Counter1/count_0) | 24    |
LEFT_TRIGGER_OUT_PIN_OBUF(RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_LEFT/TriggerGen/trigger_out_and00001:O)                                                                     | NONE(RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_LEFT/DistanceCal/Counter2/count_0) | 22    |
RIGHT_TRIGGER_OUT_PIN_OBUF(RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/trigger_out_and00001:O)                                                                   | NONE(RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/DistanceCal/Counter2/count_0)| 22    |
RESET                                                                                                                                                                                        | IBUF                                                                                           | 3     |
RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0_and0000(RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0_and000074:O)                                             | NONE(RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0)                            | 2     |
RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1_and0000(RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1_and000073:O)                                             | NONE(RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1)                            | 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.174ns (Maximum Frequency: 161.971MHz)
   Minimum input arrival time before clock: 3.397ns
   Maximum output required time after clock: 8.376ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.174ns (frequency: 161.971MHz)
  Total number of paths / destination ports: 1320 / 111
-------------------------------------------------------------------------
Delay:               6.174ns (Levels of Logic = 6)
  Source:            SERVO_Top_Module1/SERVO_Clock_Divider1/cnt_0 (FF)
  Destination:       SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: SERVO_Top_Module1/SERVO_Clock_Divider1/cnt_0 to SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  SERVO_Top_Module1/SERVO_Clock_Divider1/cnt_0 (SERVO_Top_Module1/SERVO_Clock_Divider1/cnt_0)
     INV:I->O              1   0.612   0.000  SERVO_Top_Module1/SERVO_Clock_Divider1/Madd_Signal_clk_addsub0000_lut<0>_INV_0 (SERVO_Top_Module1/SERVO_Clock_Divider1/Madd_Signal_clk_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  SERVO_Top_Module1/SERVO_Clock_Divider1/Madd_Signal_clk_addsub0000_cy<0> (SERVO_Top_Module1/SERVO_Clock_Divider1/Madd_Signal_clk_addsub0000_cy<0>)
     XORCY:CI->O           1   0.699   0.426  SERVO_Top_Module1/SERVO_Clock_Divider1/Madd_Signal_clk_addsub0000_xor<1> (SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk_addsub0000<1>)
     LUT2_L:I1->LO         1   0.612   0.103  SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk_cmp_eq000029 (SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk_cmp_eq000029)
     LUT4:I3->O            1   0.612   0.360  SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk_cmp_eq000039 (SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk_cmp_eq000039)
     LUT4:I3->O            1   0.612   0.357  SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk_cmp_eq000054 (SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk_cmp_eq0000)
     FDE:CE                    0.483          SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk
    ----------------------------------------
    Total                      6.174ns (4.548ns logic, 1.626ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DC_Top_Module1/DC_Clock_Divider1/Signal_clk'
  Clock period: 4.115ns (frequency: 243.010MHz)
  Total number of paths / destination ports: 41 / 8
-------------------------------------------------------------------------
Delay:               4.115ns (Levels of Logic = 4)
  Source:            DC_Top_Module1/DC_PWM1/duty_2 (FF)
  Destination:       DC_Top_Module1/DC_PWM1/Signal_duty_cycle (FF)
  Source Clock:      DC_Top_Module1/DC_Clock_Divider1/Signal_clk rising
  Destination Clock: DC_Top_Module1/DC_Clock_Divider1/Signal_clk rising

  Data Path: DC_Top_Module1/DC_PWM1/duty_2 to DC_Top_Module1/DC_PWM1/Signal_duty_cycle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.514   0.690  DC_Top_Module1/DC_PWM1/duty_2 (DC_Top_Module1/DC_PWM1/duty_2)
     LUT4:I0->O            1   0.612   0.000  DC_Top_Module1/DC_PWM1/Signal_duty_cycle_cmp_lt0000164_SW01 (DC_Top_Module1/DC_PWM1/Signal_duty_cycle_cmp_lt0000164_SW0)
     MUXF5:I0->O           1   0.278   0.360  DC_Top_Module1/DC_PWM1/Signal_duty_cycle_cmp_lt0000164_SW0_f5 (N6)
     LUT4_L:I3->LO         1   0.612   0.169  DC_Top_Module1/DC_PWM1/Signal_duty_cycle_cmp_lt0000164 (DC_Top_Module1/DC_PWM1/Signal_duty_cycle_cmp_lt0000164)
     LUT2:I1->O            1   0.612   0.000  DC_Top_Module1/DC_PWM1/Signal_duty_cycle_cmp_lt0000173 (DC_Top_Module1/DC_PWM1/Signal_duty_cycle_cmp_lt0000)
     FDC:D                     0.268          DC_Top_Module1/DC_PWM1/Signal_duty_cycle
    ----------------------------------------
    Total                      4.115ns (2.896ns logic, 1.219ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk'
  Clock period: 2.202ns (frequency: 454.060MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.202ns (Levels of Logic = 1)
  Source:            SERVO_Top_Module1/SERVO_PWM1/duty_0 (FF)
  Destination:       SERVO_Top_Module1/SERVO_PWM1/duty_0 (FF)
  Source Clock:      SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk rising
  Destination Clock: SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk rising

  Data Path: SERVO_Top_Module1/SERVO_PWM1/duty_0 to SERVO_Top_Module1/SERVO_PWM1/duty_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.451  SERVO_Top_Module1/SERVO_PWM1/duty_0 (SERVO_Top_Module1/SERVO_PWM1/duty_0)
     INV:I->O              1   0.612   0.357  SERVO_Top_Module1/SERVO_PWM1/Mcount_duty_xor<0>11_INV_0 (Result<0>1)
     FDE:D                     0.268          SERVO_Top_Module1/SERVO_PWM1/duty_0
    ----------------------------------------
    Total                      2.202ns (1.394ns logic, 0.808ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DC_Top_Module1/DC_Clock_Divider1/Signal_clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.397ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       DC_Top_Module1/DC_PWM1/duty_0 (FF)
  Destination Clock: DC_Top_Module1/DC_Clock_Divider1/Signal_clk rising

  Data Path: RESET to DC_Top_Module1/DC_PWM1/duty_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.499  RESET_IBUF (RESET_IBUF)
     INV:I->O              9   0.612   0.697  RESET_inv1_INV_0 (RESET_inv)
     FDE:CE                    0.483          DC_Top_Module1/DC_PWM1/duty_0
    ----------------------------------------
    Total                      3.397ns (2.201ns logic, 1.196ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.397ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       SERVO_Top_Module1/SERVO_PWM1/duty_0 (FF)
  Destination Clock: SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk rising

  Data Path: RESET to SERVO_Top_Module1/SERVO_PWM1/duty_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.499  RESET_IBUF (RESET_IBUF)
     INV:I->O              9   0.612   0.697  RESET_inv1_INV_0 (RESET_inv)
     FDE:CE                    0.483          SERVO_Top_Module1/SERVO_PWM1/duty_0
    ----------------------------------------
    Total                      3.397ns (2.201ns logic, 1.196ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              2.611ns (Levels of Logic = 1)
  Source:            RIGHT_PULSE_PIN (PAD)
  Destination:       RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/DistanceCal/Counter2/count_21 (FF)
  Destination Clock: CLK rising

  Data Path: RIGHT_PULSE_PIN to RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/DistanceCal/Counter2/count_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.106   1.022  RIGHT_PULSE_PIN_IBUF (RIGHT_PULSE_PIN_IBUF1)
     FDCE:CE                   0.483          RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/DistanceCal/Counter2/count_0
    ----------------------------------------
    Total                      2.611ns (1.589ns logic, 1.022ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DC_Top_Module1/DC_Clock_Divider1/Signal_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            DC_Top_Module1/DC_PWM1/Signal_duty_cycle (FF)
  Destination:       DC (PAD)
  Source Clock:      DC_Top_Module1/DC_Clock_Divider1/Signal_clk rising

  Data Path: DC_Top_Module1/DC_PWM1/Signal_duty_cycle to DC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.357  DC_Top_Module1/DC_PWM1/Signal_duty_cycle (DC_Top_Module1/DC_PWM1/Signal_duty_cycle)
     OBUF:I->O                 3.169          DC_OBUF (DC)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 92 / 4
-------------------------------------------------------------------------
Offset:              8.376ns (Levels of Logic = 16)
  Source:            RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Counter1/count_3 (FF)
  Destination:       RIGHT_TRIGGER_OUT_PIN (PAD)
  Source Clock:      CLK rising

  Data Path: RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Counter1/count_3 to RIGHT_TRIGGER_OUT_PIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Counter1/count_3 (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Counter1/count_3)
     LUT1:I0->O            1   0.612   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<0>_rt (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<0> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<1> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<2> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<3> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<4> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<5> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<6> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<7> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<8> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<9> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<10> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<11> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.399   0.426  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<12> (RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/Mcompar_trigger_out_cmp_lt0000_cy<12>)
     LUT2:I1->O           23   0.612   1.022  RangeSensors_and_Comparator1/RangeSensors1/RangeSensor_RIGHT/TriggerGen/trigger_out_and00001 (RIGHT_TRIGGER_OUT_PIN_OBUF)
     OBUF:I->O                 3.169          RIGHT_TRIGGER_OUT_PIN_OBUF (RIGHT_TRIGGER_OUT_PIN)
    ----------------------------------------
    Total                      8.376ns (6.277ns logic, 2.099ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              5.172ns (Levels of Logic = 2)
  Source:            SERVO_Top_Module1/SERVO_PWM1/duty_0 (FF)
  Destination:       SERVO (PAD)
  Source Clock:      SERVO_Top_Module1/SERVO_Clock_Divider1/Signal_clk rising

  Data Path: SERVO_Top_Module1/SERVO_PWM1/duty_0 to SERVO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.520  SERVO_Top_Module1/SERVO_PWM1/duty_0 (SERVO_Top_Module1/SERVO_PWM1/duty_0)
     LUT4:I1->O            1   0.612   0.357  SERVO1 (SERVO_OBUF)
     OBUF:I->O                 3.169          SERVO_OBUF (SERVO)
    ----------------------------------------
    Total                      5.172ns (4.295ns logic, 0.877ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1_cmp_gt0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1_1 (LATCH)
  Destination:       ORIENTATION<1> (PAD)
  Source Clock:      RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1_cmp_gt0000 falling

  Data Path: RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1_1 to ORIENTATION<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              1   0.588   0.357  RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1_1 (RangeSensors_and_Comparator1/Comparator1/Signal_orientation_1_1)
     OBUF:I->O                 3.169          ORIENTATION_1_OBUF (ORIENTATION<1>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0_cmp_gt0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0_1 (LATCH)
  Destination:       ORIENTATION<0> (PAD)
  Source Clock:      RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0_cmp_gt0000 falling

  Data Path: RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0_1 to ORIENTATION<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              1   0.588   0.357  RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0_1 (RangeSensors_and_Comparator1/Comparator1/Signal_orientation_0_1)
     OBUF:I->O                 3.169          ORIENTATION_0_OBUF (ORIENTATION<0>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.81 secs
 
--> 

Total memory usage is 177908 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

