<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2497" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2497{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_2497{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2497{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2497{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2497{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_2497{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_2497{left:70px;bottom:1048px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t8_2497{left:70px;bottom:1031px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t9_2497{left:70px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#ta_2497{left:70px;bottom:991px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tb_2497{left:70px;bottom:969px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#tc_2497{left:70px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_2497{left:70px;bottom:913px;letter-spacing:0.13px;}
#te_2497{left:70px;bottom:889px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tf_2497{left:70px;bottom:871px;letter-spacing:-0.12px;}
#tg_2497{left:70px;bottom:852px;letter-spacing:-0.12px;}
#th_2497{left:70px;bottom:834px;letter-spacing:-0.12px;}
#ti_2497{left:70px;bottom:816px;letter-spacing:-0.12px;}
#tj_2497{left:70px;bottom:797px;letter-spacing:-0.12px;}
#tk_2497{left:70px;bottom:779px;letter-spacing:-0.12px;}
#tl_2497{left:70px;bottom:761px;letter-spacing:-0.12px;}
#tm_2497{left:70px;bottom:742px;letter-spacing:-0.12px;}
#tn_2497{left:70px;bottom:706px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#to_2497{left:70px;bottom:687px;letter-spacing:-0.12px;}
#tp_2497{left:70px;bottom:669px;letter-spacing:-0.12px;}
#tq_2497{left:70px;bottom:651px;letter-spacing:-0.12px;}
#tr_2497{left:70px;bottom:632px;letter-spacing:-0.12px;}
#ts_2497{left:70px;bottom:614px;letter-spacing:-0.13px;}
#tt_2497{left:70px;bottom:577px;letter-spacing:-0.14px;}
#tu_2497{left:70px;bottom:559px;letter-spacing:-0.12px;}
#tv_2497{left:70px;bottom:541px;letter-spacing:-0.12px;}
#tw_2497{left:70px;bottom:522px;letter-spacing:-0.12px;}
#tx_2497{left:70px;bottom:504px;letter-spacing:-0.12px;}
#ty_2497{left:70px;bottom:467px;letter-spacing:-0.14px;}
#tz_2497{left:70px;bottom:449px;letter-spacing:-0.12px;}
#t10_2497{left:70px;bottom:431px;letter-spacing:-0.12px;}
#t11_2497{left:70px;bottom:412px;letter-spacing:-0.13px;}
#t12_2497{left:70px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t13_2497{left:70px;bottom:348px;letter-spacing:-0.12px;}
#t14_2497{left:70px;bottom:330px;letter-spacing:-0.12px;}
#t15_2497{left:70px;bottom:312px;letter-spacing:-0.12px;}
#t16_2497{left:70px;bottom:293px;letter-spacing:-0.12px;}
#t17_2497{left:70px;bottom:275px;letter-spacing:-0.12px;}
#t18_2497{left:70px;bottom:257px;letter-spacing:-0.12px;}
#t19_2497{left:70px;bottom:238px;letter-spacing:-0.12px;}
#t1a_2497{left:70px;bottom:220px;letter-spacing:-0.12px;}

.s1_2497{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2497{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2497{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_2497{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2497{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_2497{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2497" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2497Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2497" style="-webkit-user-select: none;"><object width="935" height="1210" data="2497/2497.svg" type="image/svg+xml" id="pdf2497" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2497" class="t s1_2497">VPMASKMOVâ€”Conditional SIMD Integer Packed Loads and Stores </span>
<span id="t2_2497" class="t s2_2497">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2497" class="t s1_2497">Vol. 2C </span><span id="t4_2497" class="t s1_2497">5-535 </span>
<span id="t5_2497" class="t s3_2497">VMASKMOV should not be used to access memory mapped I/O as the ordering of the individual loads or stores it </span>
<span id="t6_2497" class="t s3_2497">does is implementation specific. </span>
<span id="t7_2497" class="t s3_2497">In cases where mask bits indicate data should not be loaded or stored paging A and D bits will be set in an imple- </span>
<span id="t8_2497" class="t s3_2497">mentation dependent way. However, A and D bits are always set for pages where data is actually loaded/stored. </span>
<span id="t9_2497" class="t s3_2497">Note: for load forms, the first source (the mask) is encoded in VEX.vvvv; the second source is encoded in rm_field, </span>
<span id="ta_2497" class="t s3_2497">and the destination register is encoded in reg_field. </span>
<span id="tb_2497" class="t s3_2497">Note: for store forms, the first source (the mask) is encoded in VEX.vvvv; the second source register is encoded in </span>
<span id="tc_2497" class="t s3_2497">reg_field, and the destination memory location is encoded in rm_field. </span>
<span id="td_2497" class="t s4_2497">Operation </span>
<span id="te_2497" class="t s5_2497">VPMASKMOVD - 256-bit load </span>
<span id="tf_2497" class="t s6_2497">DEST[31:0] := IF (SRC1[31]) Load_32(mem) ELSE 0 </span>
<span id="tg_2497" class="t s6_2497">DEST[63:32] := IF (SRC1[63]) Load_32(mem + 4) ELSE 0 </span>
<span id="th_2497" class="t s6_2497">DEST[95:64] := IF (SRC1[95]) Load_32(mem + 8) ELSE 0 </span>
<span id="ti_2497" class="t s6_2497">DEST[127:96] := IF (SRC1[127]) Load_32(mem + 12) ELSE 0 </span>
<span id="tj_2497" class="t s6_2497">DEST[159:128] := IF (SRC1[159]) Load_32(mem + 16) ELSE 0 </span>
<span id="tk_2497" class="t s6_2497">DEST[191:160] := IF (SRC1[191]) Load_32(mem + 20) ELSE 0 </span>
<span id="tl_2497" class="t s6_2497">DEST[223:192] := IF (SRC1[223]) Load_32(mem + 24) ELSE 0 </span>
<span id="tm_2497" class="t s6_2497">DEST[255:224] := IF (SRC1[255]) Load_32(mem + 28) ELSE 0 </span>
<span id="tn_2497" class="t s5_2497">VPMASKMOVD -128-bit load </span>
<span id="to_2497" class="t s6_2497">DEST[31:0] := IF (SRC1[31]) Load_32(mem) ELSE 0 </span>
<span id="tp_2497" class="t s6_2497">DEST[63:32] := IF (SRC1[63]) Load_32(mem + 4) ELSE 0 </span>
<span id="tq_2497" class="t s6_2497">DEST[95:64] := IF (SRC1[95]) Load_32(mem + 8) ELSE 0 </span>
<span id="tr_2497" class="t s6_2497">DEST[127:97] := IF (SRC1[127]) Load_32(mem + 12) ELSE 0 </span>
<span id="ts_2497" class="t s6_2497">DEST[MAXVL-1:128] := 0 </span>
<span id="tt_2497" class="t s5_2497">VPMASKMOVQ - 256-bit load </span>
<span id="tu_2497" class="t s6_2497">DEST[63:0] := IF (SRC1[63]) Load_64(mem) ELSE 0 </span>
<span id="tv_2497" class="t s6_2497">DEST[127:64] := IF (SRC1[127]) Load_64(mem + 8) ELSE 0 </span>
<span id="tw_2497" class="t s6_2497">DEST[195:128] := IF (SRC1[191]) Load_64(mem + 16) ELSE 0 </span>
<span id="tx_2497" class="t s6_2497">DEST[255:196] := IF (SRC1[255]) Load_64(mem + 24) ELSE 0 </span>
<span id="ty_2497" class="t s5_2497">VPMASKMOVQ - 128-bit load </span>
<span id="tz_2497" class="t s6_2497">DEST[63:0] := IF (SRC1[63]) Load_64(mem) ELSE 0 </span>
<span id="t10_2497" class="t s6_2497">DEST[127:64] := IF (SRC1[127]) Load_64(mem + 16) ELSE 0 </span>
<span id="t11_2497" class="t s6_2497">DEST[MAXVL-1:128] := 0 </span>
<span id="t12_2497" class="t s5_2497">VPMASKMOVD - 256-bit store </span>
<span id="t13_2497" class="t s6_2497">IF (SRC1[31]) DEST[31:0] := SRC2[31:0] </span>
<span id="t14_2497" class="t s6_2497">IF (SRC1[63]) DEST[63:32] := SRC2[63:32] </span>
<span id="t15_2497" class="t s6_2497">IF (SRC1[95]) DEST[95:64] := SRC2[95:64] </span>
<span id="t16_2497" class="t s6_2497">IF (SRC1[127]) DEST[127:96] := SRC2[127:96] </span>
<span id="t17_2497" class="t s6_2497">IF (SRC1[159]) DEST[159:128] :=SRC2[159:128] </span>
<span id="t18_2497" class="t s6_2497">IF (SRC1[191]) DEST[191:160] := SRC2[191:160] </span>
<span id="t19_2497" class="t s6_2497">IF (SRC1[223]) DEST[223:192] := SRC2[223:192] </span>
<span id="t1a_2497" class="t s6_2497">IF (SRC1[255]) DEST[255:224] := SRC2[255:224] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
