****************************************
Report : qor
Design : system
Version: O-2018.06-SP1
Date   : Tue Aug 26 08:20:35 2025
****************************************
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner default: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'SerDes.dlib:SerDes_pp.design'. (TIM-125)
Information: Design Average RC for design SerDes_pp  (NEX-011)
Information: r = 0.525077 ohm/um, via_r = 0.867127 ohm/cut, c = 0.071124 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.875991 ohm/cut, c = 0.079239 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'system'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1497, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)


Scenario           'default'
Timing Path Group  'fun_sclk'
----------------------------------------
Levels of Logic:                     16
Critical Path Length:              2.91
Critical Path Slack:              21.35
Critical Path Clk Period:         25.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'fun_pclk'
----------------------------------------
Levels of Logic:                     77
Critical Path Length:             13.00
Critical Path Slack:             236.26
Critical Path Clk Period:        250.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             24
Hierarchical Port Count:            439
Leaf Cell Count:                   1457
Buf/Inv Cell Count:                1031
Buf Cell Count:                      13
Inv Cell Count:                    1018
CT Buf/Inv Cell Count:                0
Combinational Cell Count:          1379
Sequential Cell Count:               78
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             9857.43
Noncombinational Area:          2947.28
Buf/Inv Area:                   6103.76
Total Buffer Area:               142.85
Total Inverter Area:            5960.91
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                       0.00
Net YLength:                       0.00
----------------------------------------
Cell Area (netlist):                          12804.71
Cell Area (netlist and physical only):        12804.71
Net Length:                        0.00


Design Rules
----------------------------------------
Total Number of Nets:              1503
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
