// Seed: 1857402500
module module_0 (
    output wire id_0,
    input  tri1 id_1
    , id_3
);
endmodule
module module_1 #(
    parameter id_10 = 32'd8,
    parameter id_4  = 32'd89
) (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 _id_4,
    output wor id_5,
    output wire id_6
    , id_14,
    input tri id_7,
    input tri id_8,
    input tri0 id_9,
    output tri1 _id_10,
    input tri id_11,
    output wor id_12
);
  always_ff @(posedge -1);
  logic id_15;
  module_0 modCall_1 (
      id_12,
      id_7
  );
  logic [id_10 : 1] id_16[id_4 : 1  |  -1], id_17, id_18;
endmodule
