<stg><name>runSysArr</name>


<trans_list>

<trans id="387" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:13 %p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %p_read_16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %output_reg_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %output_reg_0_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %output_reg_0_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %output_reg_0_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %output_reg_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %output_reg_1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %output_reg_1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %output_reg_1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %output_reg_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %output_reg_2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %output_reg_2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %output_reg_2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %output_reg_3_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %output_reg_3_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %output_reg_3_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %output_reg_3_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %s_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %s

]]></Node>
<StgValue><ssdm name="s_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %r_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %r

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %tmp = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %mul_ln286 = mul i32 %tmp, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln286"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %add_ln286 = add i32 %mul_ln286, i32

]]></Node>
<StgValue><ssdm name="add_ln286"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %or_ln365 = or i32 %s_read, i32 %r_read

]]></Node>
<StgValue><ssdm name="or_ln365"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %icmp_ln365 = icmp_eq  i32 %or_ln365, i32

]]></Node>
<StgValue><ssdm name="icmp_ln365"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %icmp_ln128 = icmp_eq  i32 %add_ln286, i32

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:43 %br_ln128 = br i1 %icmp_ln128, void %.lr.ph26.i.i, void %._crit_edge27.i.i

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph26.i.i:0 %empty_28 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph26.i.i:1 %empty_29 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph26.i.i:2 %empty_30 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph26.i.i:3 %empty_31 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph26.i.i:4 %empty_32 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph26.i.i:5 %empty_33 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph26.i.i:6 %empty_34 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph26.i.i:7 %empty_35 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph26.i.i:8 %empty_36 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph26.i.i:9 %empty_37 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph26.i.i:10 %empty_38 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph26.i.i:11 %empty_39 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:12 %weight_regfile315_load_cast_i_i = sext i8 %p_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile315_load_cast_i_i"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:13 %weight_regfile314_load_cast_i_i = sext i8 %p_read_2

]]></Node>
<StgValue><ssdm name="weight_regfile314_load_cast_i_i"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:14 %weight_regfile313_load_cast_i_i = sext i8 %p_read_3

]]></Node>
<StgValue><ssdm name="weight_regfile313_load_cast_i_i"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:15 %weight_regfile312_load_cast_i_i = sext i8 %p_read_4

]]></Node>
<StgValue><ssdm name="weight_regfile312_load_cast_i_i"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:16 %weight_regfile211_load_cast_i_i = sext i8 %p_read_5

]]></Node>
<StgValue><ssdm name="weight_regfile211_load_cast_i_i"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:17 %weight_regfile210_load_cast_i_i = sext i8 %p_read_6

]]></Node>
<StgValue><ssdm name="weight_regfile210_load_cast_i_i"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:18 %weight_regfile29_load_cast_i_i = sext i8 %p_read_7

]]></Node>
<StgValue><ssdm name="weight_regfile29_load_cast_i_i"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:19 %weight_regfile28_load_cast_i_i = sext i8 %p_read_8

]]></Node>
<StgValue><ssdm name="weight_regfile28_load_cast_i_i"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:20 %weight_regfile17_load_cast_i_i = sext i8 %p_read_9

]]></Node>
<StgValue><ssdm name="weight_regfile17_load_cast_i_i"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:21 %weight_regfile16_load_cast_i_i = sext i8 %p_read_10

]]></Node>
<StgValue><ssdm name="weight_regfile16_load_cast_i_i"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:22 %weight_regfile15_load_cast_i_i = sext i8 %p_read_11

]]></Node>
<StgValue><ssdm name="weight_regfile15_load_cast_i_i"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:23 %weight_regfile14_load_cast_i_i = sext i8 %p_read_12

]]></Node>
<StgValue><ssdm name="weight_regfile14_load_cast_i_i"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:24 %weight_regfile3_load_cast_i_i = sext i8 %p_read_13

]]></Node>
<StgValue><ssdm name="weight_regfile3_load_cast_i_i"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:25 %weight_regfile2_load_cast_i_i = sext i8 %p_read_14

]]></Node>
<StgValue><ssdm name="weight_regfile2_load_cast_i_i"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:26 %weight_regfile1_load_cast_i_i = sext i8 %p_read_15

]]></Node>
<StgValue><ssdm name="weight_regfile1_load_cast_i_i"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph26.i.i:27 %weight_regfile_load_cast_i_i = sext i8 %p_read_16

]]></Node>
<StgValue><ssdm name="weight_regfile_load_cast_i_i"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph26.i.i:28 %br_ln128 = br void

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %i = phi i32 %add_ln128, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %icmp_ln128_1 = icmp_eq  i32 %i, i32 %add_ln286

]]></Node>
<StgValue><ssdm name="icmp_ln128_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %add_ln128 = add i32 %i, i32

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:35 %br_ln128 = br i1 %icmp_ln128_1, void %.split7.i.i_ifconv, void %._crit_edge27.loopexit.i.i

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
.split7.i.i_ifconv:9 %zext_ln143 = zext i32 %i

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7.i.i_ifconv:10 %data_l1buf_018_addr = getelementptr i8 %data_l1buf_018, i64, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="data_l1buf_018_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="9">
<![CDATA[
.split7.i.i_ifconv:11 %data_l1buf_018_load = load i9 %data_l1buf_018_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_018_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
:16 %p_load164 = load i8 %empty_31

]]></Node>
<StgValue><ssdm name="p_load164"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
:20 %p_load160 = load i8 %empty_35

]]></Node>
<StgValue><ssdm name="p_load160"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
:24 %p_load153 = load i8 %empty_39

]]></Node>
<StgValue><ssdm name="p_load153"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:27 %store_ln128 = store i8 %p_load153, i8 %empty_35, i8 %p_load160

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:31 %store_ln128 = store i8 %p_load160, i8 %empty_31, i8 %p_load164

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
.split7.i.i_ifconv:3 %p_load = load i8 %empty_39

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="32">
<![CDATA[
.split7.i.i_ifconv:8 %trunc_ln143 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="9">
<![CDATA[
.split7.i.i_ifconv:11 %data_l1buf_018_load = load i9 %data_l1buf_018_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_018_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split7.i.i_ifconv:12 %add_ln140 = add i10, i10 %trunc_ln143

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="10">
<![CDATA[
.split7.i.i_ifconv:14 %zext_ln143_1 = zext i10 %add_ln140

]]></Node>
<StgValue><ssdm name="zext_ln143_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7.i.i_ifconv:15 %data_l1buf_119_addr = getelementptr i8 %data_l1buf_119, i64, i64 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="data_l1buf_119_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="9">
<![CDATA[
.split7.i.i_ifconv:16 %data_l1buf_119_load = load i9 %data_l1buf_119_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_119_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7.i.i_ifconv:78 %store_ln188 = store i8 %data_l1buf_018_load, i8 %empty_39, i8 %p_load, i8 %p_load153

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8">
<![CDATA[
.split5._crit_edge.3.i.i:2 %sext_ln180_6 = sext i8 %p_load164

]]></Node>
<StgValue><ssdm name="sext_ln180_6"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="8">
<![CDATA[
.split5._crit_edge.3.i.i:5 %sext_ln180_9 = sext i8 %p_load160

]]></Node>
<StgValue><ssdm name="sext_ln180_9"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="8">
<![CDATA[
.split5._crit_edge.3.i.i:8 %sext_ln180_12 = sext i8 %p_load

]]></Node>
<StgValue><ssdm name="sext_ln180_12"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8">
<![CDATA[
.split5._crit_edge.3.i.i:11 %sext_ln181_4 = sext i8 %data_l1buf_018_load

]]></Node>
<StgValue><ssdm name="sext_ln181_4"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:16 %mul_ln181_6 = mul i16 %sext_ln180_6, i16 %weight_regfile312_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_6"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:22 %mul_ln181_9 = mul i16 %sext_ln180_9, i16 %weight_regfile28_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_9"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:28 %mul_ln181_12 = mul i16 %sext_ln180_12, i16 %weight_regfile14_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_12"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:34 %mul_ln181_15 = mul i16 %sext_ln181_4, i16 %weight_regfile_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
:15 %p_load165 = load i8 %empty_30

]]></Node>
<StgValue><ssdm name="p_load165"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
:19 %p_load161 = load i8 %empty_34

]]></Node>
<StgValue><ssdm name="p_load161"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8">
<![CDATA[
:23 %p_load155 = load i8 %empty_38

]]></Node>
<StgValue><ssdm name="p_load155"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:28 %store_ln128 = store i8 %p_load155, i8 %empty_34, i8 %p_load161

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:32 %store_ln128 = store i8 %p_load161, i8 %empty_30, i8 %p_load165

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
.split7.i.i_ifconv:2 %p_load154 = load i8 %empty_38

]]></Node>
<StgValue><ssdm name="p_load154"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:13 %icmp_ln142 = icmp_eq  i32 %i, i32

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="9">
<![CDATA[
.split7.i.i_ifconv:16 %data_l1buf_119_load = load i9 %data_l1buf_119_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_119_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split7.i.i_ifconv:17 %select_ln142 = select i1 %icmp_ln142, i8, i8 %data_l1buf_119_load

]]></Node>
<StgValue><ssdm name="select_ln142"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split7.i.i_ifconv:19 %add_ln140_2 = add i10, i10 %trunc_ln143

]]></Node>
<StgValue><ssdm name="add_ln140_2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="10">
<![CDATA[
.split7.i.i_ifconv:21 %zext_ln143_2 = zext i10 %add_ln140_2

]]></Node>
<StgValue><ssdm name="zext_ln143_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7.i.i_ifconv:22 %data_l1buf_220_addr = getelementptr i8 %data_l1buf_220, i64, i64 %zext_ln143_2

]]></Node>
<StgValue><ssdm name="data_l1buf_220_addr"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="9">
<![CDATA[
.split7.i.i_ifconv:23 %data_l1buf_220_load = load i9 %data_l1buf_220_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_220_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:26 %add_ln140_4 = add i32, i32 %i

]]></Node>
<StgValue><ssdm name="add_ln140_4"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="32">
<![CDATA[
.split7.i.i_ifconv:29 %zext_ln143_3 = zext i32 %add_ln140_4

]]></Node>
<StgValue><ssdm name="zext_ln143_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7.i.i_ifconv:35 %output_l1_local_3_addr_1 = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln143_3

]]></Node>
<StgValue><ssdm name="output_l1_local_3_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
.split7.i.i_ifconv:36 %output_l1_local_3_load_1 = load i10 %output_l1_local_3_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_local_3_load_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7.i.i_ifconv:40 %output_l1_local_2_addr_1 = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln143_2

]]></Node>
<StgValue><ssdm name="output_l1_local_2_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="10">
<![CDATA[
.split7.i.i_ifconv:41 %output_l1_local_2_load_1 = load i10 %output_l1_local_2_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_local_2_load_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7.i.i_ifconv:46 %output_l1_local_1_addr_1 = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln143_1

]]></Node>
<StgValue><ssdm name="output_l1_local_1_addr_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
.split7.i.i_ifconv:47 %output_l1_local_1_load_1 = load i10 %output_l1_local_1_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_local_1_load_1"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
<literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7.i.i_ifconv:49 %output_l1_local_0_addr_1 = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="output_l1_local_0_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
<literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
.split7.i.i_ifconv:50 %output_l1_local_0_load_1 = load i10 %output_l1_local_0_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_local_0_load_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7.i.i_ifconv:79 %store_ln188 = store i8 %select_ln142, i8 %empty_38, i8 %p_load154, i8 %p_load155

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5.3.i.i:0 %icmp_ln188_3 = icmp_ult  i32 %add_ln140_4, i32 %mul_ln286

]]></Node>
<StgValue><ssdm name="icmp_ln188_3"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="8">
<![CDATA[
.split5._crit_edge.3.i.i:1 %sext_ln180_5 = sext i8 %p_load165

]]></Node>
<StgValue><ssdm name="sext_ln180_5"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
.split5._crit_edge.3.i.i:4 %sext_ln180_8 = sext i8 %p_load161

]]></Node>
<StgValue><ssdm name="sext_ln180_8"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="8">
<![CDATA[
.split5._crit_edge.3.i.i:7 %sext_ln180_11 = sext i8 %p_load154

]]></Node>
<StgValue><ssdm name="sext_ln180_11"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="8">
<![CDATA[
.split5._crit_edge.3.i.i:10 %sext_ln180_14 = sext i8 %select_ln142

]]></Node>
<StgValue><ssdm name="sext_ln180_14"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:14 %mul_ln181_5 = mul i16 %sext_ln180_5, i16 %weight_regfile313_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_5"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:16 %mul_ln181_6 = mul i16 %sext_ln180_6, i16 %weight_regfile312_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_6"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:20 %mul_ln181_8 = mul i16 %sext_ln180_8, i16 %weight_regfile29_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_8"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:22 %mul_ln181_9 = mul i16 %sext_ln180_9, i16 %weight_regfile28_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_9"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:26 %mul_ln181_11 = mul i16 %sext_ln180_11, i16 %weight_regfile15_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_11"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:28 %mul_ln181_12 = mul i16 %sext_ln180_12, i16 %weight_regfile14_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_12"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:32 %mul_ln181_14 = mul i16 %sext_ln180_14, i16 %weight_regfile1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_14"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:34 %mul_ln181_15 = mul i16 %sext_ln181_4, i16 %weight_regfile_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
:14 %p_load166 = load i8 %empty_29

]]></Node>
<StgValue><ssdm name="p_load166"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
:18 %p_load162 = load i8 %empty_33

]]></Node>
<StgValue><ssdm name="p_load162"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
:22 %p_load157 = load i8 %empty_37

]]></Node>
<StgValue><ssdm name="p_load157"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:29 %store_ln128 = store i8 %p_load157, i8 %empty_33, i8 %p_load162

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:33 %store_ln128 = store i8 %p_load162, i8 %empty_29, i8 %p_load166

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
.split7.i.i_ifconv:1 %p_load156 = load i8 %empty_37

]]></Node>
<StgValue><ssdm name="p_load156"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="33" op_0_bw="32">
<![CDATA[
.split7.i.i_ifconv:4 %zext_ln128 = zext i32 %i

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split7.i.i_ifconv:18 %add_ln140_1 = add i33, i33 %zext_ln128

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split7.i.i_ifconv:20 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln140_1, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="9">
<![CDATA[
.split7.i.i_ifconv:23 %data_l1buf_220_load = load i9 %data_l1buf_220_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_220_load"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split7.i.i_ifconv:24 %select_ln142_1 = select i1 %tmp_3, i8, i8 %data_l1buf_220_load

]]></Node>
<StgValue><ssdm name="select_ln142_1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split7.i.i_ifconv:25 %add_ln140_3 = add i33, i33 %zext_ln128

]]></Node>
<StgValue><ssdm name="add_ln140_3"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split7.i.i_ifconv:27 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln140_3, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7.i.i_ifconv:28 %xor_ln142 = xor i1 %tmp_4, i1

]]></Node>
<StgValue><ssdm name="xor_ln142"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7.i.i_ifconv:30 %data_l1buf_321_addr = getelementptr i8 %data_l1buf_321, i64, i64 %zext_ln143_3

]]></Node>
<StgValue><ssdm name="data_l1buf_321_addr"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="9">
<![CDATA[
.split7.i.i_ifconv:31 %data_l1buf_321_load = load i9 %data_l1buf_321_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_321_load"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split7.i.i_ifconv:33 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln140_3, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7.i.i_ifconv:34 %or_ln152 = or i1 %tmp_5, i1 %icmp_ln365

]]></Node>
<StgValue><ssdm name="or_ln152"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
.split7.i.i_ifconv:36 %output_l1_local_3_load_1 = load i10 %output_l1_local_3_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_local_3_load_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split7.i.i_ifconv:37 %psum_3 = select i1 %or_ln152, i32, i32 %output_l1_local_3_load_1

]]></Node>
<StgValue><ssdm name="psum_3"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split7.i.i_ifconv:38 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln140_1, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7.i.i_ifconv:39 %or_ln152_1 = or i1 %tmp_6, i1 %icmp_ln365

]]></Node>
<StgValue><ssdm name="or_ln152_1"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="10">
<![CDATA[
.split7.i.i_ifconv:41 %output_l1_local_2_load_1 = load i10 %output_l1_local_2_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_local_2_load_1"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split7.i.i_ifconv:42 %psum_7 = select i1 %or_ln152_1, i32, i32 %output_l1_local_2_load_1

]]></Node>
<StgValue><ssdm name="psum_7"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split7.i.i_ifconv:43 %add_ln150 = add i33, i33 %zext_ln128

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split7.i.i_ifconv:44 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln150, i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7.i.i_ifconv:45 %or_ln152_2 = or i1 %tmp_7, i1 %icmp_ln365

]]></Node>
<StgValue><ssdm name="or_ln152_2"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
.split7.i.i_ifconv:47 %output_l1_local_1_load_1 = load i10 %output_l1_local_1_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_local_1_load_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split7.i.i_ifconv:48 %psum_11 = select i1 %or_ln152_2, i32, i32 %output_l1_local_1_load_1

]]></Node>
<StgValue><ssdm name="psum_11"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
<literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
.split7.i.i_ifconv:50 %output_l1_local_0_load_1 = load i10 %output_l1_local_0_addr_1

]]></Node>
<StgValue><ssdm name="output_l1_local_0_load_1"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split7.i.i_ifconv:51 %psum_15 = select i1 %icmp_ln365, i32, i32 %output_l1_local_0_load_1

]]></Node>
<StgValue><ssdm name="psum_15"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split7.i.i_ifconv:72 %add_ln187 = add i33, i33 %zext_ln128

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split7.i.i_ifconv:73 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln187, i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7.i.i_ifconv:74 %xor_ln187 = xor i1 %tmp_8, i1

]]></Node>
<StgValue><ssdm name="xor_ln187"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:75 %add_ln188 = add i32, i32 %i

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:76 %icmp_ln188 = icmp_ult  i32 %add_ln188, i32 %mul_ln286

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7.i.i_ifconv:77 %and_ln188 = and i1 %icmp_ln188, i1 %xor_ln187

]]></Node>
<StgValue><ssdm name="and_ln188"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7.i.i_ifconv:80 %store_ln188 = store i8 %select_ln142_1, i8 %empty_37, i8 %p_load156, i8 %p_load157

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split7.i.i_ifconv:82 %br_ln188 = br i1 %and_ln188, void %.split5.1.i.i, void %bb125.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split5.1.i.i:0 %add_ln187_1 = add i33 %zext_ln128, i33

]]></Node>
<StgValue><ssdm name="add_ln187_1"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split5.1.i.i:1 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln187_1, i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5.1.i.i:2 %xor_ln187_1 = xor i1 %tmp_9, i1

]]></Node>
<StgValue><ssdm name="xor_ln187_1"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5.1.i.i:3 %add_ln188_1 = add i32 %i, i32

]]></Node>
<StgValue><ssdm name="add_ln188_1"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5.1.i.i:4 %icmp_ln188_1 = icmp_ult  i32 %add_ln188_1, i32 %mul_ln286

]]></Node>
<StgValue><ssdm name="icmp_ln188_1"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5.1.i.i:5 %and_ln188_1 = and i1 %icmp_ln188_1, i1 %xor_ln187_1

]]></Node>
<StgValue><ssdm name="and_ln188_1"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split5.1.i.i:6 %br_ln188 = br i1 %and_ln188_1, void %.split5.2.i.i, void %bb125.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split5.2.i.i:0 %add_ln187_2 = add i33 %zext_ln128, i33

]]></Node>
<StgValue><ssdm name="add_ln187_2"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split5.2.i.i:1 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln187_2, i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5.2.i.i:2 %xor_ln187_2 = xor i1 %tmp_10, i1

]]></Node>
<StgValue><ssdm name="xor_ln187_2"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5.2.i.i:3 %add_ln188_2 = add i32 %i, i32

]]></Node>
<StgValue><ssdm name="add_ln188_2"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5.2.i.i:4 %icmp_ln188_2 = icmp_ult  i32 %add_ln188_2, i32 %mul_ln286

]]></Node>
<StgValue><ssdm name="icmp_ln188_2"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5.2.i.i:5 %and_ln188_2 = and i1 %icmp_ln188_2, i1 %xor_ln187_2

]]></Node>
<StgValue><ssdm name="and_ln188_2"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split5.2.i.i:6 %br_ln188 = br i1 %and_ln188_2, void %.split5.3.i.i, void %bb125.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5.3.i.i:1 %and_ln188_3 = and i1 %icmp_ln188_3, i1 %xor_ln142

]]></Node>
<StgValue><ssdm name="and_ln188_3"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split5.3.i.i:2 %br_ln188 = br i1 %and_ln188_3, void %.split5._crit_edge.3.i.i, void %bb125.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="8">
<![CDATA[
.split5._crit_edge.3.i.i:0 %sext_ln180_4 = sext i8 %p_load166

]]></Node>
<StgValue><ssdm name="sext_ln180_4"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="8">
<![CDATA[
.split5._crit_edge.3.i.i:3 %sext_ln180_7 = sext i8 %p_load162

]]></Node>
<StgValue><ssdm name="sext_ln180_7"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
.split5._crit_edge.3.i.i:6 %sext_ln180_10 = sext i8 %p_load156

]]></Node>
<StgValue><ssdm name="sext_ln180_10"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="8">
<![CDATA[
.split5._crit_edge.3.i.i:9 %sext_ln180_13 = sext i8 %select_ln142_1

]]></Node>
<StgValue><ssdm name="sext_ln180_13"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:12 %mul_ln181_4 = mul i16 %sext_ln180_4, i16 %weight_regfile314_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_4"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:14 %mul_ln181_5 = mul i16 %sext_ln180_5, i16 %weight_regfile313_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_5"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:16 %mul_ln181_6 = mul i16 %sext_ln180_6, i16 %weight_regfile312_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_6"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:17 %sext_ln181_7 = sext i16 %mul_ln181_6

]]></Node>
<StgValue><ssdm name="sext_ln181_7"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:18 %mul_ln181_7 = mul i16 %sext_ln180_7, i16 %weight_regfile210_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_7"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:20 %mul_ln181_8 = mul i16 %sext_ln180_8, i16 %weight_regfile29_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_8"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:22 %mul_ln181_9 = mul i16 %sext_ln180_9, i16 %weight_regfile28_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_9"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:23 %sext_ln181_10 = sext i16 %mul_ln181_9

]]></Node>
<StgValue><ssdm name="sext_ln181_10"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:24 %mul_ln181_10 = mul i16 %sext_ln180_10, i16 %weight_regfile16_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_10"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:26 %mul_ln181_11 = mul i16 %sext_ln180_11, i16 %weight_regfile15_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_11"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:28 %mul_ln181_12 = mul i16 %sext_ln180_12, i16 %weight_regfile14_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_12"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:29 %sext_ln181_13 = sext i16 %mul_ln181_12

]]></Node>
<StgValue><ssdm name="sext_ln181_13"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:30 %mul_ln181_13 = mul i16 %sext_ln180_13, i16 %weight_regfile2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_13"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:32 %mul_ln181_14 = mul i16 %sext_ln180_14, i16 %weight_regfile1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_14"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:34 %mul_ln181_15 = mul i16 %sext_ln181_4, i16 %weight_regfile_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_15"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:35 %sext_ln180_15 = sext i16 %mul_ln181_15

]]></Node>
<StgValue><ssdm name="sext_ln180_15"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:38 %add_ln180_2 = add i32 %psum_3, i32 %sext_ln181_7

]]></Node>
<StgValue><ssdm name="add_ln180_2"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:41 %add_ln180_5 = add i32 %psum_7, i32 %sext_ln181_10

]]></Node>
<StgValue><ssdm name="add_ln180_5"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:44 %add_ln180_8 = add i32 %psum_11, i32 %sext_ln181_13

]]></Node>
<StgValue><ssdm name="add_ln180_8"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:47 %add_ln180_11 = add i32 %psum_15, i32 %sext_ln180_15

]]></Node>
<StgValue><ssdm name="add_ln180_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %psum_14 = phi i32 %add_ln180_11, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="psum_14"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %psum_13 = phi i32 %add_ln180_10, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="psum_13"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %psum_12 = phi i32 %add_ln180_9, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="psum_12"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %psum_10 = phi i32 %add_ln180_8, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="psum_10"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %psum_9 = phi i32 %add_ln180_7, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="psum_9"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %psum_8 = phi i32 %add_ln180_6, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="psum_8"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7 %psum_6 = phi i32 %add_ln180_5, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="psum_6"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8 %psum_5 = phi i32 %add_ln180_4, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="psum_5"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9 %psum_4 = phi i32 %add_ln180_3, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="psum_4"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:10 %psum_2 = phi i32 %add_ln180_2, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="psum_2"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:11 %psum_1 = phi i32 %add_ln180_1, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="psum_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:12 %psum = phi i32 %add_ln180, void %.split5._crit_edge.3.i.i, i32, void %.lr.ph26.i.i

]]></Node>
<StgValue><ssdm name="psum"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
:13 %p_load167 = load i8 %empty_28

]]></Node>
<StgValue><ssdm name="p_load167"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
:17 %p_load163 = load i8 %empty_32

]]></Node>
<StgValue><ssdm name="p_load163"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
:21 %p_load159 = load i8 %empty_36

]]></Node>
<StgValue><ssdm name="p_load159"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:30 %store_ln128 = store i8 %p_load159, i8 %empty_32, i8 %p_load163

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:34 %store_ln128 = store i8 %p_load163, i8 %empty_28, i8 %p_load167

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
.split7.i.i_ifconv:0 %p_load158 = load i8 %empty_36

]]></Node>
<StgValue><ssdm name="p_load158"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="9">
<![CDATA[
.split7.i.i_ifconv:31 %data_l1buf_321_load = load i9 %data_l1buf_321_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_321_load"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split7.i.i_ifconv:32 %select_ln142_2 = select i1 %tmp_4, i8, i8 %data_l1buf_321_load

]]></Node>
<StgValue><ssdm name="select_ln142_2"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="8">
<![CDATA[
.split7.i.i_ifconv:52 %sext_ln181 = sext i8 %p_load167

]]></Node>
<StgValue><ssdm name="sext_ln181"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split7.i.i_ifconv:53 %mul_ln181 = mul i16 %weight_regfile315_load_cast_i_i, i16 %sext_ln181

]]></Node>
<StgValue><ssdm name="mul_ln181"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="8">
<![CDATA[
.split7.i.i_ifconv:57 %sext_ln181_1 = sext i8 %p_load163

]]></Node>
<StgValue><ssdm name="sext_ln181_1"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split7.i.i_ifconv:58 %mul_ln181_1 = mul i16 %weight_regfile211_load_cast_i_i, i16 %sext_ln181_1

]]></Node>
<StgValue><ssdm name="mul_ln181_1"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="8">
<![CDATA[
.split7.i.i_ifconv:62 %sext_ln181_2 = sext i8 %p_load158

]]></Node>
<StgValue><ssdm name="sext_ln181_2"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split7.i.i_ifconv:63 %mul_ln181_2 = mul i16 %weight_regfile17_load_cast_i_i, i16 %sext_ln181_2

]]></Node>
<StgValue><ssdm name="mul_ln181_2"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="8">
<![CDATA[
.split7.i.i_ifconv:67 %sext_ln181_3 = sext i8 %select_ln142_2

]]></Node>
<StgValue><ssdm name="sext_ln181_3"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split7.i.i_ifconv:68 %mul_ln181_3 = mul i16 %weight_regfile3_load_cast_i_i, i16 %sext_ln181_3

]]></Node>
<StgValue><ssdm name="mul_ln181_3"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7.i.i_ifconv:81 %store_ln188 = store i8 %select_ln142_2, i8 %empty_36, i8 %p_load158, i8 %p_load159

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:12 %mul_ln181_4 = mul i16 %sext_ln180_4, i16 %weight_regfile314_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_4"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:14 %mul_ln181_5 = mul i16 %sext_ln180_5, i16 %weight_regfile313_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_5"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:15 %sext_ln181_6 = sext i16 %mul_ln181_5

]]></Node>
<StgValue><ssdm name="sext_ln181_6"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:18 %mul_ln181_7 = mul i16 %sext_ln180_7, i16 %weight_regfile210_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_7"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:20 %mul_ln181_8 = mul i16 %sext_ln180_8, i16 %weight_regfile29_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_8"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:21 %sext_ln181_9 = sext i16 %mul_ln181_8

]]></Node>
<StgValue><ssdm name="sext_ln181_9"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:24 %mul_ln181_10 = mul i16 %sext_ln180_10, i16 %weight_regfile16_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_10"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:26 %mul_ln181_11 = mul i16 %sext_ln180_11, i16 %weight_regfile15_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_11"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:27 %sext_ln181_12 = sext i16 %mul_ln181_11

]]></Node>
<StgValue><ssdm name="sext_ln181_12"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:30 %mul_ln181_13 = mul i16 %sext_ln180_13, i16 %weight_regfile2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_13"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:32 %mul_ln181_14 = mul i16 %sext_ln180_14, i16 %weight_regfile1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_14"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:33 %sext_ln181_15 = sext i16 %mul_ln181_14

]]></Node>
<StgValue><ssdm name="sext_ln181_15"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:37 %add_ln180_1 = add i32 %psum_2, i32 %sext_ln181_6

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:38 %add_ln180_2 = add i32 %psum_3, i32 %sext_ln181_7

]]></Node>
<StgValue><ssdm name="add_ln180_2"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:40 %add_ln180_4 = add i32 %psum_6, i32 %sext_ln181_9

]]></Node>
<StgValue><ssdm name="add_ln180_4"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:41 %add_ln180_5 = add i32 %psum_7, i32 %sext_ln181_10

]]></Node>
<StgValue><ssdm name="add_ln180_5"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:43 %add_ln180_7 = add i32 %psum_10, i32 %sext_ln181_12

]]></Node>
<StgValue><ssdm name="add_ln180_7"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:44 %add_ln180_8 = add i32 %psum_11, i32 %sext_ln181_13

]]></Node>
<StgValue><ssdm name="add_ln180_8"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:46 %add_ln180_10 = add i32 %psum_14, i32 %sext_ln181_15

]]></Node>
<StgValue><ssdm name="add_ln180_10"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:47 %add_ln180_11 = add i32 %psum_15, i32 %sext_ln180_15

]]></Node>
<StgValue><ssdm name="add_ln180_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="280" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split7.i.i_ifconv:53 %mul_ln181 = mul i16 %weight_regfile315_load_cast_i_i, i16 %sext_ln181

]]></Node>
<StgValue><ssdm name="mul_ln181"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split7.i.i_ifconv:58 %mul_ln181_1 = mul i16 %weight_regfile211_load_cast_i_i, i16 %sext_ln181_1

]]></Node>
<StgValue><ssdm name="mul_ln181_1"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split7.i.i_ifconv:63 %mul_ln181_2 = mul i16 %weight_regfile17_load_cast_i_i, i16 %sext_ln181_2

]]></Node>
<StgValue><ssdm name="mul_ln181_2"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split7.i.i_ifconv:68 %mul_ln181_3 = mul i16 %weight_regfile3_load_cast_i_i, i16 %sext_ln181_3

]]></Node>
<StgValue><ssdm name="mul_ln181_3"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:12 %mul_ln181_4 = mul i16 %sext_ln180_4, i16 %weight_regfile314_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_4"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:13 %sext_ln181_5 = sext i16 %mul_ln181_4

]]></Node>
<StgValue><ssdm name="sext_ln181_5"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:18 %mul_ln181_7 = mul i16 %sext_ln180_7, i16 %weight_regfile210_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_7"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:19 %sext_ln181_8 = sext i16 %mul_ln181_7

]]></Node>
<StgValue><ssdm name="sext_ln181_8"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:24 %mul_ln181_10 = mul i16 %sext_ln180_10, i16 %weight_regfile16_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_10"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:25 %sext_ln181_11 = sext i16 %mul_ln181_10

]]></Node>
<StgValue><ssdm name="sext_ln181_11"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:30 %mul_ln181_13 = mul i16 %sext_ln180_13, i16 %weight_regfile2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln181_13"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="16">
<![CDATA[
.split5._crit_edge.3.i.i:31 %sext_ln181_14 = sext i16 %mul_ln181_13

]]></Node>
<StgValue><ssdm name="sext_ln181_14"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:36 %add_ln180 = add i32 %psum_1, i32 %sext_ln181_5

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:37 %add_ln180_1 = add i32 %psum_2, i32 %sext_ln181_6

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:39 %add_ln180_3 = add i32 %psum_5, i32 %sext_ln181_8

]]></Node>
<StgValue><ssdm name="add_ln180_3"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:40 %add_ln180_4 = add i32 %psum_6, i32 %sext_ln181_9

]]></Node>
<StgValue><ssdm name="add_ln180_4"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:42 %add_ln180_6 = add i32 %psum_9, i32 %sext_ln181_11

]]></Node>
<StgValue><ssdm name="add_ln180_6"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:43 %add_ln180_7 = add i32 %psum_10, i32 %sext_ln181_12

]]></Node>
<StgValue><ssdm name="add_ln180_7"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:45 %add_ln180_9 = add i32 %psum_13, i32 %sext_ln181_14

]]></Node>
<StgValue><ssdm name="add_ln180_9"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:46 %add_ln180_10 = add i32 %psum_14, i32 %sext_ln181_15

]]></Node>
<StgValue><ssdm name="add_ln180_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="300" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split7.i.i_ifconv:53 %mul_ln181 = mul i16 %weight_regfile315_load_cast_i_i, i16 %sext_ln181

]]></Node>
<StgValue><ssdm name="mul_ln181"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="16">
<![CDATA[
.split7.i.i_ifconv:54 %sext_ln180 = sext i16 %mul_ln181

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:55 %output_reg_3_3_1 = add i32 %psum, i32 %sext_ln180

]]></Node>
<StgValue><ssdm name="output_reg_3_3_1"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split7.i.i_ifconv:58 %mul_ln181_1 = mul i16 %weight_regfile211_load_cast_i_i, i16 %sext_ln181_1

]]></Node>
<StgValue><ssdm name="mul_ln181_1"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="16">
<![CDATA[
.split7.i.i_ifconv:59 %sext_ln180_1 = sext i16 %mul_ln181_1

]]></Node>
<StgValue><ssdm name="sext_ln180_1"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:60 %output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln180_1

]]></Node>
<StgValue><ssdm name="output_reg_2_3_1"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split7.i.i_ifconv:63 %mul_ln181_2 = mul i16 %weight_regfile17_load_cast_i_i, i16 %sext_ln181_2

]]></Node>
<StgValue><ssdm name="mul_ln181_2"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="16">
<![CDATA[
.split7.i.i_ifconv:64 %sext_ln180_2 = sext i16 %mul_ln181_2

]]></Node>
<StgValue><ssdm name="sext_ln180_2"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:65 %output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln180_2

]]></Node>
<StgValue><ssdm name="output_reg_1_3_1"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split7.i.i_ifconv:68 %mul_ln181_3 = mul i16 %weight_regfile3_load_cast_i_i, i16 %sext_ln181_3

]]></Node>
<StgValue><ssdm name="mul_ln181_3"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="16">
<![CDATA[
.split7.i.i_ifconv:69 %sext_ln180_3 = sext i16 %mul_ln181_3

]]></Node>
<StgValue><ssdm name="sext_ln180_3"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:70 %output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln180_3

]]></Node>
<StgValue><ssdm name="output_reg_0_3_1"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:36 %add_ln180 = add i32 %psum_1, i32 %sext_ln181_5

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:39 %add_ln180_3 = add i32 %psum_5, i32 %sext_ln181_8

]]></Node>
<StgValue><ssdm name="add_ln180_3"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:42 %add_ln180_6 = add i32 %psum_9, i32 %sext_ln181_11

]]></Node>
<StgValue><ssdm name="add_ln180_6"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5._crit_edge.3.i.i:45 %add_ln180_9 = add i32 %psum_13, i32 %sext_ln181_14

]]></Node>
<StgValue><ssdm name="add_ln180_9"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
.split5._crit_edge.3.i.i:48 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split7.i.i_ifconv:5 %specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln128"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split7.i.i_ifconv:6 %speclooptripcount_ln128 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln128"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7.i.i_ifconv:7 %specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:55 %output_reg_3_3_1 = add i32 %psum, i32 %sext_ln180

]]></Node>
<StgValue><ssdm name="output_reg_3_3_1"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:56 %store_ln179 = store i32 %output_reg_3_3_1, i32 %output_reg_3_3

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:60 %output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln180_1

]]></Node>
<StgValue><ssdm name="output_reg_2_3_1"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:61 %store_ln179 = store i32 %output_reg_2_3_1, i32 %output_reg_2_3

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:65 %output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln180_2

]]></Node>
<StgValue><ssdm name="output_reg_1_3_1"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:66 %store_ln179 = store i32 %output_reg_1_3_1, i32 %output_reg_1_3

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:70 %output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln180_3

]]></Node>
<StgValue><ssdm name="output_reg_0_3_1"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7.i.i_ifconv:71 %store_ln179 = store i32 %output_reg_0_3_1, i32 %output_reg_0_3

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="32">
<![CDATA[
bb125.0.i.i:0 %zext_ln193 = zext i32 %add_ln188

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb125.0.i.i:1 %output_l1_local_3_addr_2 = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln193

]]></Node>
<StgValue><ssdm name="output_l1_local_3_addr_2"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb125.0.i.i:2 %store_ln193 = store i32 %output_reg_3_3_1, i10 %output_l1_local_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
bb125.0.i.i:3 %br_ln196 = br void %.split5.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="32">
<![CDATA[
bb125.1.i.i:0 %zext_ln193_1 = zext i32 %add_ln188_1

]]></Node>
<StgValue><ssdm name="zext_ln193_1"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb125.1.i.i:1 %output_l1_local_2_addr_2 = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln193_1

]]></Node>
<StgValue><ssdm name="output_l1_local_2_addr_2"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb125.1.i.i:2 %store_ln193 = store i32 %output_reg_2_3_1, i10 %output_l1_local_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
bb125.1.i.i:3 %br_ln196 = br void %.split5.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="32">
<![CDATA[
bb125.2.i.i:0 %zext_ln193_2 = zext i32 %add_ln188_2

]]></Node>
<StgValue><ssdm name="zext_ln193_2"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb125.2.i.i:1 %output_l1_local_1_addr_2 = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln193_2

]]></Node>
<StgValue><ssdm name="output_l1_local_1_addr_2"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb125.2.i.i:2 %store_ln193 = store i32 %output_reg_1_3_1, i10 %output_l1_local_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
bb125.2.i.i:3 %br_ln196 = br void %.split5.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb125.3.i.i:0 %output_l1_local_0_addr_2 = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln143_3

]]></Node>
<StgValue><ssdm name="output_l1_local_0_addr_2"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb125.3.i.i:1 %store_ln193 = store i32 %output_reg_0_3_1, i10 %output_l1_local_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln188_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
bb125.3.i.i:2 %br_ln196 = br void %.split5._crit_edge.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27.loopexit.i.i:0 %store_ln178 = store i32 %psum, i32 %output_reg_3_2

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27.loopexit.i.i:1 %store_ln178 = store i32 %psum_1, i32 %output_reg_3_1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27.loopexit.i.i:2 %store_ln178 = store i32 %psum_2, i32 %output_reg_3_0

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27.loopexit.i.i:3 %store_ln178 = store i32 %psum_4, i32 %output_reg_2_2

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27.loopexit.i.i:4 %store_ln178 = store i32 %psum_5, i32 %output_reg_2_1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27.loopexit.i.i:5 %store_ln178 = store i32 %psum_6, i32 %output_reg_2_0

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27.loopexit.i.i:6 %store_ln178 = store i32 %psum_8, i32 %output_reg_1_2

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27.loopexit.i.i:7 %store_ln178 = store i32 %psum_9, i32 %output_reg_1_1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27.loopexit.i.i:8 %store_ln178 = store i32 %psum_10, i32 %output_reg_1_0

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27.loopexit.i.i:9 %store_ln178 = store i32 %psum_12, i32 %output_reg_0_2

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27.loopexit.i.i:10 %store_ln178 = store i32 %psum_13, i32 %output_reg_0_1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge27.loopexit.i.i:11 %store_ln178 = store i32 %psum_14, i32 %output_reg_0_0

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge27.loopexit.i.i:12 %br_ln0 = br void %._crit_edge27.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge27.i.i:0 %br_ln200 = br void %bb.i.i

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb.i.i:0 %wh = phi i32, void %._crit_edge27.i.i, i32 %add_ln200, void %bb.split.i.i

]]></Node>
<StgValue><ssdm name="wh"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb.i.i:2 %icmp_ln200 = icmp_eq  i32 %wh, i32 %mul_ln286

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb.i.i:3 %add_ln200 = add i32 %wh, i32

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb.i.i:4 %br_ln200 = br i1 %icmp_ln200, void %bb.split.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="32">
<![CDATA[
bb.split.i.i:0 %wh_cast_i_i = zext i32 %wh

]]></Node>
<StgValue><ssdm name="wh_cast_i_i"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.split.i.i:3 %output_l1_local_0_addr = getelementptr i32 %output_l1_local_0, i64, i64 %wh_cast_i_i

]]></Node>
<StgValue><ssdm name="output_l1_local_0_addr"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="10">
<![CDATA[
bb.split.i.i:4 %output_l1_local_0_load = load i10 %output_l1_local_0_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_0_load"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.split.i.i:7 %output_l1_local_1_addr = getelementptr i32 %output_l1_local_1, i64, i64 %wh_cast_i_i

]]></Node>
<StgValue><ssdm name="output_l1_local_1_addr"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="10">
<![CDATA[
bb.split.i.i:8 %output_l1_local_1_load = load i10 %output_l1_local_1_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_1_load"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.split.i.i:11 %output_l1_local_2_addr = getelementptr i32 %output_l1_local_2, i64, i64 %wh_cast_i_i

]]></Node>
<StgValue><ssdm name="output_l1_local_2_addr"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="10">
<![CDATA[
bb.split.i.i:12 %output_l1_local_2_load = load i10 %output_l1_local_2_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_2_load"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.split.i.i:15 %output_l1_local_3_addr = getelementptr i32 %output_l1_local_3, i64, i64 %wh_cast_i_i

]]></Node>
<StgValue><ssdm name="output_l1_local_3_addr"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="10">
<![CDATA[
bb.split.i.i:16 %output_l1_local_3_load = load i10 %output_l1_local_3_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_3_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb.split.i.i:1 %speclooptripcount_ln200 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln200"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb.split.i.i:2 %specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln200"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="10">
<![CDATA[
bb.split.i.i:4 %output_l1_local_0_load = load i10 %output_l1_local_0_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_0_load"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.split.i.i:5 %output_l1_pass_0_addr = getelementptr i32 %output_l1_pass_0, i64, i64 %wh_cast_i_i

]]></Node>
<StgValue><ssdm name="output_l1_pass_0_addr"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb.split.i.i:6 %store_ln204 = store i32 %output_l1_local_0_load, i10 %output_l1_pass_0_addr

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="10">
<![CDATA[
bb.split.i.i:8 %output_l1_local_1_load = load i10 %output_l1_local_1_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_1_load"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.split.i.i:9 %output_l1_pass_1_addr = getelementptr i32 %output_l1_pass_1, i64, i64 %wh_cast_i_i

]]></Node>
<StgValue><ssdm name="output_l1_pass_1_addr"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb.split.i.i:10 %store_ln204 = store i32 %output_l1_local_1_load, i10 %output_l1_pass_1_addr

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="10">
<![CDATA[
bb.split.i.i:12 %output_l1_local_2_load = load i10 %output_l1_local_2_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_2_load"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.split.i.i:13 %output_l1_pass_2_addr = getelementptr i32 %output_l1_pass_2, i64, i64 %wh_cast_i_i

]]></Node>
<StgValue><ssdm name="output_l1_pass_2_addr"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb.split.i.i:14 %store_ln204 = store i32 %output_l1_local_2_load, i10 %output_l1_pass_2_addr

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="10">
<![CDATA[
bb.split.i.i:16 %output_l1_local_3_load = load i10 %output_l1_local_3_addr

]]></Node>
<StgValue><ssdm name="output_l1_local_3_load"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.split.i.i:17 %output_l1_pass_3_addr = getelementptr i32 %output_l1_pass_3, i64, i64 %wh_cast_i_i

]]></Node>
<StgValue><ssdm name="output_l1_pass_3_addr"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb.split.i.i:18 %store_ln204 = store i32 %output_l1_local_3_load, i10 %output_l1_pass_3_addr

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
bb.split.i.i:19 %br_ln0 = br void %bb.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0">
<![CDATA[
.exit:0 %ret_ln365 = ret

]]></Node>
<StgValue><ssdm name="ret_ln365"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
