/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set LED__0__MASK, 0x04
.set LED__0__PC, CYREG_PRT6_PC2
.set LED__0__PORT, 6
.set LED__0__SHIFT, 2
.set LED__1__INTTYPE, CYREG_PICU6_INTTYPE3
.set LED__1__MASK, 0x08
.set LED__1__PC, CYREG_PRT6_PC3
.set LED__1__PORT, 6
.set LED__1__SHIFT, 3
.set LED__AG, CYREG_PRT6_AG
.set LED__AMUX, CYREG_PRT6_AMUX
.set LED__BIE, CYREG_PRT6_BIE
.set LED__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED__BYP, CYREG_PRT6_BYP
.set LED__CTL, CYREG_PRT6_CTL
.set LED__DM0, CYREG_PRT6_DM0
.set LED__DM1, CYREG_PRT6_DM1
.set LED__DM2, CYREG_PRT6_DM2
.set LED__DR, CYREG_PRT6_DR
.set LED__INP_DIS, CYREG_PRT6_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set LED__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT6_LCD_EN
.set LED__MASK, 0x0C
.set LED__PORT, 6
.set LED__PRT, CYREG_PRT6_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED__PS, CYREG_PRT6_PS
.set LED__SHIFT, 2
.set LED__SLW, CYREG_PRT6_SLW
.set LED_Status_Sync_ctrl_reg__0__MASK, 0x01
.set LED_Status_Sync_ctrl_reg__0__POS, 0
.set LED_Status_Sync_ctrl_reg__1__MASK, 0x02
.set LED_Status_Sync_ctrl_reg__1__POS, 1
.set LED_Status_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set LED_Status_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set LED_Status_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set LED_Status_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set LED_Status_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set LED_Status_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set LED_Status_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set LED_Status_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set LED_Status_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set LED_Status_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set LED_Status_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set LED_Status_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set LED_Status_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set LED_Status_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set LED_Status_Sync_ctrl_reg__MASK, 0x03
.set LED_Status_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set LED_Status_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set LED_Status_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* PB_2 */
.set PB_2__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set PB_2__0__MASK, 0x02
.set PB_2__0__PC, CYREG_PRT6_PC1
.set PB_2__0__PORT, 6
.set PB_2__0__SHIFT, 1
.set PB_2__AG, CYREG_PRT6_AG
.set PB_2__AMUX, CYREG_PRT6_AMUX
.set PB_2__BIE, CYREG_PRT6_BIE
.set PB_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PB_2__BYP, CYREG_PRT6_BYP
.set PB_2__CTL, CYREG_PRT6_CTL
.set PB_2__DM0, CYREG_PRT6_DM0
.set PB_2__DM1, CYREG_PRT6_DM1
.set PB_2__DM2, CYREG_PRT6_DM2
.set PB_2__DR, CYREG_PRT6_DR
.set PB_2__INP_DIS, CYREG_PRT6_INP_DIS
.set PB_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PB_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PB_2__LCD_EN, CYREG_PRT6_LCD_EN
.set PB_2__MASK, 0x02
.set PB_2__PORT, 6
.set PB_2__PRT, CYREG_PRT6_PRT
.set PB_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PB_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PB_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PB_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PB_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PB_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PB_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PB_2__PS, CYREG_PRT6_PS
.set PB_2__SHIFT, 1
.set PB_2__SLW, CYREG_PRT6_SLW

/* PB_3 */
.set PB_3__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set PB_3__0__MASK, 0x20
.set PB_3__0__PC, CYREG_IO_PC_PRT15_PC5
.set PB_3__0__PORT, 15
.set PB_3__0__SHIFT, 5
.set PB_3__AG, CYREG_PRT15_AG
.set PB_3__AMUX, CYREG_PRT15_AMUX
.set PB_3__BIE, CYREG_PRT15_BIE
.set PB_3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PB_3__BYP, CYREG_PRT15_BYP
.set PB_3__CTL, CYREG_PRT15_CTL
.set PB_3__DM0, CYREG_PRT15_DM0
.set PB_3__DM1, CYREG_PRT15_DM1
.set PB_3__DM2, CYREG_PRT15_DM2
.set PB_3__DR, CYREG_PRT15_DR
.set PB_3__INP_DIS, CYREG_PRT15_INP_DIS
.set PB_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PB_3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PB_3__LCD_EN, CYREG_PRT15_LCD_EN
.set PB_3__MASK, 0x20
.set PB_3__PORT, 15
.set PB_3__PRT, CYREG_PRT15_PRT
.set PB_3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PB_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PB_3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PB_3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PB_3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PB_3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PB_3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PB_3__PS, CYREG_PRT15_PS
.set PB_3__SHIFT, 5
.set PB_3__SLW, CYREG_PRT15_SLW

/* LCD_Disp */
.set LCD_Disp_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Disp_LCDPort__0__MASK, 0x01
.set LCD_Disp_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Disp_LCDPort__0__PORT, 2
.set LCD_Disp_LCDPort__0__SHIFT, 0
.set LCD_Disp_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Disp_LCDPort__1__MASK, 0x02
.set LCD_Disp_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Disp_LCDPort__1__PORT, 2
.set LCD_Disp_LCDPort__1__SHIFT, 1
.set LCD_Disp_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Disp_LCDPort__2__MASK, 0x04
.set LCD_Disp_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Disp_LCDPort__2__PORT, 2
.set LCD_Disp_LCDPort__2__SHIFT, 2
.set LCD_Disp_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_Disp_LCDPort__3__MASK, 0x08
.set LCD_Disp_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Disp_LCDPort__3__PORT, 2
.set LCD_Disp_LCDPort__3__SHIFT, 3
.set LCD_Disp_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Disp_LCDPort__4__MASK, 0x10
.set LCD_Disp_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Disp_LCDPort__4__PORT, 2
.set LCD_Disp_LCDPort__4__SHIFT, 4
.set LCD_Disp_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Disp_LCDPort__5__MASK, 0x20
.set LCD_Disp_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Disp_LCDPort__5__PORT, 2
.set LCD_Disp_LCDPort__5__SHIFT, 5
.set LCD_Disp_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_Disp_LCDPort__6__MASK, 0x40
.set LCD_Disp_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Disp_LCDPort__6__PORT, 2
.set LCD_Disp_LCDPort__6__SHIFT, 6
.set LCD_Disp_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Disp_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Disp_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Disp_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Disp_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Disp_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Disp_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Disp_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Disp_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Disp_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Disp_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Disp_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Disp_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Disp_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Disp_LCDPort__MASK, 0x7F
.set LCD_Disp_LCDPort__PORT, 2
.set LCD_Disp_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Disp_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Disp_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Disp_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Disp_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Disp_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Disp_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Disp_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Disp_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Disp_LCDPort__SHIFT, 0
.set LCD_Disp_LCDPort__SLW, CYREG_PRT2_SLW

/* ProbeUART */
.set ProbeUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set ProbeUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set ProbeUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set ProbeUART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set ProbeUART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set ProbeUART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set ProbeUART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set ProbeUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set ProbeUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set ProbeUART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set ProbeUART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB01_CTL
.set ProbeUART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set ProbeUART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB01_CTL
.set ProbeUART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set ProbeUART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set ProbeUART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set ProbeUART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB01_MSK
.set ProbeUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set ProbeUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set ProbeUART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB01_MSK
.set ProbeUART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set ProbeUART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set ProbeUART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set ProbeUART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set ProbeUART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set ProbeUART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB01_ST
.set ProbeUART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set ProbeUART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set ProbeUART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set ProbeUART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set ProbeUART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set ProbeUART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set ProbeUART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set ProbeUART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set ProbeUART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB01_A0
.set ProbeUART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB01_A1
.set ProbeUART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set ProbeUART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB01_D0
.set ProbeUART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB01_D1
.set ProbeUART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set ProbeUART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set ProbeUART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB01_F0
.set ProbeUART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB01_F1
.set ProbeUART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set ProbeUART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set ProbeUART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ProbeUART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set ProbeUART_BUART_sRX_RxSts__3__MASK, 0x08
.set ProbeUART_BUART_sRX_RxSts__3__POS, 3
.set ProbeUART_BUART_sRX_RxSts__4__MASK, 0x10
.set ProbeUART_BUART_sRX_RxSts__4__POS, 4
.set ProbeUART_BUART_sRX_RxSts__5__MASK, 0x20
.set ProbeUART_BUART_sRX_RxSts__5__POS, 5
.set ProbeUART_BUART_sRX_RxSts__MASK, 0x38
.set ProbeUART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set ProbeUART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ProbeUART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB03_ST
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB05_A0
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB05_A1
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB05_D0
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB05_D1
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB05_F0
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB05_F1
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set ProbeUART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set ProbeUART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set ProbeUART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set ProbeUART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set ProbeUART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ProbeUART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set ProbeUART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set ProbeUART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set ProbeUART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set ProbeUART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set ProbeUART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set ProbeUART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set ProbeUART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set ProbeUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ProbeUART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set ProbeUART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set ProbeUART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set ProbeUART_BUART_sTX_TxSts__0__MASK, 0x01
.set ProbeUART_BUART_sTX_TxSts__0__POS, 0
.set ProbeUART_BUART_sTX_TxSts__1__MASK, 0x02
.set ProbeUART_BUART_sTX_TxSts__1__POS, 1
.set ProbeUART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ProbeUART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set ProbeUART_BUART_sTX_TxSts__2__MASK, 0x04
.set ProbeUART_BUART_sTX_TxSts__2__POS, 2
.set ProbeUART_BUART_sTX_TxSts__3__MASK, 0x08
.set ProbeUART_BUART_sTX_TxSts__3__POS, 3
.set ProbeUART_BUART_sTX_TxSts__MASK, 0x0F
.set ProbeUART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set ProbeUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ProbeUART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB02_ST
.set ProbeUART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ProbeUART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ProbeUART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ProbeUART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ProbeUART_IntClock__INDEX, 0x00
.set ProbeUART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ProbeUART_IntClock__PM_ACT_MSK, 0x01
.set ProbeUART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ProbeUART_IntClock__PM_STBY_MSK, 0x01
.set ProbeUART_Rx__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set ProbeUART_Rx__0__MASK, 0x20
.set ProbeUART_Rx__0__PC, CYREG_PRT0_PC5
.set ProbeUART_Rx__0__PORT, 0
.set ProbeUART_Rx__0__SHIFT, 5
.set ProbeUART_Rx__AG, CYREG_PRT0_AG
.set ProbeUART_Rx__AMUX, CYREG_PRT0_AMUX
.set ProbeUART_Rx__BIE, CYREG_PRT0_BIE
.set ProbeUART_Rx__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ProbeUART_Rx__BYP, CYREG_PRT0_BYP
.set ProbeUART_Rx__CTL, CYREG_PRT0_CTL
.set ProbeUART_Rx__DM0, CYREG_PRT0_DM0
.set ProbeUART_Rx__DM1, CYREG_PRT0_DM1
.set ProbeUART_Rx__DM2, CYREG_PRT0_DM2
.set ProbeUART_Rx__DR, CYREG_PRT0_DR
.set ProbeUART_Rx__INP_DIS, CYREG_PRT0_INP_DIS
.set ProbeUART_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ProbeUART_Rx__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ProbeUART_Rx__LCD_EN, CYREG_PRT0_LCD_EN
.set ProbeUART_Rx__MASK, 0x20
.set ProbeUART_Rx__PORT, 0
.set ProbeUART_Rx__PRT, CYREG_PRT0_PRT
.set ProbeUART_Rx__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ProbeUART_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ProbeUART_Rx__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ProbeUART_Rx__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ProbeUART_Rx__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ProbeUART_Rx__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ProbeUART_Rx__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ProbeUART_Rx__PS, CYREG_PRT0_PS
.set ProbeUART_Rx__SHIFT, 5
.set ProbeUART_Rx__SLW, CYREG_PRT0_SLW
.set ProbeUART_RxISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ProbeUART_RxISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ProbeUART_RxISR__INTC_MASK, 0x01
.set ProbeUART_RxISR__INTC_NUMBER, 0
.set ProbeUART_RxISR__INTC_PRIOR_NUM, 7
.set ProbeUART_RxISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ProbeUART_RxISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ProbeUART_RxISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ProbeUART_Tx__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ProbeUART_Tx__0__MASK, 0x10
.set ProbeUART_Tx__0__PC, CYREG_PRT0_PC4
.set ProbeUART_Tx__0__PORT, 0
.set ProbeUART_Tx__0__SHIFT, 4
.set ProbeUART_Tx__AG, CYREG_PRT0_AG
.set ProbeUART_Tx__AMUX, CYREG_PRT0_AMUX
.set ProbeUART_Tx__BIE, CYREG_PRT0_BIE
.set ProbeUART_Tx__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ProbeUART_Tx__BYP, CYREG_PRT0_BYP
.set ProbeUART_Tx__CTL, CYREG_PRT0_CTL
.set ProbeUART_Tx__DM0, CYREG_PRT0_DM0
.set ProbeUART_Tx__DM1, CYREG_PRT0_DM1
.set ProbeUART_Tx__DM2, CYREG_PRT0_DM2
.set ProbeUART_Tx__DR, CYREG_PRT0_DR
.set ProbeUART_Tx__INP_DIS, CYREG_PRT0_INP_DIS
.set ProbeUART_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ProbeUART_Tx__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ProbeUART_Tx__LCD_EN, CYREG_PRT0_LCD_EN
.set ProbeUART_Tx__MASK, 0x10
.set ProbeUART_Tx__PORT, 0
.set ProbeUART_Tx__PRT, CYREG_PRT0_PRT
.set ProbeUART_Tx__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ProbeUART_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ProbeUART_Tx__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ProbeUART_Tx__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ProbeUART_Tx__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ProbeUART_Tx__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ProbeUART_Tx__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ProbeUART_Tx__PS, CYREG_PRT0_PS
.set ProbeUART_Tx__SHIFT, 4
.set ProbeUART_Tx__SLW, CYREG_PRT0_SLW
.set ProbeUART_TxISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ProbeUART_TxISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ProbeUART_TxISR__INTC_MASK, 0x02
.set ProbeUART_TxISR__INTC_NUMBER, 1
.set ProbeUART_TxISR__INTC_PRIOR_NUM, 7
.set ProbeUART_TxISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ProbeUART_TxISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ProbeUART_TxISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 60000000
.set BCLK__BUS_CLK__KHZ, 60000
.set BCLK__BUS_CLK__MHZ, 60
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E120069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
