# Mon Nov 20 10:10:14 2017

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 176MB)

@N: MO111 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v":217:33:217:36|Tristate driver UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v":217:33:217:36|Tristate driver UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v":99:34:99:40|Tristate driver DRV_TDO (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s(verilog)) on net DRV_TDO (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\mss_subsystem_sb_0_sb\fabosc_0\mss_subsystem_sb_0_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\mss_subsystem_sb_0_sb\fabosc_0\mss_subsystem_sb_0_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\mss_subsystem_sb_0_sb\fabosc_0\mss_subsystem_sb_0_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\mss_subsystem_sb_0_sb\fabosc_0\mss_subsystem_sb_0_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif2_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif1_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Removing sequential instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Removing sequential instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Removing sequential instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.release_sdif1_core because it is equivalent to instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.release_sdif0_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance _T_594[20:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance _T_84_hburst[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance _T_84_hburst[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2687[5:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2793_1 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2793_0 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_29.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_26.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|Found ROM .delname. (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) with 4 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 183MB)

@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_19s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance COREAHBTOAPB3_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance Count[31:0] 
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance PreScale[9:0] 
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[11:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 12 bits.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[9:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 10 bits.
@N: MF135 :|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 16 bits.
@N: MF135 :|RAM SystemBus_TLBuffer.Queue_3.ram_size[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 7 bits.
@N: MF135 :|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[12:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 13 bits.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[16] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[17] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[18] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[19] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[20] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[21] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[22] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[23] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[24] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[25] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[26] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[30] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode_0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO161 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode_0_[2] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size_0_[3] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size_0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_size_0_[3] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_size_0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_opcode_0_[2] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 5 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 2 bits.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_2.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_3.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_4.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_5.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_6.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_7.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_8.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_9.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_10.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_11.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_12.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_13.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_14.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_15.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_27.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_28.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|RAM tag_array_0[20:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_3[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_2[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_1[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_0[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore2_addr[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore2_addr[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore1_addr[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore1_addr[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[3] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[2] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s1_req_cmd[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s1_req_tag[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit pstore1_cmd[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2071:19:2071:37|Found 26 by 26 bit equality operator ('==') _T_1289 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":1793:18:1793:34|Found 19 by 19 bit equality operator ('==') _T_433 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2167:19:2167:37|Found 11 by 11 bit equality operator ('==') _T_1571 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2196:19:2196:37|Found 11 by 11 bit equality operator ('==') _T_1627 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@W: FX107 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|RAM tag_array_0[19:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|RAM data_arrays_0_0[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":344:18:344:34|Found 19 by 19 bit equality operator ('==') _T_239 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog))
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_4_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_4_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_3_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_3_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_2_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_2_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_1_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_1_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_0_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_0_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|RAM _T_1189_1[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|RAM _T_1189[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance wb_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance wb_reg_pc[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[30] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[29] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[28] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[27] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[26] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[25] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[24] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[23] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[22] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[21] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[20] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[19] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[18] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[17] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[16] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[15] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[14] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[13] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[12] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[11] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[10] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[9] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[8] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[7] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[24] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[23] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[22] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[21] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[20] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[19] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[18] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[17] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[16] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[15] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[14] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[13] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[12] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[11] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[10] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[9] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[8] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[7] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[24] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[23] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[22] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[21] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[20] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[19] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[18] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[17] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[16] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[15] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[14] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[13] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[12] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[11] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[10] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[9] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[8] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[7] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_246[5:0] 
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_250[57:0] 
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_237[57:0] 
@N: MF179 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":234:18:234:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":276:18:276:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":287:18:287:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":224:17:224:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v":396:2:396:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v":145:2:145:7|RAM ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_18(verilog)) is 2 words by 2 bits.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 5 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_82[9:0] 
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_109[9:0] 
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_opcode_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.CoreConfigP_Z12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[16] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[17] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[18] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[19] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[20] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[21] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[22] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[23] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[24] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[25] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[26] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[27] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[28] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[29] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[30] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[31] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance paddr[11] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Register bit paddr[16] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[31] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[30] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[29] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[28] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[27] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[26] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[25] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[24] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[23] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[22] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[21] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[20] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[19] (in view view:work.CoreConfigP_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance paddr[14] (in view: work.CoreConfigP_Z12(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z13(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Found counter in view:work.CoreResetP_Z13(verilog) instance count_ddr[13:0] 

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 196MB peak: 197MB)

@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing sequential instance reg_mcause[10] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance ex_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Removing sequential instance error_TLBuffer.Queue_3.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Removing sequential instance error_TLBuffer.Queue_3.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing sequential instance debug_1.dmOuter.dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance debug_1.dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance error.c.ram_size_0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[15] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[15] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_3.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_0_ (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[6] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[6] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.DDR_READY_int (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 262MB peak: 263MB)

@N: FF150 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":1586:65:1586:67|Multiplier MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.slave_arbiter.arbRegSMCurrentState[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[6] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.mem_reg_pc[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v":157:2:157:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.error.a.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[12] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[12] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v":159:2:159:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.error_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v":225:2:225:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.error_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":243:2:243:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_5.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":171:2:171:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 281MB peak: 282MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 244MB peak: 302MB)

@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0_ (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_755 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_550 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_345 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 249MB peak: 302MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:35s; CPU Time elapsed 0h:01m:34s; Memory used current: 320MB peak: 321MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:36s; CPU Time elapsed 0h:01m:35s; Memory used current: 316MB peak: 322MB)

@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_271 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_681 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_836 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_631 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_426 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_476 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v":201:2:201:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.plic.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_extra_0_[6] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:01m:41s; CPU Time elapsed 0h:01m:39s; Memory used current: 317MB peak: 322MB)


Finished technology mapping (Real Time elapsed 0h:01m:49s; CPU Time elapsed 0h:01m:48s; Memory used current: 338MB peak: 368MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:49s		    -2.19ns		13651 /      5668
   2		0h:01m:50s		    -2.06ns		12007 /      5668
   3		0h:01m:50s		    -2.01ns		12006 /      5668

   4		0h:01m:55s		    -2.01ns		12012 /      5668
   5		0h:01m:55s		    -0.70ns		12019 /      5668
   6		0h:01m:55s		    -0.70ns		12019 /      5668
   7		0h:01m:56s		    -0.70ns		12024 /      5668
   8		0h:01m:56s		    -0.70ns		12025 /      5668
   9		0h:01m:56s		    -0.70ns		12025 /      5668
@N: FX271 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v":78:2:78:7|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4] (in view: work.PROC_SUBSYSTEM(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v":78:2:78:7|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0] (in view: work.PROC_SUBSYSTEM(verilog)) with 14 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

@N: FX271 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v":78:2:78:7|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v":78:2:78:7|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v":78:2:78:7|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2] (in view: work.PROC_SUBSYSTEM(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

  10		0h:01m:57s		    -0.32ns		12017 /      5673
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[19] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[20] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[21] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[22] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[23] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[24] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[25] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[26] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[27] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[28] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[29] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[30] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[31] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[4] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[5] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[6] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[7] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[8] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[9] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[10] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[11] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[12] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[13] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[14] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[15] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[16] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[17] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[18] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: FP130 |Promoting Net MSS_SUBSYSTEM_sb_0_sb_0_INIT_DONE on CLKINT  I_2314 
@N: FP130 |Promoting Net MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_2315 
@N: FP130 |Promoting Net MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_2316 
@N: FP130 |Promoting Net MIV_RV32IMA_L1_AHB_0.ChiselTop0.dmiResetCatch.reset_n_catch_reg_io_q[0] on CLKINT  I_2317 
@N: FP130 |Promoting Net MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_2318 
@N: FP130 |Promoting Net COREJTAGDEBUG_0.TGT_TRSTB on CLKINT  I_2319 
@N: FP130 |Promoting Net MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_2320 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:02s; CPU Time elapsed 0h:02m:01s; Memory used current: 348MB peak: 368MB)


Finished restoring hierarchy (Real Time elapsed 0h:02m:03s; CPU Time elapsed 0h:02m:01s; Memory used current: 357MB peak: 368MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 113 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5570 clock pin(s) of sequential element(s)
0 instances converted, 5570 sequential instances remain driven by gated/generated clocks

====================================================================================== Non-Gated/Non-Generated Clocks =======================================================================================
Clock Tree ID     Driving Element                                                        Drive Element Type                     Fanout     Sample Instance                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       COREJTAGDEBUG_0.genblk1.UJTAG_0                                        UJTAG                                  16         COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.pauselow                        
@K:CKID0004       MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST     clock definition on MSS_060            75         MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST
@K:CKID0005       MSS_SUBSYSTEM_sb_0_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                      clock definition on RCOSC_25_50MHZ     22         MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[13]                
=============================================================================================================================================================================================================
======================================================================================================== Gated/Generated Clocks =========================================================================================================
Clock Tree ID     Driving Element                                    Drive Element Type     Fanout     Sample Instance                                                        Explanation                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       MSS_SUBSYSTEM_sb_0_sb_0.CCC_0.CCC_INST             CCC                    5271       MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST     No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0002       COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.un1_duttck_0     CFG4                   299        MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.skipOpReg                          No gated clock conversion method for cell cell:ACG4.SLE    
=========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:02m:04s; CPU Time elapsed 0h:02m:03s; Memory used current: 245MB peak: 368MB)

Writing Analyst data base C:\Users\hbreslin\Desktop\Project Workspace\Github\M2S060FG-Creative-Board\Modify_The_FPGA_Design\MIV_RV32IMA_AHB_BaseDesign\synthesis\synwork\PROC_SUBSYSTEM_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:02m:07s; CPU Time elapsed 0h:02m:06s; Memory used current: 303MB peak: 368MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\hbreslin\Desktop\Project Workspace\Github\M2S060FG-Creative-Board\Modify_The_FPGA_Design\MIV_RV32IMA_AHB_BaseDesign\synthesis\PROC_SUBSYSTEM.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:02m:10s; CPU Time elapsed 0h:02m:09s; Memory used current: 306MB peak: 368MB)


Start final timing analysis (Real Time elapsed 0h:02m:11s; CPU Time elapsed 0h:02m:10s; Memory used current: 293MB peak: 368MB)

@W: MT246 :"c:\users\hbreslin\desktop\project workspace\github\m2s060fg-creative-board\modify_the_fpga_design\miv_rv32ima_ahb_basedesign\component\work\mss_subsystem_sb_0_sb\ccc_0\mss_subsystem_sb_0_sb_ccc_0_fccc.v":26:36:26:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock TCK with period 166.67ns 
@N: MT615 |Found clock MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB with period 80.00ns 
@N: MT615 |Found clock MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0 with period 20.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.iUDRCK"
@W: MT420 |Found inferred clock uj_jtag_85|un1_duttck_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un1_duttck"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 20 10:12:26 2017
#


Top view:               PROC_SUBSYSTEM
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\hbreslin\Desktop\Project Workspace\Github\M2S060FG-Creative-Board\Modify_The_FPGA_Design\MIV_RV32IMA_AHB_BaseDesign\designer\PROC_SUBSYSTEM\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.668

                                                                       Requested     Estimated     Requested     Estimated                Clock                                                                         Clock              
Starting Clock                                                         Frequency     Frequency     Period        Period        Slack      Type                                                                          Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                              100.0 MHz     142.9 MHz     10.000        6.997         1.501      inferred                                                                      Inferred_clkgroup_1
MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0                                      50.0 MHz      64.2 MHz      20.000        15.577        4.423      generated (from MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT               50.0 MHz      372.7 MHz     20.000        2.683         17.317     declared                                                                      default_clkgroup   
MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     12.5 MHz      92.6 MHz      80.000        10.800        34.600     declared                                                                      default_clkgroup   
TCK                                                                    6.0 MHz       NA            166.670       NA            NA         declared                                                                      default_clkgroup   
uj_jtag_85|un1_duttck_inferred_clock                                   100.0 MHz     115.4 MHz     10.000        8.664         0.668      inferred                                                                      Inferred_clkgroup_0
System                                                                 100.0 MHz     160.9 MHz     10.000        6.216         3.784      system                                                                        system_clkgroup    
===========================================================================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                            Ending                                                              |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                              uj_jtag_85|un1_duttck_inferred_clock                                |  No paths    -       |  No paths    -      |  10.000      6.619   |  No paths    -     
System                                                              COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                           |  10.000      3.784   |  No paths    -      |  10.000      7.506   |  No paths    -     
MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT            MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT            |  20.000      17.317  |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT            MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0                                   |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB  MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB  |  80.000      71.863  |  No paths    -      |  40.000      37.688  |  40.000      34.600
MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB  MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0                                   |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0                                   MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT            |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0                                   MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB  |  20.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0                                   MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0                                   |  20.000      4.423   |  No paths    -      |  No paths    -       |  No paths    -     
MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0                                   uj_jtag_85|un1_duttck_inferred_clock                                |  No paths    -       |  No paths    -      |  Diff grp    -       |  No paths    -     
uj_jtag_85|un1_duttck_inferred_clock                                MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0                                   |  No paths    -       |  No paths    -      |  No paths    -       |  Diff grp    -     
uj_jtag_85|un1_duttck_inferred_clock                                uj_jtag_85|un1_duttck_inferred_clock                                |  10.000      6.046   |  10.000      2.641  |  5.000       0.668   |  5.000       1.255 
uj_jtag_85|un1_duttck_inferred_clock                                COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                           |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                           System                                                              |  10.000      8.775   |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                           uj_jtag_85|un1_duttck_inferred_clock                                |  No paths    -       |  Diff grp    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                           COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                           |  10.000      3.650   |  No paths    -      |  5.000       1.501   |  No paths    -     
=================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                    Arrival          
Instance                                        Reference                                     Type     Pin     Net          Time        Slack
                                                Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[0]     0.108       1.501
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[1]     0.108       1.547
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[2]     0.108       1.692
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[3]     0.087       1.772
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[3]     0.108       1.931
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[4]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[4]     0.108       2.101
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[5]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[5]     0.108       2.194
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[0]     0.108       2.521
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[2]     0.108       2.693
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[1]     0.108       2.816
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                        Required          
Instance                                          Reference                                     Type     Pin     Net              Time         Slack
                                                  Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       endofshift_2     4.745        1.501
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tmsenb         COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_i_0[3]     4.745        3.293
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tckgo          COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       tckgo_10         9.745        3.650
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[2]      9.745        3.742
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[3]      9.745        3.803
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[0]      9.745        3.936
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[4]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[4]      9.745        4.462
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[1]      9.745        4.526
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[2]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[2]      9.745        5.323
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[3]      9.745        5.323
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      3.243
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.501

    Number of logic level(s):                3
    Starting point:                          COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0] / Q
    Ending point:                            COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift / D
    The start point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]              SLE      Q        Out     0.108     0.108       -         
state[0]                                                 Net      -        -       1.007     -           14        
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_RNIGQTE1[2]     CFG3     C        In      -         1.116       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_RNIGQTE1[2]     CFG3     Y        Out     0.210     1.325       -         
N_21_i                                                   Net      -        -       0.875     -           12        
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_RNO_1      CFG4     B        In      -         2.200       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_RNO_1      CFG4     Y        Out     0.165     2.365       -         
endofshift_m7_1                                          Net      -        -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_RNO        CFG4     B        In      -         2.920       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_RNO        CFG4     Y        Out     0.165     3.085       -         
endofshift_2                                             Net      -        -       0.159     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift            SLE      D        In      -         3.243       -         
===================================================================================================================
Total path delay (propagation time + setup) of 3.499 is 0.902(25.8%) logic and 2.596(74.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                                      Starting                                                                                                        Arrival          
Instance                                                                                                                                                                                                                              Reference                             Type        Pin                      Net                                  Time        Slack
                                                                                                                                                                                                                                      Clock                                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST                                                                                                                                                                    MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     MSS_060     F_AWREADY_HREADYOUT0     CoreAHBLite_1_AHBmslave16_HREADY     2.983       4.423
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                                                                               MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         Q                        value_1                              0.108       4.744
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.value_1                                                                                                                                                                    MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         Q                        value_1                              0.108       5.191
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4]                                                                                                                                                                      MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         Q                        s2_req_cmd[4]                        0.108       5.346
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]                                                                                                                                                                    MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         Q                        s2_req_cmd[3]                        0.108       5.375
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[30]     MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         Q                        ram1_30                              0.108       5.514
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3]        MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         Q                        ram1_3_1                             0.108       5.555
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28]     MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         Q                        ram1_28                              0.108       5.604
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[30]     MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         Q                        ram0_30                              0.108       5.637
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3]        MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         Q                        ram0_3_1                             0.108       5.678
=======================================================================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                                   Starting                                                                                                       Required          
Instance                                                                                                                                                                                                                           Reference                             Type        Pin                     Net                                  Time         Slack
                                                                                                                                                                                                                                   Clock                                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2863[0]                                                                                                                                                                               MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         D                       _T_2863_5[0]                         19.745       4.423
MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST                                                                                                                                                                 MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     MSS_060     F_AWADDR_HADDR0[2]      N_1981_i                             17.887       4.744
MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST                                                                                                                                                                 MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     MSS_060     F_AWSIZE_HSIZE0[1]      N_1967_i                             17.907       4.764
MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST                                                                                                                                                                 MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     MSS_060     F_AWADDR_HADDR0[9]      N_165_i                              17.941       4.798
MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST                                                                                                                                                                 MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     MSS_060     F_AWADDR_HADDR0[10]     N_1974_i                             17.961       4.818
MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST                                                                                                                                                                 MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     MSS_060     F_AWVALID_HWRITE0       N_125_i                              17.971       4.828
MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST                                                                                                                                                                 MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     MSS_060     F_AWADDR_HADDR0[22]     N_1972_i                             17.974       4.831
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[0]     MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         D                       SystemBus_io_in_0_d_bits_data[0]     19.745       4.836
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[1]     MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         D                       SystemBus_io_in_0_d_bits_data[1]     19.745       4.836
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data_ram0_[2]     MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0     SLE         D                       SystemBus_io_in_0_d_bits_data[2]     19.745       4.836
====================================================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.745

    - Propagation time:                      15.322
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.423

    Number of logic level(s):                13
    Starting point:                          MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST / F_AWREADY_HREADYOUT0
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2863[0] / D
    The start point is clocked by            MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE
    The end   point is clocked by            MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0 [rising] on pin CLK

Instance / Net                                                                                                                                    Pin                      Pin               Arrival     No. of    
Name                                                                                                                                  Type        Name                     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST                                                                    MSS_060     F_AWREADY_HREADYOUT0     Out     2.983     2.983       -         
CoreAHBLite_1_AHBmslave16_HREADY                                                                                                      Net         -                        -       1.139     -           13        
CoreAHBLite_1.matrix4x16.masterstage_0.HREADY_M_iv_i_i_o4_i_a2_1                                                                      CFG2        A                        In      -         4.122       -         
CoreAHBLite_1.matrix4x16.masterstage_0.HREADY_M_iv_i_i_o4_i_a2_1                                                                      CFG2        Y                        Out     0.087     4.209       -         
N_2007                                                                                                                                Net         -                        -       0.678     -           3         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.converter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.io_deq_valid_0_o2_RNI2AFC1     CFG4        D                        In      -         4.887       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.converter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.io_deq_valid_0_o2_RNI2AFC1     CFG4        Y                        Out     0.317     5.205       -         
_T_258_0_a0_2                                                                                                                         Net         -                        -       0.556     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.converter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.io_deq_valid_0_o2_RNIG61B3     CFG4        D                        In      -         5.760       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.converter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.io_deq_valid_0_o2_RNIG61B3     CFG4        Y                        Out     0.326     6.087       -         
TLFilter_io_in_0_d_valid                                                                                                              Net         -                        -       1.004     -           10        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK._T_597                           CFG3        C                        In      -         7.090       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK._T_597                           CFG3        Y                        Out     0.210     7.300       -         
_T_597                                                                                                                                Net         -                        -       0.556     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.io_in_0_d_valid                  CFG4        D                        In      -         7.856       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.io_in_0_d_valid                  CFG4        Y                        Out     0.288     8.143       -         
TLCacheCork_io_in_0_d_valid                                                                                                           Net         -                        -       0.792     -           7         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2883[3]                                                                                  CFG3        C                        In      -         8.936       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2883[3]                                                                                  CFG3        Y                        Out     0.210     9.145       -         
_T_2883[3]                                                                                                                            Net         -                        -       0.678     -           3         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2885[1]                                                                                  CFG3        C                        In      -         9.824       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2885[1]                                                                                  CFG3        Y                        Out     0.210     10.033      -         
_T_2885[1]                                                                                                                            Net         -                        -       0.556     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2892[0]                                                                                  CFG4        D                        In      -         10.589      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2892[0]                                                                                  CFG4        Y                        Out     0.288     10.877      -         
_T_2892[0]                                                                                                                            Net         -                        -       0.630     -           2         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2897[0]                                                                                  CFG2        A                        In      -         11.507      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2897[0]                                                                                  CFG2        Y                        Out     0.100     11.607      -         
_T_2897[0]                                                                                                                            Net         -                        -       0.745     -           5         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_1647_0_sqmuxa                                                                            CFG4        D                        In      -         12.352      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_1647_0_sqmuxa                                                                            CFG4        Y                        Out     0.271     12.623      -         
_T_1647_0_sqmuxa                                                                                                                      Net         -                        -       0.715     -           4         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2976[0]                                                                                  CFG4        B                        In      -         13.338      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2976[0]                                                                                  CFG4        Y                        Out     0.165     13.502      -         
_T_2976[0]                                                                                                                            Net         -                        -       0.556     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2863_5_ns_1[0]                                                                           CFG4        D                        In      -         14.058      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2863_5_ns_1[0]                                                                           CFG4        Y                        Out     0.326     14.384      -         
_T_2863_5_ns_1[0]                                                                                                                     Net         -                        -       0.556     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2863_5_ns[0]                                                                             CFG4        C                        In      -         14.940      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2863_5_ns[0]                                                                             CFG4        Y                        Out     0.223     15.163      -         
_T_2863_5[0]                                                                                                                          Net         -                        -       0.159     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus._T_2863[0]                                                                                  SLE         D                        In      -         15.322      -         
===================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 15.577 is 6.258(40.2%) logic and 9.318(59.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                                       Arrival           
Instance                                              Reference                                                    Type     Pin     Net              Time        Slack 
                                                      Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[0]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[0]     0.108       17.317
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[1]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[1]     0.108       17.392
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[2]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[2]     0.108       17.408
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[3]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[3]     0.108       17.424
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[4]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[4]     0.108       17.441
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[5]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[5]     0.108       17.457
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[6]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[6]     0.108       17.473
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[7]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[7]     0.108       17.490
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[8]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[8]     0.108       17.506
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[9]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[9]     0.108       17.522
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                                          Required           
Instance                                               Reference                                                    Type     Pin     Net                 Time         Slack 
                                                       Clock                                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[13]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[13]     19.745       17.317
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[12]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[12]     19.745       17.333
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[11]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[11]     19.745       17.350
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[10]     MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[10]     19.745       17.366
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[9]      MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[9]      19.745       17.382
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[8]      MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[8]      19.745       17.398
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[7]      MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[7]      19.745       17.415
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[6]      MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[6]      19.745       17.431
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[5]      MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[5]      19.745       17.447
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[4]      MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[4]      19.745       17.464
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.745

    - Propagation time:                      2.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 17.317

    Number of logic level(s):                14
    Starting point:                          MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[13] / D
    The start point is clocked by            MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] on pin CLK
    The end   point is clocked by            MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[0]          SLE      Q        Out     0.108     0.108       -         
count_ddr[0]                                               Net      -        -       0.733     -           3         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_s_2271      ARI1     B        In      -         0.841       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_s_2271      ARI1     FCO      Out     0.201     1.042       -         
count_ddr_s_2271_FCO                                       Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCI      In      -         1.042       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCO      Out     0.016     1.058       -         
count_ddr_cry[1]                                           Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCI      In      -         1.058       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCO      Out     0.016     1.075       -         
count_ddr_cry[2]                                           Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCI      In      -         1.075       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCO      Out     0.016     1.091       -         
count_ddr_cry[3]                                           Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCI      In      -         1.091       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCO      Out     0.016     1.107       -         
count_ddr_cry[4]                                           Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCI      In      -         1.107       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCO      Out     0.016     1.123       -         
count_ddr_cry[5]                                           Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCI      In      -         1.123       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCO      Out     0.016     1.140       -         
count_ddr_cry[6]                                           Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCI      In      -         1.140       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCO      Out     0.016     1.156       -         
count_ddr_cry[7]                                           Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCI      In      -         1.156       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCO      Out     0.016     1.172       -         
count_ddr_cry[8]                                           Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCI      In      -         1.172       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCO      Out     0.016     1.189       -         
count_ddr_cry[9]                                           Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCI      In      -         1.189       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCO      Out     0.016     1.205       -         
count_ddr_cry[10]                                          Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCI      In      -         1.205       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCO      Out     0.016     1.221       -         
count_ddr_cry[11]                                          Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCI      In      -         1.221       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCO      Out     0.016     1.238       -         
count_ddr_cry[12]                                          Net      -        -       0.000     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     FCI      In      -         1.238       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     S        Out     0.073     1.311       -         
count_ddr_s[13]                                            Net      -        -       1.117     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.count_ddr[13]         SLE      D        In      -         2.428       -         
=====================================================================================================================
Total path delay (propagation time + setup) of 2.683 is 0.833(31.0%) logic and 1.850(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                                                                                                                Arrival           
Instance                                                               Reference                                                              Type        Pin                       Net                                        Time        Slack 
                                                                       Clock                                                                                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.psel                             MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                         psel                                       0.108       34.600
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.state[1]                         MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                         state[1]                                   0.087       37.688
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.paddr[15]                        MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                         paddr[15]                                  0.108       38.441
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.paddr[13]                        MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                         paddr[13]                                  0.108       38.551
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.state[0]                         MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                         state[0]                                   0.087       38.601
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.paddr[12]                        MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                         paddr[12]                                  0.108       38.645
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.MDDR_PENABLE                     MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE         Q                         CORECONFIGP_0_MDDR_APBmslave_PENABLE       0.108       38.775
MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST     MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     MSS_060     MDDR_FABRIC_PRDATA[1]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]     5.702       71.863
MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST     MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     MSS_060     MDDR_FABRIC_PREADY        CORECONFIGP_0_MDDR_APBmslave_PREADY        5.412       72.016
MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST     MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     MSS_060     MDDR_FABRIC_PRDATA[0]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[0]     5.433       72.200
=================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                 Starting                                                                                                        Required           
Instance                                                         Reference                                                              Type     Pin     Net                     Time         Slack 
                                                                 Clock                                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[0]      MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[0]               39.745       34.600
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[1]      MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[1]               39.745       34.707
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5]      MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[5]               39.745       35.209
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[16]     MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[16]              39.745       35.534
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[17]     MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE      D       int_prdata_5_sqmuxa     39.745       35.770
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[2]      MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[2]               39.745       35.842
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[3]      MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[3]               39.745       35.842
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[4]      MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[4]               39.745       35.949
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[6]      MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[6]               39.745       35.949
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[7]      MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[7]               39.745       35.949
====================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.745

    - Propagation time:                      5.145
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 34.600

    Number of logic level(s):                5
    Starting point:                          MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[0] / D
    The start point is clocked by            MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB [falling] on pin CLK
    The end   point is clocked by            MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/CLK_CONFIG_APB [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.psel                      SLE      Q        Out     0.108     0.108       -         
psel                                                            Net      -        -       0.778     -           4         
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.MDDR_PSEL                 CFG4     D        In      -         0.886       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.MDDR_PSEL                 CFG4     Y        Out     0.288     1.174       -         
CORECONFIGP_0_MDDR_APBmslave_PSELx                              Net      -        -       1.143     -           21        
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.un1_R_SDIF3_PSEL_1        CFG3     B        In      -         2.317       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.un1_R_SDIF3_PSEL_1        CFG3     Y        Out     0.148     2.465       -         
un1_R_SDIF3_PSEL_1                                              Net      -        -       0.715     -           4         
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.int_prdata_0_sqmuxa       CFG4     D        In      -         3.180       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.int_prdata_0_sqmuxa       CFG4     Y        Out     0.271     3.452       -         
int_prdata_0_sqmuxa                                             Net      -        -       0.630     -           2         
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.prdata_0_iv_RNO[0]        CFG2     A        In      -         4.082       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.prdata_0_iv_RNO[0]        CFG2     Y        Out     0.077     4.159       -         
control_reg_1_m[0]                                              Net      -        -       0.556     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.prdata_0_iv[0]            CFG4     D        In      -         4.715       -         
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.prdata_0_iv[0]            CFG4     Y        Out     0.271     4.986       -         
prdata[0]                                                       Net      -        -       0.159     -           1         
MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[0]     SLE      D        In      -         5.145       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 5.400 is 1.420(26.3%) logic and 3.980(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: uj_jtag_85|un1_duttck_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                       Starting                                                                                                 Arrival          
Instance                                                                                                                               Reference                                Type     Pin     Net                                            Time        Slack
                                                                                                                                       Clock                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]          uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.087       0.668
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_fast[2]     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       reg\$_fast[2]                                  0.108       0.676
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]          uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.087       0.736
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_fast[4]     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       reg\$_fast[4]                                  0.087       0.752
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_fast[3]     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       reg\$_fast[3]                                  0.108       0.754
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]          uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.087       0.775
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_fast[1]     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       reg\$_fast[1]                                  0.108       0.876
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.idcodeChain.regs_0                                                                                 uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       idcodeChain_io_chainOut_data                   0.087       1.255
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.dtmInfoChain.regs_0                                                                                uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       dtmInfoChain_io_chainOut_data                  0.087       1.380
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]          uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       _T_206_sn                                      0.087       1.511
=================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                               Starting                                                               Required          
Instance                                                                                                                                       Reference                                Type     Pin     Net          Time         Slack
                                                                                                                                               Clock                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[0]     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      N_5288_i     4.662        0.668
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[1]     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      N_5288_i     4.662        0.668
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[2]     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      N_5288_i     4.662        0.668
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[3]     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      N_5288_i     4.662        0.668
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[4]     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      N_5288_i     4.662        0.668
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[5]     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      N_5288_i     4.662        0.668
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[6]     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      N_5288_i     4.662        0.668
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[7]     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      N_5288_i     4.662        0.668
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[8]     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      N_5288_i     4.662        0.668
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[9]     uj_jtag_85|un1_duttck_inferred_clock     SLE      EN      N_5288_i     4.662        0.668
========================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      3.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.668

    Number of logic level(s):                3
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[0] / EN
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]                            SLE      Q        Out     0.087     0.087       -         
JtagTapController_io_output_instruction[1]                                                                                                               Net      -        -       0.733     -           3         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter._m1_e_1_sx                                                                                       CFG4     D        In      -         0.821       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter._m1_e_1_sx                                                                                       CFG4     Y        Out     0.271     1.092       -         
_m1_e_1_sx                                                                                                                                               Net      -        -       0.556     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter._m1_e_1                                                                                          CFG4     B        In      -         1.648       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter._m1_e_1                                                                                          CFG4     Y        Out     0.143     1.791       -         
dmOuter_io_innerCtrl_valid                                                                                                                               Net      -        -       1.021     -           27        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q_RNIH5B12     CFG3     B        In      -         2.812       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q_RNIH5B12     CFG3     Y        Out     0.164     2.976       -         
N_5288_i                                                                                                                                                 Net      -        -       1.019     -           11        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[0]               SLE      EN       In      -         3.995       -         
===================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.332 is 1.004(23.2%) logic and 3.328(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                         Arrival          
Instance                             Reference     Type      Pin          Net                         Time        Slack
                                     Clock                                                                             
-----------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[1]     UIREG_OUT[1]                0.000       3.784
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UDRCAP       UDRCAP_OUT                  0.000       3.800
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[4]     UIREG_OUT[4]                0.000       3.845
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[0]     UIREG_OUT[0]                0.000       3.878
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[6]     UIREG_OUT[6]                0.000       3.922
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[2]     UIREG_OUT[2]                0.000       3.923
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[7]     UIREG_OUT[7]                0.000       3.987
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UTDI         COREJTAGDEBUG_0_TGT_TDI     0.000       4.641
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[5]     UIREG_OUT[5]                0.000       4.710
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[3]     UIREG_OUT[3]                0.000       4.752
=======================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                       Required          
Instance                                        Reference     Type     Pin     Net             Time         Slack
                                                Clock                                                            
-----------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]     System        SLE      D       state_20[1]     9.745        3.784
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]     System        SLE      D       state_20[0]     9.745        3.934
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[4]     System        SLE      D       state_20[4]     9.745        4.403
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]     System        SLE      D       state_20[2]     9.745        4.571
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tckgo        System        SLE      D       tckgo_10        9.745        4.641
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]     System        SLE      D       state_20[3]     9.745        4.794
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[2]     System        SLE      D       count_16[2]     9.745        5.510
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]     System        SLE      D       count_16[3]     9.745        5.510
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]     System        SLE      D       count_16[0]     9.745        5.548
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[1]     System        SLE      D       count_16[1]     9.745        5.548
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.961
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.784

    Number of logic level(s):                6
    Starting point:                          COREJTAGDEBUG_0.genblk1\.UJTAG_0 / UIREG[1]
    Ending point:                            COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin          Pin               Arrival     No. of    
Name                                                       Type      Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJTAG_0                           UJTAG     UIREG[1]     Out     0.000     0.000       -         
UIREG_OUT[1]                                               Net       -            -       1.117     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_4                CFG3      C            In      -         1.117       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_4                CFG3      Y            Out     0.226     1.343       -         
state6_4                                                   Net       -            -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6                  CFG4      D            In      -         1.898       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6                  CFG4      Y            Out     0.288     2.186       -         
state6                                                     Net       -            -       0.830     -           9         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_RNI75MI2_0       CFG4      C            In      -         3.016       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_RNI75MI2_0       CFG4      Y            Out     0.223     3.239       -         
N_2591                                                     Net       -            -       0.745     -           5         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO_4[1]     CFG4      B            In      -         3.984       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO_4[1]     CFG4      Y            Out     0.165     4.148       -         
state_1_1_iv_2[1]                                          Net       -            -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO_1[1]     CFG4      D            In      -         4.704       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_RNO_1[1]     CFG4      Y            Out     0.271     4.975       -         
state_1_1_iv_4[1]                                          Net       -            -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m[1]           CFG4      D            In      -         5.531       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m[1]           CFG4      Y            Out     0.271     5.802       -         
state_20[1]                                                Net       -            -       0.159     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]                SLE       D            In      -         5.961       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 6.216 is 1.699(27.3%) logic and 4.517(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/users/hbreslin/desktop/project workspace/github/m2s060fg-creative-board/modify_the_fpga_design/miv_rv32ima_ahb_basedesign/designer/proc_subsystem/synthesis.fdc":14:0:14:0|Timing constraint (from [get_cells { MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sm0_areset_n_rcosc MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/hbreslin/desktop/project workspace/github/m2s060fg-creative-board/modify_the_fpga_design/miv_rv32ima_ahb_basedesign/designer/proc_subsystem/synthesis.fdc":15:0:15:0|Timing constraint (from [get_cells { MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.MSS_HPMS_READY_int MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { MSS_SUBSYSTEM_sb_0_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/hbreslin/desktop/project workspace/github/m2s060fg-creative-board/modify_the_fpga_design/miv_rv32ima_ahb_basedesign/designer/proc_subsystem/synthesis.fdc":17:0:17:0|Timing constraint (through [get_pins { MSS_SUBSYSTEM_sb_0_sb_0.MSS_SUBSYSTEM_sb_0_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/hbreslin/desktop/project workspace/github/m2s060fg-creative-board/modify_the_fpga_design/miv_rv32ima_ahb_basedesign/designer/proc_subsystem/synthesis.fdc":18:0:18:0|Timing constraint (through [get_pins { MSS_SUBSYSTEM_sb_0_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/hbreslin/desktop/project workspace/github/m2s060fg-creative-board/modify_the_fpga_design/miv_rv32ima_ahb_basedesign/designer/proc_subsystem/synthesis.fdc":19:0:19:0|Timing constraint (from [get_clocks { TCK }] to [get_clocks { MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/hbreslin/desktop/project workspace/github/m2s060fg-creative-board/modify_the_fpga_design/miv_rv32ima_ahb_basedesign/designer/proc_subsystem/synthesis.fdc":20:0:20:0|Timing constraint (from [get_clocks { MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0 }] to [get_clocks { TCK }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT443 :"c:/users/hbreslin/desktop/project workspace/github/m2s060fg-creative-board/modify_the_fpga_design/miv_rv32ima_ahb_basedesign/designer/proc_subsystem/synthesis.fdc":21:0:21:0|Timing constraint (through [get_nets { MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* MSS_SUBSYSTEM_sb_0_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:02m:12s; CPU Time elapsed 0h:02m:10s; Memory used current: 294MB peak: 368MB)


Finished timing report (Real Time elapsed 0h:02m:12s; CPU Time elapsed 0h:02m:10s; Memory used current: 294MB peak: 368MB)

---------------------------------------
Resource Usage Report for PROC_SUBSYSTEM 

Mapping to part: m2s060fbga484std
Cell usage:
CCC             1 use
CLKINT          11 uses
MSS_060         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           22 uses
CFG2           1325 uses
CFG3           4433 uses
CFG4           5102 uses

Carry cells:
ARI1            1015 uses - used for arithmetic functions
ARI1            124 uses - used for Wide-Mux implementation
Total ARI1      1139 uses


Sequential Cells: 
SLE            5641 uses

DSP Blocks:    2 of 72 (2%)
 MACC:         1 Mult
 MACC:         1 MultAdd

I/O ports: 66
I/O primitives: 59
BIBUF          20 uses
INBUF          6 uses
OUTBUF         32 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 11 of 8 (137%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 8 of 69 (11%)
Total Block RAMs (RAM64x18) : 8 of 72 (11%)

Total LUTs:    12021

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 288; LUTs = 288;
RAM1K18  Interface Logic : SLEs = 288; LUTs = 288;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  5641 + 288 + 288 + 72 = 6289;
Total number of LUTs after P&R:  12021 + 288 + 288 + 72 = 12669;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:02m:12s; CPU Time elapsed 0h:02m:10s; Memory used current: 75MB peak: 368MB)

Process took 0h:02m:12s realtime, 0h:02m:10s cputime
# Mon Nov 20 10:12:26 2017

###########################################################]
