--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml tru_4bit.twx tru_4bit.ncd -o tru_4bit.twr tru_4bit.pcf
-ucf tru.ucf

Design file:              tru_4bit.ncd
Physical constraint file: tru_4bit.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |D<0>           |    8.344|
A<0>           |D<1>           |    8.510|
A<0>           |D<2>           |   10.841|
A<0>           |D<3>           |   10.958|
A<0>           |bo             |   10.091|
A<1>           |D<1>           |    8.628|
A<1>           |D<2>           |   10.620|
A<1>           |D<3>           |   10.737|
A<1>           |bo             |    9.870|
A<2>           |D<2>           |    8.770|
A<2>           |D<3>           |    9.195|
A<2>           |bo             |    8.328|
A<3>           |D<3>           |    8.961|
A<3>           |bo             |    8.787|
B<0>           |D<0>           |    6.922|
B<0>           |D<1>           |    8.428|
B<0>           |D<2>           |   10.759|
B<0>           |D<3>           |   10.876|
B<0>           |bo             |   10.009|
B<1>           |D<1>           |    7.716|
B<1>           |D<2>           |   10.031|
B<1>           |D<3>           |   10.148|
B<1>           |bo             |    9.281|
B<2>           |D<2>           |    8.795|
B<2>           |D<3>           |    9.620|
B<2>           |bo             |    8.753|
B<3>           |D<3>           |    9.729|
B<3>           |bo             |    9.364|
bin            |D<0>           |    7.135|
bin            |D<1>           |    8.347|
bin            |D<2>           |   10.678|
bin            |D<3>           |   10.795|
bin            |bo             |    9.928|
---------------+---------------+---------+


Analysis completed Tue Oct 31 08:43:46 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



