<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VMINSH - Return Minimum Scalar FP16 Value </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VMINSH - Return Minimum Scalar FP16 Value </div>
<div id="body">
<h1>VMINSH—Return Minimum Scalar FP16 Value</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.LLIG.F3.MAP5.W0 5D /r VMINSH xmm1{k1}{z}, xmm2, xmm3/m16 {sae}</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Return the minimum low FP16 value between xmm3/m16 and xmm2. Stores the result in xmm1 subject to writemask k1. Bits 127:16 of xmm2 are copied to xmm1[127:16].</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Scalar</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction performs a compare of the low packed FP16 values in the first source operand and the second source operand and returns the minimum value for the pair of values to the destination operand.</p>
<p>If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, then SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).</p>
<p>If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of VMINSH can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN, and OR.</p>
<p>EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcast from a 16-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.</p>
<p>Bits 127:16 of the destination operand are copied from the corresponding bits of the first source operand. Bits MAXVL-1:128 of the destination operand are zeroed. The low FP16 element of the destination is updated according to the writemask.</p>
<p><strong>Operation</strong></p>
<p>def MIN(SRC1, SRC2):</p>
<p>IF (SRC1 = 0.0) and (SRC2 = 0.0):</p>
<p>DEST := SRC2</p>
<p>ELSE IF (SRC1 = NaN):</p>
<p>DEST := SRC2</p>
<p>ELSE IF (SRC2 = NaN):</p>
<p>DEST := SRC2</p>
<p>ELSE IF (SRC1 &lt; SRC2):</p>
<p>DEST := SRC1</p>
<p>ELSE:</p>
<p>DEST := SRC2</p>
<p><strong>VMINSH dest, src1, src2</strong></p>
<p>IF k1[0] OR *no writemask*:</p>
<p>DEST.fp16[0] := MIN(SRC1.fp16[0], SRC2.fp16[0])</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.fp16[0] := 0</p>
<p>// else dest.fp16[j] remains unchanged</p>
<p>DEST[127:16] := SRC1[127:16]</p>
<p>DEST[MAXVL-1:128] := 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VMINSH __m128h _mm_mask_min_round_sh (__m128h src, __mmask8 k, __m128h a, __m128h b, int sae);</p>
<p>VMINSH __m128h _mm_maskz_min_round_sh (__mmask8 k, __m128h a, __m128h b, int sae);</p>
<p>VMINSH __m128h _mm_min_round_sh (__m128h a, __m128h b, int sae);</p>
<p>VMINSH __m128h _mm_mask_min_sh (__m128h src, __mmask8 k, __m128h a, __m128h b);</p>
<p>VMINSH __m128h _mm_maskz_min_sh (__mmask8 k, __m128h a, __m128h b);</p>
<p>VMINSH __m128h _mm_min_sh (__m128h a, __m128h b);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Invalid, Denormal</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instructions, see Table 2-47, “Type E3 Class Exception Conditions.”</p></div></body></html>