$comment
	File created using the following command:
		vcd file processing.msim.vcd -direction
$end
$date
	Fri May 11 20:08:48 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module register_file_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 2 " dst_addr [1:0] $end
$var reg 2 # src1_addr [1:0] $end
$var reg 2 $ src2_addr [1:0] $end
$var reg 1 % wr $end
$var reg 8 & write_data [7:0] $end
$var wire 1 ' src1_out [7] $end
$var wire 1 ( src1_out [6] $end
$var wire 1 ) src1_out [5] $end
$var wire 1 * src1_out [4] $end
$var wire 1 + src1_out [3] $end
$var wire 1 , src1_out [2] $end
$var wire 1 - src1_out [1] $end
$var wire 1 . src1_out [0] $end
$var wire 1 / src2_out [7] $end
$var wire 1 0 src2_out [6] $end
$var wire 1 1 src2_out [5] $end
$var wire 1 2 src2_out [4] $end
$var wire 1 3 src2_out [3] $end
$var wire 1 4 src2_out [2] $end
$var wire 1 5 src2_out [1] $end
$var wire 1 6 src2_out [0] $end
$var wire 1 7 sampler $end
$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > dst_addr[0]~input_o $end
$var wire 1 ? dst_addr[1]~input_o $end
$var wire 1 @ src1_out[0]~output_o $end
$var wire 1 A src1_out[1]~output_o $end
$var wire 1 B src1_out[2]~output_o $end
$var wire 1 C src1_out[3]~output_o $end
$var wire 1 D src1_out[4]~output_o $end
$var wire 1 E src1_out[5]~output_o $end
$var wire 1 F src1_out[6]~output_o $end
$var wire 1 G src1_out[7]~output_o $end
$var wire 1 H src2_out[0]~output_o $end
$var wire 1 I src2_out[1]~output_o $end
$var wire 1 J src2_out[2]~output_o $end
$var wire 1 K src2_out[3]~output_o $end
$var wire 1 L src2_out[4]~output_o $end
$var wire 1 M src2_out[5]~output_o $end
$var wire 1 N src2_out[6]~output_o $end
$var wire 1 O src2_out[7]~output_o $end
$var wire 1 P clk~input_o $end
$var wire 1 Q write_data[0]~input_o $end
$var wire 1 R src1_addr[1]~input_o $end
$var wire 1 S wr~input_o $end
$var wire 1 T src1_addr[0]~input_o $end
$var wire 1 U reg~75_combout $end
$var wire 1 V reg~27_q $end
$var wire 1 W reg~79_combout $end
$var wire 1 X reg~76_combout $end
$var wire 1 Y reg~19_q $end
$var wire 1 Z reg~80_combout $end
$var wire 1 [ reg~77_combout $end
$var wire 1 \ reg~11_q $end
$var wire 1 ] reg~43_combout $end
$var wire 1 ^ reg~81_combout $end
$var wire 1 _ reg~78_combout $end
$var wire 1 ` reg~35_q $end
$var wire 1 a reg~44_combout $end
$var wire 1 b write_data[1]~input_o $end
$var wire 1 c reg~82_combout $end
$var wire 1 d reg~20_q $end
$var wire 1 e reg~83_combout $end
$var wire 1 f reg~28_q $end
$var wire 1 g reg~12_q $end
$var wire 1 h reg~45_combout $end
$var wire 1 i reg~84_combout $end
$var wire 1 j reg~36_q $end
$var wire 1 k reg~46_combout $end
$var wire 1 l write_data[2]~input_o $end
$var wire 1 m reg~85_combout $end
$var wire 1 n reg~29_q $end
$var wire 1 o reg~86_combout $end
$var wire 1 p reg~21_q $end
$var wire 1 q reg~87_combout $end
$var wire 1 r reg~13_q $end
$var wire 1 s reg~47_combout $end
$var wire 1 t reg~88_combout $end
$var wire 1 u reg~37_q $end
$var wire 1 v reg~48_combout $end
$var wire 1 w write_data[3]~input_o $end
$var wire 1 x reg~22_q $end
$var wire 1 y reg~30_q $end
$var wire 1 z reg~14_q $end
$var wire 1 { reg~49_combout $end
$var wire 1 | reg~89_combout $end
$var wire 1 } reg~38_q $end
$var wire 1 ~ reg~50_combout $end
$var wire 1 !! write_data[4]~input_o $end
$var wire 1 "! reg~31_q $end
$var wire 1 #! reg~23_q $end
$var wire 1 $! reg~15_q $end
$var wire 1 %! reg~51_combout $end
$var wire 1 &! reg~39_q $end
$var wire 1 '! reg~52_combout $end
$var wire 1 (! write_data[5]~input_o $end
$var wire 1 )! reg~24_q $end
$var wire 1 *! reg~32_q $end
$var wire 1 +! reg~16_q $end
$var wire 1 ,! reg~53_combout $end
$var wire 1 -! reg~40_q $end
$var wire 1 .! reg~54_combout $end
$var wire 1 /! write_data[6]~input_o $end
$var wire 1 0! reg~33_q $end
$var wire 1 1! reg~25_q $end
$var wire 1 2! reg~17_q $end
$var wire 1 3! reg~55_combout $end
$var wire 1 4! reg~41_q $end
$var wire 1 5! reg~56_combout $end
$var wire 1 6! write_data[7]~input_o $end
$var wire 1 7! reg~26_q $end
$var wire 1 8! reg~34_q $end
$var wire 1 9! reg~18_q $end
$var wire 1 :! reg~57_combout $end
$var wire 1 ;! reg~42_q $end
$var wire 1 <! reg~58_combout $end
$var wire 1 =! src2_addr[1]~input_o $end
$var wire 1 >! src2_addr[0]~input_o $end
$var wire 1 ?! reg~59_combout $end
$var wire 1 @! reg~60_combout $end
$var wire 1 A! reg~61_combout $end
$var wire 1 B! reg~62_combout $end
$var wire 1 C! reg~63_combout $end
$var wire 1 D! reg~64_combout $end
$var wire 1 E! reg~65_combout $end
$var wire 1 F! reg~66_combout $end
$var wire 1 G! reg~67_combout $end
$var wire 1 H! reg~68_combout $end
$var wire 1 I! reg~69_combout $end
$var wire 1 J! reg~70_combout $end
$var wire 1 K! reg~71_combout $end
$var wire 1 L! reg~72_combout $end
$var wire 1 M! reg~73_combout $end
$var wire 1 N! reg~74_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b1 #
b11 $
0%
b0 &
1.
1-
1,
0+
0*
0)
0(
0'
16
15
14
13
02
01
00
0/
x7
08
19
x:
1;
1<
1=
0>
0?
1@
1A
1B
0C
0D
0E
0F
0G
1H
1I
1J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
0U
0V
1W
0X
0Y
1Z
0[
0\
1]
1^
0_
0`
1a
0b
1c
0d
1e
0f
0g
0h
1i
0j
1k
0l
1m
0n
1o
0p
1q
0r
1s
1t
0u
1v
0w
0x
0y
0z
0{
1|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
1=!
1>!
1?!
1@!
1A!
1B!
1C!
1D!
1E!
1F!
1G!
0H!
1I!
0J!
1K!
0L!
1M!
0N!
$end
#25000
1!
1P
07
#50000
0!
0P
17
#75000
1!
1P
07
#100000
0!
0P
17
#110000
b11 #
b10 #
b1 $
0=!
0T
1R
07
0M!
0K!
0I!
0G!
0E!
0A!
0s
1h
0]
1L!
1H!
0k
1N
1L
0A
10
12
0-
0L!
0H!
0F!
1k
0a
0N
0L
0K
1A
0@
00
02
03
1-
0.
#125000
1!
1P
17
#150000
0!
0P
07
#175000
1!
1P
17
#200000
0!
0P
07
#220000
b0 $
b0 #
b10 $
0R
0>!
1=!
17
1s
0h
1]
0C!
1A!
0?!
0v
0B!
0B
0I
0,
05
1v
0k
1a
1B!
0@!
1B
0A
1@
1I
0H
1,
0-
1.
15
06
#225000
1!
1P
07
#250000
0!
0P
17
#275000
1!
1P
07
#300000
0!
0P
17
#310000
b1 #
b0 $
0=!
1T
07
1C!
0A!
1?!
0D!
1k
0J
1A
04
1-
1D!
0B!
1@!
1J
0I
1H
14
05
16
#325000
1!
1P
17
#350000
0!
0P
07
#375000
1!
1P
17
#400000
0!
0P
07
#425000
1!
1P
17
#450000
0!
0P
07
#475000
1!
1P
17
#500000
0!
0P
07
#525000
1!
1P
17
#550000
0!
0P
07
#575000
1!
1P
17
#600000
0!
0P
07
#625000
1!
1P
17
#650000
0!
0P
07
#675000
1!
1P
17
#700000
0!
0P
07
#725000
1!
1P
17
#750000
0!
0P
07
#775000
1!
1P
17
#800000
0!
0P
07
#825000
1!
1P
17
#850000
0!
0P
07
#875000
1!
1P
17
#900000
0!
0P
07
#925000
1!
1P
17
#950000
0!
0P
07
#975000
1!
1P
17
#1000000
