
14-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009894  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409894  00409894  00011894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  0040989c  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004c0  20000884  0040a120  00018884  2**2
                  ALLOC
  4 .stack        00003004  20000d44  0040a5e0  00018884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00018884  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000188ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a45c  00000000  00000000  00018909  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001862  00000000  00000000  00022d65  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006218  00000000  00000000  000245c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ab8  00000000  00000000  0002a7df  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009d8  00000000  00000000  0002b297  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000064cc  00000000  00000000  0002bc6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000aa03  00000000  00000000  0003213b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00059e97  00000000  00000000  0003cb3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003930  00000000  00000000  000969d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d48 	.word	0x20003d48
  400004:	00402231 	.word	0x00402231
  400008:	004022f9 	.word	0x004022f9
  40000c:	004022f9 	.word	0x004022f9
  400010:	004022f9 	.word	0x004022f9
  400014:	004022f9 	.word	0x004022f9
  400018:	004022f9 	.word	0x004022f9
	...
  40002c:	004022f9 	.word	0x004022f9
  400030:	004022f9 	.word	0x004022f9
  400034:	00000000 	.word	0x00000000
  400038:	004022f9 	.word	0x004022f9
  40003c:	004022f9 	.word	0x004022f9
  400040:	004022f9 	.word	0x004022f9
  400044:	004022f9 	.word	0x004022f9
  400048:	004022f9 	.word	0x004022f9
  40004c:	004022f9 	.word	0x004022f9
  400050:	004022f9 	.word	0x004022f9
  400054:	004022f9 	.word	0x004022f9
  400058:	004022f9 	.word	0x004022f9
  40005c:	004022f9 	.word	0x004022f9
  400060:	004022f9 	.word	0x004022f9
  400064:	004022f9 	.word	0x004022f9
  400068:	00000000 	.word	0x00000000
  40006c:	00401f09 	.word	0x00401f09
  400070:	00401f21 	.word	0x00401f21
  400074:	00401f39 	.word	0x00401f39
  400078:	004022f9 	.word	0x004022f9
  40007c:	004022f9 	.word	0x004022f9
	...
  400088:	004022f9 	.word	0x004022f9
  40008c:	004022f9 	.word	0x004022f9
  400090:	004022f9 	.word	0x004022f9
  400094:	004022f9 	.word	0x004022f9
  400098:	004022f9 	.word	0x004022f9
  40009c:	004026f1 	.word	0x004026f1
  4000a0:	004022f9 	.word	0x004022f9
  4000a4:	004022f9 	.word	0x004022f9
  4000a8:	004022f9 	.word	0x004022f9
  4000ac:	004022f9 	.word	0x004022f9
  4000b0:	004022f9 	.word	0x004022f9
  4000b4:	00402731 	.word	0x00402731
  4000b8:	004022f9 	.word	0x004022f9
  4000bc:	004022f9 	.word	0x004022f9
  4000c0:	004022f9 	.word	0x004022f9
  4000c4:	004022f9 	.word	0x004022f9
  4000c8:	004022f9 	.word	0x004022f9

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040989c 	.word	0x0040989c

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	0040989c 	.word	0x0040989c
  40011c:	20000888 	.word	0x20000888
  400120:	0040989c 	.word	0x0040989c
  400124:	00000000 	.word	0x00000000

00400128 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400128:	b480      	push	{r7}
  40012a:	b087      	sub	sp, #28
  40012c:	af00      	add	r7, sp, #0
  40012e:	60f8      	str	r0, [r7, #12]
  400130:	60b9      	str	r1, [r7, #8]
  400132:	607a      	str	r2, [r7, #4]
  400134:	603b      	str	r3, [r7, #0]
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400136:	68fb      	ldr	r3, [r7, #12]
  400138:	2201      	movs	r2, #1
  40013a:	601a      	str	r2, [r3, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  40013c:	68fb      	ldr	r3, [r7, #12]
  40013e:	2200      	movs	r2, #0
  400140:	605a      	str	r2, [r3, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400142:	68fb      	ldr	r3, [r7, #12]
  400144:	f240 2202 	movw	r2, #514	; 0x202
  400148:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  40014c:	68fb      	ldr	r3, [r7, #12]
  40014e:	2200      	movs	r2, #0
  400150:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400154:	68fb      	ldr	r3, [r7, #12]
  400156:	2200      	movs	r2, #0
  400158:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  40015c:	687b      	ldr	r3, [r7, #4]
  40015e:	005b      	lsls	r3, r3, #1
  400160:	68ba      	ldr	r2, [r7, #8]
  400162:	fbb2 f3f3 	udiv	r3, r2, r3
  400166:	3b01      	subs	r3, #1
  400168:	617b      	str	r3, [r7, #20]
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  40016a:	68fb      	ldr	r3, [r7, #12]
  40016c:	685a      	ldr	r2, [r3, #4]
  40016e:	697b      	ldr	r3, [r7, #20]
  400170:	021b      	lsls	r3, r3, #8
  400172:	b299      	uxth	r1, r3
  400174:	683b      	ldr	r3, [r7, #0]
  400176:	430b      	orrs	r3, r1
  400178:	431a      	orrs	r2, r3
  40017a:	68fb      	ldr	r3, [r7, #12]
  40017c:	605a      	str	r2, [r3, #4]
	return 0;
  40017e:	2300      	movs	r3, #0
}
  400180:	4618      	mov	r0, r3
  400182:	371c      	adds	r7, #28
  400184:	46bd      	mov	sp, r7
  400186:	f85d 7b04 	ldr.w	r7, [sp], #4
  40018a:	4770      	bx	lr

0040018c <adc_configure_trigger>:
 * ADC_MR_FREERUN_OFF disables freerun mode.
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
  40018c:	b480      	push	{r7}
  40018e:	b083      	sub	sp, #12
  400190:	af00      	add	r7, sp, #0
  400192:	6078      	str	r0, [r7, #4]
  400194:	460b      	mov	r3, r1
  400196:	70fb      	strb	r3, [r7, #3]
  400198:	4613      	mov	r3, r2
  40019a:	70bb      	strb	r3, [r7, #2]
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  40019c:	687b      	ldr	r3, [r7, #4]
  40019e:	685a      	ldr	r2, [r3, #4]
  4001a0:	78f9      	ldrb	r1, [r7, #3]
  4001a2:	78bb      	ldrb	r3, [r7, #2]
  4001a4:	01db      	lsls	r3, r3, #7
  4001a6:	b2db      	uxtb	r3, r3
  4001a8:	430b      	orrs	r3, r1
  4001aa:	431a      	orrs	r2, r3
  4001ac:	687b      	ldr	r3, [r7, #4]
  4001ae:	605a      	str	r2, [r3, #4]
}
  4001b0:	370c      	adds	r7, #12
  4001b2:	46bd      	mov	sp, r7
  4001b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001b8:	4770      	bx	lr
  4001ba:	bf00      	nop

004001bc <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  4001bc:	b480      	push	{r7}
  4001be:	b085      	sub	sp, #20
  4001c0:	af00      	add	r7, sp, #0
  4001c2:	60f8      	str	r0, [r7, #12]
  4001c4:	607a      	str	r2, [r7, #4]
  4001c6:	461a      	mov	r2, r3
  4001c8:	460b      	mov	r3, r1
  4001ca:	72fb      	strb	r3, [r7, #11]
  4001cc:	4613      	mov	r3, r2
  4001ce:	72bb      	strb	r3, [r7, #10]
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001d0:	68fb      	ldr	r3, [r7, #12]
  4001d2:	685a      	ldr	r2, [r3, #4]
  4001d4:	7abb      	ldrb	r3, [r7, #10]
  4001d6:	071b      	lsls	r3, r3, #28
  4001d8:	f003 5140 	and.w	r1, r3, #805306368	; 0x30000000
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	4319      	orrs	r1, r3
  4001e0:	7afb      	ldrb	r3, [r7, #11]
  4001e2:	061b      	lsls	r3, r3, #24
  4001e4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  4001e8:	430b      	orrs	r3, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001ea:	431a      	orrs	r2, r3
  4001ec:	68fb      	ldr	r3, [r7, #12]
  4001ee:	605a      	str	r2, [r3, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  4001f0:	3714      	adds	r7, #20
  4001f2:	46bd      	mov	sp, r7
  4001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop

004001fc <adc_start>:
 *
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
  4001fc:	b480      	push	{r7}
  4001fe:	b083      	sub	sp, #12
  400200:	af00      	add	r7, sp, #0
  400202:	6078      	str	r0, [r7, #4]
	p_adc->ADC_CR = ADC_CR_START;
  400204:	687b      	ldr	r3, [r7, #4]
  400206:	2202      	movs	r2, #2
  400208:	601a      	str	r2, [r3, #0]
}
  40020a:	370c      	adds	r7, #12
  40020c:	46bd      	mov	sp, r7
  40020e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400212:	4770      	bx	lr

00400214 <adc_enable_channel>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  400214:	b480      	push	{r7}
  400216:	b083      	sub	sp, #12
  400218:	af00      	add	r7, sp, #0
  40021a:	6078      	str	r0, [r7, #4]
  40021c:	460b      	mov	r3, r1
  40021e:	70fb      	strb	r3, [r7, #3]
	p_adc->ADC_CHER = 1 << adc_ch;
  400220:	78fb      	ldrb	r3, [r7, #3]
  400222:	2201      	movs	r2, #1
  400224:	fa02 f303 	lsl.w	r3, r2, r3
  400228:	461a      	mov	r2, r3
  40022a:	687b      	ldr	r3, [r7, #4]
  40022c:	611a      	str	r2, [r3, #16]
}
  40022e:	370c      	adds	r7, #12
  400230:	46bd      	mov	sp, r7
  400232:	f85d 7b04 	ldr.w	r7, [sp], #4
  400236:	4770      	bx	lr

00400238 <adc_get_channel_value>:
 * \param adc_ch ADC channel number.
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  400238:	b480      	push	{r7}
  40023a:	b085      	sub	sp, #20
  40023c:	af00      	add	r7, sp, #0
  40023e:	6078      	str	r0, [r7, #4]
  400240:	460b      	mov	r3, r1
  400242:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_data = 0;
  400244:	2300      	movs	r3, #0
  400246:	60fb      	str	r3, [r7, #12]

	if (15 >= adc_ch) {
  400248:	78fb      	ldrb	r3, [r7, #3]
  40024a:	2b0f      	cmp	r3, #15
  40024c:	d805      	bhi.n	40025a <adc_get_channel_value+0x22>
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  40024e:	78fa      	ldrb	r2, [r7, #3]
  400250:	687b      	ldr	r3, [r7, #4]
  400252:	3214      	adds	r2, #20
  400254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400258:	60fb      	str	r3, [r7, #12]
	}

	return ul_data;
  40025a:	68fb      	ldr	r3, [r7, #12]
}
  40025c:	4618      	mov	r0, r3
  40025e:	3714      	adds	r7, #20
  400260:	46bd      	mov	sp, r7
  400262:	f85d 7b04 	ldr.w	r7, [sp], #4
  400266:	4770      	bx	lr

00400268 <adc_enable_interrupt>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
  400268:	b480      	push	{r7}
  40026a:	b083      	sub	sp, #12
  40026c:	af00      	add	r7, sp, #0
  40026e:	6078      	str	r0, [r7, #4]
  400270:	6039      	str	r1, [r7, #0]
	p_adc->ADC_IER = ul_source;
  400272:	687b      	ldr	r3, [r7, #4]
  400274:	683a      	ldr	r2, [r7, #0]
  400276:	625a      	str	r2, [r3, #36]	; 0x24
}
  400278:	370c      	adds	r7, #12
  40027a:	46bd      	mov	sp, r7
  40027c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400280:	4770      	bx	lr
  400282:	bf00      	nop

00400284 <adc_get_status>:
 * \param p_adc Pointer to an ADC instance.
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
  400284:	b480      	push	{r7}
  400286:	b083      	sub	sp, #12
  400288:	af00      	add	r7, sp, #0
  40028a:	6078      	str	r0, [r7, #4]
	return p_adc->ADC_ISR;
  40028c:	687b      	ldr	r3, [r7, #4]
  40028e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400290:	4618      	mov	r0, r3
  400292:	370c      	adds	r7, #12
  400294:	46bd      	mov	sp, r7
  400296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40029a:	4770      	bx	lr

0040029c <adc_enable_ts>:
 * \brief Turn on temperature sensor.
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_ts(Adc *p_adc)
{
  40029c:	b480      	push	{r7}
  40029e:	b083      	sub	sp, #12
  4002a0:	af00      	add	r7, sp, #0
  4002a2:	6078      	str	r0, [r7, #4]
	p_adc->ADC_ACR |= ADC_ACR_TSON;
  4002a4:	687b      	ldr	r3, [r7, #4]
  4002a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
  4002aa:	f043 0210 	orr.w	r2, r3, #16
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
  4002b4:	370c      	adds	r7, #12
  4002b6:	46bd      	mov	sp, r7
  4002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002bc:	4770      	bx	lr
  4002be:	bf00      	nop

004002c0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4002c0:	b480      	push	{r7}
  4002c2:	b087      	sub	sp, #28
  4002c4:	af00      	add	r7, sp, #0
  4002c6:	60f8      	str	r0, [r7, #12]
  4002c8:	60b9      	str	r1, [r7, #8]
  4002ca:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4002cc:	68bb      	ldr	r3, [r7, #8]
  4002ce:	019b      	lsls	r3, r3, #6
  4002d0:	68fa      	ldr	r2, [r7, #12]
  4002d2:	4413      	add	r3, r2
  4002d4:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4002d6:	697b      	ldr	r3, [r7, #20]
  4002d8:	2202      	movs	r2, #2
  4002da:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4002dc:	697b      	ldr	r3, [r7, #20]
  4002de:	f04f 32ff 	mov.w	r2, #4294967295
  4002e2:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4002e4:	697b      	ldr	r3, [r7, #20]
  4002e6:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4002e8:	697b      	ldr	r3, [r7, #20]
  4002ea:	687a      	ldr	r2, [r7, #4]
  4002ec:	605a      	str	r2, [r3, #4]
}
  4002ee:	371c      	adds	r7, #28
  4002f0:	46bd      	mov	sp, r7
  4002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002f6:	4770      	bx	lr

004002f8 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4002f8:	b480      	push	{r7}
  4002fa:	b083      	sub	sp, #12
  4002fc:	af00      	add	r7, sp, #0
  4002fe:	6078      	str	r0, [r7, #4]
  400300:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400302:	687a      	ldr	r2, [r7, #4]
  400304:	683b      	ldr	r3, [r7, #0]
  400306:	019b      	lsls	r3, r3, #6
  400308:	4413      	add	r3, r2
  40030a:	2205      	movs	r2, #5
  40030c:	601a      	str	r2, [r3, #0]
}
  40030e:	370c      	adds	r7, #12
  400310:	46bd      	mov	sp, r7
  400312:	f85d 7b04 	ldr.w	r7, [sp], #4
  400316:	4770      	bx	lr

00400318 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400318:	b480      	push	{r7}
  40031a:	b085      	sub	sp, #20
  40031c:	af00      	add	r7, sp, #0
  40031e:	60f8      	str	r0, [r7, #12]
  400320:	60b9      	str	r1, [r7, #8]
  400322:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400324:	68fa      	ldr	r2, [r7, #12]
  400326:	68bb      	ldr	r3, [r7, #8]
  400328:	019b      	lsls	r3, r3, #6
  40032a:	4413      	add	r3, r2
  40032c:	3318      	adds	r3, #24
  40032e:	687a      	ldr	r2, [r7, #4]
  400330:	605a      	str	r2, [r3, #4]
}
  400332:	3714      	adds	r7, #20
  400334:	46bd      	mov	sp, r7
  400336:	f85d 7b04 	ldr.w	r7, [sp], #4
  40033a:	4770      	bx	lr

0040033c <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  40033c:	b480      	push	{r7}
  40033e:	b087      	sub	sp, #28
  400340:	af00      	add	r7, sp, #0
  400342:	60f8      	str	r0, [r7, #12]
  400344:	60b9      	str	r1, [r7, #8]
  400346:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400348:	68bb      	ldr	r3, [r7, #8]
  40034a:	019b      	lsls	r3, r3, #6
  40034c:	68fa      	ldr	r2, [r7, #12]
  40034e:	4413      	add	r3, r2
  400350:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400352:	697b      	ldr	r3, [r7, #20]
  400354:	687a      	ldr	r2, [r7, #4]
  400356:	625a      	str	r2, [r3, #36]	; 0x24
}
  400358:	371c      	adds	r7, #28
  40035a:	46bd      	mov	sp, r7
  40035c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400360:	4770      	bx	lr
  400362:	bf00      	nop

00400364 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400364:	b480      	push	{r7}
  400366:	b085      	sub	sp, #20
  400368:	af00      	add	r7, sp, #0
  40036a:	6078      	str	r0, [r7, #4]
  40036c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40036e:	683b      	ldr	r3, [r7, #0]
  400370:	019b      	lsls	r3, r3, #6
  400372:	687a      	ldr	r2, [r7, #4]
  400374:	4413      	add	r3, r2
  400376:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400378:	68fb      	ldr	r3, [r7, #12]
  40037a:	6a1b      	ldr	r3, [r3, #32]
}
  40037c:	4618      	mov	r0, r3
  40037e:	3714      	adds	r7, #20
  400380:	46bd      	mov	sp, r7
  400382:	f85d 7b04 	ldr.w	r7, [sp], #4
  400386:	4770      	bx	lr

00400388 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400388:	b580      	push	{r7, lr}
  40038a:	b082      	sub	sp, #8
  40038c:	af00      	add	r7, sp, #0
  40038e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400390:	687b      	ldr	r3, [r7, #4]
  400392:	2b07      	cmp	r3, #7
  400394:	d830      	bhi.n	4003f8 <osc_enable+0x70>
  400396:	a201      	add	r2, pc, #4	; (adr r2, 40039c <osc_enable+0x14>)
  400398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40039c:	004003f9 	.word	0x004003f9
  4003a0:	004003bd 	.word	0x004003bd
  4003a4:	004003c5 	.word	0x004003c5
  4003a8:	004003cd 	.word	0x004003cd
  4003ac:	004003d5 	.word	0x004003d5
  4003b0:	004003dd 	.word	0x004003dd
  4003b4:	004003e5 	.word	0x004003e5
  4003b8:	004003ef 	.word	0x004003ef
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4003bc:	2000      	movs	r0, #0
  4003be:	4b10      	ldr	r3, [pc, #64]	; (400400 <osc_enable+0x78>)
  4003c0:	4798      	blx	r3
		break;
  4003c2:	e019      	b.n	4003f8 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4003c4:	2001      	movs	r0, #1
  4003c6:	4b0e      	ldr	r3, [pc, #56]	; (400400 <osc_enable+0x78>)
  4003c8:	4798      	blx	r3
		break;
  4003ca:	e015      	b.n	4003f8 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4003cc:	2000      	movs	r0, #0
  4003ce:	4b0d      	ldr	r3, [pc, #52]	; (400404 <osc_enable+0x7c>)
  4003d0:	4798      	blx	r3
		break;
  4003d2:	e011      	b.n	4003f8 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4003d4:	2010      	movs	r0, #16
  4003d6:	4b0b      	ldr	r3, [pc, #44]	; (400404 <osc_enable+0x7c>)
  4003d8:	4798      	blx	r3
		break;
  4003da:	e00d      	b.n	4003f8 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4003dc:	2020      	movs	r0, #32
  4003de:	4b09      	ldr	r3, [pc, #36]	; (400404 <osc_enable+0x7c>)
  4003e0:	4798      	blx	r3
		break;
  4003e2:	e009      	b.n	4003f8 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4003e4:	2000      	movs	r0, #0
  4003e6:	213e      	movs	r1, #62	; 0x3e
  4003e8:	4b07      	ldr	r3, [pc, #28]	; (400408 <osc_enable+0x80>)
  4003ea:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4003ec:	e004      	b.n	4003f8 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4003ee:	2001      	movs	r0, #1
  4003f0:	213e      	movs	r1, #62	; 0x3e
  4003f2:	4b05      	ldr	r3, [pc, #20]	; (400408 <osc_enable+0x80>)
  4003f4:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4003f6:	bf00      	nop
	}
}
  4003f8:	3708      	adds	r7, #8
  4003fa:	46bd      	mov	sp, r7
  4003fc:	bd80      	pop	{r7, pc}
  4003fe:	bf00      	nop
  400400:	00401fd5 	.word	0x00401fd5
  400404:	00402041 	.word	0x00402041
  400408:	004020b1 	.word	0x004020b1

0040040c <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400414:	687b      	ldr	r3, [r7, #4]
  400416:	2b07      	cmp	r3, #7
  400418:	d826      	bhi.n	400468 <osc_is_ready+0x5c>
  40041a:	a201      	add	r2, pc, #4	; (adr r2, 400420 <osc_is_ready+0x14>)
  40041c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400420:	00400441 	.word	0x00400441
  400424:	00400445 	.word	0x00400445
  400428:	00400445 	.word	0x00400445
  40042c:	00400457 	.word	0x00400457
  400430:	00400457 	.word	0x00400457
  400434:	00400457 	.word	0x00400457
  400438:	00400457 	.word	0x00400457
  40043c:	00400457 	.word	0x00400457
	case OSC_SLCK_32K_RC:
		return 1;
  400440:	2301      	movs	r3, #1
  400442:	e012      	b.n	40046a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400444:	4b0b      	ldr	r3, [pc, #44]	; (400474 <osc_is_ready+0x68>)
  400446:	4798      	blx	r3
  400448:	4603      	mov	r3, r0
  40044a:	2b00      	cmp	r3, #0
  40044c:	bf14      	ite	ne
  40044e:	2301      	movne	r3, #1
  400450:	2300      	moveq	r3, #0
  400452:	b2db      	uxtb	r3, r3
  400454:	e009      	b.n	40046a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400456:	4b08      	ldr	r3, [pc, #32]	; (400478 <osc_is_ready+0x6c>)
  400458:	4798      	blx	r3
  40045a:	4603      	mov	r3, r0
  40045c:	2b00      	cmp	r3, #0
  40045e:	bf14      	ite	ne
  400460:	2301      	movne	r3, #1
  400462:	2300      	moveq	r3, #0
  400464:	b2db      	uxtb	r3, r3
  400466:	e000      	b.n	40046a <osc_is_ready+0x5e>
	}

	return 0;
  400468:	2300      	movs	r3, #0
}
  40046a:	4618      	mov	r0, r3
  40046c:	3708      	adds	r7, #8
  40046e:	46bd      	mov	sp, r7
  400470:	bd80      	pop	{r7, pc}
  400472:	bf00      	nop
  400474:	0040200d 	.word	0x0040200d
  400478:	00402129 	.word	0x00402129

0040047c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40047c:	b480      	push	{r7}
  40047e:	b083      	sub	sp, #12
  400480:	af00      	add	r7, sp, #0
  400482:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400484:	687b      	ldr	r3, [r7, #4]
  400486:	2b07      	cmp	r3, #7
  400488:	d825      	bhi.n	4004d6 <osc_get_rate+0x5a>
  40048a:	a201      	add	r2, pc, #4	; (adr r2, 400490 <osc_get_rate+0x14>)
  40048c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400490:	004004b1 	.word	0x004004b1
  400494:	004004b7 	.word	0x004004b7
  400498:	004004bd 	.word	0x004004bd
  40049c:	004004c3 	.word	0x004004c3
  4004a0:	004004c7 	.word	0x004004c7
  4004a4:	004004cb 	.word	0x004004cb
  4004a8:	004004cf 	.word	0x004004cf
  4004ac:	004004d3 	.word	0x004004d3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4004b0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4004b4:	e010      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4004b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4004ba:	e00d      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4004bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4004c0:	e00a      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4004c2:	4b08      	ldr	r3, [pc, #32]	; (4004e4 <osc_get_rate+0x68>)
  4004c4:	e008      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4004c6:	4b08      	ldr	r3, [pc, #32]	; (4004e8 <osc_get_rate+0x6c>)
  4004c8:	e006      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4004ca:	4b08      	ldr	r3, [pc, #32]	; (4004ec <osc_get_rate+0x70>)
  4004cc:	e004      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4004ce:	4b07      	ldr	r3, [pc, #28]	; (4004ec <osc_get_rate+0x70>)
  4004d0:	e002      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4004d2:	4b06      	ldr	r3, [pc, #24]	; (4004ec <osc_get_rate+0x70>)
  4004d4:	e000      	b.n	4004d8 <osc_get_rate+0x5c>
	}

	return 0;
  4004d6:	2300      	movs	r3, #0
}
  4004d8:	4618      	mov	r0, r3
  4004da:	370c      	adds	r7, #12
  4004dc:	46bd      	mov	sp, r7
  4004de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004e2:	4770      	bx	lr
  4004e4:	003d0900 	.word	0x003d0900
  4004e8:	007a1200 	.word	0x007a1200
  4004ec:	00b71b00 	.word	0x00b71b00

004004f0 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4004f0:	b580      	push	{r7, lr}
  4004f2:	b082      	sub	sp, #8
  4004f4:	af00      	add	r7, sp, #0
  4004f6:	4603      	mov	r3, r0
  4004f8:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4004fa:	bf00      	nop
  4004fc:	79fb      	ldrb	r3, [r7, #7]
  4004fe:	4618      	mov	r0, r3
  400500:	4b05      	ldr	r3, [pc, #20]	; (400518 <osc_wait_ready+0x28>)
  400502:	4798      	blx	r3
  400504:	4603      	mov	r3, r0
  400506:	f083 0301 	eor.w	r3, r3, #1
  40050a:	b2db      	uxtb	r3, r3
  40050c:	2b00      	cmp	r3, #0
  40050e:	d1f5      	bne.n	4004fc <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400510:	3708      	adds	r7, #8
  400512:	46bd      	mov	sp, r7
  400514:	bd80      	pop	{r7, pc}
  400516:	bf00      	nop
  400518:	0040040d 	.word	0x0040040d

0040051c <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  40051c:	b580      	push	{r7, lr}
  40051e:	b086      	sub	sp, #24
  400520:	af00      	add	r7, sp, #0
  400522:	60f8      	str	r0, [r7, #12]
  400524:	607a      	str	r2, [r7, #4]
  400526:	603b      	str	r3, [r7, #0]
  400528:	460b      	mov	r3, r1
  40052a:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40052c:	7afb      	ldrb	r3, [r7, #11]
  40052e:	4618      	mov	r0, r3
  400530:	4b0d      	ldr	r3, [pc, #52]	; (400568 <pll_config_init+0x4c>)
  400532:	4798      	blx	r3
  400534:	4602      	mov	r2, r0
  400536:	687b      	ldr	r3, [r7, #4]
  400538:	fbb2 f3f3 	udiv	r3, r2, r3
  40053c:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40053e:	697b      	ldr	r3, [r7, #20]
  400540:	683a      	ldr	r2, [r7, #0]
  400542:	fb02 f303 	mul.w	r3, r2, r3
  400546:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400548:	683b      	ldr	r3, [r7, #0]
  40054a:	3b01      	subs	r3, #1
  40054c:	041a      	lsls	r2, r3, #16
  40054e:	4b07      	ldr	r3, [pc, #28]	; (40056c <pll_config_init+0x50>)
  400550:	4013      	ands	r3, r2
  400552:	687a      	ldr	r2, [r7, #4]
  400554:	b2d2      	uxtb	r2, r2
  400556:	4313      	orrs	r3, r2
  400558:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  40055c:	68fb      	ldr	r3, [r7, #12]
  40055e:	601a      	str	r2, [r3, #0]
}
  400560:	3718      	adds	r7, #24
  400562:	46bd      	mov	sp, r7
  400564:	bd80      	pop	{r7, pc}
  400566:	bf00      	nop
  400568:	0040047d 	.word	0x0040047d
  40056c:	07ff0000 	.word	0x07ff0000

00400570 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400570:	b580      	push	{r7, lr}
  400572:	b082      	sub	sp, #8
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40057a:	683b      	ldr	r3, [r7, #0]
  40057c:	2b00      	cmp	r3, #0
  40057e:	d108      	bne.n	400592 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400580:	4b08      	ldr	r3, [pc, #32]	; (4005a4 <pll_enable+0x34>)
  400582:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400584:	4a08      	ldr	r2, [pc, #32]	; (4005a8 <pll_enable+0x38>)
  400586:	687b      	ldr	r3, [r7, #4]
  400588:	681b      	ldr	r3, [r3, #0]
  40058a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40058e:	6293      	str	r3, [r2, #40]	; 0x28
  400590:	e005      	b.n	40059e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400592:	4b06      	ldr	r3, [pc, #24]	; (4005ac <pll_enable+0x3c>)
  400594:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400596:	4a04      	ldr	r2, [pc, #16]	; (4005a8 <pll_enable+0x38>)
  400598:	687b      	ldr	r3, [r7, #4]
  40059a:	681b      	ldr	r3, [r3, #0]
  40059c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40059e:	3708      	adds	r7, #8
  4005a0:	46bd      	mov	sp, r7
  4005a2:	bd80      	pop	{r7, pc}
  4005a4:	00402145 	.word	0x00402145
  4005a8:	400e0400 	.word	0x400e0400
  4005ac:	00402179 	.word	0x00402179

004005b0 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4005b0:	b580      	push	{r7, lr}
  4005b2:	b082      	sub	sp, #8
  4005b4:	af00      	add	r7, sp, #0
  4005b6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4005b8:	687b      	ldr	r3, [r7, #4]
  4005ba:	2b00      	cmp	r3, #0
  4005bc:	d103      	bne.n	4005c6 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4005be:	4b05      	ldr	r3, [pc, #20]	; (4005d4 <pll_is_locked+0x24>)
  4005c0:	4798      	blx	r3
  4005c2:	4603      	mov	r3, r0
  4005c4:	e002      	b.n	4005cc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  4005c6:	4b04      	ldr	r3, [pc, #16]	; (4005d8 <pll_is_locked+0x28>)
  4005c8:	4798      	blx	r3
  4005ca:	4603      	mov	r3, r0
	}
}
  4005cc:	4618      	mov	r0, r3
  4005ce:	3708      	adds	r7, #8
  4005d0:	46bd      	mov	sp, r7
  4005d2:	bd80      	pop	{r7, pc}
  4005d4:	0040215d 	.word	0x0040215d
  4005d8:	00402191 	.word	0x00402191

004005dc <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4005dc:	b580      	push	{r7, lr}
  4005de:	b082      	sub	sp, #8
  4005e0:	af00      	add	r7, sp, #0
  4005e2:	4603      	mov	r3, r0
  4005e4:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4005e6:	79fb      	ldrb	r3, [r7, #7]
  4005e8:	3b03      	subs	r3, #3
  4005ea:	2b04      	cmp	r3, #4
  4005ec:	d808      	bhi.n	400600 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4005ee:	79fb      	ldrb	r3, [r7, #7]
  4005f0:	4618      	mov	r0, r3
  4005f2:	4b05      	ldr	r3, [pc, #20]	; (400608 <pll_enable_source+0x2c>)
  4005f4:	4798      	blx	r3
		osc_wait_ready(e_src);
  4005f6:	79fb      	ldrb	r3, [r7, #7]
  4005f8:	4618      	mov	r0, r3
  4005fa:	4b04      	ldr	r3, [pc, #16]	; (40060c <pll_enable_source+0x30>)
  4005fc:	4798      	blx	r3
		break;
  4005fe:	e000      	b.n	400602 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400600:	bf00      	nop
	}
}
  400602:	3708      	adds	r7, #8
  400604:	46bd      	mov	sp, r7
  400606:	bd80      	pop	{r7, pc}
  400608:	00400389 	.word	0x00400389
  40060c:	004004f1 	.word	0x004004f1

00400610 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400610:	b580      	push	{r7, lr}
  400612:	b082      	sub	sp, #8
  400614:	af00      	add	r7, sp, #0
  400616:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400618:	bf00      	nop
  40061a:	6878      	ldr	r0, [r7, #4]
  40061c:	4b04      	ldr	r3, [pc, #16]	; (400630 <pll_wait_for_lock+0x20>)
  40061e:	4798      	blx	r3
  400620:	4603      	mov	r3, r0
  400622:	2b00      	cmp	r3, #0
  400624:	d0f9      	beq.n	40061a <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400626:	2300      	movs	r3, #0
}
  400628:	4618      	mov	r0, r3
  40062a:	3708      	adds	r7, #8
  40062c:	46bd      	mov	sp, r7
  40062e:	bd80      	pop	{r7, pc}
  400630:	004005b1 	.word	0x004005b1

00400634 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400634:	b580      	push	{r7, lr}
  400636:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400638:	2006      	movs	r0, #6
  40063a:	4b04      	ldr	r3, [pc, #16]	; (40064c <sysclk_get_main_hz+0x18>)
  40063c:	4798      	blx	r3
  40063e:	4602      	mov	r2, r0
  400640:	4613      	mov	r3, r2
  400642:	009b      	lsls	r3, r3, #2
  400644:	4413      	add	r3, r2
  400646:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400648:	4618      	mov	r0, r3
  40064a:	bd80      	pop	{r7, pc}
  40064c:	0040047d 	.word	0x0040047d

00400650 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400650:	b580      	push	{r7, lr}
  400652:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400654:	4b02      	ldr	r3, [pc, #8]	; (400660 <sysclk_get_cpu_hz+0x10>)
  400656:	4798      	blx	r3
  400658:	4603      	mov	r3, r0
  40065a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40065c:	4618      	mov	r0, r3
  40065e:	bd80      	pop	{r7, pc}
  400660:	00400635 	.word	0x00400635

00400664 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400664:	b590      	push	{r4, r7, lr}
  400666:	b083      	sub	sp, #12
  400668:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40066a:	4811      	ldr	r0, [pc, #68]	; (4006b0 <sysclk_init+0x4c>)
  40066c:	4b11      	ldr	r3, [pc, #68]	; (4006b4 <sysclk_init+0x50>)
  40066e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400670:	2006      	movs	r0, #6
  400672:	4b11      	ldr	r3, [pc, #68]	; (4006b8 <sysclk_init+0x54>)
  400674:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400676:	1d3b      	adds	r3, r7, #4
  400678:	4618      	mov	r0, r3
  40067a:	2106      	movs	r1, #6
  40067c:	2201      	movs	r2, #1
  40067e:	2314      	movs	r3, #20
  400680:	4c0e      	ldr	r4, [pc, #56]	; (4006bc <sysclk_init+0x58>)
  400682:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400684:	1d3b      	adds	r3, r7, #4
  400686:	4618      	mov	r0, r3
  400688:	2100      	movs	r1, #0
  40068a:	4b0d      	ldr	r3, [pc, #52]	; (4006c0 <sysclk_init+0x5c>)
  40068c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40068e:	2000      	movs	r0, #0
  400690:	4b0c      	ldr	r3, [pc, #48]	; (4006c4 <sysclk_init+0x60>)
  400692:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400694:	2010      	movs	r0, #16
  400696:	4b0c      	ldr	r3, [pc, #48]	; (4006c8 <sysclk_init+0x64>)
  400698:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40069a:	4b0c      	ldr	r3, [pc, #48]	; (4006cc <sysclk_init+0x68>)
  40069c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40069e:	4b0c      	ldr	r3, [pc, #48]	; (4006d0 <sysclk_init+0x6c>)
  4006a0:	4798      	blx	r3
  4006a2:	4603      	mov	r3, r0
  4006a4:	4618      	mov	r0, r3
  4006a6:	4b03      	ldr	r3, [pc, #12]	; (4006b4 <sysclk_init+0x50>)
  4006a8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4006aa:	370c      	adds	r7, #12
  4006ac:	46bd      	mov	sp, r7
  4006ae:	bd90      	pop	{r4, r7, pc}
  4006b0:	07270e00 	.word	0x07270e00
  4006b4:	0040249d 	.word	0x0040249d
  4006b8:	004005dd 	.word	0x004005dd
  4006bc:	0040051d 	.word	0x0040051d
  4006c0:	00400571 	.word	0x00400571
  4006c4:	00400611 	.word	0x00400611
  4006c8:	00401f51 	.word	0x00401f51
  4006cc:	00402301 	.word	0x00402301
  4006d0:	00400651 	.word	0x00400651

004006d4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4006d4:	b580      	push	{r7, lr}
  4006d6:	b082      	sub	sp, #8
  4006d8:	af00      	add	r7, sp, #0
  4006da:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4006dc:	6878      	ldr	r0, [r7, #4]
  4006de:	4b02      	ldr	r3, [pc, #8]	; (4006e8 <sysclk_enable_peripheral_clock+0x14>)
  4006e0:	4798      	blx	r3
}
  4006e2:	3708      	adds	r7, #8
  4006e4:	46bd      	mov	sp, r7
  4006e6:	bd80      	pop	{r7, pc}
  4006e8:	004021ad 	.word	0x004021ad

004006ec <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4006ec:	b580      	push	{r7, lr}
  4006ee:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4006f0:	200b      	movs	r0, #11
  4006f2:	4b04      	ldr	r3, [pc, #16]	; (400704 <ioport_init+0x18>)
  4006f4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4006f6:	200c      	movs	r0, #12
  4006f8:	4b02      	ldr	r3, [pc, #8]	; (400704 <ioport_init+0x18>)
  4006fa:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4006fc:	200d      	movs	r0, #13
  4006fe:	4b01      	ldr	r3, [pc, #4]	; (400704 <ioport_init+0x18>)
  400700:	4798      	blx	r3
	arch_ioport_init();
}
  400702:	bd80      	pop	{r7, pc}
  400704:	004006d5 	.word	0x004006d5

00400708 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400708:	b580      	push	{r7, lr}
  40070a:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40070c:	4b2a      	ldr	r3, [pc, #168]	; (4007b8 <board_init+0xb0>)
  40070e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400712:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  400714:	4b29      	ldr	r3, [pc, #164]	; (4007bc <board_init+0xb4>)
  400716:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400718:	2013      	movs	r0, #19
  40071a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40071e:	4b28      	ldr	r3, [pc, #160]	; (4007c0 <board_init+0xb8>)
  400720:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400722:	2014      	movs	r0, #20
  400724:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400728:	4b25      	ldr	r3, [pc, #148]	; (4007c0 <board_init+0xb8>)
  40072a:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40072c:	2023      	movs	r0, #35	; 0x23
  40072e:	4925      	ldr	r1, [pc, #148]	; (4007c4 <board_init+0xbc>)
  400730:	4b23      	ldr	r3, [pc, #140]	; (4007c0 <board_init+0xb8>)
  400732:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400734:	204c      	movs	r0, #76	; 0x4c
  400736:	4924      	ldr	r1, [pc, #144]	; (4007c8 <board_init+0xc0>)
  400738:	4b21      	ldr	r3, [pc, #132]	; (4007c0 <board_init+0xb8>)
  40073a:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40073c:	4823      	ldr	r0, [pc, #140]	; (4007cc <board_init+0xc4>)
  40073e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400742:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400746:	4b22      	ldr	r3, [pc, #136]	; (4007d0 <board_init+0xc8>)
  400748:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  40074a:	2040      	movs	r0, #64	; 0x40
  40074c:	4921      	ldr	r1, [pc, #132]	; (4007d4 <board_init+0xcc>)
  40074e:	4b1c      	ldr	r3, [pc, #112]	; (4007c0 <board_init+0xb8>)
  400750:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400752:	2041      	movs	r0, #65	; 0x41
  400754:	491f      	ldr	r1, [pc, #124]	; (4007d4 <board_init+0xcc>)
  400756:	4b1a      	ldr	r3, [pc, #104]	; (4007c0 <board_init+0xb8>)
  400758:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  40075a:	2042      	movs	r0, #66	; 0x42
  40075c:	491d      	ldr	r1, [pc, #116]	; (4007d4 <board_init+0xcc>)
  40075e:	4b18      	ldr	r3, [pc, #96]	; (4007c0 <board_init+0xb8>)
  400760:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400762:	2043      	movs	r0, #67	; 0x43
  400764:	491b      	ldr	r1, [pc, #108]	; (4007d4 <board_init+0xcc>)
  400766:	4b16      	ldr	r3, [pc, #88]	; (4007c0 <board_init+0xb8>)
  400768:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  40076a:	2044      	movs	r0, #68	; 0x44
  40076c:	4919      	ldr	r1, [pc, #100]	; (4007d4 <board_init+0xcc>)
  40076e:	4b14      	ldr	r3, [pc, #80]	; (4007c0 <board_init+0xb8>)
  400770:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400772:	2045      	movs	r0, #69	; 0x45
  400774:	4917      	ldr	r1, [pc, #92]	; (4007d4 <board_init+0xcc>)
  400776:	4b12      	ldr	r3, [pc, #72]	; (4007c0 <board_init+0xb8>)
  400778:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  40077a:	2046      	movs	r0, #70	; 0x46
  40077c:	4915      	ldr	r1, [pc, #84]	; (4007d4 <board_init+0xcc>)
  40077e:	4b10      	ldr	r3, [pc, #64]	; (4007c0 <board_init+0xb8>)
  400780:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400782:	2047      	movs	r0, #71	; 0x47
  400784:	4913      	ldr	r1, [pc, #76]	; (4007d4 <board_init+0xcc>)
  400786:	4b0e      	ldr	r3, [pc, #56]	; (4007c0 <board_init+0xb8>)
  400788:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  40078a:	204b      	movs	r0, #75	; 0x4b
  40078c:	4911      	ldr	r1, [pc, #68]	; (4007d4 <board_init+0xcc>)
  40078e:	4b0c      	ldr	r3, [pc, #48]	; (4007c0 <board_init+0xb8>)
  400790:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400792:	2048      	movs	r0, #72	; 0x48
  400794:	490f      	ldr	r1, [pc, #60]	; (4007d4 <board_init+0xcc>)
  400796:	4b0a      	ldr	r3, [pc, #40]	; (4007c0 <board_init+0xb8>)
  400798:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  40079a:	204f      	movs	r0, #79	; 0x4f
  40079c:	490d      	ldr	r1, [pc, #52]	; (4007d4 <board_init+0xcc>)
  40079e:	4b08      	ldr	r3, [pc, #32]	; (4007c0 <board_init+0xb8>)
  4007a0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4007a2:	2053      	movs	r0, #83	; 0x53
  4007a4:	490b      	ldr	r1, [pc, #44]	; (4007d4 <board_init+0xcc>)
  4007a6:	4b06      	ldr	r3, [pc, #24]	; (4007c0 <board_init+0xb8>)
  4007a8:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4007aa:	204d      	movs	r0, #77	; 0x4d
  4007ac:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4007b0:	4b03      	ldr	r3, [pc, #12]	; (4007c0 <board_init+0xb8>)
  4007b2:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
# if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
# endif
#endif
}
  4007b4:	bd80      	pop	{r7, pc}
  4007b6:	bf00      	nop
  4007b8:	400e1450 	.word	0x400e1450
  4007bc:	004006ed 	.word	0x004006ed
  4007c0:	00401ac9 	.word	0x00401ac9
  4007c4:	28000079 	.word	0x28000079
  4007c8:	28000059 	.word	0x28000059
  4007cc:	400e0e00 	.word	0x400e0e00
  4007d0:	00401c81 	.word	0x00401c81
  4007d4:	08000001 	.word	0x08000001

004007d8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4007d8:	b480      	push	{r7}
  4007da:	b08b      	sub	sp, #44	; 0x2c
  4007dc:	af00      	add	r7, sp, #0
  4007de:	6078      	str	r0, [r7, #4]
  4007e0:	460b      	mov	r3, r1
  4007e2:	70fb      	strb	r3, [r7, #3]
  4007e4:	687b      	ldr	r3, [r7, #4]
  4007e6:	627b      	str	r3, [r7, #36]	; 0x24
  4007e8:	78fb      	ldrb	r3, [r7, #3]
  4007ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  4007ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007f0:	61fb      	str	r3, [r7, #28]
  4007f2:	69fb      	ldr	r3, [r7, #28]
  4007f4:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4007f6:	69bb      	ldr	r3, [r7, #24]
  4007f8:	095b      	lsrs	r3, r3, #5
  4007fa:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007fc:	697b      	ldr	r3, [r7, #20]
  4007fe:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400802:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400806:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400808:	613b      	str	r3, [r7, #16]

	if (level) {
  40080a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40080e:	2b00      	cmp	r3, #0
  400810:	d009      	beq.n	400826 <ioport_set_pin_level+0x4e>
  400812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400814:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400816:	68fb      	ldr	r3, [r7, #12]
  400818:	f003 031f 	and.w	r3, r3, #31
  40081c:	2201      	movs	r2, #1
  40081e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400820:	693b      	ldr	r3, [r7, #16]
  400822:	631a      	str	r2, [r3, #48]	; 0x30
  400824:	e008      	b.n	400838 <ioport_set_pin_level+0x60>
  400826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400828:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40082a:	68bb      	ldr	r3, [r7, #8]
  40082c:	f003 031f 	and.w	r3, r3, #31
  400830:	2201      	movs	r2, #1
  400832:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400834:	693b      	ldr	r3, [r7, #16]
  400836:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  400838:	372c      	adds	r7, #44	; 0x2c
  40083a:	46bd      	mov	sp, r7
  40083c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400840:	4770      	bx	lr
  400842:	bf00      	nop

00400844 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400844:	b580      	push	{r7, lr}
  400846:	b084      	sub	sp, #16
  400848:	af00      	add	r7, sp, #0
  40084a:	6078      	str	r0, [r7, #4]
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  40084c:	687b      	ldr	r3, [r7, #4]
  40084e:	f1c3 0311 	rsb	r3, r3, #17
  400852:	607b      	str	r3, [r7, #4]
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400854:	687b      	ldr	r3, [r7, #4]
  400856:	2b10      	cmp	r3, #16
  400858:	bf28      	it	cs
  40085a:	2310      	movcs	r3, #16
  40085c:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  40085e:	687b      	ldr	r3, [r7, #4]
  400860:	2b00      	cmp	r3, #0
  400862:	d001      	beq.n	400868 <aat31xx_set_backlight+0x24>
  400864:	687b      	ldr	r3, [r7, #4]
  400866:	e000      	b.n	40086a <aat31xx_set_backlight+0x26>
  400868:	2301      	movs	r3, #1
  40086a:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40086c:	2300      	movs	r3, #0
  40086e:	60fb      	str	r3, [r7, #12]
  400870:	e01a      	b.n	4008a8 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  400872:	204d      	movs	r0, #77	; 0x4d
  400874:	2100      	movs	r1, #0
  400876:	4b14      	ldr	r3, [pc, #80]	; (4008c8 <aat31xx_set_backlight+0x84>)
  400878:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  40087a:	2318      	movs	r3, #24
  40087c:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  40087e:	bf00      	nop
  400880:	68bb      	ldr	r3, [r7, #8]
  400882:	1e5a      	subs	r2, r3, #1
  400884:	60ba      	str	r2, [r7, #8]
  400886:	2b00      	cmp	r3, #0
  400888:	d1fa      	bne.n	400880 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  40088a:	204d      	movs	r0, #77	; 0x4d
  40088c:	2101      	movs	r1, #1
  40088e:	4b0e      	ldr	r3, [pc, #56]	; (4008c8 <aat31xx_set_backlight+0x84>)
  400890:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  400892:	2318      	movs	r3, #24
  400894:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  400896:	bf00      	nop
  400898:	68bb      	ldr	r3, [r7, #8]
  40089a:	1e5a      	subs	r2, r3, #1
  40089c:	60ba      	str	r2, [r7, #8]
  40089e:	2b00      	cmp	r3, #0
  4008a0:	d1fa      	bne.n	400898 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4008a2:	68fb      	ldr	r3, [r7, #12]
  4008a4:	3301      	adds	r3, #1
  4008a6:	60fb      	str	r3, [r7, #12]
  4008a8:	68fa      	ldr	r2, [r7, #12]
  4008aa:	687b      	ldr	r3, [r7, #4]
  4008ac:	429a      	cmp	r2, r3
  4008ae:	d3e0      	bcc.n	400872 <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4008b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4008b4:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  4008b6:	bf00      	nop
  4008b8:	68bb      	ldr	r3, [r7, #8]
  4008ba:	1e5a      	subs	r2, r3, #1
  4008bc:	60ba      	str	r2, [r7, #8]
  4008be:	2b00      	cmp	r3, #0
  4008c0:	d1fa      	bne.n	4008b8 <aat31xx_set_backlight+0x74>
	}
}
  4008c2:	3710      	adds	r7, #16
  4008c4:	46bd      	mov	sp, r7
  4008c6:	bd80      	pop	{r7, pc}
  4008c8:	004007d9 	.word	0x004007d9

004008cc <LCD_IR>:
#define DEVICE_TYPE_ILI9325  1
#define DEVICE_TYPE_ILI9341  2
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
  4008cc:	b480      	push	{r7}
  4008ce:	b083      	sub	sp, #12
  4008d0:	af00      	add	r7, sp, #0
  4008d2:	4603      	mov	r3, r0
  4008d4:	71fb      	strb	r3, [r7, #7]
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4008d6:	f04f 42c2 	mov.w	r2, #1627389952	; 0x61000000
  4008da:	79fb      	ldrb	r3, [r7, #7]
  4008dc:	7013      	strb	r3, [r2, #0]
}
  4008de:	370c      	adds	r7, #12
  4008e0:	46bd      	mov	sp, r7
  4008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008e6:	4770      	bx	lr

004008e8 <LCD_WD>:

static inline void LCD_WD(uint8_t lcd_data)
{
  4008e8:	b480      	push	{r7}
  4008ea:	b083      	sub	sp, #12
  4008ec:	af00      	add	r7, sp, #0
  4008ee:	4603      	mov	r3, r0
  4008f0:	71fb      	strb	r3, [r7, #7]
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4008f2:	4a04      	ldr	r2, [pc, #16]	; (400904 <LCD_WD+0x1c>)
  4008f4:	79fb      	ldrb	r3, [r7, #7]
  4008f6:	7013      	strb	r3, [r2, #0]
																lcd_data;
}
  4008f8:	370c      	adds	r7, #12
  4008fa:	46bd      	mov	sp, r7
  4008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400900:	4770      	bx	lr
  400902:	bf00      	nop
  400904:	61000002 	.word	0x61000002

00400908 <LCD_RD>:

static inline uint8_t LCD_RD(void)
{
  400908:	b480      	push	{r7}
  40090a:	af00      	add	r7, sp, #0
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40090c:	4b03      	ldr	r3, [pc, #12]	; (40091c <LCD_RD+0x14>)
  40090e:	781b      	ldrb	r3, [r3, #0]
  400910:	b2db      	uxtb	r3, r3
}
  400912:	4618      	mov	r0, r3
  400914:	46bd      	mov	sp, r7
  400916:	f85d 7b04 	ldr.w	r7, [sp], #4
  40091a:	4770      	bx	lr
  40091c:	61000002 	.word	0x61000002

00400920 <ili93xx_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
  400920:	b580      	push	{r7, lr}
  400922:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400924:	4b0c      	ldr	r3, [pc, #48]	; (400958 <ili93xx_write_ram_prepare+0x38>)
  400926:	781b      	ldrb	r3, [r3, #0]
  400928:	2b01      	cmp	r3, #1
  40092a:	d106      	bne.n	40093a <ili93xx_write_ram_prepare+0x1a>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
  40092c:	2000      	movs	r0, #0
  40092e:	4b0b      	ldr	r3, [pc, #44]	; (40095c <ili93xx_write_ram_prepare+0x3c>)
  400930:	4798      	blx	r3
		LCD_IR(ILI9325_GRAM_DATA_REG);
  400932:	2022      	movs	r0, #34	; 0x22
  400934:	4b09      	ldr	r3, [pc, #36]	; (40095c <ili93xx_write_ram_prepare+0x3c>)
  400936:	4798      	blx	r3
  400938:	e00c      	b.n	400954 <ili93xx_write_ram_prepare+0x34>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40093a:	4b07      	ldr	r3, [pc, #28]	; (400958 <ili93xx_write_ram_prepare+0x38>)
  40093c:	781b      	ldrb	r3, [r3, #0]
  40093e:	2b02      	cmp	r3, #2
  400940:	d108      	bne.n	400954 <ili93xx_write_ram_prepare+0x34>
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
  400942:	202c      	movs	r0, #44	; 0x2c
  400944:	4b05      	ldr	r3, [pc, #20]	; (40095c <ili93xx_write_ram_prepare+0x3c>)
  400946:	4798      	blx	r3
		LCD_IR(0);
  400948:	2000      	movs	r0, #0
  40094a:	4b04      	ldr	r3, [pc, #16]	; (40095c <ili93xx_write_ram_prepare+0x3c>)
  40094c:	4798      	blx	r3
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
  40094e:	203c      	movs	r0, #60	; 0x3c
  400950:	4b02      	ldr	r3, [pc, #8]	; (40095c <ili93xx_write_ram_prepare+0x3c>)
  400952:	4798      	blx	r3
	}
}
  400954:	bd80      	pop	{r7, pc}
  400956:	bf00      	nop
  400958:	200008a0 	.word	0x200008a0
  40095c:	004008cd 	.word	0x004008cd

00400960 <ili93xx_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
  400960:	b580      	push	{r7, lr}
  400962:	b082      	sub	sp, #8
  400964:	af00      	add	r7, sp, #0
  400966:	6078      	str	r0, [r7, #4]
	LCD_WD((ul_color >> 16) & 0xFF);
  400968:	687b      	ldr	r3, [r7, #4]
  40096a:	0c1b      	lsrs	r3, r3, #16
  40096c:	b2db      	uxtb	r3, r3
  40096e:	4618      	mov	r0, r3
  400970:	4b07      	ldr	r3, [pc, #28]	; (400990 <ili93xx_write_ram+0x30>)
  400972:	4798      	blx	r3
	LCD_WD((ul_color >> 8) & 0xFF);
  400974:	687b      	ldr	r3, [r7, #4]
  400976:	0a1b      	lsrs	r3, r3, #8
  400978:	b2db      	uxtb	r3, r3
  40097a:	4618      	mov	r0, r3
  40097c:	4b04      	ldr	r3, [pc, #16]	; (400990 <ili93xx_write_ram+0x30>)
  40097e:	4798      	blx	r3
	LCD_WD(ul_color & 0xFF);
  400980:	687b      	ldr	r3, [r7, #4]
  400982:	b2db      	uxtb	r3, r3
  400984:	4618      	mov	r0, r3
  400986:	4b02      	ldr	r3, [pc, #8]	; (400990 <ili93xx_write_ram+0x30>)
  400988:	4798      	blx	r3
}
  40098a:	3708      	adds	r7, #8
  40098c:	46bd      	mov	sp, r7
  40098e:	bd80      	pop	{r7, pc}
  400990:	004008e9 	.word	0x004008e9

00400994 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400994:	b580      	push	{r7, lr}
  400996:	b084      	sub	sp, #16
  400998:	af00      	add	r7, sp, #0
  40099a:	6078      	str	r0, [r7, #4]
  40099c:	6039      	str	r1, [r7, #0]
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40099e:	2300      	movs	r3, #0
  4009a0:	60fb      	str	r3, [r7, #12]
  4009a2:	e049      	b.n	400a38 <ili93xx_write_ram_buffer+0xa4>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4009a4:	68fb      	ldr	r3, [r7, #12]
  4009a6:	009b      	lsls	r3, r3, #2
  4009a8:	687a      	ldr	r2, [r7, #4]
  4009aa:	4413      	add	r3, r2
  4009ac:	681b      	ldr	r3, [r3, #0]
  4009ae:	4618      	mov	r0, r3
  4009b0:	4b2e      	ldr	r3, [pc, #184]	; (400a6c <ili93xx_write_ram_buffer+0xd8>)
  4009b2:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  4009b4:	68fb      	ldr	r3, [r7, #12]
  4009b6:	3301      	adds	r3, #1
  4009b8:	009b      	lsls	r3, r3, #2
  4009ba:	687a      	ldr	r2, [r7, #4]
  4009bc:	4413      	add	r3, r2
  4009be:	681b      	ldr	r3, [r3, #0]
  4009c0:	4618      	mov	r0, r3
  4009c2:	4b2a      	ldr	r3, [pc, #168]	; (400a6c <ili93xx_write_ram_buffer+0xd8>)
  4009c4:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  4009c6:	68fb      	ldr	r3, [r7, #12]
  4009c8:	3302      	adds	r3, #2
  4009ca:	009b      	lsls	r3, r3, #2
  4009cc:	687a      	ldr	r2, [r7, #4]
  4009ce:	4413      	add	r3, r2
  4009d0:	681b      	ldr	r3, [r3, #0]
  4009d2:	4618      	mov	r0, r3
  4009d4:	4b25      	ldr	r3, [pc, #148]	; (400a6c <ili93xx_write_ram_buffer+0xd8>)
  4009d6:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  4009d8:	68fb      	ldr	r3, [r7, #12]
  4009da:	3303      	adds	r3, #3
  4009dc:	009b      	lsls	r3, r3, #2
  4009de:	687a      	ldr	r2, [r7, #4]
  4009e0:	4413      	add	r3, r2
  4009e2:	681b      	ldr	r3, [r3, #0]
  4009e4:	4618      	mov	r0, r3
  4009e6:	4b21      	ldr	r3, [pc, #132]	; (400a6c <ili93xx_write_ram_buffer+0xd8>)
  4009e8:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  4009ea:	68fb      	ldr	r3, [r7, #12]
  4009ec:	3304      	adds	r3, #4
  4009ee:	009b      	lsls	r3, r3, #2
  4009f0:	687a      	ldr	r2, [r7, #4]
  4009f2:	4413      	add	r3, r2
  4009f4:	681b      	ldr	r3, [r3, #0]
  4009f6:	4618      	mov	r0, r3
  4009f8:	4b1c      	ldr	r3, [pc, #112]	; (400a6c <ili93xx_write_ram_buffer+0xd8>)
  4009fa:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  4009fc:	68fb      	ldr	r3, [r7, #12]
  4009fe:	3305      	adds	r3, #5
  400a00:	009b      	lsls	r3, r3, #2
  400a02:	687a      	ldr	r2, [r7, #4]
  400a04:	4413      	add	r3, r2
  400a06:	681b      	ldr	r3, [r3, #0]
  400a08:	4618      	mov	r0, r3
  400a0a:	4b18      	ldr	r3, [pc, #96]	; (400a6c <ili93xx_write_ram_buffer+0xd8>)
  400a0c:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  400a0e:	68fb      	ldr	r3, [r7, #12]
  400a10:	3306      	adds	r3, #6
  400a12:	009b      	lsls	r3, r3, #2
  400a14:	687a      	ldr	r2, [r7, #4]
  400a16:	4413      	add	r3, r2
  400a18:	681b      	ldr	r3, [r3, #0]
  400a1a:	4618      	mov	r0, r3
  400a1c:	4b13      	ldr	r3, [pc, #76]	; (400a6c <ili93xx_write_ram_buffer+0xd8>)
  400a1e:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400a20:	68fb      	ldr	r3, [r7, #12]
  400a22:	3307      	adds	r3, #7
  400a24:	009b      	lsls	r3, r3, #2
  400a26:	687a      	ldr	r2, [r7, #4]
  400a28:	4413      	add	r3, r2
  400a2a:	681b      	ldr	r3, [r3, #0]
  400a2c:	4618      	mov	r0, r3
  400a2e:	4b0f      	ldr	r3, [pc, #60]	; (400a6c <ili93xx_write_ram_buffer+0xd8>)
  400a30:	4798      	blx	r3
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400a32:	68fb      	ldr	r3, [r7, #12]
  400a34:	3308      	adds	r3, #8
  400a36:	60fb      	str	r3, [r7, #12]
  400a38:	683b      	ldr	r3, [r7, #0]
  400a3a:	f023 0207 	bic.w	r2, r3, #7
  400a3e:	68fb      	ldr	r3, [r7, #12]
  400a40:	429a      	cmp	r2, r3
  400a42:	d8af      	bhi.n	4009a4 <ili93xx_write_ram_buffer+0x10>
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400a44:	e00a      	b.n	400a5c <ili93xx_write_ram_buffer+0xc8>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400a46:	68fb      	ldr	r3, [r7, #12]
  400a48:	009b      	lsls	r3, r3, #2
  400a4a:	687a      	ldr	r2, [r7, #4]
  400a4c:	4413      	add	r3, r2
  400a4e:	681b      	ldr	r3, [r3, #0]
  400a50:	4618      	mov	r0, r3
  400a52:	4b06      	ldr	r3, [pc, #24]	; (400a6c <ili93xx_write_ram_buffer+0xd8>)
  400a54:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400a56:	68fb      	ldr	r3, [r7, #12]
  400a58:	3301      	adds	r3, #1
  400a5a:	60fb      	str	r3, [r7, #12]
  400a5c:	68fa      	ldr	r2, [r7, #12]
  400a5e:	683b      	ldr	r3, [r7, #0]
  400a60:	429a      	cmp	r2, r3
  400a62:	d3f0      	bcc.n	400a46 <ili93xx_write_ram_buffer+0xb2>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
	}
}
  400a64:	3710      	adds	r7, #16
  400a66:	46bd      	mov	sp, r7
  400a68:	bd80      	pop	{r7, pc}
  400a6a:	bf00      	nop
  400a6c:	00400961 	.word	0x00400961

00400a70 <ili93xx_write_register_word>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
  400a70:	b580      	push	{r7, lr}
  400a72:	b082      	sub	sp, #8
  400a74:	af00      	add	r7, sp, #0
  400a76:	4603      	mov	r3, r0
  400a78:	460a      	mov	r2, r1
  400a7a:	71fb      	strb	r3, [r7, #7]
  400a7c:	4613      	mov	r3, r2
  400a7e:	80bb      	strh	r3, [r7, #4]
	LCD_IR(0);
  400a80:	2000      	movs	r0, #0
  400a82:	4b0a      	ldr	r3, [pc, #40]	; (400aac <ili93xx_write_register_word+0x3c>)
  400a84:	4798      	blx	r3
	LCD_IR(uc_reg);
  400a86:	79fb      	ldrb	r3, [r7, #7]
  400a88:	4618      	mov	r0, r3
  400a8a:	4b08      	ldr	r3, [pc, #32]	; (400aac <ili93xx_write_register_word+0x3c>)
  400a8c:	4798      	blx	r3
	LCD_WD((us_data >> 8) & 0xFF);
  400a8e:	88bb      	ldrh	r3, [r7, #4]
  400a90:	0a1b      	lsrs	r3, r3, #8
  400a92:	b29b      	uxth	r3, r3
  400a94:	b2db      	uxtb	r3, r3
  400a96:	4618      	mov	r0, r3
  400a98:	4b05      	ldr	r3, [pc, #20]	; (400ab0 <ili93xx_write_register_word+0x40>)
  400a9a:	4798      	blx	r3
	LCD_WD(us_data & 0xFF);
  400a9c:	88bb      	ldrh	r3, [r7, #4]
  400a9e:	b2db      	uxtb	r3, r3
  400aa0:	4618      	mov	r0, r3
  400aa2:	4b03      	ldr	r3, [pc, #12]	; (400ab0 <ili93xx_write_register_word+0x40>)
  400aa4:	4798      	blx	r3
}
  400aa6:	3708      	adds	r7, #8
  400aa8:	46bd      	mov	sp, r7
  400aaa:	bd80      	pop	{r7, pc}
  400aac:	004008cd 	.word	0x004008cd
  400ab0:	004008e9 	.word	0x004008e9

00400ab4 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400ab4:	b580      	push	{r7, lr}
  400ab6:	b084      	sub	sp, #16
  400ab8:	af00      	add	r7, sp, #0
  400aba:	4603      	mov	r3, r0
  400abc:	6039      	str	r1, [r7, #0]
  400abe:	71fb      	strb	r3, [r7, #7]
  400ac0:	4613      	mov	r3, r2
  400ac2:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400ac4:	2000      	movs	r0, #0
  400ac6:	4b0d      	ldr	r3, [pc, #52]	; (400afc <ili93xx_write_register+0x48>)
  400ac8:	4798      	blx	r3
	LCD_IR(uc_reg);
  400aca:	79fb      	ldrb	r3, [r7, #7]
  400acc:	4618      	mov	r0, r3
  400ace:	4b0b      	ldr	r3, [pc, #44]	; (400afc <ili93xx_write_register+0x48>)
  400ad0:	4798      	blx	r3
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400ad2:	2300      	movs	r3, #0
  400ad4:	73fb      	strb	r3, [r7, #15]
  400ad6:	e009      	b.n	400aec <ili93xx_write_register+0x38>
		LCD_WD(p_data[i]);
  400ad8:	7bfb      	ldrb	r3, [r7, #15]
  400ada:	683a      	ldr	r2, [r7, #0]
  400adc:	4413      	add	r3, r2
  400ade:	781b      	ldrb	r3, [r3, #0]
  400ae0:	4618      	mov	r0, r3
  400ae2:	4b07      	ldr	r3, [pc, #28]	; (400b00 <ili93xx_write_register+0x4c>)
  400ae4:	4798      	blx	r3
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400ae6:	7bfb      	ldrb	r3, [r7, #15]
  400ae8:	3301      	adds	r3, #1
  400aea:	73fb      	strb	r3, [r7, #15]
  400aec:	7bfa      	ldrb	r2, [r7, #15]
  400aee:	79bb      	ldrb	r3, [r7, #6]
  400af0:	429a      	cmp	r2, r3
  400af2:	d3f1      	bcc.n	400ad8 <ili93xx_write_register+0x24>
		LCD_WD(p_data[i]);
	}
}
  400af4:	3710      	adds	r7, #16
  400af6:	46bd      	mov	sp, r7
  400af8:	bd80      	pop	{r7, pc}
  400afa:	bf00      	nop
  400afc:	004008cd 	.word	0x004008cd
  400b00:	004008e9 	.word	0x004008e9

00400b04 <ili93xx_read_register>:
 * \param p_data the pointer to the read data.
 * \param uc_datacnt the number of the read data
 */
static void ili93xx_read_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400b04:	b590      	push	{r4, r7, lr}
  400b06:	b085      	sub	sp, #20
  400b08:	af00      	add	r7, sp, #0
  400b0a:	4603      	mov	r3, r0
  400b0c:	6039      	str	r1, [r7, #0]
  400b0e:	71fb      	strb	r3, [r7, #7]
  400b10:	4613      	mov	r3, r2
  400b12:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400b14:	2000      	movs	r0, #0
  400b16:	4b0d      	ldr	r3, [pc, #52]	; (400b4c <ili93xx_read_register+0x48>)
  400b18:	4798      	blx	r3
	LCD_IR(uc_reg);
  400b1a:	79fb      	ldrb	r3, [r7, #7]
  400b1c:	4618      	mov	r0, r3
  400b1e:	4b0b      	ldr	r3, [pc, #44]	; (400b4c <ili93xx_read_register+0x48>)
  400b20:	4798      	blx	r3

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400b22:	2300      	movs	r3, #0
  400b24:	73fb      	strb	r3, [r7, #15]
  400b26:	e009      	b.n	400b3c <ili93xx_read_register+0x38>
		p_data[i] = LCD_RD();
  400b28:	7bfb      	ldrb	r3, [r7, #15]
  400b2a:	683a      	ldr	r2, [r7, #0]
  400b2c:	18d4      	adds	r4, r2, r3
  400b2e:	4b08      	ldr	r3, [pc, #32]	; (400b50 <ili93xx_read_register+0x4c>)
  400b30:	4798      	blx	r3
  400b32:	4603      	mov	r3, r0
  400b34:	7023      	strb	r3, [r4, #0]
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400b36:	7bfb      	ldrb	r3, [r7, #15]
  400b38:	3301      	adds	r3, #1
  400b3a:	73fb      	strb	r3, [r7, #15]
  400b3c:	7bfa      	ldrb	r2, [r7, #15]
  400b3e:	79bb      	ldrb	r3, [r7, #6]
  400b40:	429a      	cmp	r2, r3
  400b42:	d3f1      	bcc.n	400b28 <ili93xx_read_register+0x24>
		p_data[i] = LCD_RD();
	}
}
  400b44:	3714      	adds	r7, #20
  400b46:	46bd      	mov	sp, r7
  400b48:	bd90      	pop	{r4, r7, pc}
  400b4a:	bf00      	nop
  400b4c:	004008cd 	.word	0x004008cd
  400b50:	00400909 	.word	0x00400909

00400b54 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400b54:	b480      	push	{r7}
  400b56:	b085      	sub	sp, #20
  400b58:	af00      	add	r7, sp, #0
  400b5a:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400b5c:	2300      	movs	r3, #0
  400b5e:	60fb      	str	r3, [r7, #12]
  400b60:	e00c      	b.n	400b7c <ili93xx_delay+0x28>
		for (i = 0; i < 100000; i++) {
  400b62:	2300      	movs	r3, #0
  400b64:	60fb      	str	r3, [r7, #12]
  400b66:	e002      	b.n	400b6e <ili93xx_delay+0x1a>
  400b68:	68fb      	ldr	r3, [r7, #12]
  400b6a:	3301      	adds	r3, #1
  400b6c:	60fb      	str	r3, [r7, #12]
  400b6e:	68fb      	ldr	r3, [r7, #12]
  400b70:	4a07      	ldr	r2, [pc, #28]	; (400b90 <ili93xx_delay+0x3c>)
  400b72:	4293      	cmp	r3, r2
  400b74:	d9f8      	bls.n	400b68 <ili93xx_delay+0x14>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400b76:	68fb      	ldr	r3, [r7, #12]
  400b78:	3301      	adds	r3, #1
  400b7a:	60fb      	str	r3, [r7, #12]
  400b7c:	68fa      	ldr	r2, [r7, #12]
  400b7e:	687b      	ldr	r3, [r7, #4]
  400b80:	429a      	cmp	r2, r3
  400b82:	d3ee      	bcc.n	400b62 <ili93xx_delay+0xe>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  400b84:	3714      	adds	r7, #20
  400b86:	46bd      	mov	sp, r7
  400b88:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b8c:	4770      	bx	lr
  400b8e:	bf00      	nop
  400b90:	0001869f 	.word	0x0001869f

00400b94 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400b94:	b480      	push	{r7}
  400b96:	b087      	sub	sp, #28
  400b98:	af00      	add	r7, sp, #0
  400b9a:	60f8      	str	r0, [r7, #12]
  400b9c:	60b9      	str	r1, [r7, #8]
  400b9e:	607a      	str	r2, [r7, #4]
  400ba0:	603b      	str	r3, [r7, #0]
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  400ba2:	68fb      	ldr	r3, [r7, #12]
  400ba4:	681a      	ldr	r2, [r3, #0]
  400ba6:	4b27      	ldr	r3, [pc, #156]	; (400c44 <ili93xx_check_box_coordinates+0xb0>)
  400ba8:	681b      	ldr	r3, [r3, #0]
  400baa:	429a      	cmp	r2, r3
  400bac:	d304      	bcc.n	400bb8 <ili93xx_check_box_coordinates+0x24>
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400bae:	4b25      	ldr	r3, [pc, #148]	; (400c44 <ili93xx_check_box_coordinates+0xb0>)
  400bb0:	681b      	ldr	r3, [r3, #0]
  400bb2:	1e5a      	subs	r2, r3, #1
  400bb4:	68fb      	ldr	r3, [r7, #12]
  400bb6:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  400bb8:	687b      	ldr	r3, [r7, #4]
  400bba:	681a      	ldr	r2, [r3, #0]
  400bbc:	4b21      	ldr	r3, [pc, #132]	; (400c44 <ili93xx_check_box_coordinates+0xb0>)
  400bbe:	681b      	ldr	r3, [r3, #0]
  400bc0:	429a      	cmp	r2, r3
  400bc2:	d304      	bcc.n	400bce <ili93xx_check_box_coordinates+0x3a>
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400bc4:	4b1f      	ldr	r3, [pc, #124]	; (400c44 <ili93xx_check_box_coordinates+0xb0>)
  400bc6:	681b      	ldr	r3, [r3, #0]
  400bc8:	1e5a      	subs	r2, r3, #1
  400bca:	687b      	ldr	r3, [r7, #4]
  400bcc:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400bce:	68bb      	ldr	r3, [r7, #8]
  400bd0:	681a      	ldr	r2, [r3, #0]
  400bd2:	4b1d      	ldr	r3, [pc, #116]	; (400c48 <ili93xx_check_box_coordinates+0xb4>)
  400bd4:	681b      	ldr	r3, [r3, #0]
  400bd6:	429a      	cmp	r2, r3
  400bd8:	d304      	bcc.n	400be4 <ili93xx_check_box_coordinates+0x50>
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400bda:	4b1b      	ldr	r3, [pc, #108]	; (400c48 <ili93xx_check_box_coordinates+0xb4>)
  400bdc:	681b      	ldr	r3, [r3, #0]
  400bde:	1e5a      	subs	r2, r3, #1
  400be0:	68bb      	ldr	r3, [r7, #8]
  400be2:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400be4:	683b      	ldr	r3, [r7, #0]
  400be6:	681a      	ldr	r2, [r3, #0]
  400be8:	4b17      	ldr	r3, [pc, #92]	; (400c48 <ili93xx_check_box_coordinates+0xb4>)
  400bea:	681b      	ldr	r3, [r3, #0]
  400bec:	429a      	cmp	r2, r3
  400bee:	d304      	bcc.n	400bfa <ili93xx_check_box_coordinates+0x66>
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  400bf0:	4b15      	ldr	r3, [pc, #84]	; (400c48 <ili93xx_check_box_coordinates+0xb4>)
  400bf2:	681b      	ldr	r3, [r3, #0]
  400bf4:	1e5a      	subs	r2, r3, #1
  400bf6:	683b      	ldr	r3, [r7, #0]
  400bf8:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400bfa:	68fb      	ldr	r3, [r7, #12]
  400bfc:	681a      	ldr	r2, [r3, #0]
  400bfe:	687b      	ldr	r3, [r7, #4]
  400c00:	681b      	ldr	r3, [r3, #0]
  400c02:	429a      	cmp	r2, r3
  400c04:	d909      	bls.n	400c1a <ili93xx_check_box_coordinates+0x86>
		dw = *p_ul_x1;
  400c06:	68fb      	ldr	r3, [r7, #12]
  400c08:	681b      	ldr	r3, [r3, #0]
  400c0a:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  400c0c:	687b      	ldr	r3, [r7, #4]
  400c0e:	681a      	ldr	r2, [r3, #0]
  400c10:	68fb      	ldr	r3, [r7, #12]
  400c12:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = dw;
  400c14:	687b      	ldr	r3, [r7, #4]
  400c16:	697a      	ldr	r2, [r7, #20]
  400c18:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400c1a:	68bb      	ldr	r3, [r7, #8]
  400c1c:	681a      	ldr	r2, [r3, #0]
  400c1e:	683b      	ldr	r3, [r7, #0]
  400c20:	681b      	ldr	r3, [r3, #0]
  400c22:	429a      	cmp	r2, r3
  400c24:	d909      	bls.n	400c3a <ili93xx_check_box_coordinates+0xa6>
		dw = *p_ul_y1;
  400c26:	68bb      	ldr	r3, [r7, #8]
  400c28:	681b      	ldr	r3, [r3, #0]
  400c2a:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  400c2c:	683b      	ldr	r3, [r7, #0]
  400c2e:	681a      	ldr	r2, [r3, #0]
  400c30:	68bb      	ldr	r3, [r7, #8]
  400c32:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = dw;
  400c34:	683b      	ldr	r3, [r7, #0]
  400c36:	697a      	ldr	r2, [r7, #20]
  400c38:	601a      	str	r2, [r3, #0]
	}
}
  400c3a:	371c      	adds	r7, #28
  400c3c:	46bd      	mov	sp, r7
  400c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c42:	4770      	bx	lr
  400c44:	20000000 	.word	0x20000000
  400c48:	20000004 	.word	0x20000004

00400c4c <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400c4c:	b580      	push	{r7, lr}
  400c4e:	b082      	sub	sp, #8
  400c50:	af00      	add	r7, sp, #0
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
  400c52:	463b      	mov	r3, r7
  400c54:	20d3      	movs	r0, #211	; 0xd3
  400c56:	4619      	mov	r1, r3
  400c58:	2204      	movs	r2, #4
  400c5a:	4b18      	ldr	r3, [pc, #96]	; (400cbc <ili93xx_device_type_identify+0x70>)
  400c5c:	4798      	blx	r3
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400c5e:	78bb      	ldrb	r3, [r7, #2]
  400c60:	b29b      	uxth	r3, r3
  400c62:	021b      	lsls	r3, r3, #8
  400c64:	b29a      	uxth	r2, r3
  400c66:	78fb      	ldrb	r3, [r7, #3]
  400c68:	b29b      	uxth	r3, r3
  400c6a:	4413      	add	r3, r2
  400c6c:	80fb      	strh	r3, [r7, #6]

	if (chipid == ILI9341_DEVICE_CODE) {
  400c6e:	88fb      	ldrh	r3, [r7, #6]
  400c70:	f249 3241 	movw	r2, #37697	; 0x9341
  400c74:	4293      	cmp	r3, r2
  400c76:	d104      	bne.n	400c82 <ili93xx_device_type_identify+0x36>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400c78:	4b11      	ldr	r3, [pc, #68]	; (400cc0 <ili93xx_device_type_identify+0x74>)
  400c7a:	2202      	movs	r2, #2
  400c7c:	701a      	strb	r2, [r3, #0]
		return 0;
  400c7e:	2300      	movs	r3, #0
  400c80:	e018      	b.n	400cb4 <ili93xx_device_type_identify+0x68>
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
  400c82:	463b      	mov	r3, r7
  400c84:	2000      	movs	r0, #0
  400c86:	4619      	mov	r1, r3
  400c88:	2202      	movs	r2, #2
  400c8a:	4b0c      	ldr	r3, [pc, #48]	; (400cbc <ili93xx_device_type_identify+0x70>)
  400c8c:	4798      	blx	r3
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400c8e:	783b      	ldrb	r3, [r7, #0]
  400c90:	b29b      	uxth	r3, r3
  400c92:	021b      	lsls	r3, r3, #8
  400c94:	b29a      	uxth	r2, r3
  400c96:	787b      	ldrb	r3, [r7, #1]
  400c98:	b29b      	uxth	r3, r3
  400c9a:	4413      	add	r3, r2
  400c9c:	80fb      	strh	r3, [r7, #6]
	if (chipid == ILI9325_DEVICE_CODE) {
  400c9e:	88fb      	ldrh	r3, [r7, #6]
  400ca0:	f249 3225 	movw	r2, #37669	; 0x9325
  400ca4:	4293      	cmp	r3, r2
  400ca6:	d104      	bne.n	400cb2 <ili93xx_device_type_identify+0x66>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400ca8:	4b05      	ldr	r3, [pc, #20]	; (400cc0 <ili93xx_device_type_identify+0x74>)
  400caa:	2201      	movs	r2, #1
  400cac:	701a      	strb	r2, [r3, #0]
		return 0;
  400cae:	2300      	movs	r3, #0
  400cb0:	e000      	b.n	400cb4 <ili93xx_device_type_identify+0x68>
	}

	return 1;
  400cb2:	2301      	movs	r3, #1
}
  400cb4:	4618      	mov	r0, r3
  400cb6:	3708      	adds	r7, #8
  400cb8:	46bd      	mov	sp, r7
  400cba:	bd80      	pop	{r7, pc}
  400cbc:	00400b05 	.word	0x00400b05
  400cc0:	200008a0 	.word	0x200008a0

00400cc4 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  400cc4:	b590      	push	{r4, r7, lr}
  400cc6:	b085      	sub	sp, #20
  400cc8:	af00      	add	r7, sp, #0
  400cca:	6078      	str	r0, [r7, #4]
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  400ccc:	4b7a      	ldr	r3, [pc, #488]	; (400eb8 <ili93xx_init+0x1f4>)
  400cce:	4798      	blx	r3
  400cd0:	4603      	mov	r3, r0
  400cd2:	2b00      	cmp	r3, #0
  400cd4:	d001      	beq.n	400cda <ili93xx_init+0x16>
		return 1;
  400cd6:	2301      	movs	r3, #1
  400cd8:	e1ad      	b.n	401036 <ili93xx_init+0x372>
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  400cda:	4b78      	ldr	r3, [pc, #480]	; (400ebc <ili93xx_init+0x1f8>)
  400cdc:	22f0      	movs	r2, #240	; 0xf0
  400cde:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400ce0:	4b77      	ldr	r3, [pc, #476]	; (400ec0 <ili93xx_init+0x1fc>)
  400ce2:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400ce6:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400ce8:	4b76      	ldr	r3, [pc, #472]	; (400ec4 <ili93xx_init+0x200>)
  400cea:	781b      	ldrb	r3, [r3, #0]
  400cec:	2b01      	cmp	r3, #1
  400cee:	f040 80f5 	bne.w	400edc <ili93xx_init+0x218>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400cf2:	2007      	movs	r0, #7
  400cf4:	2133      	movs	r1, #51	; 0x33
  400cf6:	4b74      	ldr	r3, [pc, #464]	; (400ec8 <ili93xx_init+0x204>)
  400cf8:	4798      	blx	r3
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400cfa:	2010      	movs	r0, #16
  400cfc:	2100      	movs	r1, #0
  400cfe:	4b72      	ldr	r3, [pc, #456]	; (400ec8 <ili93xx_init+0x204>)
  400d00:	4798      	blx	r3
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400d02:	2000      	movs	r0, #0
  400d04:	2101      	movs	r1, #1
  400d06:	4b70      	ldr	r3, [pc, #448]	; (400ec8 <ili93xx_init+0x204>)
  400d08:	4798      	blx	r3
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400d0a:	2001      	movs	r0, #1
  400d0c:	f44f 7180 	mov.w	r1, #256	; 0x100
  400d10:	4b6d      	ldr	r3, [pc, #436]	; (400ec8 <ili93xx_init+0x204>)
  400d12:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400d14:	2002      	movs	r0, #2
  400d16:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400d1a:	4b6b      	ldr	r3, [pc, #428]	; (400ec8 <ili93xx_init+0x204>)
  400d1c:	4798      	blx	r3
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400d1e:	2004      	movs	r0, #4
  400d20:	2100      	movs	r1, #0
  400d22:	4b69      	ldr	r3, [pc, #420]	; (400ec8 <ili93xx_init+0x204>)
  400d24:	4798      	blx	r3
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400d26:	2008      	movs	r0, #8
  400d28:	f240 2107 	movw	r1, #519	; 0x207
  400d2c:	4b66      	ldr	r3, [pc, #408]	; (400ec8 <ili93xx_init+0x204>)
  400d2e:	4798      	blx	r3
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400d30:	2009      	movs	r0, #9
  400d32:	2100      	movs	r1, #0
  400d34:	4b64      	ldr	r3, [pc, #400]	; (400ec8 <ili93xx_init+0x204>)
  400d36:	4798      	blx	r3
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400d38:	200a      	movs	r0, #10
  400d3a:	2100      	movs	r1, #0
  400d3c:	4b62      	ldr	r3, [pc, #392]	; (400ec8 <ili93xx_init+0x204>)
  400d3e:	4798      	blx	r3
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400d40:	200c      	movs	r0, #12
  400d42:	2100      	movs	r1, #0
  400d44:	4b60      	ldr	r3, [pc, #384]	; (400ec8 <ili93xx_init+0x204>)
  400d46:	4798      	blx	r3
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400d48:	200d      	movs	r0, #13
  400d4a:	2100      	movs	r1, #0
  400d4c:	4b5e      	ldr	r3, [pc, #376]	; (400ec8 <ili93xx_init+0x204>)
  400d4e:	4798      	blx	r3
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400d50:	200f      	movs	r0, #15
  400d52:	2100      	movs	r1, #0
  400d54:	4b5c      	ldr	r3, [pc, #368]	; (400ec8 <ili93xx_init+0x204>)
  400d56:	4798      	blx	r3
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400d58:	2010      	movs	r0, #16
  400d5a:	2100      	movs	r1, #0
  400d5c:	4b5a      	ldr	r3, [pc, #360]	; (400ec8 <ili93xx_init+0x204>)
  400d5e:	4798      	blx	r3

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400d60:	2011      	movs	r0, #17
  400d62:	2100      	movs	r1, #0
  400d64:	4b58      	ldr	r3, [pc, #352]	; (400ec8 <ili93xx_init+0x204>)
  400d66:	4798      	blx	r3
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400d68:	2012      	movs	r0, #18
  400d6a:	2100      	movs	r1, #0
  400d6c:	4b56      	ldr	r3, [pc, #344]	; (400ec8 <ili93xx_init+0x204>)
  400d6e:	4798      	blx	r3
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400d70:	2013      	movs	r0, #19
  400d72:	2100      	movs	r1, #0
  400d74:	4b54      	ldr	r3, [pc, #336]	; (400ec8 <ili93xx_init+0x204>)
  400d76:	4798      	blx	r3
		ili93xx_delay(200);
  400d78:	20c8      	movs	r0, #200	; 0xc8
  400d7a:	4b54      	ldr	r3, [pc, #336]	; (400ecc <ili93xx_init+0x208>)
  400d7c:	4798      	blx	r3

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400d7e:	2010      	movs	r0, #16
  400d80:	f241 2190 	movw	r1, #4752	; 0x1290
  400d84:	4b50      	ldr	r3, [pc, #320]	; (400ec8 <ili93xx_init+0x204>)
  400d86:	4798      	blx	r3

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400d88:	2011      	movs	r0, #17
  400d8a:	f240 2127 	movw	r1, #551	; 0x227
  400d8e:	4b4e      	ldr	r3, [pc, #312]	; (400ec8 <ili93xx_init+0x204>)
  400d90:	4798      	blx	r3
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400d92:	2032      	movs	r0, #50	; 0x32
  400d94:	4b4d      	ldr	r3, [pc, #308]	; (400ecc <ili93xx_init+0x208>)
  400d96:	4798      	blx	r3
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400d98:	2012      	movs	r0, #18
  400d9a:	211b      	movs	r1, #27
  400d9c:	4b4a      	ldr	r3, [pc, #296]	; (400ec8 <ili93xx_init+0x204>)
  400d9e:	4798      	blx	r3
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400da0:	2032      	movs	r0, #50	; 0x32
  400da2:	4b4a      	ldr	r3, [pc, #296]	; (400ecc <ili93xx_init+0x208>)
  400da4:	4798      	blx	r3
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400da6:	2013      	movs	r0, #19
  400da8:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400dac:	4b46      	ldr	r3, [pc, #280]	; (400ec8 <ili93xx_init+0x204>)
  400dae:	4798      	blx	r3
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400db0:	2029      	movs	r0, #41	; 0x29
  400db2:	2119      	movs	r1, #25
  400db4:	4b44      	ldr	r3, [pc, #272]	; (400ec8 <ili93xx_init+0x204>)
  400db6:	4798      	blx	r3
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400db8:	202b      	movs	r0, #43	; 0x2b
  400dba:	210d      	movs	r1, #13
  400dbc:	4b42      	ldr	r3, [pc, #264]	; (400ec8 <ili93xx_init+0x204>)
  400dbe:	4798      	blx	r3
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  400dc0:	2032      	movs	r0, #50	; 0x32
  400dc2:	4b42      	ldr	r3, [pc, #264]	; (400ecc <ili93xx_init+0x208>)
  400dc4:	4798      	blx	r3

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400dc6:	2030      	movs	r0, #48	; 0x30
  400dc8:	2100      	movs	r1, #0
  400dca:	4b3f      	ldr	r3, [pc, #252]	; (400ec8 <ili93xx_init+0x204>)
  400dcc:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400dce:	2031      	movs	r0, #49	; 0x31
  400dd0:	f44f 7101 	mov.w	r1, #516	; 0x204
  400dd4:	4b3c      	ldr	r3, [pc, #240]	; (400ec8 <ili93xx_init+0x204>)
  400dd6:	4798      	blx	r3
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400dd8:	2032      	movs	r0, #50	; 0x32
  400dda:	f44f 7100 	mov.w	r1, #512	; 0x200
  400dde:	4b3a      	ldr	r3, [pc, #232]	; (400ec8 <ili93xx_init+0x204>)
  400de0:	4798      	blx	r3
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400de2:	2035      	movs	r0, #53	; 0x35
  400de4:	2107      	movs	r1, #7
  400de6:	4b38      	ldr	r3, [pc, #224]	; (400ec8 <ili93xx_init+0x204>)
  400de8:	4798      	blx	r3
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400dea:	2036      	movs	r0, #54	; 0x36
  400dec:	f241 4104 	movw	r1, #5124	; 0x1404
  400df0:	4b35      	ldr	r3, [pc, #212]	; (400ec8 <ili93xx_init+0x204>)
  400df2:	4798      	blx	r3
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400df4:	2037      	movs	r0, #55	; 0x37
  400df6:	f240 7105 	movw	r1, #1797	; 0x705
  400dfa:	4b33      	ldr	r3, [pc, #204]	; (400ec8 <ili93xx_init+0x204>)
  400dfc:	4798      	blx	r3
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400dfe:	2038      	movs	r0, #56	; 0x38
  400e00:	f240 3105 	movw	r1, #773	; 0x305
  400e04:	4b30      	ldr	r3, [pc, #192]	; (400ec8 <ili93xx_init+0x204>)
  400e06:	4798      	blx	r3
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400e08:	2039      	movs	r0, #57	; 0x39
  400e0a:	f240 7107 	movw	r1, #1799	; 0x707
  400e0e:	4b2e      	ldr	r3, [pc, #184]	; (400ec8 <ili93xx_init+0x204>)
  400e10:	4798      	blx	r3
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400e12:	203c      	movs	r0, #60	; 0x3c
  400e14:	f240 7101 	movw	r1, #1793	; 0x701
  400e18:	4b2b      	ldr	r3, [pc, #172]	; (400ec8 <ili93xx_init+0x204>)
  400e1a:	4798      	blx	r3
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400e1c:	203d      	movs	r0, #61	; 0x3d
  400e1e:	210e      	movs	r1, #14
  400e20:	4b29      	ldr	r3, [pc, #164]	; (400ec8 <ili93xx_init+0x204>)
  400e22:	4798      	blx	r3
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400e24:	2003      	movs	r0, #3
  400e26:	f24d 0110 	movw	r1, #53264	; 0xd010
  400e2a:	4b27      	ldr	r3, [pc, #156]	; (400ec8 <ili93xx_init+0x204>)
  400e2c:	4798      	blx	r3
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400e2e:	2060      	movs	r0, #96	; 0x60
  400e30:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400e34:	4b24      	ldr	r3, [pc, #144]	; (400ec8 <ili93xx_init+0x204>)
  400e36:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400e38:	2061      	movs	r0, #97	; 0x61
  400e3a:	2101      	movs	r1, #1
  400e3c:	4b22      	ldr	r3, [pc, #136]	; (400ec8 <ili93xx_init+0x204>)
  400e3e:	4798      	blx	r3
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400e40:	206a      	movs	r0, #106	; 0x6a
  400e42:	2100      	movs	r1, #0
  400e44:	4b20      	ldr	r3, [pc, #128]	; (400ec8 <ili93xx_init+0x204>)
  400e46:	4798      	blx	r3
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400e48:	2080      	movs	r0, #128	; 0x80
  400e4a:	2100      	movs	r1, #0
  400e4c:	4b1e      	ldr	r3, [pc, #120]	; (400ec8 <ili93xx_init+0x204>)
  400e4e:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400e50:	2081      	movs	r0, #129	; 0x81
  400e52:	2100      	movs	r1, #0
  400e54:	4b1c      	ldr	r3, [pc, #112]	; (400ec8 <ili93xx_init+0x204>)
  400e56:	4798      	blx	r3
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400e58:	2082      	movs	r0, #130	; 0x82
  400e5a:	2100      	movs	r1, #0
  400e5c:	4b1a      	ldr	r3, [pc, #104]	; (400ec8 <ili93xx_init+0x204>)
  400e5e:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400e60:	2083      	movs	r0, #131	; 0x83
  400e62:	2100      	movs	r1, #0
  400e64:	4b18      	ldr	r3, [pc, #96]	; (400ec8 <ili93xx_init+0x204>)
  400e66:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400e68:	2084      	movs	r0, #132	; 0x84
  400e6a:	2100      	movs	r1, #0
  400e6c:	4b16      	ldr	r3, [pc, #88]	; (400ec8 <ili93xx_init+0x204>)
  400e6e:	4798      	blx	r3
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400e70:	2085      	movs	r0, #133	; 0x85
  400e72:	2100      	movs	r1, #0
  400e74:	4b14      	ldr	r3, [pc, #80]	; (400ec8 <ili93xx_init+0x204>)
  400e76:	4798      	blx	r3
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400e78:	2090      	movs	r0, #144	; 0x90
  400e7a:	2110      	movs	r1, #16
  400e7c:	4b12      	ldr	r3, [pc, #72]	; (400ec8 <ili93xx_init+0x204>)
  400e7e:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400e80:	2092      	movs	r0, #146	; 0x92
  400e82:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400e86:	4b10      	ldr	r3, [pc, #64]	; (400ec8 <ili93xx_init+0x204>)
  400e88:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400e8a:	2095      	movs	r0, #149	; 0x95
  400e8c:	f44f 7188 	mov.w	r1, #272	; 0x110
  400e90:	4b0d      	ldr	r3, [pc, #52]	; (400ec8 <ili93xx_init+0x204>)
  400e92:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400e94:	687b      	ldr	r3, [r7, #4]
  400e96:	681a      	ldr	r2, [r3, #0]
  400e98:	687b      	ldr	r3, [r7, #4]
  400e9a:	685b      	ldr	r3, [r3, #4]
  400e9c:	2000      	movs	r0, #0
  400e9e:	2100      	movs	r1, #0
  400ea0:	4c0b      	ldr	r4, [pc, #44]	; (400ed0 <ili93xx_init+0x20c>)
  400ea2:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400ea4:	687b      	ldr	r3, [r7, #4]
  400ea6:	689b      	ldr	r3, [r3, #8]
  400ea8:	4618      	mov	r0, r3
  400eaa:	4b0a      	ldr	r3, [pc, #40]	; (400ed4 <ili93xx_init+0x210>)
  400eac:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400eae:	2000      	movs	r0, #0
  400eb0:	2100      	movs	r1, #0
  400eb2:	4b09      	ldr	r3, [pc, #36]	; (400ed8 <ili93xx_init+0x214>)
  400eb4:	4798      	blx	r3
  400eb6:	e0bd      	b.n	401034 <ili93xx_init+0x370>
  400eb8:	00400c4d 	.word	0x00400c4d
  400ebc:	20000000 	.word	0x20000000
  400ec0:	20000004 	.word	0x20000004
  400ec4:	200008a0 	.word	0x200008a0
  400ec8:	00400a71 	.word	0x00400a71
  400ecc:	00400b55 	.word	0x00400b55
  400ed0:	004010c1 	.word	0x004010c1
  400ed4:	0040108d 	.word	0x0040108d
  400ed8:	004011b5 	.word	0x004011b5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400edc:	4b58      	ldr	r3, [pc, #352]	; (401040 <ili93xx_init+0x37c>)
  400ede:	781b      	ldrb	r3, [r3, #0]
  400ee0:	2b02      	cmp	r3, #2
  400ee2:	f040 80a5 	bne.w	401030 <ili93xx_init+0x36c>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400ee6:	2339      	movs	r3, #57	; 0x39
  400ee8:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x2C;
  400eea:	232c      	movs	r3, #44	; 0x2c
  400eec:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x00;
  400eee:	2300      	movs	r3, #0
  400ef0:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x34;
  400ef2:	2334      	movs	r3, #52	; 0x34
  400ef4:	72fb      	strb	r3, [r7, #11]
		paratable[4] = 0x02;
  400ef6:	2302      	movs	r3, #2
  400ef8:	733b      	strb	r3, [r7, #12]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400efa:	f107 0308 	add.w	r3, r7, #8
  400efe:	20cb      	movs	r0, #203	; 0xcb
  400f00:	4619      	mov	r1, r3
  400f02:	2205      	movs	r2, #5
  400f04:	4b4f      	ldr	r3, [pc, #316]	; (401044 <ili93xx_init+0x380>)
  400f06:	4798      	blx	r3

		/** power control B configuration */
		paratable[0] = 0;
  400f08:	2300      	movs	r3, #0
  400f0a:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0xAA;
  400f0c:	23aa      	movs	r3, #170	; 0xaa
  400f0e:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0xB0;
  400f10:	23b0      	movs	r3, #176	; 0xb0
  400f12:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400f14:	f107 0308 	add.w	r3, r7, #8
  400f18:	20cf      	movs	r0, #207	; 0xcf
  400f1a:	4619      	mov	r1, r3
  400f1c:	2203      	movs	r2, #3
  400f1e:	4b49      	ldr	r3, [pc, #292]	; (401044 <ili93xx_init+0x380>)
  400f20:	4798      	blx	r3

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400f22:	2330      	movs	r3, #48	; 0x30
  400f24:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400f26:	f107 0308 	add.w	r3, r7, #8
  400f2a:	20f7      	movs	r0, #247	; 0xf7
  400f2c:	4619      	mov	r1, r3
  400f2e:	2201      	movs	r2, #1
  400f30:	4b44      	ldr	r3, [pc, #272]	; (401044 <ili93xx_init+0x380>)
  400f32:	4798      	blx	r3
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400f34:	2325      	movs	r3, #37	; 0x25
  400f36:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400f38:	f107 0308 	add.w	r3, r7, #8
  400f3c:	20c0      	movs	r0, #192	; 0xc0
  400f3e:	4619      	mov	r1, r3
  400f40:	2201      	movs	r2, #1
  400f42:	4b40      	ldr	r3, [pc, #256]	; (401044 <ili93xx_init+0x380>)
  400f44:	4798      	blx	r3

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  400f46:	2311      	movs	r3, #17
  400f48:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400f4a:	f107 0308 	add.w	r3, r7, #8
  400f4e:	20c1      	movs	r0, #193	; 0xc1
  400f50:	4619      	mov	r1, r3
  400f52:	2201      	movs	r2, #1
  400f54:	4b3b      	ldr	r3, [pc, #236]	; (401044 <ili93xx_init+0x380>)
  400f56:	4798      	blx	r3

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  400f58:	235c      	movs	r3, #92	; 0x5c
  400f5a:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x4C;
  400f5c:	234c      	movs	r3, #76	; 0x4c
  400f5e:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400f60:	f107 0308 	add.w	r3, r7, #8
  400f64:	20c5      	movs	r0, #197	; 0xc5
  400f66:	4619      	mov	r1, r3
  400f68:	2202      	movs	r2, #2
  400f6a:	4b36      	ldr	r3, [pc, #216]	; (401044 <ili93xx_init+0x380>)
  400f6c:	4798      	blx	r3

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  400f6e:	2394      	movs	r3, #148	; 0x94
  400f70:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400f72:	f107 0308 	add.w	r3, r7, #8
  400f76:	20c7      	movs	r0, #199	; 0xc7
  400f78:	4619      	mov	r1, r3
  400f7a:	2201      	movs	r2, #1
  400f7c:	4b31      	ldr	r3, [pc, #196]	; (401044 <ili93xx_init+0x380>)
  400f7e:	4798      	blx	r3

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  400f80:	2385      	movs	r3, #133	; 0x85
  400f82:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x01;
  400f84:	2301      	movs	r3, #1
  400f86:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x78;
  400f88:	2378      	movs	r3, #120	; 0x78
  400f8a:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400f8c:	f107 0308 	add.w	r3, r7, #8
  400f90:	20e8      	movs	r0, #232	; 0xe8
  400f92:	4619      	mov	r1, r3
  400f94:	2203      	movs	r2, #3
  400f96:	4b2b      	ldr	r3, [pc, #172]	; (401044 <ili93xx_init+0x380>)
  400f98:	4798      	blx	r3

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400f9a:	2300      	movs	r3, #0
  400f9c:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x00;
  400f9e:	2300      	movs	r3, #0
  400fa0:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400fa2:	f107 0308 	add.w	r3, r7, #8
  400fa6:	20ea      	movs	r0, #234	; 0xea
  400fa8:	4619      	mov	r1, r3
  400faa:	2202      	movs	r2, #2
  400fac:	4b25      	ldr	r3, [pc, #148]	; (401044 <ili93xx_init+0x380>)
  400fae:	4798      	blx	r3

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400fb0:	2348      	movs	r3, #72	; 0x48
  400fb2:	723b      	strb	r3, [r7, #8]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400fb4:	f107 0308 	add.w	r3, r7, #8
  400fb8:	2036      	movs	r0, #54	; 0x36
  400fba:	4619      	mov	r1, r3
  400fbc:	2201      	movs	r2, #1
  400fbe:	4b21      	ldr	r3, [pc, #132]	; (401044 <ili93xx_init+0x380>)
  400fc0:	4798      	blx	r3
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400fc2:	2306      	movs	r3, #6
  400fc4:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400fc6:	f107 0308 	add.w	r3, r7, #8
  400fca:	203a      	movs	r0, #58	; 0x3a
  400fcc:	4619      	mov	r1, r3
  400fce:	2201      	movs	r2, #1
  400fd0:	4b1c      	ldr	r3, [pc, #112]	; (401044 <ili93xx_init+0x380>)
  400fd2:	4798      	blx	r3

		/** Display Function Control */
		paratable[0] = 0x02;
  400fd4:	2302      	movs	r3, #2
  400fd6:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x82;
  400fd8:	2382      	movs	r3, #130	; 0x82
  400fda:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x27;
  400fdc:	2327      	movs	r3, #39	; 0x27
  400fde:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x00;
  400fe0:	2300      	movs	r3, #0
  400fe2:	72fb      	strb	r3, [r7, #11]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400fe4:	f107 0308 	add.w	r3, r7, #8
  400fe8:	20b6      	movs	r0, #182	; 0xb6
  400fea:	4619      	mov	r1, r3
  400fec:	2204      	movs	r2, #4
  400fee:	4b15      	ldr	r3, [pc, #84]	; (401044 <ili93xx_init+0x380>)
  400ff0:	4798      	blx	r3
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400ff2:	687b      	ldr	r3, [r7, #4]
  400ff4:	681a      	ldr	r2, [r3, #0]
  400ff6:	687b      	ldr	r3, [r7, #4]
  400ff8:	685b      	ldr	r3, [r3, #4]
  400ffa:	2000      	movs	r0, #0
  400ffc:	2100      	movs	r1, #0
  400ffe:	4c12      	ldr	r4, [pc, #72]	; (401048 <ili93xx_init+0x384>)
  401000:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  401002:	687b      	ldr	r3, [r7, #4]
  401004:	689b      	ldr	r3, [r3, #8]
  401006:	4618      	mov	r0, r3
  401008:	4b10      	ldr	r3, [pc, #64]	; (40104c <ili93xx_init+0x388>)
  40100a:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  40100c:	f107 0308 	add.w	r3, r7, #8
  401010:	2011      	movs	r0, #17
  401012:	4619      	mov	r1, r3
  401014:	2200      	movs	r2, #0
  401016:	4b0b      	ldr	r3, [pc, #44]	; (401044 <ili93xx_init+0x380>)
  401018:	4798      	blx	r3
		ili93xx_delay(10);
  40101a:	200a      	movs	r0, #10
  40101c:	4b0c      	ldr	r3, [pc, #48]	; (401050 <ili93xx_init+0x38c>)
  40101e:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  401020:	f107 0308 	add.w	r3, r7, #8
  401024:	2029      	movs	r0, #41	; 0x29
  401026:	4619      	mov	r1, r3
  401028:	2200      	movs	r2, #0
  40102a:	4b06      	ldr	r3, [pc, #24]	; (401044 <ili93xx_init+0x380>)
  40102c:	4798      	blx	r3
  40102e:	e001      	b.n	401034 <ili93xx_init+0x370>
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  401030:	2301      	movs	r3, #1
  401032:	e000      	b.n	401036 <ili93xx_init+0x372>
	}

	return 0;
  401034:	2300      	movs	r3, #0
}
  401036:	4618      	mov	r0, r3
  401038:	3714      	adds	r7, #20
  40103a:	46bd      	mov	sp, r7
  40103c:	bd90      	pop	{r4, r7, pc}
  40103e:	bf00      	nop
  401040:	200008a0 	.word	0x200008a0
  401044:	00400ab5 	.word	0x00400ab5
  401048:	004010c1 	.word	0x004010c1
  40104c:	0040108d 	.word	0x0040108d
  401050:	00400b55 	.word	0x00400b55

00401054 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  401054:	b580      	push	{r7, lr}
  401056:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401058:	4b09      	ldr	r3, [pc, #36]	; (401080 <ili93xx_display_on+0x2c>)
  40105a:	781b      	ldrb	r3, [r3, #0]
  40105c:	2b01      	cmp	r3, #1
  40105e:	d105      	bne.n	40106c <ili93xx_display_on+0x18>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  401060:	2007      	movs	r0, #7
  401062:	f240 1133 	movw	r1, #307	; 0x133
  401066:	4b07      	ldr	r3, [pc, #28]	; (401084 <ili93xx_display_on+0x30>)
  401068:	4798      	blx	r3
  40106a:	e008      	b.n	40107e <ili93xx_display_on+0x2a>
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40106c:	4b04      	ldr	r3, [pc, #16]	; (401080 <ili93xx_display_on+0x2c>)
  40106e:	781b      	ldrb	r3, [r3, #0]
  401070:	2b02      	cmp	r3, #2
  401072:	d104      	bne.n	40107e <ili93xx_display_on+0x2a>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  401074:	2029      	movs	r0, #41	; 0x29
  401076:	2100      	movs	r1, #0
  401078:	2200      	movs	r2, #0
  40107a:	4b03      	ldr	r3, [pc, #12]	; (401088 <ili93xx_display_on+0x34>)
  40107c:	4798      	blx	r3
	}
}
  40107e:	bd80      	pop	{r7, pc}
  401080:	200008a0 	.word	0x200008a0
  401084:	00400a71 	.word	0x00400a71
  401088:	00400ab5 	.word	0x00400ab5

0040108c <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  40108c:	b480      	push	{r7}
  40108e:	b085      	sub	sp, #20
  401090:	af00      	add	r7, sp, #0
  401092:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  401094:	2300      	movs	r3, #0
  401096:	60fb      	str	r3, [r7, #12]
  401098:	e007      	b.n	4010aa <ili93xx_set_foreground_color+0x1e>
		g_ul_pixel_cache[i] = ul_color;
  40109a:	4908      	ldr	r1, [pc, #32]	; (4010bc <ili93xx_set_foreground_color+0x30>)
  40109c:	68fb      	ldr	r3, [r7, #12]
  40109e:	687a      	ldr	r2, [r7, #4]
  4010a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4010a4:	68fb      	ldr	r3, [r7, #12]
  4010a6:	3301      	adds	r3, #1
  4010a8:	60fb      	str	r3, [r7, #12]
  4010aa:	68fb      	ldr	r3, [r7, #12]
  4010ac:	2bef      	cmp	r3, #239	; 0xef
  4010ae:	d9f4      	bls.n	40109a <ili93xx_set_foreground_color+0xe>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  4010b0:	3714      	adds	r7, #20
  4010b2:	46bd      	mov	sp, r7
  4010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010b8:	4770      	bx	lr
  4010ba:	bf00      	nop
  4010bc:	200008a4 	.word	0x200008a4

004010c0 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  4010c0:	b580      	push	{r7, lr}
  4010c2:	b086      	sub	sp, #24
  4010c4:	af00      	add	r7, sp, #0
  4010c6:	60f8      	str	r0, [r7, #12]
  4010c8:	60b9      	str	r1, [r7, #8]
  4010ca:	607a      	str	r2, [r7, #4]
  4010cc:	603b      	str	r3, [r7, #0]
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4010ce:	4b36      	ldr	r3, [pc, #216]	; (4011a8 <ili93xx_set_window+0xe8>)
  4010d0:	781b      	ldrb	r3, [r3, #0]
  4010d2:	2b01      	cmp	r3, #1
  4010d4:	d124      	bne.n	401120 <ili93xx_set_window+0x60>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  4010d6:	68fb      	ldr	r3, [r7, #12]
  4010d8:	b29b      	uxth	r3, r3
  4010da:	2050      	movs	r0, #80	; 0x50
  4010dc:	4619      	mov	r1, r3
  4010de:	4b33      	ldr	r3, [pc, #204]	; (4011ac <ili93xx_set_window+0xec>)
  4010e0:	4798      	blx	r3
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  4010e2:	68fb      	ldr	r3, [r7, #12]
  4010e4:	b29a      	uxth	r2, r3
  4010e6:	687b      	ldr	r3, [r7, #4]
  4010e8:	b29b      	uxth	r3, r3
  4010ea:	4413      	add	r3, r2
  4010ec:	b29b      	uxth	r3, r3
  4010ee:	3b01      	subs	r3, #1
  4010f0:	b29b      	uxth	r3, r3
  4010f2:	2051      	movs	r0, #81	; 0x51
  4010f4:	4619      	mov	r1, r3
  4010f6:	4b2d      	ldr	r3, [pc, #180]	; (4011ac <ili93xx_set_window+0xec>)
  4010f8:	4798      	blx	r3
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  4010fa:	68bb      	ldr	r3, [r7, #8]
  4010fc:	b29b      	uxth	r3, r3
  4010fe:	2052      	movs	r0, #82	; 0x52
  401100:	4619      	mov	r1, r3
  401102:	4b2a      	ldr	r3, [pc, #168]	; (4011ac <ili93xx_set_window+0xec>)
  401104:	4798      	blx	r3
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  401106:	68bb      	ldr	r3, [r7, #8]
  401108:	b29a      	uxth	r2, r3
  40110a:	683b      	ldr	r3, [r7, #0]
  40110c:	b29b      	uxth	r3, r3
  40110e:	4413      	add	r3, r2
  401110:	b29b      	uxth	r3, r3
  401112:	3b01      	subs	r3, #1
  401114:	b29b      	uxth	r3, r3
  401116:	2053      	movs	r0, #83	; 0x53
  401118:	4619      	mov	r1, r3
  40111a:	4b24      	ldr	r3, [pc, #144]	; (4011ac <ili93xx_set_window+0xec>)
  40111c:	4798      	blx	r3
  40111e:	e03f      	b.n	4011a0 <ili93xx_set_window+0xe0>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  401120:	4b21      	ldr	r3, [pc, #132]	; (4011a8 <ili93xx_set_window+0xe8>)
  401122:	781b      	ldrb	r3, [r3, #0]
  401124:	2b02      	cmp	r3, #2
  401126:	d13b      	bne.n	4011a0 <ili93xx_set_window+0xe0>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  401128:	68fb      	ldr	r3, [r7, #12]
  40112a:	0a1b      	lsrs	r3, r3, #8
  40112c:	b2db      	uxtb	r3, r3
  40112e:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_x & 0xFF;
  401130:	68fb      	ldr	r3, [r7, #12]
  401132:	b2db      	uxtb	r3, r3
  401134:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  401136:	68fa      	ldr	r2, [r7, #12]
  401138:	687b      	ldr	r3, [r7, #4]
  40113a:	4413      	add	r3, r2
  40113c:	3b01      	subs	r3, #1
  40113e:	0a1b      	lsrs	r3, r3, #8
  401140:	b2db      	uxtb	r3, r3
  401142:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  401144:	68fb      	ldr	r3, [r7, #12]
  401146:	b2da      	uxtb	r2, r3
  401148:	687b      	ldr	r3, [r7, #4]
  40114a:	b2db      	uxtb	r3, r3
  40114c:	4413      	add	r3, r2
  40114e:	b2db      	uxtb	r3, r3
  401150:	3b01      	subs	r3, #1
  401152:	b2db      	uxtb	r3, r3
  401154:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  401156:	f107 0314 	add.w	r3, r7, #20
  40115a:	202a      	movs	r0, #42	; 0x2a
  40115c:	4619      	mov	r1, r3
  40115e:	2204      	movs	r2, #4
  401160:	4b13      	ldr	r3, [pc, #76]	; (4011b0 <ili93xx_set_window+0xf0>)
  401162:	4798      	blx	r3
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  401164:	68bb      	ldr	r3, [r7, #8]
  401166:	0a1b      	lsrs	r3, r3, #8
  401168:	b2db      	uxtb	r3, r3
  40116a:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_y & 0xFF;
  40116c:	68bb      	ldr	r3, [r7, #8]
  40116e:	b2db      	uxtb	r3, r3
  401170:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  401172:	68ba      	ldr	r2, [r7, #8]
  401174:	683b      	ldr	r3, [r7, #0]
  401176:	4413      	add	r3, r2
  401178:	3b01      	subs	r3, #1
  40117a:	0a1b      	lsrs	r3, r3, #8
  40117c:	b2db      	uxtb	r3, r3
  40117e:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  401180:	68bb      	ldr	r3, [r7, #8]
  401182:	b2da      	uxtb	r2, r3
  401184:	683b      	ldr	r3, [r7, #0]
  401186:	b2db      	uxtb	r3, r3
  401188:	4413      	add	r3, r2
  40118a:	b2db      	uxtb	r3, r3
  40118c:	3b01      	subs	r3, #1
  40118e:	b2db      	uxtb	r3, r3
  401190:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  401192:	f107 0314 	add.w	r3, r7, #20
  401196:	202b      	movs	r0, #43	; 0x2b
  401198:	4619      	mov	r1, r3
  40119a:	2204      	movs	r2, #4
  40119c:	4b04      	ldr	r3, [pc, #16]	; (4011b0 <ili93xx_set_window+0xf0>)
  40119e:	4798      	blx	r3
				       paratable, 4);
	}
}
  4011a0:	3718      	adds	r7, #24
  4011a2:	46bd      	mov	sp, r7
  4011a4:	bd80      	pop	{r7, pc}
  4011a6:	bf00      	nop
  4011a8:	200008a0 	.word	0x200008a0
  4011ac:	00400a71 	.word	0x00400a71
  4011b0:	00400ab5 	.word	0x00400ab5

004011b4 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4011b4:	b580      	push	{r7, lr}
  4011b6:	b082      	sub	sp, #8
  4011b8:	af00      	add	r7, sp, #0
  4011ba:	4603      	mov	r3, r0
  4011bc:	460a      	mov	r2, r1
  4011be:	80fb      	strh	r3, [r7, #6]
  4011c0:	4613      	mov	r3, r2
  4011c2:	80bb      	strh	r3, [r7, #4]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4011c4:	4b08      	ldr	r3, [pc, #32]	; (4011e8 <ili93xx_set_cursor_position+0x34>)
  4011c6:	781b      	ldrb	r3, [r3, #0]
  4011c8:	2b01      	cmp	r3, #1
  4011ca:	d109      	bne.n	4011e0 <ili93xx_set_cursor_position+0x2c>
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  4011cc:	88fb      	ldrh	r3, [r7, #6]
  4011ce:	2020      	movs	r0, #32
  4011d0:	4619      	mov	r1, r3
  4011d2:	4b06      	ldr	r3, [pc, #24]	; (4011ec <ili93xx_set_cursor_position+0x38>)
  4011d4:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  4011d6:	88bb      	ldrh	r3, [r7, #4]
  4011d8:	2021      	movs	r0, #33	; 0x21
  4011da:	4619      	mov	r1, r3
  4011dc:	4b03      	ldr	r3, [pc, #12]	; (4011ec <ili93xx_set_cursor_position+0x38>)
  4011de:	4798      	blx	r3
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  4011e0:	3708      	adds	r7, #8
  4011e2:	46bd      	mov	sp, r7
  4011e4:	bd80      	pop	{r7, pc}
  4011e6:	bf00      	nop
  4011e8:	200008a0 	.word	0x200008a0
  4011ec:	00400a71 	.word	0x00400a71

004011f0 <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  4011f0:	b590      	push	{r4, r7, lr}
  4011f2:	b083      	sub	sp, #12
  4011f4:	af00      	add	r7, sp, #0
  4011f6:	6078      	str	r0, [r7, #4]
  4011f8:	6039      	str	r1, [r7, #0]
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  4011fa:	4b1b      	ldr	r3, [pc, #108]	; (401268 <ili93xx_draw_pixel+0x78>)
  4011fc:	681b      	ldr	r3, [r3, #0]
  4011fe:	687a      	ldr	r2, [r7, #4]
  401200:	429a      	cmp	r2, r3
  401202:	d204      	bcs.n	40120e <ili93xx_draw_pixel+0x1e>
  401204:	4b19      	ldr	r3, [pc, #100]	; (40126c <ili93xx_draw_pixel+0x7c>)
  401206:	681b      	ldr	r3, [r3, #0]
  401208:	683a      	ldr	r2, [r7, #0]
  40120a:	429a      	cmp	r2, r3
  40120c:	d301      	bcc.n	401212 <ili93xx_draw_pixel+0x22>
		return 1;
  40120e:	2301      	movs	r3, #1
  401210:	e025      	b.n	40125e <ili93xx_draw_pixel+0x6e>
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401212:	4b17      	ldr	r3, [pc, #92]	; (401270 <ili93xx_draw_pixel+0x80>)
  401214:	781b      	ldrb	r3, [r3, #0]
  401216:	2b01      	cmp	r3, #1
  401218:	d10f      	bne.n	40123a <ili93xx_draw_pixel+0x4a>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  40121a:	687b      	ldr	r3, [r7, #4]
  40121c:	b29a      	uxth	r2, r3
  40121e:	683b      	ldr	r3, [r7, #0]
  401220:	b29b      	uxth	r3, r3
  401222:	4610      	mov	r0, r2
  401224:	4619      	mov	r1, r3
  401226:	4b13      	ldr	r3, [pc, #76]	; (401274 <ili93xx_draw_pixel+0x84>)
  401228:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40122a:	4b13      	ldr	r3, [pc, #76]	; (401278 <ili93xx_draw_pixel+0x88>)
  40122c:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40122e:	4b13      	ldr	r3, [pc, #76]	; (40127c <ili93xx_draw_pixel+0x8c>)
  401230:	681b      	ldr	r3, [r3, #0]
  401232:	4618      	mov	r0, r3
  401234:	4b12      	ldr	r3, [pc, #72]	; (401280 <ili93xx_draw_pixel+0x90>)
  401236:	4798      	blx	r3
  401238:	e010      	b.n	40125c <ili93xx_draw_pixel+0x6c>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40123a:	4b0d      	ldr	r3, [pc, #52]	; (401270 <ili93xx_draw_pixel+0x80>)
  40123c:	781b      	ldrb	r3, [r3, #0]
  40123e:	2b02      	cmp	r3, #2
  401240:	d10c      	bne.n	40125c <ili93xx_draw_pixel+0x6c>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  401242:	6878      	ldr	r0, [r7, #4]
  401244:	6839      	ldr	r1, [r7, #0]
  401246:	2200      	movs	r2, #0
  401248:	2300      	movs	r3, #0
  40124a:	4c0e      	ldr	r4, [pc, #56]	; (401284 <ili93xx_draw_pixel+0x94>)
  40124c:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40124e:	4b0a      	ldr	r3, [pc, #40]	; (401278 <ili93xx_draw_pixel+0x88>)
  401250:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  401252:	4b0a      	ldr	r3, [pc, #40]	; (40127c <ili93xx_draw_pixel+0x8c>)
  401254:	681b      	ldr	r3, [r3, #0]
  401256:	4618      	mov	r0, r3
  401258:	4b09      	ldr	r3, [pc, #36]	; (401280 <ili93xx_draw_pixel+0x90>)
  40125a:	4798      	blx	r3
	}

	return 0;
  40125c:	2300      	movs	r3, #0
}
  40125e:	4618      	mov	r0, r3
  401260:	370c      	adds	r7, #12
  401262:	46bd      	mov	sp, r7
  401264:	bd90      	pop	{r4, r7, pc}
  401266:	bf00      	nop
  401268:	20000000 	.word	0x20000000
  40126c:	20000004 	.word	0x20000004
  401270:	200008a0 	.word	0x200008a0
  401274:	004011b5 	.word	0x004011b5
  401278:	00400921 	.word	0x00400921
  40127c:	200008a4 	.word	0x200008a4
  401280:	00400961 	.word	0x00400961
  401284:	004010c1 	.word	0x004010c1

00401288 <ili93xx_draw_line_bresenham>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line endl.
 */
static void ili93xx_draw_line_bresenham(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  401288:	b580      	push	{r7, lr}
  40128a:	b08c      	sub	sp, #48	; 0x30
  40128c:	af00      	add	r7, sp, #0
  40128e:	60f8      	str	r0, [r7, #12]
  401290:	60b9      	str	r1, [r7, #8]
  401292:	607a      	str	r2, [r7, #4]
  401294:	603b      	str	r3, [r7, #0]
	int dx, dy;
	int i;
	int xinc, yinc, cumul;
	int x, y;

	x = ul_x1;
  401296:	68fb      	ldr	r3, [r7, #12]
  401298:	627b      	str	r3, [r7, #36]	; 0x24
	y = ul_y1;
  40129a:	68bb      	ldr	r3, [r7, #8]
  40129c:	623b      	str	r3, [r7, #32]
	dx = ul_x2 - ul_x1;
  40129e:	687a      	ldr	r2, [r7, #4]
  4012a0:	68fb      	ldr	r3, [r7, #12]
  4012a2:	1ad3      	subs	r3, r2, r3
  4012a4:	61fb      	str	r3, [r7, #28]
	dy = ul_y2 - ul_y1;
  4012a6:	683a      	ldr	r2, [r7, #0]
  4012a8:	68bb      	ldr	r3, [r7, #8]
  4012aa:	1ad3      	subs	r3, r2, r3
  4012ac:	61bb      	str	r3, [r7, #24]
	xinc = (dx > 0) ? 1 : -1;
  4012ae:	69fb      	ldr	r3, [r7, #28]
  4012b0:	2b00      	cmp	r3, #0
  4012b2:	dd01      	ble.n	4012b8 <ili93xx_draw_line_bresenham+0x30>
  4012b4:	2301      	movs	r3, #1
  4012b6:	e001      	b.n	4012bc <ili93xx_draw_line_bresenham+0x34>
  4012b8:	f04f 33ff 	mov.w	r3, #4294967295
  4012bc:	617b      	str	r3, [r7, #20]
	yinc = (dy > 0) ? 1 : -1;
  4012be:	69bb      	ldr	r3, [r7, #24]
  4012c0:	2b00      	cmp	r3, #0
  4012c2:	dd01      	ble.n	4012c8 <ili93xx_draw_line_bresenham+0x40>
  4012c4:	2301      	movs	r3, #1
  4012c6:	e001      	b.n	4012cc <ili93xx_draw_line_bresenham+0x44>
  4012c8:	f04f 33ff 	mov.w	r3, #4294967295
  4012cc:	613b      	str	r3, [r7, #16]
	dx = abs(ul_x2 - ul_x1);
  4012ce:	687a      	ldr	r2, [r7, #4]
  4012d0:	68fb      	ldr	r3, [r7, #12]
  4012d2:	1ad3      	subs	r3, r2, r3
  4012d4:	2b00      	cmp	r3, #0
  4012d6:	bfb8      	it	lt
  4012d8:	425b      	neglt	r3, r3
  4012da:	61fb      	str	r3, [r7, #28]
	dy = abs(ul_y2 - ul_y1);
  4012dc:	683a      	ldr	r2, [r7, #0]
  4012de:	68bb      	ldr	r3, [r7, #8]
  4012e0:	1ad3      	subs	r3, r2, r3
  4012e2:	2b00      	cmp	r3, #0
  4012e4:	bfb8      	it	lt
  4012e6:	425b      	neglt	r3, r3
  4012e8:	61bb      	str	r3, [r7, #24]

	ili93xx_draw_pixel(x, y);
  4012ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4012ec:	6a3b      	ldr	r3, [r7, #32]
  4012ee:	4610      	mov	r0, r2
  4012f0:	4619      	mov	r1, r3
  4012f2:	4b2c      	ldr	r3, [pc, #176]	; (4013a4 <ili93xx_draw_line_bresenham+0x11c>)
  4012f4:	4798      	blx	r3

	if (dx > dy) {
  4012f6:	69fa      	ldr	r2, [r7, #28]
  4012f8:	69bb      	ldr	r3, [r7, #24]
  4012fa:	429a      	cmp	r2, r3
  4012fc:	dd27      	ble.n	40134e <ili93xx_draw_line_bresenham+0xc6>
		cumul = dx >> 1;
  4012fe:	69fb      	ldr	r3, [r7, #28]
  401300:	105b      	asrs	r3, r3, #1
  401302:	62bb      	str	r3, [r7, #40]	; 0x28

		for (i = 1; i <= dx; i++) {
  401304:	2301      	movs	r3, #1
  401306:	62fb      	str	r3, [r7, #44]	; 0x2c
  401308:	e01c      	b.n	401344 <ili93xx_draw_line_bresenham+0xbc>
			x += xinc;
  40130a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40130c:	697b      	ldr	r3, [r7, #20]
  40130e:	4413      	add	r3, r2
  401310:	627b      	str	r3, [r7, #36]	; 0x24
			cumul += dy;
  401312:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401314:	69bb      	ldr	r3, [r7, #24]
  401316:	4413      	add	r3, r2
  401318:	62bb      	str	r3, [r7, #40]	; 0x28

			if (cumul >= dx) {
  40131a:	6aba      	ldr	r2, [r7, #40]	; 0x28
  40131c:	69fb      	ldr	r3, [r7, #28]
  40131e:	429a      	cmp	r2, r3
  401320:	db07      	blt.n	401332 <ili93xx_draw_line_bresenham+0xaa>
				cumul -= dx;
  401322:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401324:	69fb      	ldr	r3, [r7, #28]
  401326:	1ad3      	subs	r3, r2, r3
  401328:	62bb      	str	r3, [r7, #40]	; 0x28
				y += yinc;
  40132a:	6a3a      	ldr	r2, [r7, #32]
  40132c:	693b      	ldr	r3, [r7, #16]
  40132e:	4413      	add	r3, r2
  401330:	623b      	str	r3, [r7, #32]
			}

			ili93xx_draw_pixel(x, y);
  401332:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401334:	6a3b      	ldr	r3, [r7, #32]
  401336:	4610      	mov	r0, r2
  401338:	4619      	mov	r1, r3
  40133a:	4b1a      	ldr	r3, [pc, #104]	; (4013a4 <ili93xx_draw_line_bresenham+0x11c>)
  40133c:	4798      	blx	r3
	ili93xx_draw_pixel(x, y);

	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
  40133e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401340:	3301      	adds	r3, #1
  401342:	62fb      	str	r3, [r7, #44]	; 0x2c
  401344:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401346:	69fb      	ldr	r3, [r7, #28]
  401348:	429a      	cmp	r2, r3
  40134a:	ddde      	ble.n	40130a <ili93xx_draw_line_bresenham+0x82>
  40134c:	e026      	b.n	40139c <ili93xx_draw_line_bresenham+0x114>
			}

			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;
  40134e:	69bb      	ldr	r3, [r7, #24]
  401350:	105b      	asrs	r3, r3, #1
  401352:	62bb      	str	r3, [r7, #40]	; 0x28

		for (i = 1; i <= dy; i++) {
  401354:	2301      	movs	r3, #1
  401356:	62fb      	str	r3, [r7, #44]	; 0x2c
  401358:	e01c      	b.n	401394 <ili93xx_draw_line_bresenham+0x10c>
			y += yinc;
  40135a:	6a3a      	ldr	r2, [r7, #32]
  40135c:	693b      	ldr	r3, [r7, #16]
  40135e:	4413      	add	r3, r2
  401360:	623b      	str	r3, [r7, #32]
			cumul += dx;
  401362:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401364:	69fb      	ldr	r3, [r7, #28]
  401366:	4413      	add	r3, r2
  401368:	62bb      	str	r3, [r7, #40]	; 0x28

			if (cumul >= dy) {
  40136a:	6aba      	ldr	r2, [r7, #40]	; 0x28
  40136c:	69bb      	ldr	r3, [r7, #24]
  40136e:	429a      	cmp	r2, r3
  401370:	db07      	blt.n	401382 <ili93xx_draw_line_bresenham+0xfa>
				cumul -= dy;
  401372:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401374:	69bb      	ldr	r3, [r7, #24]
  401376:	1ad3      	subs	r3, r2, r3
  401378:	62bb      	str	r3, [r7, #40]	; 0x28
				x += xinc;
  40137a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40137c:	697b      	ldr	r3, [r7, #20]
  40137e:	4413      	add	r3, r2
  401380:	627b      	str	r3, [r7, #36]	; 0x24
			}

			ili93xx_draw_pixel(x, y);
  401382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401384:	6a3b      	ldr	r3, [r7, #32]
  401386:	4610      	mov	r0, r2
  401388:	4619      	mov	r1, r3
  40138a:	4b06      	ldr	r3, [pc, #24]	; (4013a4 <ili93xx_draw_line_bresenham+0x11c>)
  40138c:	4798      	blx	r3
			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
  40138e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401390:	3301      	adds	r3, #1
  401392:	62fb      	str	r3, [r7, #44]	; 0x2c
  401394:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401396:	69bb      	ldr	r3, [r7, #24]
  401398:	429a      	cmp	r2, r3
  40139a:	ddde      	ble.n	40135a <ili93xx_draw_line_bresenham+0xd2>
			}

			ili93xx_draw_pixel(x, y);
		}
	}
}
  40139c:	3730      	adds	r7, #48	; 0x30
  40139e:	46bd      	mov	sp, r7
  4013a0:	bd80      	pop	{r7, pc}
  4013a2:	bf00      	nop
  4013a4:	004011f1 	.word	0x004011f1

004013a8 <ili93xx_draw_line>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line end.
 */
void ili93xx_draw_line(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4013a8:	b590      	push	{r4, r7, lr}
  4013aa:	b085      	sub	sp, #20
  4013ac:	af00      	add	r7, sp, #0
  4013ae:	60f8      	str	r0, [r7, #12]
  4013b0:	60b9      	str	r1, [r7, #8]
  4013b2:	607a      	str	r2, [r7, #4]
  4013b4:	603b      	str	r3, [r7, #0]
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  4013b6:	68ba      	ldr	r2, [r7, #8]
  4013b8:	683b      	ldr	r3, [r7, #0]
  4013ba:	429a      	cmp	r2, r3
  4013bc:	d003      	beq.n	4013c6 <ili93xx_draw_line+0x1e>
  4013be:	68fa      	ldr	r2, [r7, #12]
  4013c0:	687b      	ldr	r3, [r7, #4]
  4013c2:	429a      	cmp	r2, r3
  4013c4:	d106      	bne.n	4013d4 <ili93xx_draw_line+0x2c>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  4013c6:	68f8      	ldr	r0, [r7, #12]
  4013c8:	68b9      	ldr	r1, [r7, #8]
  4013ca:	687a      	ldr	r2, [r7, #4]
  4013cc:	683b      	ldr	r3, [r7, #0]
  4013ce:	4c06      	ldr	r4, [pc, #24]	; (4013e8 <ili93xx_draw_line+0x40>)
  4013d0:	47a0      	blx	r4
  4013d2:	e005      	b.n	4013e0 <ili93xx_draw_line+0x38>
	} else {
		ili93xx_draw_line_bresenham(ul_x1, ul_y1, ul_x2, ul_y2);
  4013d4:	68f8      	ldr	r0, [r7, #12]
  4013d6:	68b9      	ldr	r1, [r7, #8]
  4013d8:	687a      	ldr	r2, [r7, #4]
  4013da:	683b      	ldr	r3, [r7, #0]
  4013dc:	4c03      	ldr	r4, [pc, #12]	; (4013ec <ili93xx_draw_line+0x44>)
  4013de:	47a0      	blx	r4
	}
}
  4013e0:	3714      	adds	r7, #20
  4013e2:	46bd      	mov	sp, r7
  4013e4:	bd90      	pop	{r4, r7, pc}
  4013e6:	bf00      	nop
  4013e8:	004013f1 	.word	0x004013f1
  4013ec:	00401289 	.word	0x00401289

004013f0 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4013f0:	b590      	push	{r4, r7, lr}
  4013f2:	b087      	sub	sp, #28
  4013f4:	af00      	add	r7, sp, #0
  4013f6:	60f8      	str	r0, [r7, #12]
  4013f8:	60b9      	str	r1, [r7, #8]
  4013fa:	607a      	str	r2, [r7, #4]
  4013fc:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4013fe:	f107 000c 	add.w	r0, r7, #12
  401402:	f107 0108 	add.w	r1, r7, #8
  401406:	1d3a      	adds	r2, r7, #4
  401408:	463b      	mov	r3, r7
  40140a:	4c26      	ldr	r4, [pc, #152]	; (4014a4 <ili93xx_draw_filled_rectangle+0xb4>)
  40140c:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40140e:	68f8      	ldr	r0, [r7, #12]
  401410:	68b9      	ldr	r1, [r7, #8]
  401412:	687a      	ldr	r2, [r7, #4]
  401414:	68fb      	ldr	r3, [r7, #12]
  401416:	1ad3      	subs	r3, r2, r3
  401418:	1c5c      	adds	r4, r3, #1
			(ul_y2 - ul_y1) + 1);
  40141a:	683a      	ldr	r2, [r7, #0]
  40141c:	68bb      	ldr	r3, [r7, #8]
  40141e:	1ad3      	subs	r3, r2, r3

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  401420:	3301      	adds	r3, #1
  401422:	4622      	mov	r2, r4
  401424:	4c20      	ldr	r4, [pc, #128]	; (4014a8 <ili93xx_draw_filled_rectangle+0xb8>)
  401426:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  401428:	68fb      	ldr	r3, [r7, #12]
  40142a:	b29a      	uxth	r2, r3
  40142c:	68bb      	ldr	r3, [r7, #8]
  40142e:	b29b      	uxth	r3, r3
  401430:	4610      	mov	r0, r2
  401432:	4619      	mov	r1, r3
  401434:	4b1d      	ldr	r3, [pc, #116]	; (4014ac <ili93xx_draw_filled_rectangle+0xbc>)
  401436:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  401438:	4b1d      	ldr	r3, [pc, #116]	; (4014b0 <ili93xx_draw_filled_rectangle+0xc0>)
  40143a:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40143c:	687a      	ldr	r2, [r7, #4]
  40143e:	68fb      	ldr	r3, [r7, #12]
  401440:	1ad3      	subs	r3, r2, r3
  401442:	3301      	adds	r3, #1
  401444:	6839      	ldr	r1, [r7, #0]
  401446:	68ba      	ldr	r2, [r7, #8]
  401448:	1a8a      	subs	r2, r1, r2
  40144a:	3201      	adds	r2, #1
  40144c:	fb02 f303 	mul.w	r3, r2, r3
  401450:	613b      	str	r3, [r7, #16]

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  401452:	693b      	ldr	r3, [r7, #16]
  401454:	4a17      	ldr	r2, [pc, #92]	; (4014b4 <ili93xx_draw_filled_rectangle+0xc4>)
  401456:	fba2 2303 	umull	r2, r3, r2, r3
  40145a:	09db      	lsrs	r3, r3, #7
  40145c:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  40145e:	e003      	b.n	401468 <ili93xx_draw_filled_rectangle+0x78>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  401460:	4815      	ldr	r0, [pc, #84]	; (4014b8 <ili93xx_draw_filled_rectangle+0xc8>)
  401462:	21f0      	movs	r1, #240	; 0xf0
  401464:	4b15      	ldr	r3, [pc, #84]	; (4014bc <ili93xx_draw_filled_rectangle+0xcc>)
  401466:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  401468:	697b      	ldr	r3, [r7, #20]
  40146a:	1e5a      	subs	r2, r3, #1
  40146c:	617a      	str	r2, [r7, #20]
  40146e:	2b00      	cmp	r3, #0
  401470:	d1f6      	bne.n	401460 <ili93xx_draw_filled_rectangle+0x70>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  401472:	6939      	ldr	r1, [r7, #16]
  401474:	4b0f      	ldr	r3, [pc, #60]	; (4014b4 <ili93xx_draw_filled_rectangle+0xc4>)
  401476:	fba3 2301 	umull	r2, r3, r3, r1
  40147a:	09da      	lsrs	r2, r3, #7
  40147c:	4613      	mov	r3, r2
  40147e:	011b      	lsls	r3, r3, #4
  401480:	1a9b      	subs	r3, r3, r2
  401482:	011b      	lsls	r3, r3, #4
  401484:	1aca      	subs	r2, r1, r3
  401486:	480c      	ldr	r0, [pc, #48]	; (4014b8 <ili93xx_draw_filled_rectangle+0xc8>)
  401488:	4611      	mov	r1, r2
  40148a:	4b0c      	ldr	r3, [pc, #48]	; (4014bc <ili93xx_draw_filled_rectangle+0xcc>)
  40148c:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  40148e:	4b0c      	ldr	r3, [pc, #48]	; (4014c0 <ili93xx_draw_filled_rectangle+0xd0>)
  401490:	681a      	ldr	r2, [r3, #0]
  401492:	4b0c      	ldr	r3, [pc, #48]	; (4014c4 <ili93xx_draw_filled_rectangle+0xd4>)
  401494:	681b      	ldr	r3, [r3, #0]
  401496:	2000      	movs	r0, #0
  401498:	2100      	movs	r1, #0
  40149a:	4c03      	ldr	r4, [pc, #12]	; (4014a8 <ili93xx_draw_filled_rectangle+0xb8>)
  40149c:	47a0      	blx	r4
}
  40149e:	371c      	adds	r7, #28
  4014a0:	46bd      	mov	sp, r7
  4014a2:	bd90      	pop	{r4, r7, pc}
  4014a4:	00400b95 	.word	0x00400b95
  4014a8:	004010c1 	.word	0x004010c1
  4014ac:	004011b5 	.word	0x004011b5
  4014b0:	00400921 	.word	0x00400921
  4014b4:	88888889 	.word	0x88888889
  4014b8:	200008a4 	.word	0x200008a4
  4014bc:	00400995 	.word	0x00400995
  4014c0:	20000000 	.word	0x20000000
  4014c4:	20000004 	.word	0x20000004

004014c8 <ili93xx_draw_circle>:
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  4014c8:	b580      	push	{r7, lr}
  4014ca:	b088      	sub	sp, #32
  4014cc:	af00      	add	r7, sp, #0
  4014ce:	60f8      	str	r0, [r7, #12]
  4014d0:	60b9      	str	r1, [r7, #8]
  4014d2:	607a      	str	r2, [r7, #4]
	int32_t d;
	uint32_t curX;
	uint32_t curY;

	if (ul_r == 0) {
  4014d4:	687b      	ldr	r3, [r7, #4]
  4014d6:	2b00      	cmp	r3, #0
  4014d8:	d101      	bne.n	4014de <ili93xx_draw_circle+0x16>
		return 1;
  4014da:	2301      	movs	r3, #1
  4014dc:	e076      	b.n	4015cc <ili93xx_draw_circle+0x104>
	}

	d = 3 - (ul_r << 1);
  4014de:	687b      	ldr	r3, [r7, #4]
  4014e0:	005b      	lsls	r3, r3, #1
  4014e2:	f1c3 0303 	rsb	r3, r3, #3
  4014e6:	61fb      	str	r3, [r7, #28]
	curX = 0;
  4014e8:	2300      	movs	r3, #0
  4014ea:	61bb      	str	r3, [r7, #24]
	curY = ul_r;
  4014ec:	687b      	ldr	r3, [r7, #4]
  4014ee:	617b      	str	r3, [r7, #20]

	while (curX <= curY) {
  4014f0:	e067      	b.n	4015c2 <ili93xx_draw_circle+0xfa>
		ili93xx_draw_pixel(ul_x + curX, ul_y + curY);
  4014f2:	68fa      	ldr	r2, [r7, #12]
  4014f4:	69bb      	ldr	r3, [r7, #24]
  4014f6:	18d1      	adds	r1, r2, r3
  4014f8:	68ba      	ldr	r2, [r7, #8]
  4014fa:	697b      	ldr	r3, [r7, #20]
  4014fc:	4413      	add	r3, r2
  4014fe:	4608      	mov	r0, r1
  401500:	4619      	mov	r1, r3
  401502:	4b34      	ldr	r3, [pc, #208]	; (4015d4 <ili93xx_draw_circle+0x10c>)
  401504:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curX, ul_y - curY);
  401506:	68fa      	ldr	r2, [r7, #12]
  401508:	69bb      	ldr	r3, [r7, #24]
  40150a:	18d1      	adds	r1, r2, r3
  40150c:	68ba      	ldr	r2, [r7, #8]
  40150e:	697b      	ldr	r3, [r7, #20]
  401510:	1ad3      	subs	r3, r2, r3
  401512:	4608      	mov	r0, r1
  401514:	4619      	mov	r1, r3
  401516:	4b2f      	ldr	r3, [pc, #188]	; (4015d4 <ili93xx_draw_circle+0x10c>)
  401518:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curX, ul_y + curY);
  40151a:	68fa      	ldr	r2, [r7, #12]
  40151c:	69bb      	ldr	r3, [r7, #24]
  40151e:	1ad1      	subs	r1, r2, r3
  401520:	68ba      	ldr	r2, [r7, #8]
  401522:	697b      	ldr	r3, [r7, #20]
  401524:	4413      	add	r3, r2
  401526:	4608      	mov	r0, r1
  401528:	4619      	mov	r1, r3
  40152a:	4b2a      	ldr	r3, [pc, #168]	; (4015d4 <ili93xx_draw_circle+0x10c>)
  40152c:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curX, ul_y - curY);
  40152e:	68fa      	ldr	r2, [r7, #12]
  401530:	69bb      	ldr	r3, [r7, #24]
  401532:	1ad1      	subs	r1, r2, r3
  401534:	68ba      	ldr	r2, [r7, #8]
  401536:	697b      	ldr	r3, [r7, #20]
  401538:	1ad3      	subs	r3, r2, r3
  40153a:	4608      	mov	r0, r1
  40153c:	4619      	mov	r1, r3
  40153e:	4b25      	ldr	r3, [pc, #148]	; (4015d4 <ili93xx_draw_circle+0x10c>)
  401540:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curY, ul_y + curX);
  401542:	68fa      	ldr	r2, [r7, #12]
  401544:	697b      	ldr	r3, [r7, #20]
  401546:	18d1      	adds	r1, r2, r3
  401548:	68ba      	ldr	r2, [r7, #8]
  40154a:	69bb      	ldr	r3, [r7, #24]
  40154c:	4413      	add	r3, r2
  40154e:	4608      	mov	r0, r1
  401550:	4619      	mov	r1, r3
  401552:	4b20      	ldr	r3, [pc, #128]	; (4015d4 <ili93xx_draw_circle+0x10c>)
  401554:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curY, ul_y - curX);
  401556:	68fa      	ldr	r2, [r7, #12]
  401558:	697b      	ldr	r3, [r7, #20]
  40155a:	18d1      	adds	r1, r2, r3
  40155c:	68ba      	ldr	r2, [r7, #8]
  40155e:	69bb      	ldr	r3, [r7, #24]
  401560:	1ad3      	subs	r3, r2, r3
  401562:	4608      	mov	r0, r1
  401564:	4619      	mov	r1, r3
  401566:	4b1b      	ldr	r3, [pc, #108]	; (4015d4 <ili93xx_draw_circle+0x10c>)
  401568:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curY, ul_y + curX);
  40156a:	68fa      	ldr	r2, [r7, #12]
  40156c:	697b      	ldr	r3, [r7, #20]
  40156e:	1ad1      	subs	r1, r2, r3
  401570:	68ba      	ldr	r2, [r7, #8]
  401572:	69bb      	ldr	r3, [r7, #24]
  401574:	4413      	add	r3, r2
  401576:	4608      	mov	r0, r1
  401578:	4619      	mov	r1, r3
  40157a:	4b16      	ldr	r3, [pc, #88]	; (4015d4 <ili93xx_draw_circle+0x10c>)
  40157c:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curY, ul_y - curX);
  40157e:	68fa      	ldr	r2, [r7, #12]
  401580:	697b      	ldr	r3, [r7, #20]
  401582:	1ad1      	subs	r1, r2, r3
  401584:	68ba      	ldr	r2, [r7, #8]
  401586:	69bb      	ldr	r3, [r7, #24]
  401588:	1ad3      	subs	r3, r2, r3
  40158a:	4608      	mov	r0, r1
  40158c:	4619      	mov	r1, r3
  40158e:	4b11      	ldr	r3, [pc, #68]	; (4015d4 <ili93xx_draw_circle+0x10c>)
  401590:	4798      	blx	r3

		if (d < 0) {
  401592:	69fb      	ldr	r3, [r7, #28]
  401594:	2b00      	cmp	r3, #0
  401596:	da06      	bge.n	4015a6 <ili93xx_draw_circle+0xde>
			d += (curX << 2) + 6;
  401598:	69bb      	ldr	r3, [r7, #24]
  40159a:	009a      	lsls	r2, r3, #2
  40159c:	69fb      	ldr	r3, [r7, #28]
  40159e:	4413      	add	r3, r2
  4015a0:	3306      	adds	r3, #6
  4015a2:	61fb      	str	r3, [r7, #28]
  4015a4:	e00a      	b.n	4015bc <ili93xx_draw_circle+0xf4>
		} else {
			d += ((curX - curY) << 2) + 10;
  4015a6:	69ba      	ldr	r2, [r7, #24]
  4015a8:	697b      	ldr	r3, [r7, #20]
  4015aa:	1ad3      	subs	r3, r2, r3
  4015ac:	009a      	lsls	r2, r3, #2
  4015ae:	69fb      	ldr	r3, [r7, #28]
  4015b0:	4413      	add	r3, r2
  4015b2:	330a      	adds	r3, #10
  4015b4:	61fb      	str	r3, [r7, #28]
			curY--;
  4015b6:	697b      	ldr	r3, [r7, #20]
  4015b8:	3b01      	subs	r3, #1
  4015ba:	617b      	str	r3, [r7, #20]
		}

		curX++;
  4015bc:	69bb      	ldr	r3, [r7, #24]
  4015be:	3301      	adds	r3, #1
  4015c0:	61bb      	str	r3, [r7, #24]

	d = 3 - (ul_r << 1);
	curX = 0;
	curY = ul_r;

	while (curX <= curY) {
  4015c2:	69ba      	ldr	r2, [r7, #24]
  4015c4:	697b      	ldr	r3, [r7, #20]
  4015c6:	429a      	cmp	r2, r3
  4015c8:	d993      	bls.n	4014f2 <ili93xx_draw_circle+0x2a>
		}

		curX++;
	}

	return 0;
  4015ca:	2300      	movs	r3, #0
}
  4015cc:	4618      	mov	r0, r3
  4015ce:	3720      	adds	r7, #32
  4015d0:	46bd      	mov	sp, r7
  4015d2:	bd80      	pop	{r7, pc}
  4015d4:	004011f1 	.word	0x004011f1

004015d8 <ili93xx_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili93xx_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  4015d8:	b580      	push	{r7, lr}
  4015da:	b08a      	sub	sp, #40	; 0x28
  4015dc:	af00      	add	r7, sp, #0
  4015de:	60f8      	str	r0, [r7, #12]
  4015e0:	60b9      	str	r1, [r7, #8]
  4015e2:	4613      	mov	r3, r2
  4015e4:	71fb      	strb	r3, [r7, #7]

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4015e6:	79fa      	ldrb	r2, [r7, #7]
  4015e8:	4613      	mov	r3, r2
  4015ea:	009b      	lsls	r3, r3, #2
  4015ec:	4413      	add	r3, r2
  4015ee:	009b      	lsls	r3, r3, #2
  4015f0:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  4015f4:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  4015f6:	2300      	movs	r3, #0
  4015f8:	623b      	str	r3, [r7, #32]
  4015fa:	e04d      	b.n	401698 <ili93xx_draw_char+0xc0>
		/** Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  4015fc:	6a3b      	ldr	r3, [r7, #32]
  4015fe:	005a      	lsls	r2, r3, #1
  401600:	69fb      	ldr	r3, [r7, #28]
  401602:	4413      	add	r3, r2
  401604:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  401606:	69bb      	ldr	r3, [r7, #24]
  401608:	3301      	adds	r3, #1
  40160a:	617b      	str	r3, [r7, #20]

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  40160c:	2300      	movs	r3, #0
  40160e:	627b      	str	r3, [r7, #36]	; 0x24
  401610:	e01a      	b.n	401648 <ili93xx_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  401612:	4a24      	ldr	r2, [pc, #144]	; (4016a4 <ili93xx_draw_char+0xcc>)
  401614:	69bb      	ldr	r3, [r7, #24]
  401616:	4413      	add	r3, r2
  401618:	781b      	ldrb	r3, [r3, #0]
  40161a:	461a      	mov	r2, r3
  40161c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40161e:	f1c3 0307 	rsb	r3, r3, #7
  401622:	fa42 f303 	asr.w	r3, r2, r3
  401626:	f003 0301 	and.w	r3, r3, #1
  40162a:	2b00      	cmp	r3, #0
  40162c:	d009      	beq.n	401642 <ili93xx_draw_char+0x6a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  40162e:	68fa      	ldr	r2, [r7, #12]
  401630:	6a3b      	ldr	r3, [r7, #32]
  401632:	18d1      	adds	r1, r2, r3
  401634:	68ba      	ldr	r2, [r7, #8]
  401636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401638:	4413      	add	r3, r2
  40163a:	4608      	mov	r0, r1
  40163c:	4619      	mov	r1, r3
  40163e:	4b1a      	ldr	r3, [pc, #104]	; (4016a8 <ili93xx_draw_char+0xd0>)
  401640:	4798      	blx	r3

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  401642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401644:	3301      	adds	r3, #1
  401646:	627b      	str	r3, [r7, #36]	; 0x24
  401648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40164a:	2b07      	cmp	r3, #7
  40164c:	d9e1      	bls.n	401612 <ili93xx_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40164e:	2300      	movs	r3, #0
  401650:	627b      	str	r3, [r7, #36]	; 0x24
  401652:	e01b      	b.n	40168c <ili93xx_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  401654:	4a13      	ldr	r2, [pc, #76]	; (4016a4 <ili93xx_draw_char+0xcc>)
  401656:	697b      	ldr	r3, [r7, #20]
  401658:	4413      	add	r3, r2
  40165a:	781b      	ldrb	r3, [r3, #0]
  40165c:	461a      	mov	r2, r3
  40165e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401660:	f1c3 0307 	rsb	r3, r3, #7
  401664:	fa42 f303 	asr.w	r3, r2, r3
  401668:	f003 0301 	and.w	r3, r3, #1
  40166c:	2b00      	cmp	r3, #0
  40166e:	d00a      	beq.n	401686 <ili93xx_draw_char+0xae>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  401670:	68fa      	ldr	r2, [r7, #12]
  401672:	6a3b      	ldr	r3, [r7, #32]
  401674:	18d1      	adds	r1, r2, r3
  401676:	68ba      	ldr	r2, [r7, #8]
  401678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40167a:	4413      	add	r3, r2
  40167c:	3308      	adds	r3, #8
  40167e:	4608      	mov	r0, r1
  401680:	4619      	mov	r1, r3
  401682:	4b09      	ldr	r3, [pc, #36]	; (4016a8 <ili93xx_draw_char+0xd0>)
  401684:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  401686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401688:	3301      	adds	r3, #1
  40168a:	627b      	str	r3, [r7, #36]	; 0x24
  40168c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40168e:	2b05      	cmp	r3, #5
  401690:	d9e0      	bls.n	401654 <ili93xx_draw_char+0x7c>
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  401692:	6a3b      	ldr	r3, [r7, #32]
  401694:	3301      	adds	r3, #1
  401696:	623b      	str	r3, [r7, #32]
  401698:	6a3b      	ldr	r3, [r7, #32]
  40169a:	2b09      	cmp	r3, #9
  40169c:	d9ae      	bls.n	4015fc <ili93xx_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  40169e:	3728      	adds	r7, #40	; 0x28
  4016a0:	46bd      	mov	sp, r7
  4016a2:	bd80      	pop	{r7, pc}
  4016a4:	00408d74 	.word	0x00408d74
  4016a8:	004011f1 	.word	0x004011f1

004016ac <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  4016ac:	b580      	push	{r7, lr}
  4016ae:	b086      	sub	sp, #24
  4016b0:	af00      	add	r7, sp, #0
  4016b2:	60f8      	str	r0, [r7, #12]
  4016b4:	60b9      	str	r1, [r7, #8]
  4016b6:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  4016b8:	68fb      	ldr	r3, [r7, #12]
  4016ba:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  4016bc:	e01c      	b.n	4016f8 <ili93xx_draw_string+0x4c>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4016be:	687b      	ldr	r3, [r7, #4]
  4016c0:	781b      	ldrb	r3, [r3, #0]
  4016c2:	2b0a      	cmp	r3, #10
  4016c4:	d108      	bne.n	4016d8 <ili93xx_draw_string+0x2c>
			ul_y += gfont.height + 2;
  4016c6:	230e      	movs	r3, #14
  4016c8:	461a      	mov	r2, r3
  4016ca:	68bb      	ldr	r3, [r7, #8]
  4016cc:	4413      	add	r3, r2
  4016ce:	3302      	adds	r3, #2
  4016d0:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  4016d2:	697b      	ldr	r3, [r7, #20]
  4016d4:	60fb      	str	r3, [r7, #12]
  4016d6:	e00c      	b.n	4016f2 <ili93xx_draw_string+0x46>
		} else {
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
  4016d8:	687b      	ldr	r3, [r7, #4]
  4016da:	781b      	ldrb	r3, [r3, #0]
  4016dc:	68f8      	ldr	r0, [r7, #12]
  4016de:	68b9      	ldr	r1, [r7, #8]
  4016e0:	461a      	mov	r2, r3
  4016e2:	4b09      	ldr	r3, [pc, #36]	; (401708 <ili93xx_draw_string+0x5c>)
  4016e4:	4798      	blx	r3
			ul_x += gfont.width + 2;
  4016e6:	230a      	movs	r3, #10
  4016e8:	461a      	mov	r2, r3
  4016ea:	68fb      	ldr	r3, [r7, #12]
  4016ec:	4413      	add	r3, r2
  4016ee:	3302      	adds	r3, #2
  4016f0:	60fb      	str	r3, [r7, #12]
		}

		p_str++;
  4016f2:	687b      	ldr	r3, [r7, #4]
  4016f4:	3301      	adds	r3, #1
  4016f6:	607b      	str	r3, [r7, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4016f8:	687b      	ldr	r3, [r7, #4]
  4016fa:	781b      	ldrb	r3, [r3, #0]
  4016fc:	2b00      	cmp	r3, #0
  4016fe:	d1de      	bne.n	4016be <ili93xx_draw_string+0x12>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  401700:	3718      	adds	r7, #24
  401702:	46bd      	mov	sp, r7
  401704:	bd80      	pop	{r7, pc}
  401706:	bf00      	nop
  401708:	004015d9 	.word	0x004015d9

0040170c <smc_set_setup_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
  40170c:	b480      	push	{r7}
  40170e:	b085      	sub	sp, #20
  401710:	af00      	add	r7, sp, #0
  401712:	60f8      	str	r0, [r7, #12]
  401714:	60b9      	str	r1, [r7, #8]
  401716:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  401718:	68fa      	ldr	r2, [r7, #12]
  40171a:	68bb      	ldr	r3, [r7, #8]
  40171c:	011b      	lsls	r3, r3, #4
  40171e:	4413      	add	r3, r2
  401720:	687a      	ldr	r2, [r7, #4]
  401722:	601a      	str	r2, [r3, #0]
}
  401724:	3714      	adds	r7, #20
  401726:	46bd      	mov	sp, r7
  401728:	f85d 7b04 	ldr.w	r7, [sp], #4
  40172c:	4770      	bx	lr
  40172e:	bf00      	nop

00401730 <smc_set_pulse_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
  401730:	b480      	push	{r7}
  401732:	b085      	sub	sp, #20
  401734:	af00      	add	r7, sp, #0
  401736:	60f8      	str	r0, [r7, #12]
  401738:	60b9      	str	r1, [r7, #8]
  40173a:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  40173c:	68fa      	ldr	r2, [r7, #12]
  40173e:	68bb      	ldr	r3, [r7, #8]
  401740:	011b      	lsls	r3, r3, #4
  401742:	4413      	add	r3, r2
  401744:	687a      	ldr	r2, [r7, #4]
  401746:	605a      	str	r2, [r3, #4]
}
  401748:	3714      	adds	r7, #20
  40174a:	46bd      	mov	sp, r7
  40174c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401750:	4770      	bx	lr
  401752:	bf00      	nop

00401754 <smc_set_cycle_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
  401754:	b480      	push	{r7}
  401756:	b085      	sub	sp, #20
  401758:	af00      	add	r7, sp, #0
  40175a:	60f8      	str	r0, [r7, #12]
  40175c:	60b9      	str	r1, [r7, #8]
  40175e:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  401760:	68fa      	ldr	r2, [r7, #12]
  401762:	68bb      	ldr	r3, [r7, #8]
  401764:	011b      	lsls	r3, r3, #4
  401766:	4413      	add	r3, r2
  401768:	3308      	adds	r3, #8
  40176a:	687a      	ldr	r2, [r7, #4]
  40176c:	601a      	str	r2, [r3, #0]
}
  40176e:	3714      	adds	r7, #20
  401770:	46bd      	mov	sp, r7
  401772:	f85d 7b04 	ldr.w	r7, [sp], #4
  401776:	4770      	bx	lr

00401778 <smc_set_mode>:
 * \param p_smc Pointer to an SMC instance.
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
  401778:	b480      	push	{r7}
  40177a:	b085      	sub	sp, #20
  40177c:	af00      	add	r7, sp, #0
  40177e:	60f8      	str	r0, [r7, #12]
  401780:	60b9      	str	r1, [r7, #8]
  401782:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  401784:	68fa      	ldr	r2, [r7, #12]
  401786:	68bb      	ldr	r3, [r7, #8]
  401788:	011b      	lsls	r3, r3, #4
  40178a:	4413      	add	r3, r2
  40178c:	3308      	adds	r3, #8
  40178e:	687a      	ldr	r2, [r7, #4]
  401790:	605a      	str	r2, [r3, #4]
}
  401792:	3714      	adds	r7, #20
  401794:	46bd      	mov	sp, r7
  401796:	f85d 7b04 	ldr.w	r7, [sp], #4
  40179a:	4770      	bx	lr

0040179c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  40179c:	b480      	push	{r7}
  40179e:	b085      	sub	sp, #20
  4017a0:	af00      	add	r7, sp, #0
  4017a2:	60f8      	str	r0, [r7, #12]
  4017a4:	60b9      	str	r1, [r7, #8]
  4017a6:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4017a8:	687b      	ldr	r3, [r7, #4]
  4017aa:	2b00      	cmp	r3, #0
  4017ac:	d003      	beq.n	4017b6 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4017ae:	68fb      	ldr	r3, [r7, #12]
  4017b0:	68ba      	ldr	r2, [r7, #8]
  4017b2:	665a      	str	r2, [r3, #100]	; 0x64
  4017b4:	e002      	b.n	4017bc <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4017b6:	68fb      	ldr	r3, [r7, #12]
  4017b8:	68ba      	ldr	r2, [r7, #8]
  4017ba:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4017bc:	3714      	adds	r7, #20
  4017be:	46bd      	mov	sp, r7
  4017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017c4:	4770      	bx	lr
  4017c6:	bf00      	nop

004017c8 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4017c8:	b480      	push	{r7}
  4017ca:	b085      	sub	sp, #20
  4017cc:	af00      	add	r7, sp, #0
  4017ce:	60f8      	str	r0, [r7, #12]
  4017d0:	60b9      	str	r1, [r7, #8]
  4017d2:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4017d4:	68fb      	ldr	r3, [r7, #12]
  4017d6:	68ba      	ldr	r2, [r7, #8]
  4017d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4017dc:	687b      	ldr	r3, [r7, #4]
  4017de:	005b      	lsls	r3, r3, #1
  4017e0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4017e4:	fbb2 f3f3 	udiv	r3, r2, r3
  4017e8:	3b01      	subs	r3, #1
  4017ea:	f3c3 020d 	ubfx	r2, r3, #0, #14
  4017ee:	68fb      	ldr	r3, [r7, #12]
  4017f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  4017f4:	3714      	adds	r7, #20
  4017f6:	46bd      	mov	sp, r7
  4017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017fc:	4770      	bx	lr
  4017fe:	bf00      	nop

00401800 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401800:	b480      	push	{r7}
  401802:	b087      	sub	sp, #28
  401804:	af00      	add	r7, sp, #0
  401806:	60f8      	str	r0, [r7, #12]
  401808:	60b9      	str	r1, [r7, #8]
  40180a:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40180c:	68fb      	ldr	r3, [r7, #12]
  40180e:	687a      	ldr	r2, [r7, #4]
  401810:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401812:	68bb      	ldr	r3, [r7, #8]
  401814:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401818:	d04a      	beq.n	4018b0 <pio_set_peripheral+0xb0>
  40181a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40181e:	d808      	bhi.n	401832 <pio_set_peripheral+0x32>
  401820:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401824:	d016      	beq.n	401854 <pio_set_peripheral+0x54>
  401826:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40182a:	d02c      	beq.n	401886 <pio_set_peripheral+0x86>
  40182c:	2b00      	cmp	r3, #0
  40182e:	d069      	beq.n	401904 <pio_set_peripheral+0x104>
  401830:	e064      	b.n	4018fc <pio_set_peripheral+0xfc>
  401832:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401836:	d065      	beq.n	401904 <pio_set_peripheral+0x104>
  401838:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40183c:	d803      	bhi.n	401846 <pio_set_peripheral+0x46>
  40183e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401842:	d04a      	beq.n	4018da <pio_set_peripheral+0xda>
  401844:	e05a      	b.n	4018fc <pio_set_peripheral+0xfc>
  401846:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40184a:	d05b      	beq.n	401904 <pio_set_peripheral+0x104>
  40184c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401850:	d058      	beq.n	401904 <pio_set_peripheral+0x104>
  401852:	e053      	b.n	4018fc <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401854:	68fb      	ldr	r3, [r7, #12]
  401856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401858:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40185a:	68fb      	ldr	r3, [r7, #12]
  40185c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40185e:	687b      	ldr	r3, [r7, #4]
  401860:	43d9      	mvns	r1, r3
  401862:	697b      	ldr	r3, [r7, #20]
  401864:	400b      	ands	r3, r1
  401866:	401a      	ands	r2, r3
  401868:	68fb      	ldr	r3, [r7, #12]
  40186a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40186c:	68fb      	ldr	r3, [r7, #12]
  40186e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401870:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401872:	68fb      	ldr	r3, [r7, #12]
  401874:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401876:	687b      	ldr	r3, [r7, #4]
  401878:	43d9      	mvns	r1, r3
  40187a:	697b      	ldr	r3, [r7, #20]
  40187c:	400b      	ands	r3, r1
  40187e:	401a      	ands	r2, r3
  401880:	68fb      	ldr	r3, [r7, #12]
  401882:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401884:	e03a      	b.n	4018fc <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401886:	68fb      	ldr	r3, [r7, #12]
  401888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40188a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40188c:	687a      	ldr	r2, [r7, #4]
  40188e:	697b      	ldr	r3, [r7, #20]
  401890:	431a      	orrs	r2, r3
  401892:	68fb      	ldr	r3, [r7, #12]
  401894:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401896:	68fb      	ldr	r3, [r7, #12]
  401898:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40189a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40189c:	68fb      	ldr	r3, [r7, #12]
  40189e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4018a0:	687b      	ldr	r3, [r7, #4]
  4018a2:	43d9      	mvns	r1, r3
  4018a4:	697b      	ldr	r3, [r7, #20]
  4018a6:	400b      	ands	r3, r1
  4018a8:	401a      	ands	r2, r3
  4018aa:	68fb      	ldr	r3, [r7, #12]
  4018ac:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4018ae:	e025      	b.n	4018fc <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4018b0:	68fb      	ldr	r3, [r7, #12]
  4018b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4018b4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4018b6:	68fb      	ldr	r3, [r7, #12]
  4018b8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4018ba:	687b      	ldr	r3, [r7, #4]
  4018bc:	43d9      	mvns	r1, r3
  4018be:	697b      	ldr	r3, [r7, #20]
  4018c0:	400b      	ands	r3, r1
  4018c2:	401a      	ands	r2, r3
  4018c4:	68fb      	ldr	r3, [r7, #12]
  4018c6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4018c8:	68fb      	ldr	r3, [r7, #12]
  4018ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4018cc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4018ce:	687a      	ldr	r2, [r7, #4]
  4018d0:	697b      	ldr	r3, [r7, #20]
  4018d2:	431a      	orrs	r2, r3
  4018d4:	68fb      	ldr	r3, [r7, #12]
  4018d6:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4018d8:	e010      	b.n	4018fc <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4018da:	68fb      	ldr	r3, [r7, #12]
  4018dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4018de:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4018e0:	687a      	ldr	r2, [r7, #4]
  4018e2:	697b      	ldr	r3, [r7, #20]
  4018e4:	431a      	orrs	r2, r3
  4018e6:	68fb      	ldr	r3, [r7, #12]
  4018e8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4018ea:	68fb      	ldr	r3, [r7, #12]
  4018ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4018ee:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4018f0:	687a      	ldr	r2, [r7, #4]
  4018f2:	697b      	ldr	r3, [r7, #20]
  4018f4:	431a      	orrs	r2, r3
  4018f6:	68fb      	ldr	r3, [r7, #12]
  4018f8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4018fa:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4018fc:	68fb      	ldr	r3, [r7, #12]
  4018fe:	687a      	ldr	r2, [r7, #4]
  401900:	605a      	str	r2, [r3, #4]
  401902:	e000      	b.n	401906 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  401904:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  401906:	371c      	adds	r7, #28
  401908:	46bd      	mov	sp, r7
  40190a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40190e:	4770      	bx	lr

00401910 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401910:	b580      	push	{r7, lr}
  401912:	b084      	sub	sp, #16
  401914:	af00      	add	r7, sp, #0
  401916:	60f8      	str	r0, [r7, #12]
  401918:	60b9      	str	r1, [r7, #8]
  40191a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  40191c:	68f8      	ldr	r0, [r7, #12]
  40191e:	68b9      	ldr	r1, [r7, #8]
  401920:	4b18      	ldr	r3, [pc, #96]	; (401984 <pio_set_input+0x74>)
  401922:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401924:	687b      	ldr	r3, [r7, #4]
  401926:	f003 0301 	and.w	r3, r3, #1
  40192a:	68f8      	ldr	r0, [r7, #12]
  40192c:	68b9      	ldr	r1, [r7, #8]
  40192e:	461a      	mov	r2, r3
  401930:	4b15      	ldr	r3, [pc, #84]	; (401988 <pio_set_input+0x78>)
  401932:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401934:	687b      	ldr	r3, [r7, #4]
  401936:	f003 030a 	and.w	r3, r3, #10
  40193a:	2b00      	cmp	r3, #0
  40193c:	d003      	beq.n	401946 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40193e:	68fb      	ldr	r3, [r7, #12]
  401940:	68ba      	ldr	r2, [r7, #8]
  401942:	621a      	str	r2, [r3, #32]
  401944:	e002      	b.n	40194c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401946:	68fb      	ldr	r3, [r7, #12]
  401948:	68ba      	ldr	r2, [r7, #8]
  40194a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40194c:	687b      	ldr	r3, [r7, #4]
  40194e:	f003 0302 	and.w	r3, r3, #2
  401952:	2b00      	cmp	r3, #0
  401954:	d004      	beq.n	401960 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401956:	68fb      	ldr	r3, [r7, #12]
  401958:	68ba      	ldr	r2, [r7, #8]
  40195a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40195e:	e008      	b.n	401972 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401960:	687b      	ldr	r3, [r7, #4]
  401962:	f003 0308 	and.w	r3, r3, #8
  401966:	2b00      	cmp	r3, #0
  401968:	d003      	beq.n	401972 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40196a:	68fb      	ldr	r3, [r7, #12]
  40196c:	68ba      	ldr	r2, [r7, #8]
  40196e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401972:	68fb      	ldr	r3, [r7, #12]
  401974:	68ba      	ldr	r2, [r7, #8]
  401976:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401978:	68fb      	ldr	r3, [r7, #12]
  40197a:	68ba      	ldr	r2, [r7, #8]
  40197c:	601a      	str	r2, [r3, #0]
}
  40197e:	3710      	adds	r7, #16
  401980:	46bd      	mov	sp, r7
  401982:	bd80      	pop	{r7, pc}
  401984:	00401a7d 	.word	0x00401a7d
  401988:	0040179d 	.word	0x0040179d

0040198c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40198c:	b580      	push	{r7, lr}
  40198e:	b084      	sub	sp, #16
  401990:	af00      	add	r7, sp, #0
  401992:	60f8      	str	r0, [r7, #12]
  401994:	60b9      	str	r1, [r7, #8]
  401996:	607a      	str	r2, [r7, #4]
  401998:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40199a:	68f8      	ldr	r0, [r7, #12]
  40199c:	68b9      	ldr	r1, [r7, #8]
  40199e:	4b12      	ldr	r3, [pc, #72]	; (4019e8 <pio_set_output+0x5c>)
  4019a0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4019a2:	68f8      	ldr	r0, [r7, #12]
  4019a4:	68b9      	ldr	r1, [r7, #8]
  4019a6:	69ba      	ldr	r2, [r7, #24]
  4019a8:	4b10      	ldr	r3, [pc, #64]	; (4019ec <pio_set_output+0x60>)
  4019aa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4019ac:	683b      	ldr	r3, [r7, #0]
  4019ae:	2b00      	cmp	r3, #0
  4019b0:	d003      	beq.n	4019ba <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4019b2:	68fb      	ldr	r3, [r7, #12]
  4019b4:	68ba      	ldr	r2, [r7, #8]
  4019b6:	651a      	str	r2, [r3, #80]	; 0x50
  4019b8:	e002      	b.n	4019c0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4019ba:	68fb      	ldr	r3, [r7, #12]
  4019bc:	68ba      	ldr	r2, [r7, #8]
  4019be:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4019c0:	687b      	ldr	r3, [r7, #4]
  4019c2:	2b00      	cmp	r3, #0
  4019c4:	d003      	beq.n	4019ce <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4019c6:	68fb      	ldr	r3, [r7, #12]
  4019c8:	68ba      	ldr	r2, [r7, #8]
  4019ca:	631a      	str	r2, [r3, #48]	; 0x30
  4019cc:	e002      	b.n	4019d4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4019ce:	68fb      	ldr	r3, [r7, #12]
  4019d0:	68ba      	ldr	r2, [r7, #8]
  4019d2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4019d4:	68fb      	ldr	r3, [r7, #12]
  4019d6:	68ba      	ldr	r2, [r7, #8]
  4019d8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4019da:	68fb      	ldr	r3, [r7, #12]
  4019dc:	68ba      	ldr	r2, [r7, #8]
  4019de:	601a      	str	r2, [r3, #0]
}
  4019e0:	3710      	adds	r7, #16
  4019e2:	46bd      	mov	sp, r7
  4019e4:	bd80      	pop	{r7, pc}
  4019e6:	bf00      	nop
  4019e8:	00401a7d 	.word	0x00401a7d
  4019ec:	0040179d 	.word	0x0040179d

004019f0 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4019f0:	b480      	push	{r7}
  4019f2:	b085      	sub	sp, #20
  4019f4:	af00      	add	r7, sp, #0
  4019f6:	60f8      	str	r0, [r7, #12]
  4019f8:	60b9      	str	r1, [r7, #8]
  4019fa:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4019fc:	687b      	ldr	r3, [r7, #4]
  4019fe:	f003 0310 	and.w	r3, r3, #16
  401a02:	2b00      	cmp	r3, #0
  401a04:	d020      	beq.n	401a48 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401a06:	68fb      	ldr	r3, [r7, #12]
  401a08:	68ba      	ldr	r2, [r7, #8]
  401a0a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401a0e:	687b      	ldr	r3, [r7, #4]
  401a10:	f003 0320 	and.w	r3, r3, #32
  401a14:	2b00      	cmp	r3, #0
  401a16:	d004      	beq.n	401a22 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401a18:	68fb      	ldr	r3, [r7, #12]
  401a1a:	68ba      	ldr	r2, [r7, #8]
  401a1c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401a20:	e003      	b.n	401a2a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401a22:	68fb      	ldr	r3, [r7, #12]
  401a24:	68ba      	ldr	r2, [r7, #8]
  401a26:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401a2a:	687b      	ldr	r3, [r7, #4]
  401a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401a30:	2b00      	cmp	r3, #0
  401a32:	d004      	beq.n	401a3e <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401a34:	68fb      	ldr	r3, [r7, #12]
  401a36:	68ba      	ldr	r2, [r7, #8]
  401a38:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  401a3c:	e008      	b.n	401a50 <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  401a3e:	68fb      	ldr	r3, [r7, #12]
  401a40:	68ba      	ldr	r2, [r7, #8]
  401a42:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  401a46:	e003      	b.n	401a50 <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  401a48:	68fb      	ldr	r3, [r7, #12]
  401a4a:	68ba      	ldr	r2, [r7, #8]
  401a4c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  401a50:	3714      	adds	r7, #20
  401a52:	46bd      	mov	sp, r7
  401a54:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a58:	4770      	bx	lr
  401a5a:	bf00      	nop

00401a5c <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401a5c:	b480      	push	{r7}
  401a5e:	b083      	sub	sp, #12
  401a60:	af00      	add	r7, sp, #0
  401a62:	6078      	str	r0, [r7, #4]
  401a64:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  401a66:	687b      	ldr	r3, [r7, #4]
  401a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  401a6a:	687b      	ldr	r3, [r7, #4]
  401a6c:	683a      	ldr	r2, [r7, #0]
  401a6e:	641a      	str	r2, [r3, #64]	; 0x40
}
  401a70:	370c      	adds	r7, #12
  401a72:	46bd      	mov	sp, r7
  401a74:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a78:	4770      	bx	lr
  401a7a:	bf00      	nop

00401a7c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401a7c:	b480      	push	{r7}
  401a7e:	b083      	sub	sp, #12
  401a80:	af00      	add	r7, sp, #0
  401a82:	6078      	str	r0, [r7, #4]
  401a84:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401a86:	687b      	ldr	r3, [r7, #4]
  401a88:	683a      	ldr	r2, [r7, #0]
  401a8a:	645a      	str	r2, [r3, #68]	; 0x44
}
  401a8c:	370c      	adds	r7, #12
  401a8e:	46bd      	mov	sp, r7
  401a90:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a94:	4770      	bx	lr
  401a96:	bf00      	nop

00401a98 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401a98:	b480      	push	{r7}
  401a9a:	b083      	sub	sp, #12
  401a9c:	af00      	add	r7, sp, #0
  401a9e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401aa0:	687b      	ldr	r3, [r7, #4]
  401aa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401aa4:	4618      	mov	r0, r3
  401aa6:	370c      	adds	r7, #12
  401aa8:	46bd      	mov	sp, r7
  401aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aae:	4770      	bx	lr

00401ab0 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401ab0:	b480      	push	{r7}
  401ab2:	b083      	sub	sp, #12
  401ab4:	af00      	add	r7, sp, #0
  401ab6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401ab8:	687b      	ldr	r3, [r7, #4]
  401aba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401abc:	4618      	mov	r0, r3
  401abe:	370c      	adds	r7, #12
  401ac0:	46bd      	mov	sp, r7
  401ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac6:	4770      	bx	lr

00401ac8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401ac8:	b590      	push	{r4, r7, lr}
  401aca:	b087      	sub	sp, #28
  401acc:	af02      	add	r7, sp, #8
  401ace:	6078      	str	r0, [r7, #4]
  401ad0:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401ad2:	6878      	ldr	r0, [r7, #4]
  401ad4:	4b65      	ldr	r3, [pc, #404]	; (401c6c <pio_configure_pin+0x1a4>)
  401ad6:	4798      	blx	r3
  401ad8:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401ada:	683b      	ldr	r3, [r7, #0]
  401adc:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401ae0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401ae4:	d06b      	beq.n	401bbe <pio_configure_pin+0xf6>
  401ae6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401aea:	d809      	bhi.n	401b00 <pio_configure_pin+0x38>
  401aec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401af0:	d02d      	beq.n	401b4e <pio_configure_pin+0x86>
  401af2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401af6:	d046      	beq.n	401b86 <pio_configure_pin+0xbe>
  401af8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401afc:	d00b      	beq.n	401b16 <pio_configure_pin+0x4e>
  401afe:	e0ae      	b.n	401c5e <pio_configure_pin+0x196>
  401b00:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401b04:	f000 8083 	beq.w	401c0e <pio_configure_pin+0x146>
  401b08:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401b0c:	d07f      	beq.n	401c0e <pio_configure_pin+0x146>
  401b0e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401b12:	d070      	beq.n	401bf6 <pio_configure_pin+0x12e>
  401b14:	e0a3      	b.n	401c5e <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401b16:	687b      	ldr	r3, [r7, #4]
  401b18:	f003 031f 	and.w	r3, r3, #31
  401b1c:	2201      	movs	r2, #1
  401b1e:	fa02 f303 	lsl.w	r3, r2, r3
  401b22:	68f8      	ldr	r0, [r7, #12]
  401b24:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401b28:	461a      	mov	r2, r3
  401b2a:	4b51      	ldr	r3, [pc, #324]	; (401c70 <pio_configure_pin+0x1a8>)
  401b2c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401b2e:	687b      	ldr	r3, [r7, #4]
  401b30:	f003 031f 	and.w	r3, r3, #31
  401b34:	2201      	movs	r2, #1
  401b36:	fa02 f303 	lsl.w	r3, r2, r3
  401b3a:	461a      	mov	r2, r3
  401b3c:	683b      	ldr	r3, [r7, #0]
  401b3e:	f003 0301 	and.w	r3, r3, #1
  401b42:	68f8      	ldr	r0, [r7, #12]
  401b44:	4611      	mov	r1, r2
  401b46:	461a      	mov	r2, r3
  401b48:	4b4a      	ldr	r3, [pc, #296]	; (401c74 <pio_configure_pin+0x1ac>)
  401b4a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401b4c:	e089      	b.n	401c62 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401b4e:	687b      	ldr	r3, [r7, #4]
  401b50:	f003 031f 	and.w	r3, r3, #31
  401b54:	2201      	movs	r2, #1
  401b56:	fa02 f303 	lsl.w	r3, r2, r3
  401b5a:	68f8      	ldr	r0, [r7, #12]
  401b5c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401b60:	461a      	mov	r2, r3
  401b62:	4b43      	ldr	r3, [pc, #268]	; (401c70 <pio_configure_pin+0x1a8>)
  401b64:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401b66:	687b      	ldr	r3, [r7, #4]
  401b68:	f003 031f 	and.w	r3, r3, #31
  401b6c:	2201      	movs	r2, #1
  401b6e:	fa02 f303 	lsl.w	r3, r2, r3
  401b72:	461a      	mov	r2, r3
  401b74:	683b      	ldr	r3, [r7, #0]
  401b76:	f003 0301 	and.w	r3, r3, #1
  401b7a:	68f8      	ldr	r0, [r7, #12]
  401b7c:	4611      	mov	r1, r2
  401b7e:	461a      	mov	r2, r3
  401b80:	4b3c      	ldr	r3, [pc, #240]	; (401c74 <pio_configure_pin+0x1ac>)
  401b82:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401b84:	e06d      	b.n	401c62 <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401b86:	687b      	ldr	r3, [r7, #4]
  401b88:	f003 031f 	and.w	r3, r3, #31
  401b8c:	2201      	movs	r2, #1
  401b8e:	fa02 f303 	lsl.w	r3, r2, r3
  401b92:	68f8      	ldr	r0, [r7, #12]
  401b94:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401b98:	461a      	mov	r2, r3
  401b9a:	4b35      	ldr	r3, [pc, #212]	; (401c70 <pio_configure_pin+0x1a8>)
  401b9c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401b9e:	687b      	ldr	r3, [r7, #4]
  401ba0:	f003 031f 	and.w	r3, r3, #31
  401ba4:	2201      	movs	r2, #1
  401ba6:	fa02 f303 	lsl.w	r3, r2, r3
  401baa:	461a      	mov	r2, r3
  401bac:	683b      	ldr	r3, [r7, #0]
  401bae:	f003 0301 	and.w	r3, r3, #1
  401bb2:	68f8      	ldr	r0, [r7, #12]
  401bb4:	4611      	mov	r1, r2
  401bb6:	461a      	mov	r2, r3
  401bb8:	4b2e      	ldr	r3, [pc, #184]	; (401c74 <pio_configure_pin+0x1ac>)
  401bba:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401bbc:	e051      	b.n	401c62 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401bbe:	687b      	ldr	r3, [r7, #4]
  401bc0:	f003 031f 	and.w	r3, r3, #31
  401bc4:	2201      	movs	r2, #1
  401bc6:	fa02 f303 	lsl.w	r3, r2, r3
  401bca:	68f8      	ldr	r0, [r7, #12]
  401bcc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401bd0:	461a      	mov	r2, r3
  401bd2:	4b27      	ldr	r3, [pc, #156]	; (401c70 <pio_configure_pin+0x1a8>)
  401bd4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401bd6:	687b      	ldr	r3, [r7, #4]
  401bd8:	f003 031f 	and.w	r3, r3, #31
  401bdc:	2201      	movs	r2, #1
  401bde:	fa02 f303 	lsl.w	r3, r2, r3
  401be2:	461a      	mov	r2, r3
  401be4:	683b      	ldr	r3, [r7, #0]
  401be6:	f003 0301 	and.w	r3, r3, #1
  401bea:	68f8      	ldr	r0, [r7, #12]
  401bec:	4611      	mov	r1, r2
  401bee:	461a      	mov	r2, r3
  401bf0:	4b20      	ldr	r3, [pc, #128]	; (401c74 <pio_configure_pin+0x1ac>)
  401bf2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401bf4:	e035      	b.n	401c62 <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401bf6:	687b      	ldr	r3, [r7, #4]
  401bf8:	f003 031f 	and.w	r3, r3, #31
  401bfc:	2201      	movs	r2, #1
  401bfe:	fa02 f303 	lsl.w	r3, r2, r3
  401c02:	68f8      	ldr	r0, [r7, #12]
  401c04:	4619      	mov	r1, r3
  401c06:	683a      	ldr	r2, [r7, #0]
  401c08:	4b1b      	ldr	r3, [pc, #108]	; (401c78 <pio_configure_pin+0x1b0>)
  401c0a:	4798      	blx	r3
		break;
  401c0c:	e029      	b.n	401c62 <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c0e:	687b      	ldr	r3, [r7, #4]
  401c10:	f003 031f 	and.w	r3, r3, #31
  401c14:	2201      	movs	r2, #1
  401c16:	fa02 f303 	lsl.w	r3, r2, r3
  401c1a:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401c1c:	683b      	ldr	r3, [r7, #0]
  401c1e:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c22:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401c26:	bf0c      	ite	eq
  401c28:	2301      	moveq	r3, #1
  401c2a:	2300      	movne	r3, #0
  401c2c:	b2db      	uxtb	r3, r3
  401c2e:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401c30:	683b      	ldr	r3, [r7, #0]
  401c32:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c36:	2b00      	cmp	r3, #0
  401c38:	bf14      	ite	ne
  401c3a:	2301      	movne	r3, #1
  401c3c:	2300      	moveq	r3, #0
  401c3e:	b2db      	uxtb	r3, r3
  401c40:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401c42:	683b      	ldr	r3, [r7, #0]
  401c44:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c48:	2b00      	cmp	r3, #0
  401c4a:	bf14      	ite	ne
  401c4c:	2301      	movne	r3, #1
  401c4e:	2300      	moveq	r3, #0
  401c50:	b2db      	uxtb	r3, r3
  401c52:	9300      	str	r3, [sp, #0]
  401c54:	68f8      	ldr	r0, [r7, #12]
  401c56:	4623      	mov	r3, r4
  401c58:	4c08      	ldr	r4, [pc, #32]	; (401c7c <pio_configure_pin+0x1b4>)
  401c5a:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401c5c:	e001      	b.n	401c62 <pio_configure_pin+0x19a>

	default:
		return 0;
  401c5e:	2300      	movs	r3, #0
  401c60:	e000      	b.n	401c64 <pio_configure_pin+0x19c>
	}

	return 1;
  401c62:	2301      	movs	r3, #1
}
  401c64:	4618      	mov	r0, r3
  401c66:	3714      	adds	r7, #20
  401c68:	46bd      	mov	sp, r7
  401c6a:	bd90      	pop	{r4, r7, pc}
  401c6c:	00401dad 	.word	0x00401dad
  401c70:	00401801 	.word	0x00401801
  401c74:	0040179d 	.word	0x0040179d
  401c78:	00401911 	.word	0x00401911
  401c7c:	0040198d 	.word	0x0040198d

00401c80 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401c80:	b590      	push	{r4, r7, lr}
  401c82:	b087      	sub	sp, #28
  401c84:	af02      	add	r7, sp, #8
  401c86:	60f8      	str	r0, [r7, #12]
  401c88:	60b9      	str	r1, [r7, #8]
  401c8a:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401c8c:	687b      	ldr	r3, [r7, #4]
  401c8e:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401c92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401c96:	d043      	beq.n	401d20 <pio_configure_pin_group+0xa0>
  401c98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401c9c:	d809      	bhi.n	401cb2 <pio_configure_pin_group+0x32>
  401c9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401ca2:	d01f      	beq.n	401ce4 <pio_configure_pin_group+0x64>
  401ca4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401ca8:	d02b      	beq.n	401d02 <pio_configure_pin_group+0x82>
  401caa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401cae:	d00a      	beq.n	401cc6 <pio_configure_pin_group+0x46>
  401cb0:	e06d      	b.n	401d8e <pio_configure_pin_group+0x10e>
  401cb2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401cb6:	d048      	beq.n	401d4a <pio_configure_pin_group+0xca>
  401cb8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401cbc:	d045      	beq.n	401d4a <pio_configure_pin_group+0xca>
  401cbe:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401cc2:	d03c      	beq.n	401d3e <pio_configure_pin_group+0xbe>
  401cc4:	e063      	b.n	401d8e <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401cc6:	68f8      	ldr	r0, [r7, #12]
  401cc8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401ccc:	68ba      	ldr	r2, [r7, #8]
  401cce:	4b33      	ldr	r3, [pc, #204]	; (401d9c <pio_configure_pin_group+0x11c>)
  401cd0:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401cd2:	687b      	ldr	r3, [r7, #4]
  401cd4:	f003 0301 	and.w	r3, r3, #1
  401cd8:	68f8      	ldr	r0, [r7, #12]
  401cda:	68b9      	ldr	r1, [r7, #8]
  401cdc:	461a      	mov	r2, r3
  401cde:	4b30      	ldr	r3, [pc, #192]	; (401da0 <pio_configure_pin_group+0x120>)
  401ce0:	4798      	blx	r3
		break;
  401ce2:	e056      	b.n	401d92 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401ce4:	68f8      	ldr	r0, [r7, #12]
  401ce6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401cea:	68ba      	ldr	r2, [r7, #8]
  401cec:	4b2b      	ldr	r3, [pc, #172]	; (401d9c <pio_configure_pin_group+0x11c>)
  401cee:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401cf0:	687b      	ldr	r3, [r7, #4]
  401cf2:	f003 0301 	and.w	r3, r3, #1
  401cf6:	68f8      	ldr	r0, [r7, #12]
  401cf8:	68b9      	ldr	r1, [r7, #8]
  401cfa:	461a      	mov	r2, r3
  401cfc:	4b28      	ldr	r3, [pc, #160]	; (401da0 <pio_configure_pin_group+0x120>)
  401cfe:	4798      	blx	r3
		break;
  401d00:	e047      	b.n	401d92 <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401d02:	68f8      	ldr	r0, [r7, #12]
  401d04:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401d08:	68ba      	ldr	r2, [r7, #8]
  401d0a:	4b24      	ldr	r3, [pc, #144]	; (401d9c <pio_configure_pin_group+0x11c>)
  401d0c:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401d0e:	687b      	ldr	r3, [r7, #4]
  401d10:	f003 0301 	and.w	r3, r3, #1
  401d14:	68f8      	ldr	r0, [r7, #12]
  401d16:	68b9      	ldr	r1, [r7, #8]
  401d18:	461a      	mov	r2, r3
  401d1a:	4b21      	ldr	r3, [pc, #132]	; (401da0 <pio_configure_pin_group+0x120>)
  401d1c:	4798      	blx	r3
		break;
  401d1e:	e038      	b.n	401d92 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401d20:	68f8      	ldr	r0, [r7, #12]
  401d22:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401d26:	68ba      	ldr	r2, [r7, #8]
  401d28:	4b1c      	ldr	r3, [pc, #112]	; (401d9c <pio_configure_pin_group+0x11c>)
  401d2a:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401d2c:	687b      	ldr	r3, [r7, #4]
  401d2e:	f003 0301 	and.w	r3, r3, #1
  401d32:	68f8      	ldr	r0, [r7, #12]
  401d34:	68b9      	ldr	r1, [r7, #8]
  401d36:	461a      	mov	r2, r3
  401d38:	4b19      	ldr	r3, [pc, #100]	; (401da0 <pio_configure_pin_group+0x120>)
  401d3a:	4798      	blx	r3
		break;
  401d3c:	e029      	b.n	401d92 <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401d3e:	68f8      	ldr	r0, [r7, #12]
  401d40:	68b9      	ldr	r1, [r7, #8]
  401d42:	687a      	ldr	r2, [r7, #4]
  401d44:	4b17      	ldr	r3, [pc, #92]	; (401da4 <pio_configure_pin_group+0x124>)
  401d46:	4798      	blx	r3
		break;
  401d48:	e023      	b.n	401d92 <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401d4a:	687b      	ldr	r3, [r7, #4]
  401d4c:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401d50:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401d54:	bf0c      	ite	eq
  401d56:	2301      	moveq	r3, #1
  401d58:	2300      	movne	r3, #0
  401d5a:	b2db      	uxtb	r3, r3
  401d5c:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401d5e:	687b      	ldr	r3, [r7, #4]
  401d60:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401d64:	2b00      	cmp	r3, #0
  401d66:	bf14      	ite	ne
  401d68:	2301      	movne	r3, #1
  401d6a:	2300      	moveq	r3, #0
  401d6c:	b2db      	uxtb	r3, r3
  401d6e:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401d70:	687b      	ldr	r3, [r7, #4]
  401d72:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401d76:	2b00      	cmp	r3, #0
  401d78:	bf14      	ite	ne
  401d7a:	2301      	movne	r3, #1
  401d7c:	2300      	moveq	r3, #0
  401d7e:	b2db      	uxtb	r3, r3
  401d80:	9300      	str	r3, [sp, #0]
  401d82:	68f8      	ldr	r0, [r7, #12]
  401d84:	68b9      	ldr	r1, [r7, #8]
  401d86:	4623      	mov	r3, r4
  401d88:	4c07      	ldr	r4, [pc, #28]	; (401da8 <pio_configure_pin_group+0x128>)
  401d8a:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401d8c:	e001      	b.n	401d92 <pio_configure_pin_group+0x112>

	default:
		return 0;
  401d8e:	2300      	movs	r3, #0
  401d90:	e000      	b.n	401d94 <pio_configure_pin_group+0x114>
	}

	return 1;
  401d92:	2301      	movs	r3, #1
}
  401d94:	4618      	mov	r0, r3
  401d96:	3714      	adds	r7, #20
  401d98:	46bd      	mov	sp, r7
  401d9a:	bd90      	pop	{r4, r7, pc}
  401d9c:	00401801 	.word	0x00401801
  401da0:	0040179d 	.word	0x0040179d
  401da4:	00401911 	.word	0x00401911
  401da8:	0040198d 	.word	0x0040198d

00401dac <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  401dac:	b480      	push	{r7}
  401dae:	b085      	sub	sp, #20
  401db0:	af00      	add	r7, sp, #0
  401db2:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401db4:	687b      	ldr	r3, [r7, #4]
  401db6:	095b      	lsrs	r3, r3, #5
  401db8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401dbc:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401dc0:	025b      	lsls	r3, r3, #9
  401dc2:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  401dc4:	68fb      	ldr	r3, [r7, #12]
}
  401dc6:	4618      	mov	r0, r3
  401dc8:	3714      	adds	r7, #20
  401dca:	46bd      	mov	sp, r7
  401dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dd0:	4770      	bx	lr
  401dd2:	bf00      	nop

00401dd4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401dd4:	b580      	push	{r7, lr}
  401dd6:	b084      	sub	sp, #16
  401dd8:	af00      	add	r7, sp, #0
  401dda:	6078      	str	r0, [r7, #4]
  401ddc:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401dde:	6878      	ldr	r0, [r7, #4]
  401de0:	4b2a      	ldr	r3, [pc, #168]	; (401e8c <pio_handler_process+0xb8>)
  401de2:	4798      	blx	r3
  401de4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401de6:	6878      	ldr	r0, [r7, #4]
  401de8:	4b29      	ldr	r3, [pc, #164]	; (401e90 <pio_handler_process+0xbc>)
  401dea:	4798      	blx	r3
  401dec:	4602      	mov	r2, r0
  401dee:	68fb      	ldr	r3, [r7, #12]
  401df0:	4013      	ands	r3, r2
  401df2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401df4:	68fb      	ldr	r3, [r7, #12]
  401df6:	2b00      	cmp	r3, #0
  401df8:	d038      	beq.n	401e6c <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  401dfa:	2300      	movs	r3, #0
  401dfc:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401dfe:	e032      	b.n	401e66 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401e00:	4a24      	ldr	r2, [pc, #144]	; (401e94 <pio_handler_process+0xc0>)
  401e02:	68bb      	ldr	r3, [r7, #8]
  401e04:	011b      	lsls	r3, r3, #4
  401e06:	4413      	add	r3, r2
  401e08:	681a      	ldr	r2, [r3, #0]
  401e0a:	683b      	ldr	r3, [r7, #0]
  401e0c:	429a      	cmp	r2, r3
  401e0e:	d123      	bne.n	401e58 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e10:	4a20      	ldr	r2, [pc, #128]	; (401e94 <pio_handler_process+0xc0>)
  401e12:	68bb      	ldr	r3, [r7, #8]
  401e14:	011b      	lsls	r3, r3, #4
  401e16:	4413      	add	r3, r2
  401e18:	685a      	ldr	r2, [r3, #4]
  401e1a:	68fb      	ldr	r3, [r7, #12]
  401e1c:	4013      	ands	r3, r2
  401e1e:	2b00      	cmp	r3, #0
  401e20:	d01a      	beq.n	401e58 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e22:	4a1c      	ldr	r2, [pc, #112]	; (401e94 <pio_handler_process+0xc0>)
  401e24:	68bb      	ldr	r3, [r7, #8]
  401e26:	011b      	lsls	r3, r3, #4
  401e28:	4413      	add	r3, r2
  401e2a:	3308      	adds	r3, #8
  401e2c:	685b      	ldr	r3, [r3, #4]
  401e2e:	4919      	ldr	r1, [pc, #100]	; (401e94 <pio_handler_process+0xc0>)
  401e30:	68ba      	ldr	r2, [r7, #8]
  401e32:	0112      	lsls	r2, r2, #4
  401e34:	440a      	add	r2, r1
  401e36:	6810      	ldr	r0, [r2, #0]
  401e38:	4916      	ldr	r1, [pc, #88]	; (401e94 <pio_handler_process+0xc0>)
  401e3a:	68ba      	ldr	r2, [r7, #8]
  401e3c:	0112      	lsls	r2, r2, #4
  401e3e:	440a      	add	r2, r1
  401e40:	6852      	ldr	r2, [r2, #4]
  401e42:	4611      	mov	r1, r2
  401e44:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401e46:	4a13      	ldr	r2, [pc, #76]	; (401e94 <pio_handler_process+0xc0>)
  401e48:	68bb      	ldr	r3, [r7, #8]
  401e4a:	011b      	lsls	r3, r3, #4
  401e4c:	4413      	add	r3, r2
  401e4e:	685b      	ldr	r3, [r3, #4]
  401e50:	43db      	mvns	r3, r3
  401e52:	68fa      	ldr	r2, [r7, #12]
  401e54:	4013      	ands	r3, r2
  401e56:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401e58:	68bb      	ldr	r3, [r7, #8]
  401e5a:	3301      	adds	r3, #1
  401e5c:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401e5e:	68bb      	ldr	r3, [r7, #8]
  401e60:	2b06      	cmp	r3, #6
  401e62:	d900      	bls.n	401e66 <pio_handler_process+0x92>
				break;
  401e64:	e002      	b.n	401e6c <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401e66:	68fb      	ldr	r3, [r7, #12]
  401e68:	2b00      	cmp	r3, #0
  401e6a:	d1c9      	bne.n	401e00 <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401e6c:	4b0a      	ldr	r3, [pc, #40]	; (401e98 <pio_handler_process+0xc4>)
  401e6e:	681b      	ldr	r3, [r3, #0]
  401e70:	2b00      	cmp	r3, #0
  401e72:	d007      	beq.n	401e84 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  401e74:	4b09      	ldr	r3, [pc, #36]	; (401e9c <pio_handler_process+0xc8>)
  401e76:	681b      	ldr	r3, [r3, #0]
  401e78:	2b00      	cmp	r3, #0
  401e7a:	d003      	beq.n	401e84 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  401e7c:	4b07      	ldr	r3, [pc, #28]	; (401e9c <pio_handler_process+0xc8>)
  401e7e:	681b      	ldr	r3, [r3, #0]
  401e80:	6878      	ldr	r0, [r7, #4]
  401e82:	4798      	blx	r3
		}
	}
#endif
}
  401e84:	3710      	adds	r7, #16
  401e86:	46bd      	mov	sp, r7
  401e88:	bd80      	pop	{r7, pc}
  401e8a:	bf00      	nop
  401e8c:	00401a99 	.word	0x00401a99
  401e90:	00401ab1 	.word	0x00401ab1
  401e94:	20000c64 	.word	0x20000c64
  401e98:	20000d18 	.word	0x20000d18
  401e9c:	20000cd8 	.word	0x20000cd8

00401ea0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401ea0:	b580      	push	{r7, lr}
  401ea2:	b086      	sub	sp, #24
  401ea4:	af00      	add	r7, sp, #0
  401ea6:	60f8      	str	r0, [r7, #12]
  401ea8:	60b9      	str	r1, [r7, #8]
  401eaa:	607a      	str	r2, [r7, #4]
  401eac:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401eae:	4b13      	ldr	r3, [pc, #76]	; (401efc <pio_handler_set+0x5c>)
  401eb0:	681b      	ldr	r3, [r3, #0]
  401eb2:	2b06      	cmp	r3, #6
  401eb4:	d901      	bls.n	401eba <pio_handler_set+0x1a>
		return 1;
  401eb6:	2301      	movs	r3, #1
  401eb8:	e01c      	b.n	401ef4 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  401eba:	4b10      	ldr	r3, [pc, #64]	; (401efc <pio_handler_set+0x5c>)
  401ebc:	681b      	ldr	r3, [r3, #0]
  401ebe:	011b      	lsls	r3, r3, #4
  401ec0:	4a0f      	ldr	r2, [pc, #60]	; (401f00 <pio_handler_set+0x60>)
  401ec2:	4413      	add	r3, r2
  401ec4:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  401ec6:	697b      	ldr	r3, [r7, #20]
  401ec8:	68ba      	ldr	r2, [r7, #8]
  401eca:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401ecc:	697b      	ldr	r3, [r7, #20]
  401ece:	687a      	ldr	r2, [r7, #4]
  401ed0:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  401ed2:	697b      	ldr	r3, [r7, #20]
  401ed4:	683a      	ldr	r2, [r7, #0]
  401ed6:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401ed8:	697b      	ldr	r3, [r7, #20]
  401eda:	6a3a      	ldr	r2, [r7, #32]
  401edc:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  401ede:	4b07      	ldr	r3, [pc, #28]	; (401efc <pio_handler_set+0x5c>)
  401ee0:	681b      	ldr	r3, [r3, #0]
  401ee2:	3301      	adds	r3, #1
  401ee4:	4a05      	ldr	r2, [pc, #20]	; (401efc <pio_handler_set+0x5c>)
  401ee6:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401ee8:	68f8      	ldr	r0, [r7, #12]
  401eea:	6879      	ldr	r1, [r7, #4]
  401eec:	683a      	ldr	r2, [r7, #0]
  401eee:	4b05      	ldr	r3, [pc, #20]	; (401f04 <pio_handler_set+0x64>)
  401ef0:	4798      	blx	r3

	return 0;
  401ef2:	2300      	movs	r3, #0
}
  401ef4:	4618      	mov	r0, r3
  401ef6:	3718      	adds	r7, #24
  401ef8:	46bd      	mov	sp, r7
  401efa:	bd80      	pop	{r7, pc}
  401efc:	20000cd4 	.word	0x20000cd4
  401f00:	20000c64 	.word	0x20000c64
  401f04:	004019f1 	.word	0x004019f1

00401f08 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401f08:	b580      	push	{r7, lr}
  401f0a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401f0c:	4802      	ldr	r0, [pc, #8]	; (401f18 <PIOA_Handler+0x10>)
  401f0e:	210b      	movs	r1, #11
  401f10:	4b02      	ldr	r3, [pc, #8]	; (401f1c <PIOA_Handler+0x14>)
  401f12:	4798      	blx	r3
}
  401f14:	bd80      	pop	{r7, pc}
  401f16:	bf00      	nop
  401f18:	400e0e00 	.word	0x400e0e00
  401f1c:	00401dd5 	.word	0x00401dd5

00401f20 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401f20:	b580      	push	{r7, lr}
  401f22:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401f24:	4802      	ldr	r0, [pc, #8]	; (401f30 <PIOB_Handler+0x10>)
  401f26:	210c      	movs	r1, #12
  401f28:	4b02      	ldr	r3, [pc, #8]	; (401f34 <PIOB_Handler+0x14>)
  401f2a:	4798      	blx	r3
}
  401f2c:	bd80      	pop	{r7, pc}
  401f2e:	bf00      	nop
  401f30:	400e1000 	.word	0x400e1000
  401f34:	00401dd5 	.word	0x00401dd5

00401f38 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401f38:	b580      	push	{r7, lr}
  401f3a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401f3c:	4802      	ldr	r0, [pc, #8]	; (401f48 <PIOC_Handler+0x10>)
  401f3e:	210d      	movs	r1, #13
  401f40:	4b02      	ldr	r3, [pc, #8]	; (401f4c <PIOC_Handler+0x14>)
  401f42:	4798      	blx	r3
}
  401f44:	bd80      	pop	{r7, pc}
  401f46:	bf00      	nop
  401f48:	400e1200 	.word	0x400e1200
  401f4c:	00401dd5 	.word	0x00401dd5

00401f50 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401f50:	b480      	push	{r7}
  401f52:	b085      	sub	sp, #20
  401f54:	af00      	add	r7, sp, #0
  401f56:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401f58:	491d      	ldr	r1, [pc, #116]	; (401fd0 <pmc_switch_mck_to_pllack+0x80>)
  401f5a:	4b1d      	ldr	r3, [pc, #116]	; (401fd0 <pmc_switch_mck_to_pllack+0x80>)
  401f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401f5e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401f62:	687b      	ldr	r3, [r7, #4]
  401f64:	4313      	orrs	r3, r2
  401f66:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401f68:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401f6c:	60fb      	str	r3, [r7, #12]
  401f6e:	e007      	b.n	401f80 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401f70:	68fb      	ldr	r3, [r7, #12]
  401f72:	2b00      	cmp	r3, #0
  401f74:	d101      	bne.n	401f7a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401f76:	2301      	movs	r3, #1
  401f78:	e023      	b.n	401fc2 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401f7a:	68fb      	ldr	r3, [r7, #12]
  401f7c:	3b01      	subs	r3, #1
  401f7e:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401f80:	4b13      	ldr	r3, [pc, #76]	; (401fd0 <pmc_switch_mck_to_pllack+0x80>)
  401f82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401f84:	f003 0308 	and.w	r3, r3, #8
  401f88:	2b00      	cmp	r3, #0
  401f8a:	d0f1      	beq.n	401f70 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401f8c:	4a10      	ldr	r2, [pc, #64]	; (401fd0 <pmc_switch_mck_to_pllack+0x80>)
  401f8e:	4b10      	ldr	r3, [pc, #64]	; (401fd0 <pmc_switch_mck_to_pllack+0x80>)
  401f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401f92:	f023 0303 	bic.w	r3, r3, #3
  401f96:	f043 0302 	orr.w	r3, r3, #2
  401f9a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401f9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401fa0:	60fb      	str	r3, [r7, #12]
  401fa2:	e007      	b.n	401fb4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401fa4:	68fb      	ldr	r3, [r7, #12]
  401fa6:	2b00      	cmp	r3, #0
  401fa8:	d101      	bne.n	401fae <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401faa:	2301      	movs	r3, #1
  401fac:	e009      	b.n	401fc2 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401fae:	68fb      	ldr	r3, [r7, #12]
  401fb0:	3b01      	subs	r3, #1
  401fb2:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401fb4:	4b06      	ldr	r3, [pc, #24]	; (401fd0 <pmc_switch_mck_to_pllack+0x80>)
  401fb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401fb8:	f003 0308 	and.w	r3, r3, #8
  401fbc:	2b00      	cmp	r3, #0
  401fbe:	d0f1      	beq.n	401fa4 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401fc0:	2300      	movs	r3, #0
}
  401fc2:	4618      	mov	r0, r3
  401fc4:	3714      	adds	r7, #20
  401fc6:	46bd      	mov	sp, r7
  401fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fcc:	4770      	bx	lr
  401fce:	bf00      	nop
  401fd0:	400e0400 	.word	0x400e0400

00401fd4 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401fd4:	b480      	push	{r7}
  401fd6:	b083      	sub	sp, #12
  401fd8:	af00      	add	r7, sp, #0
  401fda:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401fdc:	687b      	ldr	r3, [r7, #4]
  401fde:	2b01      	cmp	r3, #1
  401fe0:	d107      	bne.n	401ff2 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401fe2:	4a08      	ldr	r2, [pc, #32]	; (402004 <pmc_switch_sclk_to_32kxtal+0x30>)
  401fe4:	4b07      	ldr	r3, [pc, #28]	; (402004 <pmc_switch_sclk_to_32kxtal+0x30>)
  401fe6:	689b      	ldr	r3, [r3, #8]
  401fe8:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  401fec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401ff0:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  401ff2:	4b04      	ldr	r3, [pc, #16]	; (402004 <pmc_switch_sclk_to_32kxtal+0x30>)
  401ff4:	4a04      	ldr	r2, [pc, #16]	; (402008 <pmc_switch_sclk_to_32kxtal+0x34>)
  401ff6:	601a      	str	r2, [r3, #0]
}
  401ff8:	370c      	adds	r7, #12
  401ffa:	46bd      	mov	sp, r7
  401ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
  402000:	4770      	bx	lr
  402002:	bf00      	nop
  402004:	400e1410 	.word	0x400e1410
  402008:	a5000008 	.word	0xa5000008

0040200c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40200c:	b480      	push	{r7}
  40200e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402010:	4b09      	ldr	r3, [pc, #36]	; (402038 <pmc_osc_is_ready_32kxtal+0x2c>)
  402012:	695b      	ldr	r3, [r3, #20]
  402014:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  402018:	2b00      	cmp	r3, #0
  40201a:	d007      	beq.n	40202c <pmc_osc_is_ready_32kxtal+0x20>
  40201c:	4b07      	ldr	r3, [pc, #28]	; (40203c <pmc_osc_is_ready_32kxtal+0x30>)
  40201e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402020:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402024:	2b00      	cmp	r3, #0
  402026:	d001      	beq.n	40202c <pmc_osc_is_ready_32kxtal+0x20>
  402028:	2301      	movs	r3, #1
  40202a:	e000      	b.n	40202e <pmc_osc_is_ready_32kxtal+0x22>
  40202c:	2300      	movs	r3, #0
}
  40202e:	4618      	mov	r0, r3
  402030:	46bd      	mov	sp, r7
  402032:	f85d 7b04 	ldr.w	r7, [sp], #4
  402036:	4770      	bx	lr
  402038:	400e1410 	.word	0x400e1410
  40203c:	400e0400 	.word	0x400e0400

00402040 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402040:	b480      	push	{r7}
  402042:	b083      	sub	sp, #12
  402044:	af00      	add	r7, sp, #0
  402046:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402048:	4a18      	ldr	r2, [pc, #96]	; (4020ac <pmc_switch_mainck_to_fastrc+0x6c>)
  40204a:	4b18      	ldr	r3, [pc, #96]	; (4020ac <pmc_switch_mainck_to_fastrc+0x6c>)
  40204c:	6a1b      	ldr	r3, [r3, #32]
  40204e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402052:	f043 0308 	orr.w	r3, r3, #8
  402056:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402058:	bf00      	nop
  40205a:	4b14      	ldr	r3, [pc, #80]	; (4020ac <pmc_switch_mainck_to_fastrc+0x6c>)
  40205c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40205e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402062:	2b00      	cmp	r3, #0
  402064:	d0f9      	beq.n	40205a <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402066:	4911      	ldr	r1, [pc, #68]	; (4020ac <pmc_switch_mainck_to_fastrc+0x6c>)
  402068:	4b10      	ldr	r3, [pc, #64]	; (4020ac <pmc_switch_mainck_to_fastrc+0x6c>)
  40206a:	6a1b      	ldr	r3, [r3, #32]
  40206c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402070:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402074:	687a      	ldr	r2, [r7, #4]
  402076:	4313      	orrs	r3, r2
  402078:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40207c:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40207e:	bf00      	nop
  402080:	4b0a      	ldr	r3, [pc, #40]	; (4020ac <pmc_switch_mainck_to_fastrc+0x6c>)
  402082:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402084:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402088:	2b00      	cmp	r3, #0
  40208a:	d0f9      	beq.n	402080 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40208c:	4a07      	ldr	r2, [pc, #28]	; (4020ac <pmc_switch_mainck_to_fastrc+0x6c>)
  40208e:	4b07      	ldr	r3, [pc, #28]	; (4020ac <pmc_switch_mainck_to_fastrc+0x6c>)
  402090:	6a1b      	ldr	r3, [r3, #32]
  402092:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  402096:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  40209a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40209e:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4020a0:	370c      	adds	r7, #12
  4020a2:	46bd      	mov	sp, r7
  4020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020a8:	4770      	bx	lr
  4020aa:	bf00      	nop
  4020ac:	400e0400 	.word	0x400e0400

004020b0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4020b0:	b480      	push	{r7}
  4020b2:	b083      	sub	sp, #12
  4020b4:	af00      	add	r7, sp, #0
  4020b6:	6078      	str	r0, [r7, #4]
  4020b8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4020ba:	687b      	ldr	r3, [r7, #4]
  4020bc:	2b00      	cmp	r3, #0
  4020be:	d008      	beq.n	4020d2 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4020c0:	4916      	ldr	r1, [pc, #88]	; (40211c <pmc_switch_mainck_to_xtal+0x6c>)
  4020c2:	4b16      	ldr	r3, [pc, #88]	; (40211c <pmc_switch_mainck_to_xtal+0x6c>)
  4020c4:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4020c6:	4a16      	ldr	r2, [pc, #88]	; (402120 <pmc_switch_mainck_to_xtal+0x70>)
  4020c8:	401a      	ands	r2, r3
  4020ca:	4b16      	ldr	r3, [pc, #88]	; (402124 <pmc_switch_mainck_to_xtal+0x74>)
  4020cc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4020ce:	620b      	str	r3, [r1, #32]
  4020d0:	e01e      	b.n	402110 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4020d2:	4912      	ldr	r1, [pc, #72]	; (40211c <pmc_switch_mainck_to_xtal+0x6c>)
  4020d4:	4b11      	ldr	r3, [pc, #68]	; (40211c <pmc_switch_mainck_to_xtal+0x6c>)
  4020d6:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4020d8:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4020dc:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4020e0:	683a      	ldr	r2, [r7, #0]
  4020e2:	0212      	lsls	r2, r2, #8
  4020e4:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4020e6:	4313      	orrs	r3, r2
  4020e8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4020ec:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4020f0:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4020f2:	bf00      	nop
  4020f4:	4b09      	ldr	r3, [pc, #36]	; (40211c <pmc_switch_mainck_to_xtal+0x6c>)
  4020f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4020f8:	f003 0301 	and.w	r3, r3, #1
  4020fc:	2b00      	cmp	r3, #0
  4020fe:	d0f9      	beq.n	4020f4 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402100:	4a06      	ldr	r2, [pc, #24]	; (40211c <pmc_switch_mainck_to_xtal+0x6c>)
  402102:	4b06      	ldr	r3, [pc, #24]	; (40211c <pmc_switch_mainck_to_xtal+0x6c>)
  402104:	6a1b      	ldr	r3, [r3, #32]
  402106:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40210a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40210e:	6213      	str	r3, [r2, #32]
	}
}
  402110:	370c      	adds	r7, #12
  402112:	46bd      	mov	sp, r7
  402114:	f85d 7b04 	ldr.w	r7, [sp], #4
  402118:	4770      	bx	lr
  40211a:	bf00      	nop
  40211c:	400e0400 	.word	0x400e0400
  402120:	fec8fffc 	.word	0xfec8fffc
  402124:	01370002 	.word	0x01370002

00402128 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402128:	b480      	push	{r7}
  40212a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40212c:	4b04      	ldr	r3, [pc, #16]	; (402140 <pmc_osc_is_ready_mainck+0x18>)
  40212e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402130:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402134:	4618      	mov	r0, r3
  402136:	46bd      	mov	sp, r7
  402138:	f85d 7b04 	ldr.w	r7, [sp], #4
  40213c:	4770      	bx	lr
  40213e:	bf00      	nop
  402140:	400e0400 	.word	0x400e0400

00402144 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402144:	b480      	push	{r7}
  402146:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402148:	4b03      	ldr	r3, [pc, #12]	; (402158 <pmc_disable_pllack+0x14>)
  40214a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40214e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402150:	46bd      	mov	sp, r7
  402152:	f85d 7b04 	ldr.w	r7, [sp], #4
  402156:	4770      	bx	lr
  402158:	400e0400 	.word	0x400e0400

0040215c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  40215c:	b480      	push	{r7}
  40215e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402160:	4b04      	ldr	r3, [pc, #16]	; (402174 <pmc_is_locked_pllack+0x18>)
  402162:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402164:	f003 0302 	and.w	r3, r3, #2
}
  402168:	4618      	mov	r0, r3
  40216a:	46bd      	mov	sp, r7
  40216c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402170:	4770      	bx	lr
  402172:	bf00      	nop
  402174:	400e0400 	.word	0x400e0400

00402178 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  402178:	b480      	push	{r7}
  40217a:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  40217c:	4b03      	ldr	r3, [pc, #12]	; (40218c <pmc_disable_pllbck+0x14>)
  40217e:	2200      	movs	r2, #0
  402180:	62da      	str	r2, [r3, #44]	; 0x2c
}
  402182:	46bd      	mov	sp, r7
  402184:	f85d 7b04 	ldr.w	r7, [sp], #4
  402188:	4770      	bx	lr
  40218a:	bf00      	nop
  40218c:	400e0400 	.word	0x400e0400

00402190 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  402190:	b480      	push	{r7}
  402192:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  402194:	4b04      	ldr	r3, [pc, #16]	; (4021a8 <pmc_is_locked_pllbck+0x18>)
  402196:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402198:	f003 0304 	and.w	r3, r3, #4
}
  40219c:	4618      	mov	r0, r3
  40219e:	46bd      	mov	sp, r7
  4021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021a4:	4770      	bx	lr
  4021a6:	bf00      	nop
  4021a8:	400e0400 	.word	0x400e0400

004021ac <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4021ac:	b480      	push	{r7}
  4021ae:	b083      	sub	sp, #12
  4021b0:	af00      	add	r7, sp, #0
  4021b2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4021b4:	687b      	ldr	r3, [r7, #4]
  4021b6:	2b22      	cmp	r3, #34	; 0x22
  4021b8:	d901      	bls.n	4021be <pmc_enable_periph_clk+0x12>
		return 1;
  4021ba:	2301      	movs	r3, #1
  4021bc:	e02f      	b.n	40221e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4021be:	687b      	ldr	r3, [r7, #4]
  4021c0:	2b1f      	cmp	r3, #31
  4021c2:	d813      	bhi.n	4021ec <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4021c4:	4b19      	ldr	r3, [pc, #100]	; (40222c <pmc_enable_periph_clk+0x80>)
  4021c6:	699a      	ldr	r2, [r3, #24]
  4021c8:	687b      	ldr	r3, [r7, #4]
  4021ca:	2101      	movs	r1, #1
  4021cc:	fa01 f303 	lsl.w	r3, r1, r3
  4021d0:	401a      	ands	r2, r3
  4021d2:	687b      	ldr	r3, [r7, #4]
  4021d4:	2101      	movs	r1, #1
  4021d6:	fa01 f303 	lsl.w	r3, r1, r3
  4021da:	429a      	cmp	r2, r3
  4021dc:	d01e      	beq.n	40221c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  4021de:	4a13      	ldr	r2, [pc, #76]	; (40222c <pmc_enable_periph_clk+0x80>)
  4021e0:	687b      	ldr	r3, [r7, #4]
  4021e2:	2101      	movs	r1, #1
  4021e4:	fa01 f303 	lsl.w	r3, r1, r3
  4021e8:	6113      	str	r3, [r2, #16]
  4021ea:	e017      	b.n	40221c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4021ec:	687b      	ldr	r3, [r7, #4]
  4021ee:	3b20      	subs	r3, #32
  4021f0:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4021f2:	4b0e      	ldr	r3, [pc, #56]	; (40222c <pmc_enable_periph_clk+0x80>)
  4021f4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4021f8:	687b      	ldr	r3, [r7, #4]
  4021fa:	2101      	movs	r1, #1
  4021fc:	fa01 f303 	lsl.w	r3, r1, r3
  402200:	401a      	ands	r2, r3
  402202:	687b      	ldr	r3, [r7, #4]
  402204:	2101      	movs	r1, #1
  402206:	fa01 f303 	lsl.w	r3, r1, r3
  40220a:	429a      	cmp	r2, r3
  40220c:	d006      	beq.n	40221c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40220e:	4a07      	ldr	r2, [pc, #28]	; (40222c <pmc_enable_periph_clk+0x80>)
  402210:	687b      	ldr	r3, [r7, #4]
  402212:	2101      	movs	r1, #1
  402214:	fa01 f303 	lsl.w	r3, r1, r3
  402218:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40221c:	2300      	movs	r3, #0
}
  40221e:	4618      	mov	r0, r3
  402220:	370c      	adds	r7, #12
  402222:	46bd      	mov	sp, r7
  402224:	f85d 7b04 	ldr.w	r7, [sp], #4
  402228:	4770      	bx	lr
  40222a:	bf00      	nop
  40222c:	400e0400 	.word	0x400e0400

00402230 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402230:	b580      	push	{r7, lr}
  402232:	b084      	sub	sp, #16
  402234:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  402236:	4b27      	ldr	r3, [pc, #156]	; (4022d4 <Reset_Handler+0xa4>)
  402238:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  40223a:	4b27      	ldr	r3, [pc, #156]	; (4022d8 <Reset_Handler+0xa8>)
  40223c:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  40223e:	68fa      	ldr	r2, [r7, #12]
  402240:	68bb      	ldr	r3, [r7, #8]
  402242:	429a      	cmp	r2, r3
  402244:	d90d      	bls.n	402262 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  402246:	e007      	b.n	402258 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  402248:	68bb      	ldr	r3, [r7, #8]
  40224a:	1d1a      	adds	r2, r3, #4
  40224c:	60ba      	str	r2, [r7, #8]
  40224e:	68fa      	ldr	r2, [r7, #12]
  402250:	1d11      	adds	r1, r2, #4
  402252:	60f9      	str	r1, [r7, #12]
  402254:	6812      	ldr	r2, [r2, #0]
  402256:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  402258:	68bb      	ldr	r3, [r7, #8]
  40225a:	4a20      	ldr	r2, [pc, #128]	; (4022dc <Reset_Handler+0xac>)
  40225c:	4293      	cmp	r3, r2
  40225e:	d3f3      	bcc.n	402248 <Reset_Handler+0x18>
  402260:	e020      	b.n	4022a4 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  402262:	68fa      	ldr	r2, [r7, #12]
  402264:	68bb      	ldr	r3, [r7, #8]
  402266:	429a      	cmp	r2, r3
  402268:	d21c      	bcs.n	4022a4 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40226a:	4a1c      	ldr	r2, [pc, #112]	; (4022dc <Reset_Handler+0xac>)
  40226c:	4b1a      	ldr	r3, [pc, #104]	; (4022d8 <Reset_Handler+0xa8>)
  40226e:	1ad3      	subs	r3, r2, r3
  402270:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  402272:	68fa      	ldr	r2, [r7, #12]
  402274:	687b      	ldr	r3, [r7, #4]
  402276:	4413      	add	r3, r2
  402278:	3b04      	subs	r3, #4
  40227a:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  40227c:	68ba      	ldr	r2, [r7, #8]
  40227e:	687b      	ldr	r3, [r7, #4]
  402280:	4413      	add	r3, r2
  402282:	3b04      	subs	r3, #4
  402284:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  402286:	e00a      	b.n	40229e <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402288:	68bb      	ldr	r3, [r7, #8]
  40228a:	1f1a      	subs	r2, r3, #4
  40228c:	60ba      	str	r2, [r7, #8]
  40228e:	68fa      	ldr	r2, [r7, #12]
  402290:	1f11      	subs	r1, r2, #4
  402292:	60f9      	str	r1, [r7, #12]
  402294:	6812      	ldr	r2, [r2, #0]
  402296:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  402298:	687b      	ldr	r3, [r7, #4]
  40229a:	3b04      	subs	r3, #4
  40229c:	607b      	str	r3, [r7, #4]
  40229e:	687b      	ldr	r3, [r7, #4]
  4022a0:	2b00      	cmp	r3, #0
  4022a2:	d1f1      	bne.n	402288 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4022a4:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4022a6:	4b0e      	ldr	r3, [pc, #56]	; (4022e0 <Reset_Handler+0xb0>)
  4022a8:	60bb      	str	r3, [r7, #8]
  4022aa:	e004      	b.n	4022b6 <Reset_Handler+0x86>
		*pDest++ = 0;
  4022ac:	68bb      	ldr	r3, [r7, #8]
  4022ae:	1d1a      	adds	r2, r3, #4
  4022b0:	60ba      	str	r2, [r7, #8]
  4022b2:	2200      	movs	r2, #0
  4022b4:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4022b6:	68bb      	ldr	r3, [r7, #8]
  4022b8:	4a0a      	ldr	r2, [pc, #40]	; (4022e4 <Reset_Handler+0xb4>)
  4022ba:	4293      	cmp	r3, r2
  4022bc:	d3f6      	bcc.n	4022ac <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  4022be:	4b0a      	ldr	r3, [pc, #40]	; (4022e8 <Reset_Handler+0xb8>)
  4022c0:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  4022c2:	4a0a      	ldr	r2, [pc, #40]	; (4022ec <Reset_Handler+0xbc>)
  4022c4:	68fb      	ldr	r3, [r7, #12]
  4022c6:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  4022c8:	4b09      	ldr	r3, [pc, #36]	; (4022f0 <Reset_Handler+0xc0>)
  4022ca:	4798      	blx	r3

	/* Branch to main function */
	main();
  4022cc:	4b09      	ldr	r3, [pc, #36]	; (4022f4 <Reset_Handler+0xc4>)
  4022ce:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4022d0:	e7fe      	b.n	4022d0 <Reset_Handler+0xa0>
  4022d2:	bf00      	nop
  4022d4:	0040989c 	.word	0x0040989c
  4022d8:	20000000 	.word	0x20000000
  4022dc:	20000884 	.word	0x20000884
  4022e0:	20000884 	.word	0x20000884
  4022e4:	20000d44 	.word	0x20000d44
  4022e8:	00400000 	.word	0x00400000
  4022ec:	e000ed00 	.word	0xe000ed00
  4022f0:	00404b3d 	.word	0x00404b3d
  4022f4:	00402bbd 	.word	0x00402bbd

004022f8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4022f8:	b480      	push	{r7}
  4022fa:	af00      	add	r7, sp, #0
	while (1) {
	}
  4022fc:	e7fe      	b.n	4022fc <Dummy_Handler+0x4>
  4022fe:	bf00      	nop

00402300 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  402300:	b480      	push	{r7}
  402302:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402304:	4b5d      	ldr	r3, [pc, #372]	; (40247c <SystemCoreClockUpdate+0x17c>)
  402306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402308:	f003 0303 	and.w	r3, r3, #3
  40230c:	2b03      	cmp	r3, #3
  40230e:	f200 8096 	bhi.w	40243e <SystemCoreClockUpdate+0x13e>
  402312:	a201      	add	r2, pc, #4	; (adr r2, 402318 <SystemCoreClockUpdate+0x18>)
  402314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402318:	00402329 	.word	0x00402329
  40231c:	00402349 	.word	0x00402349
  402320:	00402393 	.word	0x00402393
  402324:	00402393 	.word	0x00402393
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  402328:	4b55      	ldr	r3, [pc, #340]	; (402480 <SystemCoreClockUpdate+0x180>)
  40232a:	695b      	ldr	r3, [r3, #20]
  40232c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402330:	2b00      	cmp	r3, #0
  402332:	d004      	beq.n	40233e <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402334:	4b53      	ldr	r3, [pc, #332]	; (402484 <SystemCoreClockUpdate+0x184>)
  402336:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40233a:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  40233c:	e080      	b.n	402440 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40233e:	4b51      	ldr	r3, [pc, #324]	; (402484 <SystemCoreClockUpdate+0x184>)
  402340:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402344:	601a      	str	r2, [r3, #0]
			}
		break;
  402346:	e07b      	b.n	402440 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402348:	4b4c      	ldr	r3, [pc, #304]	; (40247c <SystemCoreClockUpdate+0x17c>)
  40234a:	6a1b      	ldr	r3, [r3, #32]
  40234c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402350:	2b00      	cmp	r3, #0
  402352:	d003      	beq.n	40235c <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402354:	4b4b      	ldr	r3, [pc, #300]	; (402484 <SystemCoreClockUpdate+0x184>)
  402356:	4a4c      	ldr	r2, [pc, #304]	; (402488 <SystemCoreClockUpdate+0x188>)
  402358:	601a      	str	r2, [r3, #0]
  40235a:	e019      	b.n	402390 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40235c:	4b49      	ldr	r3, [pc, #292]	; (402484 <SystemCoreClockUpdate+0x184>)
  40235e:	4a4b      	ldr	r2, [pc, #300]	; (40248c <SystemCoreClockUpdate+0x18c>)
  402360:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402362:	4b46      	ldr	r3, [pc, #280]	; (40247c <SystemCoreClockUpdate+0x17c>)
  402364:	6a1b      	ldr	r3, [r3, #32]
  402366:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40236a:	2b10      	cmp	r3, #16
  40236c:	d008      	beq.n	402380 <SystemCoreClockUpdate+0x80>
  40236e:	2b20      	cmp	r3, #32
  402370:	d00a      	beq.n	402388 <SystemCoreClockUpdate+0x88>
  402372:	2b00      	cmp	r3, #0
  402374:	d000      	beq.n	402378 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  402376:	e00b      	b.n	402390 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402378:	4b42      	ldr	r3, [pc, #264]	; (402484 <SystemCoreClockUpdate+0x184>)
  40237a:	4a44      	ldr	r2, [pc, #272]	; (40248c <SystemCoreClockUpdate+0x18c>)
  40237c:	601a      	str	r2, [r3, #0]
			break;
  40237e:	e007      	b.n	402390 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402380:	4b40      	ldr	r3, [pc, #256]	; (402484 <SystemCoreClockUpdate+0x184>)
  402382:	4a43      	ldr	r2, [pc, #268]	; (402490 <SystemCoreClockUpdate+0x190>)
  402384:	601a      	str	r2, [r3, #0]
			break;
  402386:	e003      	b.n	402390 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402388:	4b3e      	ldr	r3, [pc, #248]	; (402484 <SystemCoreClockUpdate+0x184>)
  40238a:	4a3f      	ldr	r2, [pc, #252]	; (402488 <SystemCoreClockUpdate+0x188>)
  40238c:	601a      	str	r2, [r3, #0]
			break;
  40238e:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  402390:	e056      	b.n	402440 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402392:	4b3a      	ldr	r3, [pc, #232]	; (40247c <SystemCoreClockUpdate+0x17c>)
  402394:	6a1b      	ldr	r3, [r3, #32]
  402396:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40239a:	2b00      	cmp	r3, #0
  40239c:	d003      	beq.n	4023a6 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40239e:	4b39      	ldr	r3, [pc, #228]	; (402484 <SystemCoreClockUpdate+0x184>)
  4023a0:	4a39      	ldr	r2, [pc, #228]	; (402488 <SystemCoreClockUpdate+0x188>)
  4023a2:	601a      	str	r2, [r3, #0]
  4023a4:	e019      	b.n	4023da <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023a6:	4b37      	ldr	r3, [pc, #220]	; (402484 <SystemCoreClockUpdate+0x184>)
  4023a8:	4a38      	ldr	r2, [pc, #224]	; (40248c <SystemCoreClockUpdate+0x18c>)
  4023aa:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4023ac:	4b33      	ldr	r3, [pc, #204]	; (40247c <SystemCoreClockUpdate+0x17c>)
  4023ae:	6a1b      	ldr	r3, [r3, #32]
  4023b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4023b4:	2b10      	cmp	r3, #16
  4023b6:	d008      	beq.n	4023ca <SystemCoreClockUpdate+0xca>
  4023b8:	2b20      	cmp	r3, #32
  4023ba:	d00a      	beq.n	4023d2 <SystemCoreClockUpdate+0xd2>
  4023bc:	2b00      	cmp	r3, #0
  4023be:	d000      	beq.n	4023c2 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  4023c0:	e00b      	b.n	4023da <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023c2:	4b30      	ldr	r3, [pc, #192]	; (402484 <SystemCoreClockUpdate+0x184>)
  4023c4:	4a31      	ldr	r2, [pc, #196]	; (40248c <SystemCoreClockUpdate+0x18c>)
  4023c6:	601a      	str	r2, [r3, #0]
					break;
  4023c8:	e007      	b.n	4023da <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4023ca:	4b2e      	ldr	r3, [pc, #184]	; (402484 <SystemCoreClockUpdate+0x184>)
  4023cc:	4a30      	ldr	r2, [pc, #192]	; (402490 <SystemCoreClockUpdate+0x190>)
  4023ce:	601a      	str	r2, [r3, #0]
					break;
  4023d0:	e003      	b.n	4023da <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4023d2:	4b2c      	ldr	r3, [pc, #176]	; (402484 <SystemCoreClockUpdate+0x184>)
  4023d4:	4a2c      	ldr	r2, [pc, #176]	; (402488 <SystemCoreClockUpdate+0x188>)
  4023d6:	601a      	str	r2, [r3, #0]
					break;
  4023d8:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4023da:	4b28      	ldr	r3, [pc, #160]	; (40247c <SystemCoreClockUpdate+0x17c>)
  4023dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4023de:	f003 0303 	and.w	r3, r3, #3
  4023e2:	2b02      	cmp	r3, #2
  4023e4:	d115      	bne.n	402412 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4023e6:	4b25      	ldr	r3, [pc, #148]	; (40247c <SystemCoreClockUpdate+0x17c>)
  4023e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4023ea:	4b2a      	ldr	r3, [pc, #168]	; (402494 <SystemCoreClockUpdate+0x194>)
  4023ec:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  4023ee:	0c1b      	lsrs	r3, r3, #16
  4023f0:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4023f2:	4a24      	ldr	r2, [pc, #144]	; (402484 <SystemCoreClockUpdate+0x184>)
  4023f4:	6812      	ldr	r2, [r2, #0]
  4023f6:	fb02 f303 	mul.w	r3, r2, r3
  4023fa:	4a22      	ldr	r2, [pc, #136]	; (402484 <SystemCoreClockUpdate+0x184>)
  4023fc:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4023fe:	4b1f      	ldr	r3, [pc, #124]	; (40247c <SystemCoreClockUpdate+0x17c>)
  402400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  402402:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402404:	4a1f      	ldr	r2, [pc, #124]	; (402484 <SystemCoreClockUpdate+0x184>)
  402406:	6812      	ldr	r2, [r2, #0]
  402408:	fbb2 f3f3 	udiv	r3, r2, r3
  40240c:	4a1d      	ldr	r2, [pc, #116]	; (402484 <SystemCoreClockUpdate+0x184>)
  40240e:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402410:	e016      	b.n	402440 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402412:	4b1a      	ldr	r3, [pc, #104]	; (40247c <SystemCoreClockUpdate+0x17c>)
  402414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402416:	4b1f      	ldr	r3, [pc, #124]	; (402494 <SystemCoreClockUpdate+0x194>)
  402418:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40241a:	0c1b      	lsrs	r3, r3, #16
  40241c:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40241e:	4a19      	ldr	r2, [pc, #100]	; (402484 <SystemCoreClockUpdate+0x184>)
  402420:	6812      	ldr	r2, [r2, #0]
  402422:	fb02 f303 	mul.w	r3, r2, r3
  402426:	4a17      	ldr	r2, [pc, #92]	; (402484 <SystemCoreClockUpdate+0x184>)
  402428:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40242a:	4b14      	ldr	r3, [pc, #80]	; (40247c <SystemCoreClockUpdate+0x17c>)
  40242c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  40242e:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402430:	4a14      	ldr	r2, [pc, #80]	; (402484 <SystemCoreClockUpdate+0x184>)
  402432:	6812      	ldr	r2, [r2, #0]
  402434:	fbb2 f3f3 	udiv	r3, r2, r3
  402438:	4a12      	ldr	r2, [pc, #72]	; (402484 <SystemCoreClockUpdate+0x184>)
  40243a:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  40243c:	e000      	b.n	402440 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  40243e:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402440:	4b0e      	ldr	r3, [pc, #56]	; (40247c <SystemCoreClockUpdate+0x17c>)
  402442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402444:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402448:	2b70      	cmp	r3, #112	; 0x70
  40244a:	d108      	bne.n	40245e <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  40244c:	4b0d      	ldr	r3, [pc, #52]	; (402484 <SystemCoreClockUpdate+0x184>)
  40244e:	681b      	ldr	r3, [r3, #0]
  402450:	4a11      	ldr	r2, [pc, #68]	; (402498 <SystemCoreClockUpdate+0x198>)
  402452:	fba2 2303 	umull	r2, r3, r2, r3
  402456:	085b      	lsrs	r3, r3, #1
  402458:	4a0a      	ldr	r2, [pc, #40]	; (402484 <SystemCoreClockUpdate+0x184>)
  40245a:	6013      	str	r3, [r2, #0]
  40245c:	e009      	b.n	402472 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40245e:	4b07      	ldr	r3, [pc, #28]	; (40247c <SystemCoreClockUpdate+0x17c>)
  402460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402462:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402466:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  402468:	4b06      	ldr	r3, [pc, #24]	; (402484 <SystemCoreClockUpdate+0x184>)
  40246a:	681b      	ldr	r3, [r3, #0]
  40246c:	40d3      	lsrs	r3, r2
  40246e:	4a05      	ldr	r2, [pc, #20]	; (402484 <SystemCoreClockUpdate+0x184>)
  402470:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402472:	46bd      	mov	sp, r7
  402474:	f85d 7b04 	ldr.w	r7, [sp], #4
  402478:	4770      	bx	lr
  40247a:	bf00      	nop
  40247c:	400e0400 	.word	0x400e0400
  402480:	400e1410 	.word	0x400e1410
  402484:	20000008 	.word	0x20000008
  402488:	00b71b00 	.word	0x00b71b00
  40248c:	003d0900 	.word	0x003d0900
  402490:	007a1200 	.word	0x007a1200
  402494:	07ff0000 	.word	0x07ff0000
  402498:	aaaaaaab 	.word	0xaaaaaaab

0040249c <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  40249c:	b480      	push	{r7}
  40249e:	b083      	sub	sp, #12
  4024a0:	af00      	add	r7, sp, #0
  4024a2:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4024a4:	687b      	ldr	r3, [r7, #4]
  4024a6:	4a22      	ldr	r2, [pc, #136]	; (402530 <system_init_flash+0x94>)
  4024a8:	4293      	cmp	r3, r2
  4024aa:	d808      	bhi.n	4024be <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4024ac:	4b21      	ldr	r3, [pc, #132]	; (402534 <system_init_flash+0x98>)
  4024ae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024b2:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4024b4:	4b20      	ldr	r3, [pc, #128]	; (402538 <system_init_flash+0x9c>)
  4024b6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024ba:	601a      	str	r2, [r3, #0]
  4024bc:	e033      	b.n	402526 <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4024be:	687b      	ldr	r3, [r7, #4]
  4024c0:	4a1e      	ldr	r2, [pc, #120]	; (40253c <system_init_flash+0xa0>)
  4024c2:	4293      	cmp	r3, r2
  4024c4:	d806      	bhi.n	4024d4 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4024c6:	4b1b      	ldr	r3, [pc, #108]	; (402534 <system_init_flash+0x98>)
  4024c8:	4a1d      	ldr	r2, [pc, #116]	; (402540 <system_init_flash+0xa4>)
  4024ca:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4024cc:	4b1a      	ldr	r3, [pc, #104]	; (402538 <system_init_flash+0x9c>)
  4024ce:	4a1c      	ldr	r2, [pc, #112]	; (402540 <system_init_flash+0xa4>)
  4024d0:	601a      	str	r2, [r3, #0]
  4024d2:	e028      	b.n	402526 <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4024d4:	687b      	ldr	r3, [r7, #4]
  4024d6:	4a1b      	ldr	r2, [pc, #108]	; (402544 <system_init_flash+0xa8>)
  4024d8:	4293      	cmp	r3, r2
  4024da:	d806      	bhi.n	4024ea <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4024dc:	4b15      	ldr	r3, [pc, #84]	; (402534 <system_init_flash+0x98>)
  4024de:	4a1a      	ldr	r2, [pc, #104]	; (402548 <system_init_flash+0xac>)
  4024e0:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4024e2:	4b15      	ldr	r3, [pc, #84]	; (402538 <system_init_flash+0x9c>)
  4024e4:	4a18      	ldr	r2, [pc, #96]	; (402548 <system_init_flash+0xac>)
  4024e6:	601a      	str	r2, [r3, #0]
  4024e8:	e01d      	b.n	402526 <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4024ea:	687b      	ldr	r3, [r7, #4]
  4024ec:	4a17      	ldr	r2, [pc, #92]	; (40254c <system_init_flash+0xb0>)
  4024ee:	4293      	cmp	r3, r2
  4024f0:	d806      	bhi.n	402500 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4024f2:	4b10      	ldr	r3, [pc, #64]	; (402534 <system_init_flash+0x98>)
  4024f4:	4a16      	ldr	r2, [pc, #88]	; (402550 <system_init_flash+0xb4>)
  4024f6:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4024f8:	4b0f      	ldr	r3, [pc, #60]	; (402538 <system_init_flash+0x9c>)
  4024fa:	4a15      	ldr	r2, [pc, #84]	; (402550 <system_init_flash+0xb4>)
  4024fc:	601a      	str	r2, [r3, #0]
  4024fe:	e012      	b.n	402526 <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402500:	687b      	ldr	r3, [r7, #4]
  402502:	4a14      	ldr	r2, [pc, #80]	; (402554 <system_init_flash+0xb8>)
  402504:	4293      	cmp	r3, r2
  402506:	d808      	bhi.n	40251a <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402508:	4b0a      	ldr	r3, [pc, #40]	; (402534 <system_init_flash+0x98>)
  40250a:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40250e:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402510:	4b09      	ldr	r3, [pc, #36]	; (402538 <system_init_flash+0x9c>)
  402512:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402516:	601a      	str	r2, [r3, #0]
  402518:	e005      	b.n	402526 <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40251a:	4b06      	ldr	r3, [pc, #24]	; (402534 <system_init_flash+0x98>)
  40251c:	4a0e      	ldr	r2, [pc, #56]	; (402558 <system_init_flash+0xbc>)
  40251e:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402520:	4b05      	ldr	r3, [pc, #20]	; (402538 <system_init_flash+0x9c>)
  402522:	4a0d      	ldr	r2, [pc, #52]	; (402558 <system_init_flash+0xbc>)
  402524:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402526:	370c      	adds	r7, #12
  402528:	46bd      	mov	sp, r7
  40252a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40252e:	4770      	bx	lr
  402530:	01312cff 	.word	0x01312cff
  402534:	400e0a00 	.word	0x400e0a00
  402538:	400e0c00 	.word	0x400e0c00
  40253c:	026259ff 	.word	0x026259ff
  402540:	04000100 	.word	0x04000100
  402544:	039386ff 	.word	0x039386ff
  402548:	04000200 	.word	0x04000200
  40254c:	04c4b3ff 	.word	0x04c4b3ff
  402550:	04000300 	.word	0x04000300
  402554:	05f5e0ff 	.word	0x05f5e0ff
  402558:	04000500 	.word	0x04000500

0040255c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40255c:	b480      	push	{r7}
  40255e:	b085      	sub	sp, #20
  402560:	af00      	add	r7, sp, #0
  402562:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402564:	4b10      	ldr	r3, [pc, #64]	; (4025a8 <_sbrk+0x4c>)
  402566:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402568:	4b10      	ldr	r3, [pc, #64]	; (4025ac <_sbrk+0x50>)
  40256a:	681b      	ldr	r3, [r3, #0]
  40256c:	2b00      	cmp	r3, #0
  40256e:	d102      	bne.n	402576 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402570:	4b0e      	ldr	r3, [pc, #56]	; (4025ac <_sbrk+0x50>)
  402572:	4a0f      	ldr	r2, [pc, #60]	; (4025b0 <_sbrk+0x54>)
  402574:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402576:	4b0d      	ldr	r3, [pc, #52]	; (4025ac <_sbrk+0x50>)
  402578:	681b      	ldr	r3, [r3, #0]
  40257a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40257c:	68ba      	ldr	r2, [r7, #8]
  40257e:	687b      	ldr	r3, [r7, #4]
  402580:	441a      	add	r2, r3
  402582:	68fb      	ldr	r3, [r7, #12]
  402584:	429a      	cmp	r2, r3
  402586:	dd02      	ble.n	40258e <_sbrk+0x32>
		return (caddr_t) -1;	
  402588:	f04f 33ff 	mov.w	r3, #4294967295
  40258c:	e006      	b.n	40259c <_sbrk+0x40>
	}

	heap += incr;
  40258e:	4b07      	ldr	r3, [pc, #28]	; (4025ac <_sbrk+0x50>)
  402590:	681a      	ldr	r2, [r3, #0]
  402592:	687b      	ldr	r3, [r7, #4]
  402594:	4413      	add	r3, r2
  402596:	4a05      	ldr	r2, [pc, #20]	; (4025ac <_sbrk+0x50>)
  402598:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40259a:	68bb      	ldr	r3, [r7, #8]
}
  40259c:	4618      	mov	r0, r3
  40259e:	3714      	adds	r7, #20
  4025a0:	46bd      	mov	sp, r7
  4025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025a6:	4770      	bx	lr
  4025a8:	20027ffc 	.word	0x20027ffc
  4025ac:	20000cdc 	.word	0x20000cdc
  4025b0:	20003d48 	.word	0x20003d48

004025b4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4025b4:	b480      	push	{r7}
  4025b6:	b083      	sub	sp, #12
  4025b8:	af00      	add	r7, sp, #0
  4025ba:	4603      	mov	r3, r0
  4025bc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4025be:	4908      	ldr	r1, [pc, #32]	; (4025e0 <NVIC_EnableIRQ+0x2c>)
  4025c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4025c4:	095b      	lsrs	r3, r3, #5
  4025c6:	79fa      	ldrb	r2, [r7, #7]
  4025c8:	f002 021f 	and.w	r2, r2, #31
  4025cc:	2001      	movs	r0, #1
  4025ce:	fa00 f202 	lsl.w	r2, r0, r2
  4025d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4025d6:	370c      	adds	r7, #12
  4025d8:	46bd      	mov	sp, r7
  4025da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025de:	4770      	bx	lr
  4025e0:	e000e100 	.word	0xe000e100

004025e4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4025e4:	b480      	push	{r7}
  4025e6:	b083      	sub	sp, #12
  4025e8:	af00      	add	r7, sp, #0
  4025ea:	4603      	mov	r3, r0
  4025ec:	6039      	str	r1, [r7, #0]
  4025ee:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4025f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4025f4:	2b00      	cmp	r3, #0
  4025f6:	da0b      	bge.n	402610 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4025f8:	490d      	ldr	r1, [pc, #52]	; (402630 <NVIC_SetPriority+0x4c>)
  4025fa:	79fb      	ldrb	r3, [r7, #7]
  4025fc:	f003 030f 	and.w	r3, r3, #15
  402600:	3b04      	subs	r3, #4
  402602:	683a      	ldr	r2, [r7, #0]
  402604:	b2d2      	uxtb	r2, r2
  402606:	0112      	lsls	r2, r2, #4
  402608:	b2d2      	uxtb	r2, r2
  40260a:	440b      	add	r3, r1
  40260c:	761a      	strb	r2, [r3, #24]
  40260e:	e009      	b.n	402624 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  402610:	4908      	ldr	r1, [pc, #32]	; (402634 <NVIC_SetPriority+0x50>)
  402612:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402616:	683a      	ldr	r2, [r7, #0]
  402618:	b2d2      	uxtb	r2, r2
  40261a:	0112      	lsls	r2, r2, #4
  40261c:	b2d2      	uxtb	r2, r2
  40261e:	440b      	add	r3, r1
  402620:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402624:	370c      	adds	r7, #12
  402626:	46bd      	mov	sp, r7
  402628:	f85d 7b04 	ldr.w	r7, [sp], #4
  40262c:	4770      	bx	lr
  40262e:	bf00      	nop
  402630:	e000ed00 	.word	0xe000ed00
  402634:	e000e100 	.word	0xe000e100

00402638 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402638:	b480      	push	{r7}
  40263a:	b083      	sub	sp, #12
  40263c:	af00      	add	r7, sp, #0
  40263e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402640:	687b      	ldr	r3, [r7, #4]
  402642:	2b07      	cmp	r3, #7
  402644:	d825      	bhi.n	402692 <osc_get_rate+0x5a>
  402646:	a201      	add	r2, pc, #4	; (adr r2, 40264c <osc_get_rate+0x14>)
  402648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40264c:	0040266d 	.word	0x0040266d
  402650:	00402673 	.word	0x00402673
  402654:	00402679 	.word	0x00402679
  402658:	0040267f 	.word	0x0040267f
  40265c:	00402683 	.word	0x00402683
  402660:	00402687 	.word	0x00402687
  402664:	0040268b 	.word	0x0040268b
  402668:	0040268f 	.word	0x0040268f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40266c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402670:	e010      	b.n	402694 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  402672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402676:	e00d      	b.n	402694 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  402678:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40267c:	e00a      	b.n	402694 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40267e:	4b08      	ldr	r3, [pc, #32]	; (4026a0 <osc_get_rate+0x68>)
  402680:	e008      	b.n	402694 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  402682:	4b08      	ldr	r3, [pc, #32]	; (4026a4 <osc_get_rate+0x6c>)
  402684:	e006      	b.n	402694 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  402686:	4b08      	ldr	r3, [pc, #32]	; (4026a8 <osc_get_rate+0x70>)
  402688:	e004      	b.n	402694 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40268a:	4b07      	ldr	r3, [pc, #28]	; (4026a8 <osc_get_rate+0x70>)
  40268c:	e002      	b.n	402694 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40268e:	4b06      	ldr	r3, [pc, #24]	; (4026a8 <osc_get_rate+0x70>)
  402690:	e000      	b.n	402694 <osc_get_rate+0x5c>
	}

	return 0;
  402692:	2300      	movs	r3, #0
}
  402694:	4618      	mov	r0, r3
  402696:	370c      	adds	r7, #12
  402698:	46bd      	mov	sp, r7
  40269a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40269e:	4770      	bx	lr
  4026a0:	003d0900 	.word	0x003d0900
  4026a4:	007a1200 	.word	0x007a1200
  4026a8:	00b71b00 	.word	0x00b71b00

004026ac <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4026ac:	b580      	push	{r7, lr}
  4026ae:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4026b0:	2006      	movs	r0, #6
  4026b2:	4b04      	ldr	r3, [pc, #16]	; (4026c4 <sysclk_get_main_hz+0x18>)
  4026b4:	4798      	blx	r3
  4026b6:	4602      	mov	r2, r0
  4026b8:	4613      	mov	r3, r2
  4026ba:	009b      	lsls	r3, r3, #2
  4026bc:	4413      	add	r3, r2
  4026be:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4026c0:	4618      	mov	r0, r3
  4026c2:	bd80      	pop	{r7, pc}
  4026c4:	00402639 	.word	0x00402639

004026c8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4026c8:	b580      	push	{r7, lr}
  4026ca:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4026cc:	4b02      	ldr	r3, [pc, #8]	; (4026d8 <sysclk_get_cpu_hz+0x10>)
  4026ce:	4798      	blx	r3
  4026d0:	4603      	mov	r3, r0
  4026d2:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4026d4:	4618      	mov	r0, r3
  4026d6:	bd80      	pop	{r7, pc}
  4026d8:	004026ad 	.word	0x004026ad

004026dc <push_button_handle>:
/************************************************************************/
/* HANDLER                                                              */
/************************************************************************/

static void push_button_handle(uint32_t id, uint32_t mask)
{
  4026dc:	b480      	push	{r7}
  4026de:	b083      	sub	sp, #12
  4026e0:	af00      	add	r7, sp, #0
  4026e2:	6078      	str	r0, [r7, #4]
  4026e4:	6039      	str	r1, [r7, #0]
	// adc_start(ADC);
}
  4026e6:	370c      	adds	r7, #12
  4026e8:	46bd      	mov	sp, r7
  4026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026ee:	4770      	bx	lr

004026f0 <TC0_Handler>:

/**
 *  Interrupt handler for TC0 interrupt. 
 */
void TC0_Handler(void)
{
  4026f0:	b580      	push	{r7, lr}
  4026f2:	b082      	sub	sp, #8
  4026f4:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  4026f6:	4808      	ldr	r0, [pc, #32]	; (402718 <TC0_Handler+0x28>)
  4026f8:	2100      	movs	r1, #0
  4026fa:	4b08      	ldr	r3, [pc, #32]	; (40271c <TC0_Handler+0x2c>)
  4026fc:	4798      	blx	r3
  4026fe:	4603      	mov	r3, r0
  402700:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  402702:	687b      	ldr	r3, [r7, #4]

	if (!flagLCD){
  402704:	4b06      	ldr	r3, [pc, #24]	; (402720 <TC0_Handler+0x30>)
  402706:	681b      	ldr	r3, [r3, #0]
  402708:	2b00      	cmp	r3, #0
  40270a:	d102      	bne.n	402712 <TC0_Handler+0x22>
		adc_start(ADC);
  40270c:	4805      	ldr	r0, [pc, #20]	; (402724 <TC0_Handler+0x34>)
  40270e:	4b06      	ldr	r3, [pc, #24]	; (402728 <TC0_Handler+0x38>)
  402710:	4798      	blx	r3
	}	
}
  402712:	3708      	adds	r7, #8
  402714:	46bd      	mov	sp, r7
  402716:	bd80      	pop	{r7, pc}
  402718:	40010000 	.word	0x40010000
  40271c:	00400365 	.word	0x00400365
  402720:	20000ce0 	.word	0x20000ce0
  402724:	40038000 	.word	0x40038000
  402728:	004001fd 	.word	0x004001fd
  40272c:	00000000 	.word	0x00000000

00402730 <ADC_Handler>:

/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  402730:	b590      	push	{r4, r7, lr}
  402732:	b083      	sub	sp, #12
  402734:	af00      	add	r7, sp, #0
	uint32_t tmp;
	uint32_t status;	

	status = adc_get_status(ADC);
  402736:	481e      	ldr	r0, [pc, #120]	; (4027b0 <ADC_Handler+0x80>)
  402738:	4b1e      	ldr	r3, [pc, #120]	; (4027b4 <ADC_Handler+0x84>)
  40273a:	4798      	blx	r3
  40273c:	6078      	str	r0, [r7, #4]
	
	/* Checa se a interrupo  devido ao canal 5 */
	if ((status & ADC_ISR_EOC5)) {
  40273e:	687b      	ldr	r3, [r7, #4]
  402740:	f003 0320 	and.w	r3, r3, #32
  402744:	2b00      	cmp	r3, #0
  402746:	d02b      	beq.n	4027a0 <ADC_Handler+0x70>
		tmp = adc_get_channel_value(ADC, ADC_POT_CHANNEL);
  402748:	4819      	ldr	r0, [pc, #100]	; (4027b0 <ADC_Handler+0x80>)
  40274a:	2105      	movs	r1, #5
  40274c:	4b1a      	ldr	r3, [pc, #104]	; (4027b8 <ADC_Handler+0x88>)
  40274e:	4798      	blx	r3
  402750:	6038      	str	r0, [r7, #0]
		tmp2 = (3.3/4095)*((float) tmp);
  402752:	4b1a      	ldr	r3, [pc, #104]	; (4027bc <ADC_Handler+0x8c>)
  402754:	6838      	ldr	r0, [r7, #0]
  402756:	4798      	blx	r3
  402758:	4602      	mov	r2, r0
  40275a:	4b19      	ldr	r3, [pc, #100]	; (4027c0 <ADC_Handler+0x90>)
  40275c:	4610      	mov	r0, r2
  40275e:	4798      	blx	r3
  402760:	4602      	mov	r2, r0
  402762:	460b      	mov	r3, r1
  402764:	4c17      	ldr	r4, [pc, #92]	; (4027c4 <ADC_Handler+0x94>)
  402766:	4610      	mov	r0, r2
  402768:	4619      	mov	r1, r3
  40276a:	a30f      	add	r3, pc, #60	; (adr r3, 4027a8 <ADC_Handler+0x78>)
  40276c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402770:	47a0      	blx	r4
  402772:	4602      	mov	r2, r0
  402774:	460b      	mov	r3, r1
  402776:	4610      	mov	r0, r2
  402778:	4619      	mov	r1, r3
  40277a:	4b13      	ldr	r3, [pc, #76]	; (4027c8 <ADC_Handler+0x98>)
  40277c:	4798      	blx	r3
  40277e:	4602      	mov	r2, r0
  402780:	4b12      	ldr	r3, [pc, #72]	; (4027cc <ADC_Handler+0x9c>)
  402782:	601a      	str	r2, [r3, #0]
		sprintf(valueADC, "Tensao = %.2fV", tmp2);
  402784:	4b11      	ldr	r3, [pc, #68]	; (4027cc <ADC_Handler+0x9c>)
  402786:	681a      	ldr	r2, [r3, #0]
  402788:	4b0d      	ldr	r3, [pc, #52]	; (4027c0 <ADC_Handler+0x90>)
  40278a:	4610      	mov	r0, r2
  40278c:	4798      	blx	r3
  40278e:	4602      	mov	r2, r0
  402790:	460b      	mov	r3, r1
  402792:	480f      	ldr	r0, [pc, #60]	; (4027d0 <ADC_Handler+0xa0>)
  402794:	490f      	ldr	r1, [pc, #60]	; (4027d4 <ADC_Handler+0xa4>)
  402796:	4c10      	ldr	r4, [pc, #64]	; (4027d8 <ADC_Handler+0xa8>)
  402798:	47a0      	blx	r4
		flagLCD = 1;
  40279a:	4b10      	ldr	r3, [pc, #64]	; (4027dc <ADC_Handler+0xac>)
  40279c:	2201      	movs	r2, #1
  40279e:	601a      	str	r2, [r3, #0]
	}
}
  4027a0:	370c      	adds	r7, #12
  4027a2:	46bd      	mov	sp, r7
  4027a4:	bd90      	pop	{r4, r7, pc}
  4027a6:	bf00      	nop
  4027a8:	e734d9b4 	.word	0xe734d9b4
  4027ac:	3f4a680c 	.word	0x3f4a680c
  4027b0:	40038000 	.word	0x40038000
  4027b4:	00400285 	.word	0x00400285
  4027b8:	00400239 	.word	0x00400239
  4027bc:	00404a8d 	.word	0x00404a8d
  4027c0:	00404255 	.word	0x00404255
  4027c4:	004042fd 	.word	0x004042fd
  4027c8:	00404881 	.word	0x00404881
  4027cc:	20000d28 	.word	0x20000d28
  4027d0:	20000d1c 	.word	0x20000d1c
  4027d4:	004094f4 	.word	0x004094f4
  4027d8:	00404c29 	.word	0x00404c29
  4027dc:	20000ce0 	.word	0x20000ce0

004027e0 <configure_lcd>:
/************************************************************************/
/* CONFIGs                                                              */
/************************************************************************/

void configure_lcd()
{
  4027e0:	b598      	push	{r3, r4, r7, lr}
  4027e2:	af00      	add	r7, sp, #0
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  4027e4:	200a      	movs	r0, #10
  4027e6:	4b1e      	ldr	r3, [pc, #120]	; (402860 <configure_lcd+0x80>)
  4027e8:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  4027ea:	481e      	ldr	r0, [pc, #120]	; (402864 <configure_lcd+0x84>)
  4027ec:	2101      	movs	r1, #1
  4027ee:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  4027f2:	4b1d      	ldr	r3, [pc, #116]	; (402868 <configure_lcd+0x88>)
  4027f4:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4027f6:	481b      	ldr	r0, [pc, #108]	; (402864 <configure_lcd+0x84>)
  4027f8:	2101      	movs	r1, #1
  4027fa:	4a1c      	ldr	r2, [pc, #112]	; (40286c <configure_lcd+0x8c>)
  4027fc:	4b1c      	ldr	r3, [pc, #112]	; (402870 <configure_lcd+0x90>)
  4027fe:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  402800:	4818      	ldr	r0, [pc, #96]	; (402864 <configure_lcd+0x84>)
  402802:	2101      	movs	r1, #1
  402804:	4a1b      	ldr	r2, [pc, #108]	; (402874 <configure_lcd+0x94>)
  402806:	4b1c      	ldr	r3, [pc, #112]	; (402878 <configure_lcd+0x98>)
  402808:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  40280a:	4816      	ldr	r0, [pc, #88]	; (402864 <configure_lcd+0x84>)
  40280c:	2101      	movs	r1, #1
  40280e:	2203      	movs	r2, #3
  402810:	4b1a      	ldr	r3, [pc, #104]	; (40287c <configure_lcd+0x9c>)
  402812:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  402814:	4b1a      	ldr	r3, [pc, #104]	; (402880 <configure_lcd+0xa0>)
  402816:	22f0      	movs	r2, #240	; 0xf0
  402818:	601a      	str	r2, [r3, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  40281a:	4b19      	ldr	r3, [pc, #100]	; (402880 <configure_lcd+0xa0>)
  40281c:	f44f 72a0 	mov.w	r2, #320	; 0x140
  402820:	605a      	str	r2, [r3, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  402822:	4b17      	ldr	r3, [pc, #92]	; (402880 <configure_lcd+0xa0>)
  402824:	2200      	movs	r2, #0
  402826:	609a      	str	r2, [r3, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  402828:	4b15      	ldr	r3, [pc, #84]	; (402880 <configure_lcd+0xa0>)
  40282a:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  40282e:	60da      	str	r2, [r3, #12]

	/** Switch off backlight */
	//aat31xx_disable_backlight();

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  402830:	4813      	ldr	r0, [pc, #76]	; (402880 <configure_lcd+0xa0>)
  402832:	4b14      	ldr	r3, [pc, #80]	; (402884 <configure_lcd+0xa4>)
  402834:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  402836:	2008      	movs	r0, #8
  402838:	4b13      	ldr	r3, [pc, #76]	; (402888 <configure_lcd+0xa8>)
  40283a:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  40283c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402840:	4b12      	ldr	r3, [pc, #72]	; (40288c <configure_lcd+0xac>)
  402842:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  402844:	2000      	movs	r0, #0
  402846:	2100      	movs	r1, #0
  402848:	22f0      	movs	r2, #240	; 0xf0
  40284a:	f44f 73a0 	mov.w	r3, #320	; 0x140
  40284e:	4c10      	ldr	r4, [pc, #64]	; (402890 <configure_lcd+0xb0>)
  402850:	47a0      	blx	r4
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  402852:	4b10      	ldr	r3, [pc, #64]	; (402894 <configure_lcd+0xb4>)
  402854:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  402856:	2000      	movs	r0, #0
  402858:	2100      	movs	r1, #0
  40285a:	4b0f      	ldr	r3, [pc, #60]	; (402898 <configure_lcd+0xb8>)
  40285c:	4798      	blx	r3
}
  40285e:	bd98      	pop	{r3, r4, r7, pc}
  402860:	004021ad 	.word	0x004021ad
  402864:	400e0000 	.word	0x400e0000
  402868:	0040170d 	.word	0x0040170d
  40286c:	0a0a0404 	.word	0x0a0a0404
  402870:	00401731 	.word	0x00401731
  402874:	0016000a 	.word	0x0016000a
  402878:	00401755 	.word	0x00401755
  40287c:	00401779 	.word	0x00401779
  402880:	20000d30 	.word	0x20000d30
  402884:	00400cc5 	.word	0x00400cc5
  402888:	00400845 	.word	0x00400845
  40288c:	0040108d 	.word	0x0040108d
  402890:	004013f1 	.word	0x004013f1
  402894:	00401055 	.word	0x00401055
  402898:	004011b5 	.word	0x004011b5

0040289c <configure_botao>:

void configure_botao(void)
{
  40289c:	b590      	push	{r4, r7, lr}
  40289e:	b083      	sub	sp, #12
  4028a0:	af02      	add	r7, sp, #8
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  4028a2:	200c      	movs	r0, #12
  4028a4:	4b10      	ldr	r3, [pc, #64]	; (4028e8 <configure_botao+0x4c>)
  4028a6:	4798      	blx	r3
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  4028a8:	4810      	ldr	r0, [pc, #64]	; (4028ec <configure_botao+0x50>)
  4028aa:	2108      	movs	r1, #8
  4028ac:	2259      	movs	r2, #89	; 0x59
  4028ae:	4b10      	ldr	r3, [pc, #64]	; (4028f0 <configure_botao+0x54>)
  4028b0:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  4028b2:	480e      	ldr	r0, [pc, #56]	; (4028ec <configure_botao+0x50>)
  4028b4:	2108      	movs	r1, #8
  4028b6:	220a      	movs	r2, #10
  4028b8:	4b0e      	ldr	r3, [pc, #56]	; (4028f4 <configure_botao+0x58>)
  4028ba:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);
  4028bc:	4b0e      	ldr	r3, [pc, #56]	; (4028f8 <configure_botao+0x5c>)
  4028be:	9300      	str	r3, [sp, #0]
  4028c0:	480a      	ldr	r0, [pc, #40]	; (4028ec <configure_botao+0x50>)
  4028c2:	210c      	movs	r1, #12
  4028c4:	2208      	movs	r2, #8
  4028c6:	2359      	movs	r3, #89	; 0x59
  4028c8:	4c0c      	ldr	r4, [pc, #48]	; (4028fc <configure_botao+0x60>)
  4028ca:	47a0      	blx	r4
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  4028cc:	4807      	ldr	r0, [pc, #28]	; (4028ec <configure_botao+0x50>)
  4028ce:	2108      	movs	r1, #8
  4028d0:	4b0b      	ldr	r3, [pc, #44]	; (402900 <configure_botao+0x64>)
  4028d2:	4798      	blx	r3
	NVIC_SetPriority((IRQn_Type) PIN_PUSHBUTTON_1_ID, 0);
  4028d4:	200c      	movs	r0, #12
  4028d6:	2100      	movs	r1, #0
  4028d8:	4b0a      	ldr	r3, [pc, #40]	; (402904 <configure_botao+0x68>)
  4028da:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
  4028dc:	200c      	movs	r0, #12
  4028de:	4b0a      	ldr	r3, [pc, #40]	; (402908 <configure_botao+0x6c>)
  4028e0:	4798      	blx	r3
}
  4028e2:	3704      	adds	r7, #4
  4028e4:	46bd      	mov	sp, r7
  4028e6:	bd90      	pop	{r4, r7, pc}
  4028e8:	004021ad 	.word	0x004021ad
  4028ec:	400e1000 	.word	0x400e1000
  4028f0:	00401911 	.word	0x00401911
  4028f4:	004017c9 	.word	0x004017c9
  4028f8:	004026dd 	.word	0x004026dd
  4028fc:	00401ea1 	.word	0x00401ea1
  402900:	00401a5d 	.word	0x00401a5d
  402904:	004025e5 	.word	0x004025e5
  402908:	004025b5 	.word	0x004025b5

0040290c <configure_adc>:

void configure_adc(void)
{
  40290c:	b598      	push	{r3, r4, r7, lr}
  40290e:	af00      	add	r7, sp, #0
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  402910:	201d      	movs	r0, #29
  402912:	4b15      	ldr	r3, [pc, #84]	; (402968 <configure_adc+0x5c>)
  402914:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  402916:	4b15      	ldr	r3, [pc, #84]	; (40296c <configure_adc+0x60>)
  402918:	4798      	blx	r3
  40291a:	4603      	mov	r3, r0
  40291c:	4814      	ldr	r0, [pc, #80]	; (402970 <configure_adc+0x64>)
  40291e:	4619      	mov	r1, r3
  402920:	4a14      	ldr	r2, [pc, #80]	; (402974 <configure_adc+0x68>)
  402922:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  402926:	4c14      	ldr	r4, [pc, #80]	; (402978 <configure_adc+0x6c>)
  402928:	47a0      	blx	r4
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  40292a:	4811      	ldr	r0, [pc, #68]	; (402970 <configure_adc+0x64>)
  40292c:	2101      	movs	r1, #1
  40292e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  402932:	2301      	movs	r3, #1
  402934:	4c11      	ldr	r4, [pc, #68]	; (40297c <configure_adc+0x70>)
  402936:	47a0      	blx	r4

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  402938:	480d      	ldr	r0, [pc, #52]	; (402970 <configure_adc+0x64>)
  40293a:	2100      	movs	r1, #0
  40293c:	2200      	movs	r2, #0
  40293e:	4b10      	ldr	r3, [pc, #64]	; (402980 <configure_adc+0x74>)
  402940:	4798      	blx	r3

	//adc_check(ADC, sysclk_get_cpu_hz());

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_POT_CHANNEL);
  402942:	480b      	ldr	r0, [pc, #44]	; (402970 <configure_adc+0x64>)
  402944:	2105      	movs	r1, #5
  402946:	4b0f      	ldr	r3, [pc, #60]	; (402984 <configure_adc+0x78>)
  402948:	4798      	blx	r3

	/* Enable the temperature sensor. */
	adc_enable_ts(ADC);
  40294a:	4809      	ldr	r0, [pc, #36]	; (402970 <configure_adc+0x64>)
  40294c:	4b0e      	ldr	r3, [pc, #56]	; (402988 <configure_adc+0x7c>)
  40294e:	4798      	blx	r3

	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);
  402950:	201d      	movs	r0, #29
  402952:	4b0e      	ldr	r3, [pc, #56]	; (40298c <configure_adc+0x80>)
  402954:	4798      	blx	r3

	/* Start conversion. */
	adc_start(ADC);
  402956:	4806      	ldr	r0, [pc, #24]	; (402970 <configure_adc+0x64>)
  402958:	4b0d      	ldr	r3, [pc, #52]	; (402990 <configure_adc+0x84>)
  40295a:	4798      	blx	r3
	//adc_read_buffer(ADC, gs_s_adc_values, BUFFER_SIZE);

	//adc_get_channel_value(ADC, ADC_POT_CHANNEL);

	/* Enable PDC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_ISR_EOC5);
  40295c:	4804      	ldr	r0, [pc, #16]	; (402970 <configure_adc+0x64>)
  40295e:	2120      	movs	r1, #32
  402960:	4b0c      	ldr	r3, [pc, #48]	; (402994 <configure_adc+0x88>)
  402962:	4798      	blx	r3
}
  402964:	bd98      	pop	{r3, r4, r7, pc}
  402966:	bf00      	nop
  402968:	004021ad 	.word	0x004021ad
  40296c:	004026c9 	.word	0x004026c9
  402970:	40038000 	.word	0x40038000
  402974:	0061a800 	.word	0x0061a800
  402978:	00400129 	.word	0x00400129
  40297c:	004001bd 	.word	0x004001bd
  402980:	0040018d 	.word	0x0040018d
  402984:	00400215 	.word	0x00400215
  402988:	0040029d 	.word	0x0040029d
  40298c:	004025b5 	.word	0x004025b5
  402990:	004001fd 	.word	0x004001fd
  402994:	00400269 	.word	0x00400269

00402998 <configure_tc>:
/**
 *  Configure Timer Counter 0 to generate an interrupt every 250ms.
 */
// [main_tc_configure]
static void configure_tc(void)
{
  402998:	b580      	push	{r7, lr}
  40299a:	b082      	sub	sp, #8
  40299c:	af00      	add	r7, sp, #0
	/*
	* Aqui atualizamos o clock da cpu que foi configurado em sysclk init
	*
	* O valor atual est'a em : 120_000_000 Hz (120Mhz)
	*/
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  40299e:	4b10      	ldr	r3, [pc, #64]	; (4029e0 <configure_tc+0x48>)
  4029a0:	4798      	blx	r3
  4029a2:	6078      	str	r0, [r7, #4]
    * Parametros : 
    *  1 - ID do periferico
    * 
	*
	*****************************************************************/
	pmc_enable_periph_clk(ID_TC0);
  4029a4:	2017      	movs	r0, #23
  4029a6:	4b0f      	ldr	r3, [pc, #60]	; (4029e4 <configure_tc+0x4c>)
  4029a8:	4798      	blx	r3
	*	    TC_CMR_TCCLKS_TIMER_CLOCK3 : Clock selected: internal MCK/32 clock signal 
	*	    TC_CMR_TCCLKS_TIMER_CLOCK4 : Clock selected: internal MCK/128 clock signal
	*	    TC_CMR_TCCLKS_TIMER_CLOCK5 : Clock selected: internal SLCK clock signal 
	*
	*****************************************************************/
	tc_init(TC0, 0, TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  4029aa:	480f      	ldr	r0, [pc, #60]	; (4029e8 <configure_tc+0x50>)
  4029ac:	2100      	movs	r1, #0
  4029ae:	f244 0204 	movw	r2, #16388	; 0x4004
  4029b2:	4b0e      	ldr	r3, [pc, #56]	; (4029ec <configure_tc+0x54>)
  4029b4:	4798      	blx	r3
    * Parametros :
    *   1 - TC a ser configurado (TC0,TC1, ...)
    *   2 - Canal a ser configurado (0,1,2)
    *   3 - Valor para trigger do contador (RC)
    *****************************************************************/
    tc_write_rc(TC0, 0, 32768);
  4029b6:	480c      	ldr	r0, [pc, #48]	; (4029e8 <configure_tc+0x50>)
  4029b8:	2100      	movs	r1, #0
  4029ba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4029be:	4b0c      	ldr	r3, [pc, #48]	; (4029f0 <configure_tc+0x58>)
  4029c0:	4798      	blx	r3
	*	        TC_IER_CPCS  : 	RC Compare 
	*	        TC_IER_LDRAS : 	RA Loading 
	*	        TC_IER_LDRBS : 	RB Loading 
	*	        TC_IER_ETRGS : 	External Trigger 
	*****************************************************************/
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  4029c2:	4809      	ldr	r0, [pc, #36]	; (4029e8 <configure_tc+0x50>)
  4029c4:	2100      	movs	r1, #0
  4029c6:	2210      	movs	r2, #16
  4029c8:	4b0a      	ldr	r3, [pc, #40]	; (4029f4 <configure_tc+0x5c>)
  4029ca:	4798      	blx	r3
    * Devemos configurar o NVIC para receber interrupes do TC 
    *
    * Parametros :
    *   1 - ID do perifrico
	*****************************************************************/
	NVIC_EnableIRQ(ID_TC0);
  4029cc:	2017      	movs	r0, #23
  4029ce:	4b0a      	ldr	r3, [pc, #40]	; (4029f8 <configure_tc+0x60>)
  4029d0:	4798      	blx	r3
    *
    * Parametros :
    *   1 - TC
    *   2 - Canal
	*****************************************************************/
    tc_start(TC0, 0);
  4029d2:	4805      	ldr	r0, [pc, #20]	; (4029e8 <configure_tc+0x50>)
  4029d4:	2100      	movs	r1, #0
  4029d6:	4b09      	ldr	r3, [pc, #36]	; (4029fc <configure_tc+0x64>)
  4029d8:	4798      	blx	r3
}
  4029da:	3708      	adds	r7, #8
  4029dc:	46bd      	mov	sp, r7
  4029de:	bd80      	pop	{r7, pc}
  4029e0:	004026c9 	.word	0x004026c9
  4029e4:	004021ad 	.word	0x004021ad
  4029e8:	40010000 	.word	0x40010000
  4029ec:	004002c1 	.word	0x004002c1
  4029f0:	00400319 	.word	0x00400319
  4029f4:	0040033d 	.word	0x0040033d
  4029f8:	004025b5 	.word	0x004025b5
  4029fc:	004002f9 	.word	0x004002f9

00402a00 <converteAngulo>:



float converteAngulo(float tmp2){
  402a00:	b590      	push	{r4, r7, lr}
  402a02:	b085      	sub	sp, #20
  402a04:	af00      	add	r7, sp, #0
  402a06:	6078      	str	r0, [r7, #4]
	float phi = ((PI)/3.3)*tmp2;
  402a08:	4b0f      	ldr	r3, [pc, #60]	; (402a48 <converteAngulo+0x48>)
  402a0a:	6878      	ldr	r0, [r7, #4]
  402a0c:	4798      	blx	r3
  402a0e:	4602      	mov	r2, r0
  402a10:	460b      	mov	r3, r1
  402a12:	4c0e      	ldr	r4, [pc, #56]	; (402a4c <converteAngulo+0x4c>)
  402a14:	4610      	mov	r0, r2
  402a16:	4619      	mov	r1, r3
  402a18:	a309      	add	r3, pc, #36	; (adr r3, 402a40 <converteAngulo+0x40>)
  402a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a1e:	47a0      	blx	r4
  402a20:	4602      	mov	r2, r0
  402a22:	460b      	mov	r3, r1
  402a24:	4610      	mov	r0, r2
  402a26:	4619      	mov	r1, r3
  402a28:	4b09      	ldr	r3, [pc, #36]	; (402a50 <converteAngulo+0x50>)
  402a2a:	4798      	blx	r3
  402a2c:	4603      	mov	r3, r0
  402a2e:	60fb      	str	r3, [r7, #12]
	return phi;
  402a30:	68fb      	ldr	r3, [r7, #12]
}
  402a32:	4618      	mov	r0, r3
  402a34:	3714      	adds	r7, #20
  402a36:	46bd      	mov	sp, r7
  402a38:	bd90      	pop	{r4, r7, pc}
  402a3a:	bf00      	nop
  402a3c:	f3af 8000 	nop.w
  402a40:	1745d175 	.word	0x1745d175
  402a44:	3fee76c4 	.word	0x3fee76c4
  402a48:	00404255 	.word	0x00404255
  402a4c:	004042fd 	.word	0x004042fd
  402a50:	00404881 	.word	0x00404881

00402a54 <desenha_circulo>:

void desenha_circulo(void){
  402a54:	b580      	push	{r7, lr}
  402a56:	af00      	add	r7, sp, #0
	ili93xx_draw_circle(ILI93XX_LCD_WIDTH/2, ILI93XX_LCD_HEIGHT/2, 50);
  402a58:	2078      	movs	r0, #120	; 0x78
  402a5a:	21a0      	movs	r1, #160	; 0xa0
  402a5c:	2232      	movs	r2, #50	; 0x32
  402a5e:	4b01      	ldr	r3, [pc, #4]	; (402a64 <desenha_circulo+0x10>)
  402a60:	4798      	blx	r3
}
  402a62:	bd80      	pop	{r7, pc}
  402a64:	004014c9 	.word	0x004014c9

00402a68 <desenha_linha>:

void desenha_linha(void){
  402a68:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
  402a6c:	b087      	sub	sp, #28
  402a6e:	af00      	add	r7, sp, #0
	int raioQueOParta = 60;
  402a70:	233c      	movs	r3, #60	; 0x3c
  402a72:	617b      	str	r3, [r7, #20]
	int pontoCentroX = ILI93XX_LCD_WIDTH/2;
  402a74:	2378      	movs	r3, #120	; 0x78
  402a76:	613b      	str	r3, [r7, #16]
	int pontoCentroY = ILI93XX_LCD_HEIGHT/2;
  402a78:	23a0      	movs	r3, #160	; 0xa0
  402a7a:	60fb      	str	r3, [r7, #12]
	int pontoFinalX =  (int)(ILI93XX_LCD_WIDTH/2) + (raioQueOParta*cos(converteAngulo(tmp2)));
  402a7c:	4b2e      	ldr	r3, [pc, #184]	; (402b38 <desenha_linha+0xd0>)
  402a7e:	6978      	ldr	r0, [r7, #20]
  402a80:	4798      	blx	r3
  402a82:	4680      	mov	r8, r0
  402a84:	4689      	mov	r9, r1
  402a86:	4b2d      	ldr	r3, [pc, #180]	; (402b3c <desenha_linha+0xd4>)
  402a88:	681b      	ldr	r3, [r3, #0]
  402a8a:	4618      	mov	r0, r3
  402a8c:	4b2c      	ldr	r3, [pc, #176]	; (402b40 <desenha_linha+0xd8>)
  402a8e:	4798      	blx	r3
  402a90:	4602      	mov	r2, r0
  402a92:	4b2c      	ldr	r3, [pc, #176]	; (402b44 <desenha_linha+0xdc>)
  402a94:	4610      	mov	r0, r2
  402a96:	4798      	blx	r3
  402a98:	4602      	mov	r2, r0
  402a9a:	460b      	mov	r3, r1
  402a9c:	4610      	mov	r0, r2
  402a9e:	4619      	mov	r1, r3
  402aa0:	4b29      	ldr	r3, [pc, #164]	; (402b48 <desenha_linha+0xe0>)
  402aa2:	4798      	blx	r3
  402aa4:	4602      	mov	r2, r0
  402aa6:	460b      	mov	r3, r1
  402aa8:	4c28      	ldr	r4, [pc, #160]	; (402b4c <desenha_linha+0xe4>)
  402aaa:	4640      	mov	r0, r8
  402aac:	4649      	mov	r1, r9
  402aae:	47a0      	blx	r4
  402ab0:	4602      	mov	r2, r0
  402ab2:	460b      	mov	r3, r1
  402ab4:	4c26      	ldr	r4, [pc, #152]	; (402b50 <desenha_linha+0xe8>)
  402ab6:	4610      	mov	r0, r2
  402ab8:	4619      	mov	r1, r3
  402aba:	f04f 0200 	mov.w	r2, #0
  402abe:	4b25      	ldr	r3, [pc, #148]	; (402b54 <desenha_linha+0xec>)
  402ac0:	47a0      	blx	r4
  402ac2:	4602      	mov	r2, r0
  402ac4:	460b      	mov	r3, r1
  402ac6:	4610      	mov	r0, r2
  402ac8:	4619      	mov	r1, r3
  402aca:	4b23      	ldr	r3, [pc, #140]	; (402b58 <desenha_linha+0xf0>)
  402acc:	4798      	blx	r3
  402ace:	4603      	mov	r3, r0
  402ad0:	60bb      	str	r3, [r7, #8]
	int pontoFinalY =  (int)(ILI93XX_LCD_HEIGHT/2) - (raioQueOParta*sin(converteAngulo(tmp2)));
  402ad2:	4b19      	ldr	r3, [pc, #100]	; (402b38 <desenha_linha+0xd0>)
  402ad4:	6978      	ldr	r0, [r7, #20]
  402ad6:	4798      	blx	r3
  402ad8:	4680      	mov	r8, r0
  402ada:	4689      	mov	r9, r1
  402adc:	4b17      	ldr	r3, [pc, #92]	; (402b3c <desenha_linha+0xd4>)
  402ade:	681b      	ldr	r3, [r3, #0]
  402ae0:	4618      	mov	r0, r3
  402ae2:	4b17      	ldr	r3, [pc, #92]	; (402b40 <desenha_linha+0xd8>)
  402ae4:	4798      	blx	r3
  402ae6:	4602      	mov	r2, r0
  402ae8:	4b16      	ldr	r3, [pc, #88]	; (402b44 <desenha_linha+0xdc>)
  402aea:	4610      	mov	r0, r2
  402aec:	4798      	blx	r3
  402aee:	4602      	mov	r2, r0
  402af0:	460b      	mov	r3, r1
  402af2:	4610      	mov	r0, r2
  402af4:	4619      	mov	r1, r3
  402af6:	4b19      	ldr	r3, [pc, #100]	; (402b5c <desenha_linha+0xf4>)
  402af8:	4798      	blx	r3
  402afa:	4602      	mov	r2, r0
  402afc:	460b      	mov	r3, r1
  402afe:	4c13      	ldr	r4, [pc, #76]	; (402b4c <desenha_linha+0xe4>)
  402b00:	4640      	mov	r0, r8
  402b02:	4649      	mov	r1, r9
  402b04:	47a0      	blx	r4
  402b06:	4602      	mov	r2, r0
  402b08:	460b      	mov	r3, r1
  402b0a:	4c15      	ldr	r4, [pc, #84]	; (402b60 <desenha_linha+0xf8>)
  402b0c:	f04f 0000 	mov.w	r0, #0
  402b10:	4914      	ldr	r1, [pc, #80]	; (402b64 <desenha_linha+0xfc>)
  402b12:	47a0      	blx	r4
  402b14:	4602      	mov	r2, r0
  402b16:	460b      	mov	r3, r1
  402b18:	4610      	mov	r0, r2
  402b1a:	4619      	mov	r1, r3
  402b1c:	4b0e      	ldr	r3, [pc, #56]	; (402b58 <desenha_linha+0xf0>)
  402b1e:	4798      	blx	r3
  402b20:	4603      	mov	r3, r0
  402b22:	607b      	str	r3, [r7, #4]
	
	ili93xx_draw_line(pontoCentroX, pontoCentroY, pontoFinalX, pontoFinalY);
  402b24:	6938      	ldr	r0, [r7, #16]
  402b26:	68f9      	ldr	r1, [r7, #12]
  402b28:	68ba      	ldr	r2, [r7, #8]
  402b2a:	687b      	ldr	r3, [r7, #4]
  402b2c:	4c0e      	ldr	r4, [pc, #56]	; (402b68 <desenha_linha+0x100>)
  402b2e:	47a0      	blx	r4
}
  402b30:	371c      	adds	r7, #28
  402b32:	46bd      	mov	sp, r7
  402b34:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
  402b38:	00404231 	.word	0x00404231
  402b3c:	20000d28 	.word	0x20000d28
  402b40:	00402a01 	.word	0x00402a01
  402b44:	00404255 	.word	0x00404255
  402b48:	00402c31 	.word	0x00402c31
  402b4c:	004042fd 	.word	0x004042fd
  402b50:	00403f99 	.word	0x00403f99
  402b54:	405e0000 	.word	0x405e0000
  402b58:	00404831 	.word	0x00404831
  402b5c:	00402cb9 	.word	0x00402cb9
  402b60:	00403f95 	.word	0x00403f95
  402b64:	40640000 	.word	0x40640000
  402b68:	004013a9 	.word	0x004013a9

00402b6c <atualiza_lcd>:

void atualiza_lcd (){
  402b6c:	b598      	push	{r3, r4, r7, lr}
  402b6e:	af00      	add	r7, sp, #0
	ili93xx_set_foreground_color(COLOR_WHITE);
  402b70:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402b74:	4b0b      	ldr	r3, [pc, #44]	; (402ba4 <atualiza_lcd+0x38>)
  402b76:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(20, 60, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);	
  402b78:	2014      	movs	r0, #20
  402b7a:	213c      	movs	r1, #60	; 0x3c
  402b7c:	22f0      	movs	r2, #240	; 0xf0
  402b7e:	f44f 73a0 	mov.w	r3, #320	; 0x140
  402b82:	4c09      	ldr	r4, [pc, #36]	; (402ba8 <atualiza_lcd+0x3c>)
  402b84:	47a0      	blx	r4
	ili93xx_set_foreground_color(COLOR_BLACK);
  402b86:	2000      	movs	r0, #0
  402b88:	4b06      	ldr	r3, [pc, #24]	; (402ba4 <atualiza_lcd+0x38>)
  402b8a:	4798      	blx	r3
	desenha_circulo();
  402b8c:	4b07      	ldr	r3, [pc, #28]	; (402bac <atualiza_lcd+0x40>)
  402b8e:	4798      	blx	r3
	desenha_linha();	
  402b90:	4b07      	ldr	r3, [pc, #28]	; (402bb0 <atualiza_lcd+0x44>)
  402b92:	4798      	blx	r3
	ili93xx_draw_string(10, 260, (uint8_t *)valueADC);
  402b94:	200a      	movs	r0, #10
  402b96:	f44f 7182 	mov.w	r1, #260	; 0x104
  402b9a:	4a06      	ldr	r2, [pc, #24]	; (402bb4 <atualiza_lcd+0x48>)
  402b9c:	4b06      	ldr	r3, [pc, #24]	; (402bb8 <atualiza_lcd+0x4c>)
  402b9e:	4798      	blx	r3
}
  402ba0:	bd98      	pop	{r3, r4, r7, pc}
  402ba2:	bf00      	nop
  402ba4:	0040108d 	.word	0x0040108d
  402ba8:	004013f1 	.word	0x004013f1
  402bac:	00402a55 	.word	0x00402a55
  402bb0:	00402a69 	.word	0x00402a69
  402bb4:	20000d1c 	.word	0x20000d1c
  402bb8:	004016ad 	.word	0x004016ad

00402bbc <main>:
/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/

int main(void)
{
  402bbc:	b580      	push	{r7, lr}
  402bbe:	af00      	add	r7, sp, #0
	sysclk_init();
  402bc0:	4b0f      	ldr	r3, [pc, #60]	; (402c00 <main+0x44>)
  402bc2:	4798      	blx	r3
	board_init();
  402bc4:	4b0f      	ldr	r3, [pc, #60]	; (402c04 <main+0x48>)
  402bc6:	4798      	blx	r3

	configure_lcd();
  402bc8:	4b0f      	ldr	r3, [pc, #60]	; (402c08 <main+0x4c>)
  402bca:	4798      	blx	r3
	configure_botao();
  402bcc:	4b0f      	ldr	r3, [pc, #60]	; (402c0c <main+0x50>)
  402bce:	4798      	blx	r3
	configure_adc();
  402bd0:	4b0f      	ldr	r3, [pc, #60]	; (402c10 <main+0x54>)
  402bd2:	4798      	blx	r3
	configure_tc();
  402bd4:	4b0f      	ldr	r3, [pc, #60]	; (402c14 <main+0x58>)
  402bd6:	4798      	blx	r3

	/** Draw text, image and basic shapes on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  402bd8:	2000      	movs	r0, #0
  402bda:	4b0f      	ldr	r3, [pc, #60]	; (402c18 <main+0x5c>)
  402bdc:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"14 - ADC");
  402bde:	200a      	movs	r0, #10
  402be0:	2114      	movs	r1, #20
  402be2:	4a0e      	ldr	r2, [pc, #56]	; (402c1c <main+0x60>)
  402be4:	4b0e      	ldr	r3, [pc, #56]	; (402c20 <main+0x64>)
  402be6:	4798      	blx	r3
	desenha_circulo();
  402be8:	4b0e      	ldr	r3, [pc, #56]	; (402c24 <main+0x68>)
  402bea:	4798      	blx	r3

	while (1) {
						
		if(flagLCD){
  402bec:	4b0e      	ldr	r3, [pc, #56]	; (402c28 <main+0x6c>)
  402bee:	681b      	ldr	r3, [r3, #0]
  402bf0:	2b00      	cmp	r3, #0
  402bf2:	d004      	beq.n	402bfe <main+0x42>
			atualiza_lcd();
  402bf4:	4b0d      	ldr	r3, [pc, #52]	; (402c2c <main+0x70>)
  402bf6:	4798      	blx	r3
			//delay_ms(100);
			flagLCD = 0;		
  402bf8:	4b0b      	ldr	r3, [pc, #44]	; (402c28 <main+0x6c>)
  402bfa:	2200      	movs	r2, #0
  402bfc:	601a      	str	r2, [r3, #0]
		}
		
		//pmc_sleep(SAM_PM_SMODE_SLEEP_WFE);	
		
	}
  402bfe:	e7f5      	b.n	402bec <main+0x30>
  402c00:	00400665 	.word	0x00400665
  402c04:	00400709 	.word	0x00400709
  402c08:	004027e1 	.word	0x004027e1
  402c0c:	0040289d 	.word	0x0040289d
  402c10:	0040290d 	.word	0x0040290d
  402c14:	00402999 	.word	0x00402999
  402c18:	0040108d 	.word	0x0040108d
  402c1c:	00409504 	.word	0x00409504
  402c20:	004016ad 	.word	0x004016ad
  402c24:	00402a55 	.word	0x00402a55
  402c28:	20000ce0 	.word	0x20000ce0
  402c2c:	00402b6d 	.word	0x00402b6d

00402c30 <cos>:
  402c30:	b530      	push	{r4, r5, lr}
  402c32:	4a1f      	ldr	r2, [pc, #124]	; (402cb0 <cos+0x80>)
  402c34:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  402c38:	4293      	cmp	r3, r2
  402c3a:	b087      	sub	sp, #28
  402c3c:	dd1b      	ble.n	402c76 <cos+0x46>
  402c3e:	4a1d      	ldr	r2, [pc, #116]	; (402cb4 <cos+0x84>)
  402c40:	4293      	cmp	r3, r2
  402c42:	dd05      	ble.n	402c50 <cos+0x20>
  402c44:	4602      	mov	r2, r0
  402c46:	460b      	mov	r3, r1
  402c48:	f001 f9a4 	bl	403f94 <__aeabi_dsub>
  402c4c:	b007      	add	sp, #28
  402c4e:	bd30      	pop	{r4, r5, pc}
  402c50:	aa02      	add	r2, sp, #8
  402c52:	f000 f87d 	bl	402d50 <__ieee754_rem_pio2>
  402c56:	f000 0303 	and.w	r3, r0, #3
  402c5a:	2b01      	cmp	r3, #1
  402c5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402c60:	d016      	beq.n	402c90 <cos+0x60>
  402c62:	2b02      	cmp	r3, #2
  402c64:	d00d      	beq.n	402c82 <cos+0x52>
  402c66:	b1eb      	cbz	r3, 402ca4 <cos+0x74>
  402c68:	2401      	movs	r4, #1
  402c6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402c6e:	9400      	str	r4, [sp, #0]
  402c70:	f000 ffba 	bl	403be8 <__kernel_sin>
  402c74:	e7ea      	b.n	402c4c <cos+0x1c>
  402c76:	2200      	movs	r2, #0
  402c78:	2300      	movs	r3, #0
  402c7a:	f000 fa8d 	bl	403198 <__kernel_cos>
  402c7e:	b007      	add	sp, #28
  402c80:	bd30      	pop	{r4, r5, pc}
  402c82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402c86:	f000 fa87 	bl	403198 <__kernel_cos>
  402c8a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402c8e:	e7dd      	b.n	402c4c <cos+0x1c>
  402c90:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  402c94:	9300      	str	r3, [sp, #0]
  402c96:	4622      	mov	r2, r4
  402c98:	462b      	mov	r3, r5
  402c9a:	f000 ffa5 	bl	403be8 <__kernel_sin>
  402c9e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402ca2:	e7d3      	b.n	402c4c <cos+0x1c>
  402ca4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402ca8:	f000 fa76 	bl	403198 <__kernel_cos>
  402cac:	e7ce      	b.n	402c4c <cos+0x1c>
  402cae:	bf00      	nop
  402cb0:	3fe921fb 	.word	0x3fe921fb
  402cb4:	7fefffff 	.word	0x7fefffff

00402cb8 <sin>:
  402cb8:	b530      	push	{r4, r5, lr}
  402cba:	4a22      	ldr	r2, [pc, #136]	; (402d44 <sin+0x8c>)
  402cbc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  402cc0:	4293      	cmp	r3, r2
  402cc2:	b087      	sub	sp, #28
  402cc4:	dd1b      	ble.n	402cfe <sin+0x46>
  402cc6:	4a20      	ldr	r2, [pc, #128]	; (402d48 <sin+0x90>)
  402cc8:	4293      	cmp	r3, r2
  402cca:	dd05      	ble.n	402cd8 <sin+0x20>
  402ccc:	4602      	mov	r2, r0
  402cce:	460b      	mov	r3, r1
  402cd0:	f001 f960 	bl	403f94 <__aeabi_dsub>
  402cd4:	b007      	add	sp, #28
  402cd6:	bd30      	pop	{r4, r5, pc}
  402cd8:	aa02      	add	r2, sp, #8
  402cda:	f000 f839 	bl	402d50 <__ieee754_rem_pio2>
  402cde:	f000 0003 	and.w	r0, r0, #3
  402ce2:	2801      	cmp	r0, #1
  402ce4:	d01e      	beq.n	402d24 <sin+0x6c>
  402ce6:	2802      	cmp	r0, #2
  402ce8:	d011      	beq.n	402d0e <sin+0x56>
  402cea:	b310      	cbz	r0, 402d32 <sin+0x7a>
  402cec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402cf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402cf4:	f000 fa50 	bl	403198 <__kernel_cos>
  402cf8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402cfc:	e7ea      	b.n	402cd4 <sin+0x1c>
  402cfe:	2300      	movs	r3, #0
  402d00:	9300      	str	r3, [sp, #0]
  402d02:	2200      	movs	r2, #0
  402d04:	2300      	movs	r3, #0
  402d06:	f000 ff6f 	bl	403be8 <__kernel_sin>
  402d0a:	b007      	add	sp, #28
  402d0c:	bd30      	pop	{r4, r5, pc}
  402d0e:	2401      	movs	r4, #1
  402d10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402d14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402d18:	9400      	str	r4, [sp, #0]
  402d1a:	f000 ff65 	bl	403be8 <__kernel_sin>
  402d1e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402d22:	e7d7      	b.n	402cd4 <sin+0x1c>
  402d24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402d28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402d2c:	f000 fa34 	bl	403198 <__kernel_cos>
  402d30:	e7d0      	b.n	402cd4 <sin+0x1c>
  402d32:	2401      	movs	r4, #1
  402d34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402d38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402d3c:	9400      	str	r4, [sp, #0]
  402d3e:	f000 ff53 	bl	403be8 <__kernel_sin>
  402d42:	e7c7      	b.n	402cd4 <sin+0x1c>
  402d44:	3fe921fb 	.word	0x3fe921fb
  402d48:	7fefffff 	.word	0x7fefffff
  402d4c:	00000000 	.word	0x00000000

00402d50 <__ieee754_rem_pio2>:
  402d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d54:	4e96      	ldr	r6, [pc, #600]	; (402fb0 <__ieee754_rem_pio2+0x260>)
  402d56:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
  402d5a:	45b3      	cmp	fp, r6
  402d5c:	b08f      	sub	sp, #60	; 0x3c
  402d5e:	460c      	mov	r4, r1
  402d60:	f340 8081 	ble.w	402e66 <__ieee754_rem_pio2+0x116>
  402d64:	4692      	mov	sl, r2
  402d66:	4a93      	ldr	r2, [pc, #588]	; (402fb4 <__ieee754_rem_pio2+0x264>)
  402d68:	4593      	cmp	fp, r2
  402d6a:	dc26      	bgt.n	402dba <__ieee754_rem_pio2+0x6a>
  402d6c:	2900      	cmp	r1, #0
  402d6e:	a386      	add	r3, pc, #536	; (adr r3, 402f88 <__ieee754_rem_pio2+0x238>)
  402d70:	e9d3 2300 	ldrd	r2, r3, [r3]
  402d74:	f340 81a8 	ble.w	4030c8 <__ieee754_rem_pio2+0x378>
  402d78:	f001 f90c 	bl	403f94 <__aeabi_dsub>
  402d7c:	4b8e      	ldr	r3, [pc, #568]	; (402fb8 <__ieee754_rem_pio2+0x268>)
  402d7e:	459b      	cmp	fp, r3
  402d80:	4604      	mov	r4, r0
  402d82:	460d      	mov	r5, r1
  402d84:	f000 8084 	beq.w	402e90 <__ieee754_rem_pio2+0x140>
  402d88:	a381      	add	r3, pc, #516	; (adr r3, 402f90 <__ieee754_rem_pio2+0x240>)
  402d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402d8e:	f001 f901 	bl	403f94 <__aeabi_dsub>
  402d92:	4602      	mov	r2, r0
  402d94:	460b      	mov	r3, r1
  402d96:	e9ca 2300 	strd	r2, r3, [sl]
  402d9a:	4620      	mov	r0, r4
  402d9c:	4629      	mov	r1, r5
  402d9e:	f001 f8f9 	bl	403f94 <__aeabi_dsub>
  402da2:	a37b      	add	r3, pc, #492	; (adr r3, 402f90 <__ieee754_rem_pio2+0x240>)
  402da4:	e9d3 2300 	ldrd	r2, r3, [r3]
  402da8:	f001 f8f4 	bl	403f94 <__aeabi_dsub>
  402dac:	2501      	movs	r5, #1
  402dae:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402db2:	4628      	mov	r0, r5
  402db4:	b00f      	add	sp, #60	; 0x3c
  402db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dba:	4a80      	ldr	r2, [pc, #512]	; (402fbc <__ieee754_rem_pio2+0x26c>)
  402dbc:	4593      	cmp	fp, r2
  402dbe:	f340 8084 	ble.w	402eca <__ieee754_rem_pio2+0x17a>
  402dc2:	4a7f      	ldr	r2, [pc, #508]	; (402fc0 <__ieee754_rem_pio2+0x270>)
  402dc4:	4593      	cmp	fp, r2
  402dc6:	dc59      	bgt.n	402e7c <__ieee754_rem_pio2+0x12c>
  402dc8:	ea4f 552b 	mov.w	r5, fp, asr #20
  402dcc:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  402dd0:	ebab 5705 	sub.w	r7, fp, r5, lsl #20
  402dd4:	4639      	mov	r1, r7
  402dd6:	4606      	mov	r6, r0
  402dd8:	f001 fd2a 	bl	404830 <__aeabi_d2iz>
  402ddc:	f001 fa28 	bl	404230 <__aeabi_i2d>
  402de0:	4680      	mov	r8, r0
  402de2:	4689      	mov	r9, r1
  402de4:	4602      	mov	r2, r0
  402de6:	460b      	mov	r3, r1
  402de8:	4630      	mov	r0, r6
  402dea:	4639      	mov	r1, r7
  402dec:	e9cd 8908 	strd	r8, r9, [sp, #32]
  402df0:	f001 f8d0 	bl	403f94 <__aeabi_dsub>
  402df4:	2200      	movs	r2, #0
  402df6:	4b73      	ldr	r3, [pc, #460]	; (402fc4 <__ieee754_rem_pio2+0x274>)
  402df8:	f001 fa80 	bl	4042fc <__aeabi_dmul>
  402dfc:	460f      	mov	r7, r1
  402dfe:	4606      	mov	r6, r0
  402e00:	f001 fd16 	bl	404830 <__aeabi_d2iz>
  402e04:	f001 fa14 	bl	404230 <__aeabi_i2d>
  402e08:	4602      	mov	r2, r0
  402e0a:	460b      	mov	r3, r1
  402e0c:	4680      	mov	r8, r0
  402e0e:	4689      	mov	r9, r1
  402e10:	4630      	mov	r0, r6
  402e12:	4639      	mov	r1, r7
  402e14:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  402e18:	f001 f8bc 	bl	403f94 <__aeabi_dsub>
  402e1c:	2200      	movs	r2, #0
  402e1e:	4b69      	ldr	r3, [pc, #420]	; (402fc4 <__ieee754_rem_pio2+0x274>)
  402e20:	f001 fa6c 	bl	4042fc <__aeabi_dmul>
  402e24:	2200      	movs	r2, #0
  402e26:	2300      	movs	r3, #0
  402e28:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  402e2c:	f001 fcce 	bl	4047cc <__aeabi_dcmpeq>
  402e30:	2800      	cmp	r0, #0
  402e32:	f000 8175 	beq.w	403120 <__ieee754_rem_pio2+0x3d0>
  402e36:	2300      	movs	r3, #0
  402e38:	4640      	mov	r0, r8
  402e3a:	4649      	mov	r1, r9
  402e3c:	2200      	movs	r2, #0
  402e3e:	f001 fcc5 	bl	4047cc <__aeabi_dcmpeq>
  402e42:	2800      	cmp	r0, #0
  402e44:	bf14      	ite	ne
  402e46:	2301      	movne	r3, #1
  402e48:	2302      	moveq	r3, #2
  402e4a:	2202      	movs	r2, #2
  402e4c:	495e      	ldr	r1, [pc, #376]	; (402fc8 <__ieee754_rem_pio2+0x278>)
  402e4e:	9200      	str	r2, [sp, #0]
  402e50:	9101      	str	r1, [sp, #4]
  402e52:	462a      	mov	r2, r5
  402e54:	a808      	add	r0, sp, #32
  402e56:	4651      	mov	r1, sl
  402e58:	f000 fac2 	bl	4033e0 <__kernel_rem_pio2>
  402e5c:	2c00      	cmp	r4, #0
  402e5e:	f2c0 8151 	blt.w	403104 <__ieee754_rem_pio2+0x3b4>
  402e62:	4605      	mov	r5, r0
  402e64:	e006      	b.n	402e74 <__ieee754_rem_pio2+0x124>
  402e66:	e9c2 0100 	strd	r0, r1, [r2]
  402e6a:	2500      	movs	r5, #0
  402e6c:	2400      	movs	r4, #0
  402e6e:	e9c2 4502 	strd	r4, r5, [r2, #8]
  402e72:	2500      	movs	r5, #0
  402e74:	4628      	mov	r0, r5
  402e76:	b00f      	add	sp, #60	; 0x3c
  402e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e7c:	4602      	mov	r2, r0
  402e7e:	460b      	mov	r3, r1
  402e80:	f001 f888 	bl	403f94 <__aeabi_dsub>
  402e84:	2500      	movs	r5, #0
  402e86:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402e8a:	e9ca 0100 	strd	r0, r1, [sl]
  402e8e:	e7f1      	b.n	402e74 <__ieee754_rem_pio2+0x124>
  402e90:	a341      	add	r3, pc, #260	; (adr r3, 402f98 <__ieee754_rem_pio2+0x248>)
  402e92:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e96:	f001 f87d 	bl	403f94 <__aeabi_dsub>
  402e9a:	a341      	add	r3, pc, #260	; (adr r3, 402fa0 <__ieee754_rem_pio2+0x250>)
  402e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402ea0:	460d      	mov	r5, r1
  402ea2:	4604      	mov	r4, r0
  402ea4:	f001 f876 	bl	403f94 <__aeabi_dsub>
  402ea8:	4602      	mov	r2, r0
  402eaa:	460b      	mov	r3, r1
  402eac:	e9ca 2300 	strd	r2, r3, [sl]
  402eb0:	4629      	mov	r1, r5
  402eb2:	4620      	mov	r0, r4
  402eb4:	f001 f86e 	bl	403f94 <__aeabi_dsub>
  402eb8:	a339      	add	r3, pc, #228	; (adr r3, 402fa0 <__ieee754_rem_pio2+0x250>)
  402eba:	e9d3 2300 	ldrd	r2, r3, [r3]
  402ebe:	f001 f869 	bl	403f94 <__aeabi_dsub>
  402ec2:	2501      	movs	r5, #1
  402ec4:	e9ca 0102 	strd	r0, r1, [sl, #8]
  402ec8:	e7d4      	b.n	402e74 <__ieee754_rem_pio2+0x124>
  402eca:	f000 ff43 	bl	403d54 <fabs>
  402ece:	a336      	add	r3, pc, #216	; (adr r3, 402fa8 <__ieee754_rem_pio2+0x258>)
  402ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
  402ed4:	4606      	mov	r6, r0
  402ed6:	460f      	mov	r7, r1
  402ed8:	f001 fa10 	bl	4042fc <__aeabi_dmul>
  402edc:	2200      	movs	r2, #0
  402ede:	4b3b      	ldr	r3, [pc, #236]	; (402fcc <__ieee754_rem_pio2+0x27c>)
  402ee0:	f001 f85a 	bl	403f98 <__adddf3>
  402ee4:	f001 fca4 	bl	404830 <__aeabi_d2iz>
  402ee8:	4605      	mov	r5, r0
  402eea:	f001 f9a1 	bl	404230 <__aeabi_i2d>
  402eee:	a326      	add	r3, pc, #152	; (adr r3, 402f88 <__ieee754_rem_pio2+0x238>)
  402ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
  402ef4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402ef8:	f001 fa00 	bl	4042fc <__aeabi_dmul>
  402efc:	4602      	mov	r2, r0
  402efe:	460b      	mov	r3, r1
  402f00:	4630      	mov	r0, r6
  402f02:	4639      	mov	r1, r7
  402f04:	f001 f846 	bl	403f94 <__aeabi_dsub>
  402f08:	a321      	add	r3, pc, #132	; (adr r3, 402f90 <__ieee754_rem_pio2+0x240>)
  402f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f0e:	4680      	mov	r8, r0
  402f10:	4689      	mov	r9, r1
  402f12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402f16:	f001 f9f1 	bl	4042fc <__aeabi_dmul>
  402f1a:	2d1f      	cmp	r5, #31
  402f1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402f20:	4640      	mov	r0, r8
  402f22:	4649      	mov	r1, r9
  402f24:	dc56      	bgt.n	402fd4 <__ieee754_rem_pio2+0x284>
  402f26:	4b2a      	ldr	r3, [pc, #168]	; (402fd0 <__ieee754_rem_pio2+0x280>)
  402f28:	1e6a      	subs	r2, r5, #1
  402f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402f2e:	455b      	cmp	r3, fp
  402f30:	d050      	beq.n	402fd4 <__ieee754_rem_pio2+0x284>
  402f32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402f36:	f001 f82d 	bl	403f94 <__aeabi_dsub>
  402f3a:	4602      	mov	r2, r0
  402f3c:	460b      	mov	r3, r1
  402f3e:	e9ca 2300 	strd	r2, r3, [sl]
  402f42:	4607      	mov	r7, r0
  402f44:	460e      	mov	r6, r1
  402f46:	463a      	mov	r2, r7
  402f48:	4633      	mov	r3, r6
  402f4a:	4640      	mov	r0, r8
  402f4c:	4649      	mov	r1, r9
  402f4e:	f001 f821 	bl	403f94 <__aeabi_dsub>
  402f52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402f56:	f001 f81d 	bl	403f94 <__aeabi_dsub>
  402f5a:	2c00      	cmp	r4, #0
  402f5c:	4602      	mov	r2, r0
  402f5e:	460b      	mov	r3, r1
  402f60:	e9ca 2302 	strd	r2, r3, [sl, #8]
  402f64:	da86      	bge.n	402e74 <__ieee754_rem_pio2+0x124>
  402f66:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  402f6a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402f6e:	f8ca 7000 	str.w	r7, [sl]
  402f72:	f8ca 6004 	str.w	r6, [sl, #4]
  402f76:	f8ca 100c 	str.w	r1, [sl, #12]
  402f7a:	f8ca 0008 	str.w	r0, [sl, #8]
  402f7e:	426d      	negs	r5, r5
  402f80:	e778      	b.n	402e74 <__ieee754_rem_pio2+0x124>
  402f82:	bf00      	nop
  402f84:	f3af 8000 	nop.w
  402f88:	54400000 	.word	0x54400000
  402f8c:	3ff921fb 	.word	0x3ff921fb
  402f90:	1a626331 	.word	0x1a626331
  402f94:	3dd0b461 	.word	0x3dd0b461
  402f98:	1a600000 	.word	0x1a600000
  402f9c:	3dd0b461 	.word	0x3dd0b461
  402fa0:	2e037073 	.word	0x2e037073
  402fa4:	3ba3198a 	.word	0x3ba3198a
  402fa8:	6dc9c883 	.word	0x6dc9c883
  402fac:	3fe45f30 	.word	0x3fe45f30
  402fb0:	3fe921fb 	.word	0x3fe921fb
  402fb4:	4002d97b 	.word	0x4002d97b
  402fb8:	3ff921fb 	.word	0x3ff921fb
  402fbc:	413921fb 	.word	0x413921fb
  402fc0:	7fefffff 	.word	0x7fefffff
  402fc4:	41700000 	.word	0x41700000
  402fc8:	00409590 	.word	0x00409590
  402fcc:	3fe00000 	.word	0x3fe00000
  402fd0:	00409510 	.word	0x00409510
  402fd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402fd8:	f000 ffdc 	bl	403f94 <__aeabi_dsub>
  402fdc:	460e      	mov	r6, r1
  402fde:	ea4f 5b2b 	mov.w	fp, fp, asr #20
  402fe2:	f3c6 530a 	ubfx	r3, r6, #20, #11
  402fe6:	ebc3 030b 	rsb	r3, r3, fp
  402fea:	2b10      	cmp	r3, #16
  402fec:	4607      	mov	r7, r0
  402fee:	e9ca 0100 	strd	r0, r1, [sl]
  402ff2:	dda8      	ble.n	402f46 <__ieee754_rem_pio2+0x1f6>
  402ff4:	a35c      	add	r3, pc, #368	; (adr r3, 403168 <__ieee754_rem_pio2+0x418>)
  402ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
  402ffa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402ffe:	f001 f97d 	bl	4042fc <__aeabi_dmul>
  403002:	4606      	mov	r6, r0
  403004:	460f      	mov	r7, r1
  403006:	4632      	mov	r2, r6
  403008:	463b      	mov	r3, r7
  40300a:	4640      	mov	r0, r8
  40300c:	4649      	mov	r1, r9
  40300e:	f000 ffc1 	bl	403f94 <__aeabi_dsub>
  403012:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403016:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  40301a:	4640      	mov	r0, r8
  40301c:	4649      	mov	r1, r9
  40301e:	f000 ffb9 	bl	403f94 <__aeabi_dsub>
  403022:	4632      	mov	r2, r6
  403024:	463b      	mov	r3, r7
  403026:	f000 ffb5 	bl	403f94 <__aeabi_dsub>
  40302a:	a351      	add	r3, pc, #324	; (adr r3, 403170 <__ieee754_rem_pio2+0x420>)
  40302c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403030:	4606      	mov	r6, r0
  403032:	460f      	mov	r7, r1
  403034:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403038:	f001 f960 	bl	4042fc <__aeabi_dmul>
  40303c:	4632      	mov	r2, r6
  40303e:	463b      	mov	r3, r7
  403040:	f000 ffa8 	bl	403f94 <__aeabi_dsub>
  403044:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403048:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40304c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  403050:	f000 ffa0 	bl	403f94 <__aeabi_dsub>
  403054:	460e      	mov	r6, r1
  403056:	f3c1 510a 	ubfx	r1, r1, #20, #11
  40305a:	ebc1 0b0b 	rsb	fp, r1, fp
  40305e:	4602      	mov	r2, r0
  403060:	4633      	mov	r3, r6
  403062:	f1bb 0f31 	cmp.w	fp, #49	; 0x31
  403066:	4607      	mov	r7, r0
  403068:	e9ca 2300 	strd	r2, r3, [sl]
  40306c:	dd78      	ble.n	403160 <__ieee754_rem_pio2+0x410>
  40306e:	a342      	add	r3, pc, #264	; (adr r3, 403178 <__ieee754_rem_pio2+0x428>)
  403070:	e9d3 2300 	ldrd	r2, r3, [r3]
  403074:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403078:	f001 f940 	bl	4042fc <__aeabi_dmul>
  40307c:	4606      	mov	r6, r0
  40307e:	460f      	mov	r7, r1
  403080:	4632      	mov	r2, r6
  403082:	463b      	mov	r3, r7
  403084:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  403088:	f000 ff84 	bl	403f94 <__aeabi_dsub>
  40308c:	4680      	mov	r8, r0
  40308e:	4689      	mov	r9, r1
  403090:	4642      	mov	r2, r8
  403092:	464b      	mov	r3, r9
  403094:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  403098:	f000 ff7c 	bl	403f94 <__aeabi_dsub>
  40309c:	4632      	mov	r2, r6
  40309e:	463b      	mov	r3, r7
  4030a0:	f000 ff78 	bl	403f94 <__aeabi_dsub>
  4030a4:	a336      	add	r3, pc, #216	; (adr r3, 403180 <__ieee754_rem_pio2+0x430>)
  4030a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4030aa:	4606      	mov	r6, r0
  4030ac:	460f      	mov	r7, r1
  4030ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4030b2:	f001 f923 	bl	4042fc <__aeabi_dmul>
  4030b6:	4632      	mov	r2, r6
  4030b8:	463b      	mov	r3, r7
  4030ba:	f000 ff6b 	bl	403f94 <__aeabi_dsub>
  4030be:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4030c2:	4640      	mov	r0, r8
  4030c4:	4649      	mov	r1, r9
  4030c6:	e734      	b.n	402f32 <__ieee754_rem_pio2+0x1e2>
  4030c8:	f000 ff66 	bl	403f98 <__adddf3>
  4030cc:	4b30      	ldr	r3, [pc, #192]	; (403190 <__ieee754_rem_pio2+0x440>)
  4030ce:	459b      	cmp	fp, r3
  4030d0:	4604      	mov	r4, r0
  4030d2:	460d      	mov	r5, r1
  4030d4:	d026      	beq.n	403124 <__ieee754_rem_pio2+0x3d4>
  4030d6:	a32c      	add	r3, pc, #176	; (adr r3, 403188 <__ieee754_rem_pio2+0x438>)
  4030d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4030dc:	f000 ff5c 	bl	403f98 <__adddf3>
  4030e0:	4602      	mov	r2, r0
  4030e2:	460b      	mov	r3, r1
  4030e4:	e9ca 2300 	strd	r2, r3, [sl]
  4030e8:	4629      	mov	r1, r5
  4030ea:	4620      	mov	r0, r4
  4030ec:	f000 ff52 	bl	403f94 <__aeabi_dsub>
  4030f0:	a325      	add	r3, pc, #148	; (adr r3, 403188 <__ieee754_rem_pio2+0x438>)
  4030f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4030f6:	f000 ff4f 	bl	403f98 <__adddf3>
  4030fa:	f04f 35ff 	mov.w	r5, #4294967295
  4030fe:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403102:	e6b7      	b.n	402e74 <__ieee754_rem_pio2+0x124>
  403104:	f8da 2004 	ldr.w	r2, [sl, #4]
  403108:	f8da 300c 	ldr.w	r3, [sl, #12]
  40310c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  403110:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403114:	4245      	negs	r5, r0
  403116:	f8ca 2004 	str.w	r2, [sl, #4]
  40311a:	f8ca 300c 	str.w	r3, [sl, #12]
  40311e:	e6a9      	b.n	402e74 <__ieee754_rem_pio2+0x124>
  403120:	2303      	movs	r3, #3
  403122:	e692      	b.n	402e4a <__ieee754_rem_pio2+0xfa>
  403124:	a310      	add	r3, pc, #64	; (adr r3, 403168 <__ieee754_rem_pio2+0x418>)
  403126:	e9d3 2300 	ldrd	r2, r3, [r3]
  40312a:	f000 ff35 	bl	403f98 <__adddf3>
  40312e:	a310      	add	r3, pc, #64	; (adr r3, 403170 <__ieee754_rem_pio2+0x420>)
  403130:	e9d3 2300 	ldrd	r2, r3, [r3]
  403134:	460d      	mov	r5, r1
  403136:	4604      	mov	r4, r0
  403138:	f000 ff2e 	bl	403f98 <__adddf3>
  40313c:	4602      	mov	r2, r0
  40313e:	460b      	mov	r3, r1
  403140:	e9ca 2300 	strd	r2, r3, [sl]
  403144:	4629      	mov	r1, r5
  403146:	4620      	mov	r0, r4
  403148:	f000 ff24 	bl	403f94 <__aeabi_dsub>
  40314c:	a308      	add	r3, pc, #32	; (adr r3, 403170 <__ieee754_rem_pio2+0x420>)
  40314e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403152:	f000 ff21 	bl	403f98 <__adddf3>
  403156:	f04f 35ff 	mov.w	r5, #4294967295
  40315a:	e9ca 0102 	strd	r0, r1, [sl, #8]
  40315e:	e689      	b.n	402e74 <__ieee754_rem_pio2+0x124>
  403160:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  403164:	e6ef      	b.n	402f46 <__ieee754_rem_pio2+0x1f6>
  403166:	bf00      	nop
  403168:	1a600000 	.word	0x1a600000
  40316c:	3dd0b461 	.word	0x3dd0b461
  403170:	2e037073 	.word	0x2e037073
  403174:	3ba3198a 	.word	0x3ba3198a
  403178:	2e000000 	.word	0x2e000000
  40317c:	3ba3198a 	.word	0x3ba3198a
  403180:	252049c1 	.word	0x252049c1
  403184:	397b839a 	.word	0x397b839a
  403188:	1a626331 	.word	0x1a626331
  40318c:	3dd0b461 	.word	0x3dd0b461
  403190:	3ff921fb 	.word	0x3ff921fb
  403194:	00000000 	.word	0x00000000

00403198 <__kernel_cos>:
  403198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40319c:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  4031a0:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
  4031a4:	b085      	sub	sp, #20
  4031a6:	460c      	mov	r4, r1
  4031a8:	4692      	mov	sl, r2
  4031aa:	469b      	mov	fp, r3
  4031ac:	4605      	mov	r5, r0
  4031ae:	da6b      	bge.n	403288 <__kernel_cos+0xf0>
  4031b0:	f001 fb3e 	bl	404830 <__aeabi_d2iz>
  4031b4:	2800      	cmp	r0, #0
  4031b6:	f000 80e8 	beq.w	40338a <__kernel_cos+0x1f2>
  4031ba:	462a      	mov	r2, r5
  4031bc:	4623      	mov	r3, r4
  4031be:	4628      	mov	r0, r5
  4031c0:	4621      	mov	r1, r4
  4031c2:	f001 f89b 	bl	4042fc <__aeabi_dmul>
  4031c6:	a374      	add	r3, pc, #464	; (adr r3, 403398 <__kernel_cos+0x200>)
  4031c8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4031cc:	4680      	mov	r8, r0
  4031ce:	4689      	mov	r9, r1
  4031d0:	f001 f894 	bl	4042fc <__aeabi_dmul>
  4031d4:	a372      	add	r3, pc, #456	; (adr r3, 4033a0 <__kernel_cos+0x208>)
  4031d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4031da:	f000 fedd 	bl	403f98 <__adddf3>
  4031de:	4642      	mov	r2, r8
  4031e0:	464b      	mov	r3, r9
  4031e2:	f001 f88b 	bl	4042fc <__aeabi_dmul>
  4031e6:	a370      	add	r3, pc, #448	; (adr r3, 4033a8 <__kernel_cos+0x210>)
  4031e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4031ec:	f000 fed2 	bl	403f94 <__aeabi_dsub>
  4031f0:	4642      	mov	r2, r8
  4031f2:	464b      	mov	r3, r9
  4031f4:	f001 f882 	bl	4042fc <__aeabi_dmul>
  4031f8:	a36d      	add	r3, pc, #436	; (adr r3, 4033b0 <__kernel_cos+0x218>)
  4031fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4031fe:	f000 fecb 	bl	403f98 <__adddf3>
  403202:	4642      	mov	r2, r8
  403204:	464b      	mov	r3, r9
  403206:	f001 f879 	bl	4042fc <__aeabi_dmul>
  40320a:	a36b      	add	r3, pc, #428	; (adr r3, 4033b8 <__kernel_cos+0x220>)
  40320c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403210:	f000 fec0 	bl	403f94 <__aeabi_dsub>
  403214:	4642      	mov	r2, r8
  403216:	464b      	mov	r3, r9
  403218:	f001 f870 	bl	4042fc <__aeabi_dmul>
  40321c:	a368      	add	r3, pc, #416	; (adr r3, 4033c0 <__kernel_cos+0x228>)
  40321e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403222:	f000 feb9 	bl	403f98 <__adddf3>
  403226:	4642      	mov	r2, r8
  403228:	464b      	mov	r3, r9
  40322a:	f001 f867 	bl	4042fc <__aeabi_dmul>
  40322e:	e9cd 0100 	strd	r0, r1, [sp]
  403232:	4640      	mov	r0, r8
  403234:	4649      	mov	r1, r9
  403236:	2200      	movs	r2, #0
  403238:	4b63      	ldr	r3, [pc, #396]	; (4033c8 <__kernel_cos+0x230>)
  40323a:	f001 f85f 	bl	4042fc <__aeabi_dmul>
  40323e:	e9dd 2300 	ldrd	r2, r3, [sp]
  403242:	4606      	mov	r6, r0
  403244:	460f      	mov	r7, r1
  403246:	4640      	mov	r0, r8
  403248:	4649      	mov	r1, r9
  40324a:	f001 f857 	bl	4042fc <__aeabi_dmul>
  40324e:	4652      	mov	r2, sl
  403250:	4680      	mov	r8, r0
  403252:	4689      	mov	r9, r1
  403254:	465b      	mov	r3, fp
  403256:	4628      	mov	r0, r5
  403258:	4621      	mov	r1, r4
  40325a:	f001 f84f 	bl	4042fc <__aeabi_dmul>
  40325e:	4602      	mov	r2, r0
  403260:	460b      	mov	r3, r1
  403262:	4640      	mov	r0, r8
  403264:	4649      	mov	r1, r9
  403266:	f000 fe95 	bl	403f94 <__aeabi_dsub>
  40326a:	4602      	mov	r2, r0
  40326c:	460b      	mov	r3, r1
  40326e:	4630      	mov	r0, r6
  403270:	4639      	mov	r1, r7
  403272:	f000 fe8f 	bl	403f94 <__aeabi_dsub>
  403276:	4602      	mov	r2, r0
  403278:	460b      	mov	r3, r1
  40327a:	2000      	movs	r0, #0
  40327c:	4953      	ldr	r1, [pc, #332]	; (4033cc <__kernel_cos+0x234>)
  40327e:	f000 fe89 	bl	403f94 <__aeabi_dsub>
  403282:	b005      	add	sp, #20
  403284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403288:	4602      	mov	r2, r0
  40328a:	460b      	mov	r3, r1
  40328c:	f001 f836 	bl	4042fc <__aeabi_dmul>
  403290:	a341      	add	r3, pc, #260	; (adr r3, 403398 <__kernel_cos+0x200>)
  403292:	e9d3 2300 	ldrd	r2, r3, [r3]
  403296:	4680      	mov	r8, r0
  403298:	4689      	mov	r9, r1
  40329a:	f001 f82f 	bl	4042fc <__aeabi_dmul>
  40329e:	a340      	add	r3, pc, #256	; (adr r3, 4033a0 <__kernel_cos+0x208>)
  4032a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4032a4:	f000 fe78 	bl	403f98 <__adddf3>
  4032a8:	4642      	mov	r2, r8
  4032aa:	464b      	mov	r3, r9
  4032ac:	f001 f826 	bl	4042fc <__aeabi_dmul>
  4032b0:	a33d      	add	r3, pc, #244	; (adr r3, 4033a8 <__kernel_cos+0x210>)
  4032b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4032b6:	f000 fe6d 	bl	403f94 <__aeabi_dsub>
  4032ba:	4642      	mov	r2, r8
  4032bc:	464b      	mov	r3, r9
  4032be:	f001 f81d 	bl	4042fc <__aeabi_dmul>
  4032c2:	a33b      	add	r3, pc, #236	; (adr r3, 4033b0 <__kernel_cos+0x218>)
  4032c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4032c8:	f000 fe66 	bl	403f98 <__adddf3>
  4032cc:	4642      	mov	r2, r8
  4032ce:	464b      	mov	r3, r9
  4032d0:	f001 f814 	bl	4042fc <__aeabi_dmul>
  4032d4:	a338      	add	r3, pc, #224	; (adr r3, 4033b8 <__kernel_cos+0x220>)
  4032d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4032da:	f000 fe5b 	bl	403f94 <__aeabi_dsub>
  4032de:	4642      	mov	r2, r8
  4032e0:	464b      	mov	r3, r9
  4032e2:	f001 f80b 	bl	4042fc <__aeabi_dmul>
  4032e6:	a336      	add	r3, pc, #216	; (adr r3, 4033c0 <__kernel_cos+0x228>)
  4032e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4032ec:	f000 fe54 	bl	403f98 <__adddf3>
  4032f0:	464b      	mov	r3, r9
  4032f2:	4642      	mov	r2, r8
  4032f4:	f001 f802 	bl	4042fc <__aeabi_dmul>
  4032f8:	4b35      	ldr	r3, [pc, #212]	; (4033d0 <__kernel_cos+0x238>)
  4032fa:	429f      	cmp	r7, r3
  4032fc:	e9cd 0100 	strd	r0, r1, [sp]
  403300:	dd97      	ble.n	403232 <__kernel_cos+0x9a>
  403302:	4b34      	ldr	r3, [pc, #208]	; (4033d4 <__kernel_cos+0x23c>)
  403304:	429f      	cmp	r7, r3
  403306:	f04f 0200 	mov.w	r2, #0
  40330a:	dc38      	bgt.n	40337e <__kernel_cos+0x1e6>
  40330c:	f5a7 1300 	sub.w	r3, r7, #2097152	; 0x200000
  403310:	2000      	movs	r0, #0
  403312:	492e      	ldr	r1, [pc, #184]	; (4033cc <__kernel_cos+0x234>)
  403314:	4616      	mov	r6, r2
  403316:	461f      	mov	r7, r3
  403318:	f000 fe3c 	bl	403f94 <__aeabi_dsub>
  40331c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403320:	4640      	mov	r0, r8
  403322:	4649      	mov	r1, r9
  403324:	2200      	movs	r2, #0
  403326:	4b28      	ldr	r3, [pc, #160]	; (4033c8 <__kernel_cos+0x230>)
  403328:	f000 ffe8 	bl	4042fc <__aeabi_dmul>
  40332c:	4632      	mov	r2, r6
  40332e:	463b      	mov	r3, r7
  403330:	f000 fe30 	bl	403f94 <__aeabi_dsub>
  403334:	e9dd 2300 	ldrd	r2, r3, [sp]
  403338:	4606      	mov	r6, r0
  40333a:	460f      	mov	r7, r1
  40333c:	4640      	mov	r0, r8
  40333e:	4649      	mov	r1, r9
  403340:	f000 ffdc 	bl	4042fc <__aeabi_dmul>
  403344:	4652      	mov	r2, sl
  403346:	4680      	mov	r8, r0
  403348:	4689      	mov	r9, r1
  40334a:	465b      	mov	r3, fp
  40334c:	4628      	mov	r0, r5
  40334e:	4621      	mov	r1, r4
  403350:	f000 ffd4 	bl	4042fc <__aeabi_dmul>
  403354:	4602      	mov	r2, r0
  403356:	460b      	mov	r3, r1
  403358:	4640      	mov	r0, r8
  40335a:	4649      	mov	r1, r9
  40335c:	f000 fe1a 	bl	403f94 <__aeabi_dsub>
  403360:	4602      	mov	r2, r0
  403362:	460b      	mov	r3, r1
  403364:	4630      	mov	r0, r6
  403366:	4639      	mov	r1, r7
  403368:	f000 fe14 	bl	403f94 <__aeabi_dsub>
  40336c:	4602      	mov	r2, r0
  40336e:	460b      	mov	r3, r1
  403370:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403374:	f000 fe0e 	bl	403f94 <__aeabi_dsub>
  403378:	b005      	add	sp, #20
  40337a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40337e:	4b16      	ldr	r3, [pc, #88]	; (4033d8 <__kernel_cos+0x240>)
  403380:	4f16      	ldr	r7, [pc, #88]	; (4033dc <__kernel_cos+0x244>)
  403382:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403386:	2600      	movs	r6, #0
  403388:	e7ca      	b.n	403320 <__kernel_cos+0x188>
  40338a:	4910      	ldr	r1, [pc, #64]	; (4033cc <__kernel_cos+0x234>)
  40338c:	2000      	movs	r0, #0
  40338e:	b005      	add	sp, #20
  403390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403394:	f3af 8000 	nop.w
  403398:	be8838d4 	.word	0xbe8838d4
  40339c:	bda8fae9 	.word	0xbda8fae9
  4033a0:	bdb4b1c4 	.word	0xbdb4b1c4
  4033a4:	3e21ee9e 	.word	0x3e21ee9e
  4033a8:	809c52ad 	.word	0x809c52ad
  4033ac:	3e927e4f 	.word	0x3e927e4f
  4033b0:	19cb1590 	.word	0x19cb1590
  4033b4:	3efa01a0 	.word	0x3efa01a0
  4033b8:	16c15177 	.word	0x16c15177
  4033bc:	3f56c16c 	.word	0x3f56c16c
  4033c0:	5555554c 	.word	0x5555554c
  4033c4:	3fa55555 	.word	0x3fa55555
  4033c8:	3fe00000 	.word	0x3fe00000
  4033cc:	3ff00000 	.word	0x3ff00000
  4033d0:	3fd33332 	.word	0x3fd33332
  4033d4:	3fe90000 	.word	0x3fe90000
  4033d8:	3fe70000 	.word	0x3fe70000
  4033dc:	3fd20000 	.word	0x3fd20000

004033e0 <__kernel_rem_pio2>:
  4033e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033e4:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  4033e8:	4c7b      	ldr	r4, [pc, #492]	; (4035d8 <__kernel_rem_pio2+0x1f8>)
  4033ea:	9ea6      	ldr	r6, [sp, #664]	; 0x298
  4033ec:	4d7b      	ldr	r5, [pc, #492]	; (4035dc <__kernel_rem_pio2+0x1fc>)
  4033ee:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  4033f2:	9409      	str	r4, [sp, #36]	; 0x24
  4033f4:	4626      	mov	r6, r4
  4033f6:	1ed4      	subs	r4, r2, #3
  4033f8:	fb85 7504 	smull	r7, r5, r5, r4
  4033fc:	17e4      	asrs	r4, r4, #31
  4033fe:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  403402:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  403406:	461d      	mov	r5, r3
  403408:	930c      	str	r3, [sp, #48]	; 0x30
  40340a:	43e3      	mvns	r3, r4
  40340c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  403410:	3d01      	subs	r5, #1
  403412:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  403416:	9308      	str	r3, [sp, #32]
  403418:	462b      	mov	r3, r5
  40341a:	940d      	str	r4, [sp, #52]	; 0x34
  40341c:	9503      	str	r5, [sp, #12]
  40341e:	1b65      	subs	r5, r4, r5
  403420:	199c      	adds	r4, r3, r6
  403422:	9004      	str	r0, [sp, #16]
  403424:	910a      	str	r1, [sp, #40]	; 0x28
  403426:	d416      	bmi.n	403456 <__kernel_rem_pio2+0x76>
  403428:	442c      	add	r4, r5
  40342a:	3401      	adds	r4, #1
  40342c:	ae22      	add	r6, sp, #136	; 0x88
  40342e:	9fa7      	ldr	r7, [sp, #668]	; 0x29c
  403430:	e008      	b.n	403444 <__kernel_rem_pio2+0x64>
  403432:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
  403436:	f000 fefb 	bl	404230 <__aeabi_i2d>
  40343a:	3501      	adds	r5, #1
  40343c:	42a5      	cmp	r5, r4
  40343e:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  403442:	d008      	beq.n	403456 <__kernel_rem_pio2+0x76>
  403444:	2d00      	cmp	r5, #0
  403446:	daf4      	bge.n	403432 <__kernel_rem_pio2+0x52>
  403448:	3501      	adds	r5, #1
  40344a:	2000      	movs	r0, #0
  40344c:	2100      	movs	r1, #0
  40344e:	42a5      	cmp	r5, r4
  403450:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  403454:	d1f6      	bne.n	403444 <__kernel_rem_pio2+0x64>
  403456:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403458:	2b00      	cmp	r3, #0
  40345a:	db31      	blt.n	4034c0 <__kernel_rem_pio2+0xe0>
  40345c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40345e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403460:	a974      	add	r1, sp, #464	; 0x1d0
  403462:	eb01 0bc2 	add.w	fp, r1, r2, lsl #3
  403466:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
  40346a:	9a03      	ldr	r2, [sp, #12]
  40346c:	a924      	add	r1, sp, #144	; 0x90
  40346e:	00db      	lsls	r3, r3, #3
  403470:	eb01 08c2 	add.w	r8, r1, r2, lsl #3
  403474:	9300      	str	r3, [sp, #0]
  403476:	f50d 79e4 	add.w	r9, sp, #456	; 0x1c8
  40347a:	9b03      	ldr	r3, [sp, #12]
  40347c:	2b00      	cmp	r3, #0
  40347e:	f2c0 8199 	blt.w	4037b4 <__kernel_rem_pio2+0x3d4>
  403482:	9b04      	ldr	r3, [sp, #16]
  403484:	f1a3 0a08 	sub.w	sl, r3, #8
  403488:	9b00      	ldr	r3, [sp, #0]
  40348a:	4644      	mov	r4, r8
  40348c:	eb08 0503 	add.w	r5, r8, r3
  403490:	2600      	movs	r6, #0
  403492:	2700      	movs	r7, #0
  403494:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  403498:	e874 0102 	ldrd	r0, r1, [r4], #-8
  40349c:	f000 ff2e 	bl	4042fc <__aeabi_dmul>
  4034a0:	4602      	mov	r2, r0
  4034a2:	460b      	mov	r3, r1
  4034a4:	4630      	mov	r0, r6
  4034a6:	4639      	mov	r1, r7
  4034a8:	f000 fd76 	bl	403f98 <__adddf3>
  4034ac:	42ac      	cmp	r4, r5
  4034ae:	4606      	mov	r6, r0
  4034b0:	460f      	mov	r7, r1
  4034b2:	d1ef      	bne.n	403494 <__kernel_rem_pio2+0xb4>
  4034b4:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  4034b8:	45d9      	cmp	r9, fp
  4034ba:	f108 0808 	add.w	r8, r8, #8
  4034be:	d1dc      	bne.n	40347a <__kernel_rem_pio2+0x9a>
  4034c0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4034c2:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
  4034c6:	3b01      	subs	r3, #1
  4034c8:	009b      	lsls	r3, r3, #2
  4034ca:	1d1a      	adds	r2, r3, #4
  4034cc:	a810      	add	r0, sp, #64	; 0x40
  4034ce:	4402      	add	r2, r0
  4034d0:	4403      	add	r3, r0
  4034d2:	920f      	str	r2, [sp, #60]	; 0x3c
  4034d4:	930e      	str	r3, [sp, #56]	; 0x38
  4034d6:	468b      	mov	fp, r1
  4034d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
  4034dc:	a99c      	add	r1, sp, #624	; 0x270
  4034de:	461a      	mov	r2, r3
  4034e0:	9306      	str	r3, [sp, #24]
  4034e2:	f1bb 0f00 	cmp.w	fp, #0
  4034e6:	440b      	add	r3, r1
  4034e8:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  4034ec:	dd28      	ble.n	403540 <__kernel_rem_pio2+0x160>
  4034ee:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
  4034f2:	eb0a 0602 	add.w	r6, sl, r2
  4034f6:	af0f      	add	r7, sp, #60	; 0x3c
  4034f8:	2200      	movs	r2, #0
  4034fa:	4b39      	ldr	r3, [pc, #228]	; (4035e0 <__kernel_rem_pio2+0x200>)
  4034fc:	4620      	mov	r0, r4
  4034fe:	4629      	mov	r1, r5
  403500:	f000 fefc 	bl	4042fc <__aeabi_dmul>
  403504:	f001 f994 	bl	404830 <__aeabi_d2iz>
  403508:	f000 fe92 	bl	404230 <__aeabi_i2d>
  40350c:	2200      	movs	r2, #0
  40350e:	4b35      	ldr	r3, [pc, #212]	; (4035e4 <__kernel_rem_pio2+0x204>)
  403510:	4680      	mov	r8, r0
  403512:	4689      	mov	r9, r1
  403514:	f000 fef2 	bl	4042fc <__aeabi_dmul>
  403518:	4602      	mov	r2, r0
  40351a:	460b      	mov	r3, r1
  40351c:	4620      	mov	r0, r4
  40351e:	4629      	mov	r1, r5
  403520:	f000 fd38 	bl	403f94 <__aeabi_dsub>
  403524:	f001 f984 	bl	404830 <__aeabi_d2iz>
  403528:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  40352c:	f847 0f04 	str.w	r0, [r7, #4]!
  403530:	4649      	mov	r1, r9
  403532:	4640      	mov	r0, r8
  403534:	f000 fd30 	bl	403f98 <__adddf3>
  403538:	4556      	cmp	r6, sl
  40353a:	4604      	mov	r4, r0
  40353c:	460d      	mov	r5, r1
  40353e:	d1db      	bne.n	4034f8 <__kernel_rem_pio2+0x118>
  403540:	f8dd 9020 	ldr.w	r9, [sp, #32]
  403544:	4620      	mov	r0, r4
  403546:	4629      	mov	r1, r5
  403548:	464a      	mov	r2, r9
  40354a:	f000 fc95 	bl	403e78 <scalbn>
  40354e:	2200      	movs	r2, #0
  403550:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  403554:	4604      	mov	r4, r0
  403556:	460d      	mov	r5, r1
  403558:	f000 fed0 	bl	4042fc <__aeabi_dmul>
  40355c:	f000 fc00 	bl	403d60 <floor>
  403560:	2200      	movs	r2, #0
  403562:	4b21      	ldr	r3, [pc, #132]	; (4035e8 <__kernel_rem_pio2+0x208>)
  403564:	f000 feca 	bl	4042fc <__aeabi_dmul>
  403568:	4602      	mov	r2, r0
  40356a:	460b      	mov	r3, r1
  40356c:	4620      	mov	r0, r4
  40356e:	4629      	mov	r1, r5
  403570:	f000 fd10 	bl	403f94 <__aeabi_dsub>
  403574:	4604      	mov	r4, r0
  403576:	460d      	mov	r5, r1
  403578:	f001 f95a 	bl	404830 <__aeabi_d2iz>
  40357c:	4680      	mov	r8, r0
  40357e:	f000 fe57 	bl	404230 <__aeabi_i2d>
  403582:	4602      	mov	r2, r0
  403584:	460b      	mov	r3, r1
  403586:	4620      	mov	r0, r4
  403588:	4629      	mov	r1, r5
  40358a:	f000 fd03 	bl	403f94 <__aeabi_dsub>
  40358e:	464c      	mov	r4, r9
  403590:	2c00      	cmp	r4, #0
  403592:	4606      	mov	r6, r0
  403594:	460f      	mov	r7, r1
  403596:	f340 80f3 	ble.w	403780 <__kernel_rem_pio2+0x3a0>
  40359a:	f10b 31ff 	add.w	r1, fp, #4294967295
  40359e:	ab10      	add	r3, sp, #64	; 0x40
  4035a0:	f1c9 0218 	rsb	r2, r9, #24
  4035a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  4035a8:	fa43 f002 	asr.w	r0, r3, r2
  4035ac:	fa00 f502 	lsl.w	r5, r0, r2
  4035b0:	aa10      	add	r2, sp, #64	; 0x40
  4035b2:	1b5d      	subs	r5, r3, r5
  4035b4:	f1c9 0317 	rsb	r3, r9, #23
  4035b8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4035bc:	4480      	add	r8, r0
  4035be:	411d      	asrs	r5, r3
  4035c0:	2d00      	cmp	r5, #0
  4035c2:	dd3e      	ble.n	403642 <__kernel_rem_pio2+0x262>
  4035c4:	f1bb 0f00 	cmp.w	fp, #0
  4035c8:	f108 0801 	add.w	r8, r8, #1
  4035cc:	f340 828a 	ble.w	403ae4 <__kernel_rem_pio2+0x704>
  4035d0:	2200      	movs	r2, #0
  4035d2:	4614      	mov	r4, r2
  4035d4:	a90f      	add	r1, sp, #60	; 0x3c
  4035d6:	e011      	b.n	4035fc <__kernel_rem_pio2+0x21c>
  4035d8:	00409698 	.word	0x00409698
  4035dc:	2aaaaaab 	.word	0x2aaaaaab
  4035e0:	3e700000 	.word	0x3e700000
  4035e4:	41700000 	.word	0x41700000
  4035e8:	40200000 	.word	0x40200000
  4035ec:	f1c3 7080 	rsb	r0, r3, #16777216	; 0x1000000
  4035f0:	b10b      	cbz	r3, 4035f6 <__kernel_rem_pio2+0x216>
  4035f2:	6008      	str	r0, [r1, #0]
  4035f4:	2401      	movs	r4, #1
  4035f6:	3201      	adds	r2, #1
  4035f8:	4593      	cmp	fp, r2
  4035fa:	dd0d      	ble.n	403618 <__kernel_rem_pio2+0x238>
  4035fc:	f851 3f04 	ldr.w	r3, [r1, #4]!
  403600:	2c00      	cmp	r4, #0
  403602:	d0f3      	beq.n	4035ec <__kernel_rem_pio2+0x20c>
  403604:	f1c3 13ff 	rsb	r3, r3, #16711935	; 0xff00ff
  403608:	3201      	adds	r2, #1
  40360a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
  40360e:	4593      	cmp	fp, r2
  403610:	600b      	str	r3, [r1, #0]
  403612:	f04f 0401 	mov.w	r4, #1
  403616:	dcf1      	bgt.n	4035fc <__kernel_rem_pio2+0x21c>
  403618:	9b08      	ldr	r3, [sp, #32]
  40361a:	2b00      	cmp	r3, #0
  40361c:	dd0e      	ble.n	40363c <__kernel_rem_pio2+0x25c>
  40361e:	2b01      	cmp	r3, #1
  403620:	f000 80b6 	beq.w	403790 <__kernel_rem_pio2+0x3b0>
  403624:	2b02      	cmp	r3, #2
  403626:	d109      	bne.n	40363c <__kernel_rem_pio2+0x25c>
  403628:	f10b 32ff 	add.w	r2, fp, #4294967295
  40362c:	ab10      	add	r3, sp, #64	; 0x40
  40362e:	a910      	add	r1, sp, #64	; 0x40
  403630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403634:	f3c3 0315 	ubfx	r3, r3, #0, #22
  403638:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  40363c:	2d02      	cmp	r5, #2
  40363e:	f000 8086 	beq.w	40374e <__kernel_rem_pio2+0x36e>
  403642:	4630      	mov	r0, r6
  403644:	4639      	mov	r1, r7
  403646:	2200      	movs	r2, #0
  403648:	2300      	movs	r3, #0
  40364a:	f001 f8bf 	bl	4047cc <__aeabi_dcmpeq>
  40364e:	2800      	cmp	r0, #0
  403650:	f000 80cc 	beq.w	4037ec <__kernel_rem_pio2+0x40c>
  403654:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403656:	f10b 3aff 	add.w	sl, fp, #4294967295
  40365a:	4553      	cmp	r3, sl
  40365c:	dc0d      	bgt.n	40367a <__kernel_rem_pio2+0x29a>
  40365e:	ab10      	add	r3, sp, #64	; 0x40
  403660:	980f      	ldr	r0, [sp, #60]	; 0x3c
  403662:	eb03 038b 	add.w	r3, r3, fp, lsl #2
  403666:	2200      	movs	r2, #0
  403668:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  40366c:	4283      	cmp	r3, r0
  40366e:	ea42 0201 	orr.w	r2, r2, r1
  403672:	d1f9      	bne.n	403668 <__kernel_rem_pio2+0x288>
  403674:	2a00      	cmp	r2, #0
  403676:	f040 821b 	bne.w	403ab0 <__kernel_rem_pio2+0x6d0>
  40367a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40367c:	aa10      	add	r2, sp, #64	; 0x40
  40367e:	3b01      	subs	r3, #1
  403680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403684:	2b00      	cmp	r3, #0
  403686:	f040 822b 	bne.w	403ae0 <__kernel_rem_pio2+0x700>
  40368a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40368c:	2301      	movs	r3, #1
  40368e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  403692:	3301      	adds	r3, #1
  403694:	2900      	cmp	r1, #0
  403696:	d0fa      	beq.n	40368e <__kernel_rem_pio2+0x2ae>
  403698:	445b      	add	r3, fp
  40369a:	461a      	mov	r2, r3
  40369c:	930b      	str	r3, [sp, #44]	; 0x2c
  40369e:	f10b 0301 	add.w	r3, fp, #1
  4036a2:	4293      	cmp	r3, r2
  4036a4:	dc4d      	bgt.n	403742 <__kernel_rem_pio2+0x362>
  4036a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4036a8:	eb03 0902 	add.w	r9, r3, r2
  4036ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4036ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4036b0:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
  4036b4:	445b      	add	r3, fp
  4036b6:	ebcb 0b02 	rsb	fp, fp, r2
  4036ba:	9aa7      	ldr	r2, [sp, #668]	; 0x29c
  4036bc:	f109 39ff 	add.w	r9, r9, #4294967295
  4036c0:	eb02 0289 	add.w	r2, r2, r9, lsl #2
  4036c4:	9200      	str	r2, [sp, #0]
  4036c6:	ea4f 02cb 	mov.w	r2, fp, lsl #3
  4036ca:	00db      	lsls	r3, r3, #3
  4036cc:	9205      	str	r2, [sp, #20]
  4036ce:	aa24      	add	r2, sp, #144	; 0x90
  4036d0:	eb02 0b03 	add.w	fp, r2, r3
  4036d4:	9307      	str	r3, [sp, #28]
  4036d6:	9b06      	ldr	r3, [sp, #24]
  4036d8:	aa74      	add	r2, sp, #464	; 0x1d0
  4036da:	eb02 0a03 	add.w	sl, r2, r3
  4036de:	f04f 0800 	mov.w	r8, #0
  4036e2:	9b00      	ldr	r3, [sp, #0]
  4036e4:	f853 0f04 	ldr.w	r0, [r3, #4]!
  4036e8:	9300      	str	r3, [sp, #0]
  4036ea:	f000 fda1 	bl	404230 <__aeabi_i2d>
  4036ee:	9b03      	ldr	r3, [sp, #12]
  4036f0:	2b00      	cmp	r3, #0
  4036f2:	e8eb 0102 	strd	r0, r1, [fp], #8
  4036f6:	db27      	blt.n	403748 <__kernel_rem_pio2+0x368>
  4036f8:	9b07      	ldr	r3, [sp, #28]
  4036fa:	eb03 0408 	add.w	r4, r3, r8
  4036fe:	9b06      	ldr	r3, [sp, #24]
  403700:	eb08 0503 	add.w	r5, r8, r3
  403704:	ab24      	add	r3, sp, #144	; 0x90
  403706:	441c      	add	r4, r3
  403708:	441d      	add	r5, r3
  40370a:	9b04      	ldr	r3, [sp, #16]
  40370c:	2600      	movs	r6, #0
  40370e:	f1a3 0908 	sub.w	r9, r3, #8
  403712:	2700      	movs	r7, #0
  403714:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  403718:	e874 0102 	ldrd	r0, r1, [r4], #-8
  40371c:	f000 fdee 	bl	4042fc <__aeabi_dmul>
  403720:	4602      	mov	r2, r0
  403722:	460b      	mov	r3, r1
  403724:	4630      	mov	r0, r6
  403726:	4639      	mov	r1, r7
  403728:	f000 fc36 	bl	403f98 <__adddf3>
  40372c:	42ac      	cmp	r4, r5
  40372e:	4606      	mov	r6, r0
  403730:	460f      	mov	r7, r1
  403732:	d1ef      	bne.n	403714 <__kernel_rem_pio2+0x334>
  403734:	9b05      	ldr	r3, [sp, #20]
  403736:	f108 0808 	add.w	r8, r8, #8
  40373a:	4598      	cmp	r8, r3
  40373c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  403740:	d1cf      	bne.n	4036e2 <__kernel_rem_pio2+0x302>
  403742:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  403746:	e6c7      	b.n	4034d8 <__kernel_rem_pio2+0xf8>
  403748:	2600      	movs	r6, #0
  40374a:	2700      	movs	r7, #0
  40374c:	e7f2      	b.n	403734 <__kernel_rem_pio2+0x354>
  40374e:	4632      	mov	r2, r6
  403750:	463b      	mov	r3, r7
  403752:	2000      	movs	r0, #0
  403754:	49c0      	ldr	r1, [pc, #768]	; (403a58 <__kernel_rem_pio2+0x678>)
  403756:	f000 fc1d 	bl	403f94 <__aeabi_dsub>
  40375a:	4606      	mov	r6, r0
  40375c:	460f      	mov	r7, r1
  40375e:	2c00      	cmp	r4, #0
  403760:	f43f af6f 	beq.w	403642 <__kernel_rem_pio2+0x262>
  403764:	9a08      	ldr	r2, [sp, #32]
  403766:	49bc      	ldr	r1, [pc, #752]	; (403a58 <__kernel_rem_pio2+0x678>)
  403768:	2000      	movs	r0, #0
  40376a:	f000 fb85 	bl	403e78 <scalbn>
  40376e:	4602      	mov	r2, r0
  403770:	460b      	mov	r3, r1
  403772:	4630      	mov	r0, r6
  403774:	4639      	mov	r1, r7
  403776:	f000 fc0d 	bl	403f94 <__aeabi_dsub>
  40377a:	4606      	mov	r6, r0
  40377c:	460f      	mov	r7, r1
  40377e:	e760      	b.n	403642 <__kernel_rem_pio2+0x262>
  403780:	d111      	bne.n	4037a6 <__kernel_rem_pio2+0x3c6>
  403782:	f10b 33ff 	add.w	r3, fp, #4294967295
  403786:	aa10      	add	r2, sp, #64	; 0x40
  403788:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  40378c:	15ed      	asrs	r5, r5, #23
  40378e:	e717      	b.n	4035c0 <__kernel_rem_pio2+0x1e0>
  403790:	f10b 32ff 	add.w	r2, fp, #4294967295
  403794:	ab10      	add	r3, sp, #64	; 0x40
  403796:	a910      	add	r1, sp, #64	; 0x40
  403798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40379c:	f3c3 0316 	ubfx	r3, r3, #0, #23
  4037a0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  4037a4:	e74a      	b.n	40363c <__kernel_rem_pio2+0x25c>
  4037a6:	2200      	movs	r2, #0
  4037a8:	4bac      	ldr	r3, [pc, #688]	; (403a5c <__kernel_rem_pio2+0x67c>)
  4037aa:	f001 f82d 	bl	404808 <__aeabi_dcmpge>
  4037ae:	b958      	cbnz	r0, 4037c8 <__kernel_rem_pio2+0x3e8>
  4037b0:	4605      	mov	r5, r0
  4037b2:	e746      	b.n	403642 <__kernel_rem_pio2+0x262>
  4037b4:	2600      	movs	r6, #0
  4037b6:	2700      	movs	r7, #0
  4037b8:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  4037bc:	45d9      	cmp	r9, fp
  4037be:	f108 0808 	add.w	r8, r8, #8
  4037c2:	f47f ae5a 	bne.w	40347a <__kernel_rem_pio2+0x9a>
  4037c6:	e67b      	b.n	4034c0 <__kernel_rem_pio2+0xe0>
  4037c8:	f1bb 0f00 	cmp.w	fp, #0
  4037cc:	f108 0801 	add.w	r8, r8, #1
  4037d0:	bfc8      	it	gt
  4037d2:	2502      	movgt	r5, #2
  4037d4:	f73f aefc 	bgt.w	4035d0 <__kernel_rem_pio2+0x1f0>
  4037d8:	4632      	mov	r2, r6
  4037da:	463b      	mov	r3, r7
  4037dc:	2000      	movs	r0, #0
  4037de:	499e      	ldr	r1, [pc, #632]	; (403a58 <__kernel_rem_pio2+0x678>)
  4037e0:	f000 fbd8 	bl	403f94 <__aeabi_dsub>
  4037e4:	2502      	movs	r5, #2
  4037e6:	4606      	mov	r6, r0
  4037e8:	460f      	mov	r7, r1
  4037ea:	e72a      	b.n	403642 <__kernel_rem_pio2+0x262>
  4037ec:	9b08      	ldr	r3, [sp, #32]
  4037ee:	9503      	str	r5, [sp, #12]
  4037f0:	425a      	negs	r2, r3
  4037f2:	4630      	mov	r0, r6
  4037f4:	4639      	mov	r1, r7
  4037f6:	f8cd 8014 	str.w	r8, [sp, #20]
  4037fa:	f000 fb3d 	bl	403e78 <scalbn>
  4037fe:	2200      	movs	r2, #0
  403800:	4b97      	ldr	r3, [pc, #604]	; (403a60 <__kernel_rem_pio2+0x680>)
  403802:	4604      	mov	r4, r0
  403804:	460d      	mov	r5, r1
  403806:	f000 ffff 	bl	404808 <__aeabi_dcmpge>
  40380a:	2800      	cmp	r0, #0
  40380c:	f000 81e3 	beq.w	403bd6 <__kernel_rem_pio2+0x7f6>
  403810:	2200      	movs	r2, #0
  403812:	4b94      	ldr	r3, [pc, #592]	; (403a64 <__kernel_rem_pio2+0x684>)
  403814:	4620      	mov	r0, r4
  403816:	4629      	mov	r1, r5
  403818:	f000 fd70 	bl	4042fc <__aeabi_dmul>
  40381c:	f001 f808 	bl	404830 <__aeabi_d2iz>
  403820:	4606      	mov	r6, r0
  403822:	f000 fd05 	bl	404230 <__aeabi_i2d>
  403826:	2200      	movs	r2, #0
  403828:	4b8d      	ldr	r3, [pc, #564]	; (403a60 <__kernel_rem_pio2+0x680>)
  40382a:	f000 fd67 	bl	4042fc <__aeabi_dmul>
  40382e:	460b      	mov	r3, r1
  403830:	4602      	mov	r2, r0
  403832:	4629      	mov	r1, r5
  403834:	4620      	mov	r0, r4
  403836:	f000 fbad 	bl	403f94 <__aeabi_dsub>
  40383a:	f000 fff9 	bl	404830 <__aeabi_d2iz>
  40383e:	9b08      	ldr	r3, [sp, #32]
  403840:	3318      	adds	r3, #24
  403842:	f10b 0a01 	add.w	sl, fp, #1
  403846:	9308      	str	r3, [sp, #32]
  403848:	ab10      	add	r3, sp, #64	; 0x40
  40384a:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  40384e:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
  403852:	9a08      	ldr	r2, [sp, #32]
  403854:	4980      	ldr	r1, [pc, #512]	; (403a58 <__kernel_rem_pio2+0x678>)
  403856:	2000      	movs	r0, #0
  403858:	f000 fb0e 	bl	403e78 <scalbn>
  40385c:	f1ba 0f00 	cmp.w	sl, #0
  403860:	4604      	mov	r4, r0
  403862:	460d      	mov	r5, r1
  403864:	f2c0 80cd 	blt.w	403a02 <__kernel_rem_pio2+0x622>
  403868:	f10a 0301 	add.w	r3, sl, #1
  40386c:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  403870:	af74      	add	r7, sp, #464	; 0x1d0
  403872:	aa10      	add	r2, sp, #64	; 0x40
  403874:	9300      	str	r3, [sp, #0]
  403876:	eb02 0983 	add.w	r9, r2, r3, lsl #2
  40387a:	eb07 0608 	add.w	r6, r7, r8
  40387e:	f859 0d04 	ldr.w	r0, [r9, #-4]!
  403882:	f000 fcd5 	bl	404230 <__aeabi_i2d>
  403886:	4622      	mov	r2, r4
  403888:	462b      	mov	r3, r5
  40388a:	f000 fd37 	bl	4042fc <__aeabi_dmul>
  40388e:	2200      	movs	r2, #0
  403890:	e966 0102 	strd	r0, r1, [r6, #-8]!
  403894:	4b73      	ldr	r3, [pc, #460]	; (403a64 <__kernel_rem_pio2+0x684>)
  403896:	4620      	mov	r0, r4
  403898:	4629      	mov	r1, r5
  40389a:	f000 fd2f 	bl	4042fc <__aeabi_dmul>
  40389e:	42be      	cmp	r6, r7
  4038a0:	4604      	mov	r4, r0
  4038a2:	460d      	mov	r5, r1
  4038a4:	d1eb      	bne.n	40387e <__kernel_rem_pio2+0x49e>
  4038a6:	f1a8 0808 	sub.w	r8, r8, #8
  4038aa:	eb06 0308 	add.w	r3, r6, r8
  4038ae:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  4038b2:	f8cd a018 	str.w	sl, [sp, #24]
  4038b6:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  4038ba:	f8cd 9010 	str.w	r9, [sp, #16]
  4038be:	f04f 0800 	mov.w	r8, #0
  4038c2:	469b      	mov	fp, r3
  4038c4:	f1ba 0f00 	cmp.w	sl, #0
  4038c8:	f2c0 8098 	blt.w	4039fc <__kernel_rem_pio2+0x61c>
  4038cc:	f1b8 0f00 	cmp.w	r8, #0
  4038d0:	f2c0 8094 	blt.w	4039fc <__kernel_rem_pio2+0x61c>
  4038d4:	f8df 9190 	ldr.w	r9, [pc, #400]	; 403a68 <__kernel_rem_pio2+0x688>
  4038d8:	465d      	mov	r5, fp
  4038da:	2600      	movs	r6, #0
  4038dc:	2700      	movs	r7, #0
  4038de:	2400      	movs	r4, #0
  4038e0:	e001      	b.n	4038e6 <__kernel_rem_pio2+0x506>
  4038e2:	4544      	cmp	r4, r8
  4038e4:	dc10      	bgt.n	403908 <__kernel_rem_pio2+0x528>
  4038e6:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  4038ea:	e8f5 0102 	ldrd	r0, r1, [r5], #8
  4038ee:	f000 fd05 	bl	4042fc <__aeabi_dmul>
  4038f2:	4602      	mov	r2, r0
  4038f4:	460b      	mov	r3, r1
  4038f6:	4630      	mov	r0, r6
  4038f8:	4639      	mov	r1, r7
  4038fa:	f000 fb4d 	bl	403f98 <__adddf3>
  4038fe:	3401      	adds	r4, #1
  403900:	45a2      	cmp	sl, r4
  403902:	4606      	mov	r6, r0
  403904:	460f      	mov	r7, r1
  403906:	daec      	bge.n	4038e2 <__kernel_rem_pio2+0x502>
  403908:	9b04      	ldr	r3, [sp, #16]
  40390a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40390e:	e9c3 6700 	strd	r6, r7, [r3]
  403912:	9b00      	ldr	r3, [sp, #0]
  403914:	f108 0801 	add.w	r8, r8, #1
  403918:	4598      	cmp	r8, r3
  40391a:	f1ab 0b08 	sub.w	fp, fp, #8
  40391e:	d1d1      	bne.n	4038c4 <__kernel_rem_pio2+0x4e4>
  403920:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  403922:	f8dd a018 	ldr.w	sl, [sp, #24]
  403926:	f8dd 9010 	ldr.w	r9, [sp, #16]
  40392a:	2b03      	cmp	r3, #3
  40392c:	d83d      	bhi.n	4039aa <__kernel_rem_pio2+0x5ca>
  40392e:	e8df f013 	tbh	[pc, r3, lsl #1]
  403932:	0043      	.short	0x0043
  403934:	00040004 	.word	0x00040004
  403938:	00db      	.short	0x00db
  40393a:	9b00      	ldr	r3, [sp, #0]
  40393c:	2400      	movs	r4, #0
  40393e:	eb09 06c3 	add.w	r6, r9, r3, lsl #3
  403942:	4625      	mov	r5, r4
  403944:	4620      	mov	r0, r4
  403946:	4629      	mov	r1, r5
  403948:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  40394c:	f000 fb24 	bl	403f98 <__adddf3>
  403950:	454e      	cmp	r6, r9
  403952:	4604      	mov	r4, r0
  403954:	460d      	mov	r5, r1
  403956:	d1f5      	bne.n	403944 <__kernel_rem_pio2+0x564>
  403958:	9b03      	ldr	r3, [sp, #12]
  40395a:	2b00      	cmp	r3, #0
  40395c:	f000 808e 	beq.w	403a7c <__kernel_rem_pio2+0x69c>
  403960:	980a      	ldr	r0, [sp, #40]	; 0x28
  403962:	462b      	mov	r3, r5
  403964:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  403968:	4622      	mov	r2, r4
  40396a:	e880 0030 	stmia.w	r0, {r4, r5}
  40396e:	e9d9 0100 	ldrd	r0, r1, [r9]
  403972:	f000 fb0f 	bl	403f94 <__aeabi_dsub>
  403976:	f1ba 0f00 	cmp.w	sl, #0
  40397a:	4602      	mov	r2, r0
  40397c:	460b      	mov	r3, r1
  40397e:	dd0d      	ble.n	40399c <__kernel_rem_pio2+0x5bc>
  403980:	2401      	movs	r4, #1
  403982:	4610      	mov	r0, r2
  403984:	4619      	mov	r1, r3
  403986:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  40398a:	f000 fb05 	bl	403f98 <__adddf3>
  40398e:	3401      	adds	r4, #1
  403990:	45a2      	cmp	sl, r4
  403992:	4602      	mov	r2, r0
  403994:	460b      	mov	r3, r1
  403996:	daf4      	bge.n	403982 <__kernel_rem_pio2+0x5a2>
  403998:	9903      	ldr	r1, [sp, #12]
  40399a:	b109      	cbz	r1, 4039a0 <__kernel_rem_pio2+0x5c0>
  40399c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4039a0:	4619      	mov	r1, r3
  4039a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039a4:	4610      	mov	r0, r2
  4039a6:	e9c3 0102 	strd	r0, r1, [r3, #8]
  4039aa:	9b05      	ldr	r3, [sp, #20]
  4039ac:	f003 0007 	and.w	r0, r3, #7
  4039b0:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  4039b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039b8:	9b00      	ldr	r3, [sp, #0]
  4039ba:	2200      	movs	r2, #0
  4039bc:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
  4039c0:	4613      	mov	r3, r2
  4039c2:	4610      	mov	r0, r2
  4039c4:	4619      	mov	r1, r3
  4039c6:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
  4039ca:	f000 fae5 	bl	403f98 <__adddf3>
  4039ce:	f10a 3aff 	add.w	sl, sl, #4294967295
  4039d2:	f1ba 3fff 	cmp.w	sl, #4294967295
  4039d6:	4602      	mov	r2, r0
  4039d8:	460b      	mov	r3, r1
  4039da:	d1f2      	bne.n	4039c2 <__kernel_rem_pio2+0x5e2>
  4039dc:	9903      	ldr	r1, [sp, #12]
  4039de:	b109      	cbz	r1, 4039e4 <__kernel_rem_pio2+0x604>
  4039e0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4039e4:	4619      	mov	r1, r3
  4039e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039e8:	4610      	mov	r0, r2
  4039ea:	e9c3 0100 	strd	r0, r1, [r3]
  4039ee:	9b05      	ldr	r3, [sp, #20]
  4039f0:	f003 0007 	and.w	r0, r3, #7
  4039f4:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  4039f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039fc:	2600      	movs	r6, #0
  4039fe:	2700      	movs	r7, #0
  403a00:	e782      	b.n	403908 <__kernel_rem_pio2+0x528>
  403a02:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  403a04:	2b03      	cmp	r3, #3
  403a06:	d8d0      	bhi.n	4039aa <__kernel_rem_pio2+0x5ca>
  403a08:	e8df f003 	tbb	[pc, r3]
  403a0c:	0230304f 	.word	0x0230304f
  403a10:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  403a14:	9b03      	ldr	r3, [sp, #12]
  403a16:	2700      	movs	r7, #0
  403a18:	463e      	mov	r6, r7
  403a1a:	2b00      	cmp	r3, #0
  403a1c:	f000 80c7 	beq.w	403bae <__kernel_rem_pio2+0x7ce>
  403a20:	f8d9 300c 	ldr.w	r3, [r9, #12]
  403a24:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403a26:	f8d9 0004 	ldr.w	r0, [r9, #4]
  403a2a:	f8d9 2000 	ldr.w	r2, [r9]
  403a2e:	f8d9 1008 	ldr.w	r1, [r9, #8]
  403a32:	612f      	str	r7, [r5, #16]
  403a34:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403a38:	60eb      	str	r3, [r5, #12]
  403a3a:	9b05      	ldr	r3, [sp, #20]
  403a3c:	602a      	str	r2, [r5, #0]
  403a3e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403a42:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  403a46:	6068      	str	r0, [r5, #4]
  403a48:	f003 0007 	and.w	r0, r3, #7
  403a4c:	616e      	str	r6, [r5, #20]
  403a4e:	60a9      	str	r1, [r5, #8]
  403a50:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  403a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a58:	3ff00000 	.word	0x3ff00000
  403a5c:	3fe00000 	.word	0x3fe00000
  403a60:	41700000 	.word	0x41700000
  403a64:	3e700000 	.word	0x3e700000
  403a68:	004096a0 	.word	0x004096a0
  403a6c:	9b03      	ldr	r3, [sp, #12]
  403a6e:	2400      	movs	r4, #0
  403a70:	4625      	mov	r5, r4
  403a72:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  403a76:	2b00      	cmp	r3, #0
  403a78:	f47f af72 	bne.w	403960 <__kernel_rem_pio2+0x580>
  403a7c:	4620      	mov	r0, r4
  403a7e:	4622      	mov	r2, r4
  403a80:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403a82:	4629      	mov	r1, r5
  403a84:	462b      	mov	r3, r5
  403a86:	e9c4 0100 	strd	r0, r1, [r4]
  403a8a:	e9d9 0100 	ldrd	r0, r1, [r9]
  403a8e:	f000 fa81 	bl	403f94 <__aeabi_dsub>
  403a92:	f1ba 0f00 	cmp.w	sl, #0
  403a96:	4602      	mov	r2, r0
  403a98:	460b      	mov	r3, r1
  403a9a:	f73f af71 	bgt.w	403980 <__kernel_rem_pio2+0x5a0>
  403a9e:	4619      	mov	r1, r3
  403aa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403aa2:	4610      	mov	r0, r2
  403aa4:	e9c3 0102 	strd	r0, r1, [r3, #8]
  403aa8:	e77f      	b.n	4039aa <__kernel_rem_pio2+0x5ca>
  403aaa:	2200      	movs	r2, #0
  403aac:	4613      	mov	r3, r2
  403aae:	e795      	b.n	4039dc <__kernel_rem_pio2+0x5fc>
  403ab0:	ab10      	add	r3, sp, #64	; 0x40
  403ab2:	9a08      	ldr	r2, [sp, #32]
  403ab4:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
  403ab8:	9503      	str	r5, [sp, #12]
  403aba:	3a18      	subs	r2, #24
  403abc:	f8cd 8014 	str.w	r8, [sp, #20]
  403ac0:	9208      	str	r2, [sp, #32]
  403ac2:	2b00      	cmp	r3, #0
  403ac4:	f47f aec5 	bne.w	403852 <__kernel_rem_pio2+0x472>
  403ac8:	ab10      	add	r3, sp, #64	; 0x40
  403aca:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  403ace:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  403ad2:	f10a 3aff 	add.w	sl, sl, #4294967295
  403ad6:	3a18      	subs	r2, #24
  403ad8:	2900      	cmp	r1, #0
  403ada:	d0f8      	beq.n	403ace <__kernel_rem_pio2+0x6ee>
  403adc:	9208      	str	r2, [sp, #32]
  403ade:	e6b8      	b.n	403852 <__kernel_rem_pio2+0x472>
  403ae0:	2301      	movs	r3, #1
  403ae2:	e5d9      	b.n	403698 <__kernel_rem_pio2+0x2b8>
  403ae4:	2400      	movs	r4, #0
  403ae6:	e597      	b.n	403618 <__kernel_rem_pio2+0x238>
  403ae8:	f1ba 0f00 	cmp.w	sl, #0
  403aec:	dd92      	ble.n	403a14 <__kernel_rem_pio2+0x634>
  403aee:	ea4f 08ca 	mov.w	r8, sl, lsl #3
  403af2:	eb09 0b08 	add.w	fp, r9, r8
  403af6:	e9db 6700 	ldrd	r6, r7, [fp]
  403afa:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
  403afe:	4630      	mov	r0, r6
  403b00:	4639      	mov	r1, r7
  403b02:	e9cd 2300 	strd	r2, r3, [sp]
  403b06:	f000 fa47 	bl	403f98 <__adddf3>
  403b0a:	4604      	mov	r4, r0
  403b0c:	460d      	mov	r5, r1
  403b0e:	4622      	mov	r2, r4
  403b10:	462b      	mov	r3, r5
  403b12:	e9dd 0100 	ldrd	r0, r1, [sp]
  403b16:	f000 fa3d 	bl	403f94 <__aeabi_dsub>
  403b1a:	4602      	mov	r2, r0
  403b1c:	460b      	mov	r3, r1
  403b1e:	4630      	mov	r0, r6
  403b20:	4639      	mov	r1, r7
  403b22:	f000 fa39 	bl	403f98 <__adddf3>
  403b26:	45cb      	cmp	fp, r9
  403b28:	4626      	mov	r6, r4
  403b2a:	462f      	mov	r7, r5
  403b2c:	e9cb 0102 	strd	r0, r1, [fp, #8]
  403b30:	e9cb 4500 	strd	r4, r5, [fp]
  403b34:	d1e1      	bne.n	403afa <__kernel_rem_pio2+0x71a>
  403b36:	f1ba 0f01 	cmp.w	sl, #1
  403b3a:	f77f af6b 	ble.w	403a14 <__kernel_rem_pio2+0x634>
  403b3e:	eb09 0a08 	add.w	sl, r9, r8
  403b42:	e9da 6700 	ldrd	r6, r7, [sl]
  403b46:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
  403b4a:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
  403b4e:	4610      	mov	r0, r2
  403b50:	4619      	mov	r1, r3
  403b52:	4632      	mov	r2, r6
  403b54:	463b      	mov	r3, r7
  403b56:	e9cd 0100 	strd	r0, r1, [sp]
  403b5a:	f000 fa1d 	bl	403f98 <__adddf3>
  403b5e:	4604      	mov	r4, r0
  403b60:	460d      	mov	r5, r1
  403b62:	4622      	mov	r2, r4
  403b64:	462b      	mov	r3, r5
  403b66:	e9dd 0100 	ldrd	r0, r1, [sp]
  403b6a:	f000 fa13 	bl	403f94 <__aeabi_dsub>
  403b6e:	4632      	mov	r2, r6
  403b70:	463b      	mov	r3, r7
  403b72:	f000 fa11 	bl	403f98 <__adddf3>
  403b76:	45da      	cmp	sl, fp
  403b78:	4626      	mov	r6, r4
  403b7a:	462f      	mov	r7, r5
  403b7c:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403b80:	e9ca 4500 	strd	r4, r5, [sl]
  403b84:	d1e1      	bne.n	403b4a <__kernel_rem_pio2+0x76a>
  403b86:	f108 0408 	add.w	r4, r8, #8
  403b8a:	2700      	movs	r7, #0
  403b8c:	444c      	add	r4, r9
  403b8e:	463e      	mov	r6, r7
  403b90:	ad50      	add	r5, sp, #320	; 0x140
  403b92:	4638      	mov	r0, r7
  403b94:	4631      	mov	r1, r6
  403b96:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  403b9a:	f000 f9fd 	bl	403f98 <__adddf3>
  403b9e:	42ac      	cmp	r4, r5
  403ba0:	4607      	mov	r7, r0
  403ba2:	460e      	mov	r6, r1
  403ba4:	d1f5      	bne.n	403b92 <__kernel_rem_pio2+0x7b2>
  403ba6:	9b03      	ldr	r3, [sp, #12]
  403ba8:	2b00      	cmp	r3, #0
  403baa:	f47f af39 	bne.w	403a20 <__kernel_rem_pio2+0x640>
  403bae:	e9d9 2300 	ldrd	r2, r3, [r9]
  403bb2:	463c      	mov	r4, r7
  403bb4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403bb6:	e9d9 0102 	ldrd	r0, r1, [r9, #8]
  403bba:	e9c7 2300 	strd	r2, r3, [r7]
  403bbe:	9b05      	ldr	r3, [sp, #20]
  403bc0:	4635      	mov	r5, r6
  403bc2:	e9c7 0102 	strd	r0, r1, [r7, #8]
  403bc6:	f003 0007 	and.w	r0, r3, #7
  403bca:	e9c7 4504 	strd	r4, r5, [r7, #16]
  403bce:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  403bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bd6:	4620      	mov	r0, r4
  403bd8:	4629      	mov	r1, r5
  403bda:	f000 fe29 	bl	404830 <__aeabi_d2iz>
  403bde:	ab10      	add	r3, sp, #64	; 0x40
  403be0:	46da      	mov	sl, fp
  403be2:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  403be6:	e634      	b.n	403852 <__kernel_rem_pio2+0x472>

00403be8 <__kernel_sin>:
  403be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403bec:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  403bf0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  403bf4:	b085      	sub	sp, #20
  403bf6:	460c      	mov	r4, r1
  403bf8:	4690      	mov	r8, r2
  403bfa:	4699      	mov	r9, r3
  403bfc:	4605      	mov	r5, r0
  403bfe:	da04      	bge.n	403c0a <__kernel_sin+0x22>
  403c00:	f000 fe16 	bl	404830 <__aeabi_d2iz>
  403c04:	2800      	cmp	r0, #0
  403c06:	f000 8083 	beq.w	403d10 <__kernel_sin+0x128>
  403c0a:	462a      	mov	r2, r5
  403c0c:	4623      	mov	r3, r4
  403c0e:	4628      	mov	r0, r5
  403c10:	4621      	mov	r1, r4
  403c12:	f000 fb73 	bl	4042fc <__aeabi_dmul>
  403c16:	462a      	mov	r2, r5
  403c18:	4623      	mov	r3, r4
  403c1a:	4606      	mov	r6, r0
  403c1c:	460f      	mov	r7, r1
  403c1e:	f000 fb6d 	bl	4042fc <__aeabi_dmul>
  403c22:	a33f      	add	r3, pc, #252	; (adr r3, 403d20 <__kernel_sin+0x138>)
  403c24:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c28:	4682      	mov	sl, r0
  403c2a:	468b      	mov	fp, r1
  403c2c:	4630      	mov	r0, r6
  403c2e:	4639      	mov	r1, r7
  403c30:	f000 fb64 	bl	4042fc <__aeabi_dmul>
  403c34:	a33c      	add	r3, pc, #240	; (adr r3, 403d28 <__kernel_sin+0x140>)
  403c36:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c3a:	f000 f9ab 	bl	403f94 <__aeabi_dsub>
  403c3e:	4632      	mov	r2, r6
  403c40:	463b      	mov	r3, r7
  403c42:	f000 fb5b 	bl	4042fc <__aeabi_dmul>
  403c46:	a33a      	add	r3, pc, #232	; (adr r3, 403d30 <__kernel_sin+0x148>)
  403c48:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c4c:	f000 f9a4 	bl	403f98 <__adddf3>
  403c50:	4632      	mov	r2, r6
  403c52:	463b      	mov	r3, r7
  403c54:	f000 fb52 	bl	4042fc <__aeabi_dmul>
  403c58:	a337      	add	r3, pc, #220	; (adr r3, 403d38 <__kernel_sin+0x150>)
  403c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c5e:	f000 f999 	bl	403f94 <__aeabi_dsub>
  403c62:	4632      	mov	r2, r6
  403c64:	463b      	mov	r3, r7
  403c66:	f000 fb49 	bl	4042fc <__aeabi_dmul>
  403c6a:	a335      	add	r3, pc, #212	; (adr r3, 403d40 <__kernel_sin+0x158>)
  403c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c70:	f000 f992 	bl	403f98 <__adddf3>
  403c74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403c76:	e9cd 0100 	strd	r0, r1, [sp]
  403c7a:	b39b      	cbz	r3, 403ce4 <__kernel_sin+0xfc>
  403c7c:	4640      	mov	r0, r8
  403c7e:	4649      	mov	r1, r9
  403c80:	2200      	movs	r2, #0
  403c82:	4b33      	ldr	r3, [pc, #204]	; (403d50 <__kernel_sin+0x168>)
  403c84:	f000 fb3a 	bl	4042fc <__aeabi_dmul>
  403c88:	e9dd 2300 	ldrd	r2, r3, [sp]
  403c8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403c90:	4650      	mov	r0, sl
  403c92:	4659      	mov	r1, fp
  403c94:	f000 fb32 	bl	4042fc <__aeabi_dmul>
  403c98:	4602      	mov	r2, r0
  403c9a:	460b      	mov	r3, r1
  403c9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ca0:	f000 f978 	bl	403f94 <__aeabi_dsub>
  403ca4:	4632      	mov	r2, r6
  403ca6:	463b      	mov	r3, r7
  403ca8:	f000 fb28 	bl	4042fc <__aeabi_dmul>
  403cac:	4642      	mov	r2, r8
  403cae:	464b      	mov	r3, r9
  403cb0:	f000 f970 	bl	403f94 <__aeabi_dsub>
  403cb4:	a324      	add	r3, pc, #144	; (adr r3, 403d48 <__kernel_sin+0x160>)
  403cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
  403cba:	4606      	mov	r6, r0
  403cbc:	460f      	mov	r7, r1
  403cbe:	4650      	mov	r0, sl
  403cc0:	4659      	mov	r1, fp
  403cc2:	f000 fb1b 	bl	4042fc <__aeabi_dmul>
  403cc6:	4602      	mov	r2, r0
  403cc8:	460b      	mov	r3, r1
  403cca:	4630      	mov	r0, r6
  403ccc:	4639      	mov	r1, r7
  403cce:	f000 f963 	bl	403f98 <__adddf3>
  403cd2:	4602      	mov	r2, r0
  403cd4:	460b      	mov	r3, r1
  403cd6:	4628      	mov	r0, r5
  403cd8:	4621      	mov	r1, r4
  403cda:	f000 f95b 	bl	403f94 <__aeabi_dsub>
  403cde:	b005      	add	sp, #20
  403ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ce4:	e9dd 2300 	ldrd	r2, r3, [sp]
  403ce8:	4630      	mov	r0, r6
  403cea:	4639      	mov	r1, r7
  403cec:	f000 fb06 	bl	4042fc <__aeabi_dmul>
  403cf0:	a315      	add	r3, pc, #84	; (adr r3, 403d48 <__kernel_sin+0x160>)
  403cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
  403cf6:	f000 f94d 	bl	403f94 <__aeabi_dsub>
  403cfa:	4652      	mov	r2, sl
  403cfc:	465b      	mov	r3, fp
  403cfe:	f000 fafd 	bl	4042fc <__aeabi_dmul>
  403d02:	462a      	mov	r2, r5
  403d04:	4623      	mov	r3, r4
  403d06:	f000 f947 	bl	403f98 <__adddf3>
  403d0a:	b005      	add	sp, #20
  403d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d10:	4628      	mov	r0, r5
  403d12:	4621      	mov	r1, r4
  403d14:	b005      	add	sp, #20
  403d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d1a:	bf00      	nop
  403d1c:	f3af 8000 	nop.w
  403d20:	5acfd57c 	.word	0x5acfd57c
  403d24:	3de5d93a 	.word	0x3de5d93a
  403d28:	8a2b9ceb 	.word	0x8a2b9ceb
  403d2c:	3e5ae5e6 	.word	0x3e5ae5e6
  403d30:	57b1fe7d 	.word	0x57b1fe7d
  403d34:	3ec71de3 	.word	0x3ec71de3
  403d38:	19c161d5 	.word	0x19c161d5
  403d3c:	3f2a01a0 	.word	0x3f2a01a0
  403d40:	1110f8a6 	.word	0x1110f8a6
  403d44:	3f811111 	.word	0x3f811111
  403d48:	55555549 	.word	0x55555549
  403d4c:	3fc55555 	.word	0x3fc55555
  403d50:	3fe00000 	.word	0x3fe00000

00403d54 <fabs>:
  403d54:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403d58:	4770      	bx	lr
  403d5a:	bf00      	nop
  403d5c:	0000      	movs	r0, r0
	...

00403d60 <floor>:
  403d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403d64:	f3c1 580a 	ubfx	r8, r1, #20, #11
  403d68:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
  403d6c:	2e13      	cmp	r6, #19
  403d6e:	460b      	mov	r3, r1
  403d70:	460d      	mov	r5, r1
  403d72:	4604      	mov	r4, r0
  403d74:	4602      	mov	r2, r0
  403d76:	4689      	mov	r9, r1
  403d78:	4607      	mov	r7, r0
  403d7a:	dc1d      	bgt.n	403db8 <floor+0x58>
  403d7c:	2e00      	cmp	r6, #0
  403d7e:	db40      	blt.n	403e02 <floor+0xa2>
  403d80:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 403e74 <floor+0x114>
  403d84:	fa48 f806 	asr.w	r8, r8, r6
  403d88:	ea08 0e01 	and.w	lr, r8, r1
  403d8c:	ea5e 0202 	orrs.w	r2, lr, r2
  403d90:	d017      	beq.n	403dc2 <floor+0x62>
  403d92:	a335      	add	r3, pc, #212	; (adr r3, 403e68 <floor+0x108>)
  403d94:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d98:	f000 f8fe 	bl	403f98 <__adddf3>
  403d9c:	2200      	movs	r2, #0
  403d9e:	2300      	movs	r3, #0
  403da0:	f000 fd3c 	bl	40481c <__aeabi_dcmpgt>
  403da4:	b120      	cbz	r0, 403db0 <floor+0x50>
  403da6:	2d00      	cmp	r5, #0
  403da8:	db40      	blt.n	403e2c <floor+0xcc>
  403daa:	ea29 0508 	bic.w	r5, r9, r8
  403dae:	2700      	movs	r7, #0
  403db0:	4638      	mov	r0, r7
  403db2:	4629      	mov	r1, r5
  403db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403db8:	2e33      	cmp	r6, #51	; 0x33
  403dba:	dd06      	ble.n	403dca <floor+0x6a>
  403dbc:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  403dc0:	d02f      	beq.n	403e22 <floor+0xc2>
  403dc2:	4620      	mov	r0, r4
  403dc4:	4619      	mov	r1, r3
  403dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403dca:	f2a8 4213 	subw	r2, r8, #1043	; 0x413
  403dce:	f04f 3aff 	mov.w	sl, #4294967295
  403dd2:	fa2a fa02 	lsr.w	sl, sl, r2
  403dd6:	ea1a 0f00 	tst.w	sl, r0
  403dda:	d0f2      	beq.n	403dc2 <floor+0x62>
  403ddc:	a322      	add	r3, pc, #136	; (adr r3, 403e68 <floor+0x108>)
  403dde:	e9d3 2300 	ldrd	r2, r3, [r3]
  403de2:	f000 f8d9 	bl	403f98 <__adddf3>
  403de6:	2200      	movs	r2, #0
  403de8:	2300      	movs	r3, #0
  403dea:	f000 fd17 	bl	40481c <__aeabi_dcmpgt>
  403dee:	2800      	cmp	r0, #0
  403df0:	d0de      	beq.n	403db0 <floor+0x50>
  403df2:	2d00      	cmp	r5, #0
  403df4:	db1f      	blt.n	403e36 <floor+0xd6>
  403df6:	464d      	mov	r5, r9
  403df8:	ea27 070a 	bic.w	r7, r7, sl
  403dfc:	4638      	mov	r0, r7
  403dfe:	4629      	mov	r1, r5
  403e00:	e7d8      	b.n	403db4 <floor+0x54>
  403e02:	a319      	add	r3, pc, #100	; (adr r3, 403e68 <floor+0x108>)
  403e04:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e08:	f000 f8c6 	bl	403f98 <__adddf3>
  403e0c:	2200      	movs	r2, #0
  403e0e:	2300      	movs	r3, #0
  403e10:	f000 fd04 	bl	40481c <__aeabi_dcmpgt>
  403e14:	2800      	cmp	r0, #0
  403e16:	d0cb      	beq.n	403db0 <floor+0x50>
  403e18:	2d00      	cmp	r5, #0
  403e1a:	db1a      	blt.n	403e52 <floor+0xf2>
  403e1c:	2700      	movs	r7, #0
  403e1e:	463d      	mov	r5, r7
  403e20:	e7c6      	b.n	403db0 <floor+0x50>
  403e22:	4602      	mov	r2, r0
  403e24:	460b      	mov	r3, r1
  403e26:	f000 f8b7 	bl	403f98 <__adddf3>
  403e2a:	e7cc      	b.n	403dc6 <floor+0x66>
  403e2c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  403e30:	4133      	asrs	r3, r6
  403e32:	4499      	add	r9, r3
  403e34:	e7b9      	b.n	403daa <floor+0x4a>
  403e36:	2e14      	cmp	r6, #20
  403e38:	d008      	beq.n	403e4c <floor+0xec>
  403e3a:	f5c8 6886 	rsb	r8, r8, #1072	; 0x430
  403e3e:	f108 0803 	add.w	r8, r8, #3
  403e42:	2301      	movs	r3, #1
  403e44:	fa03 f308 	lsl.w	r3, r3, r8
  403e48:	191f      	adds	r7, r3, r4
  403e4a:	d3d4      	bcc.n	403df6 <floor+0x96>
  403e4c:	f109 0901 	add.w	r9, r9, #1
  403e50:	e7d1      	b.n	403df6 <floor+0x96>
  403e52:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  403e56:	4b06      	ldr	r3, [pc, #24]	; (403e70 <floor+0x110>)
  403e58:	4322      	orrs	r2, r4
  403e5a:	bf18      	it	ne
  403e5c:	461d      	movne	r5, r3
  403e5e:	2700      	movs	r7, #0
  403e60:	e7a6      	b.n	403db0 <floor+0x50>
  403e62:	bf00      	nop
  403e64:	f3af 8000 	nop.w
  403e68:	8800759c 	.word	0x8800759c
  403e6c:	7e37e43c 	.word	0x7e37e43c
  403e70:	bff00000 	.word	0xbff00000
  403e74:	000fffff 	.word	0x000fffff

00403e78 <scalbn>:
  403e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403e7a:	f3c1 560a 	ubfx	r6, r1, #20, #11
  403e7e:	4604      	mov	r4, r0
  403e80:	460d      	mov	r5, r1
  403e82:	460b      	mov	r3, r1
  403e84:	4617      	mov	r7, r2
  403e86:	bb16      	cbnz	r6, 403ece <scalbn+0x56>
  403e88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403e8c:	4303      	orrs	r3, r0
  403e8e:	d032      	beq.n	403ef6 <scalbn+0x7e>
  403e90:	2200      	movs	r2, #0
  403e92:	4b37      	ldr	r3, [pc, #220]	; (403f70 <scalbn+0xf8>)
  403e94:	f000 fa32 	bl	4042fc <__aeabi_dmul>
  403e98:	4a36      	ldr	r2, [pc, #216]	; (403f74 <scalbn+0xfc>)
  403e9a:	4297      	cmp	r7, r2
  403e9c:	4604      	mov	r4, r0
  403e9e:	460d      	mov	r5, r1
  403ea0:	460b      	mov	r3, r1
  403ea2:	db37      	blt.n	403f14 <scalbn+0x9c>
  403ea4:	f3c1 560a 	ubfx	r6, r1, #20, #11
  403ea8:	3e36      	subs	r6, #54	; 0x36
  403eaa:	443e      	add	r6, r7
  403eac:	f240 72fe 	movw	r2, #2046	; 0x7fe
  403eb0:	4296      	cmp	r6, r2
  403eb2:	dd15      	ble.n	403ee0 <scalbn+0x68>
  403eb4:	4622      	mov	r2, r4
  403eb6:	462b      	mov	r3, r5
  403eb8:	a129      	add	r1, pc, #164	; (adr r1, 403f60 <scalbn+0xe8>)
  403eba:	e9d1 0100 	ldrd	r0, r1, [r1]
  403ebe:	f000 f85d 	bl	403f7c <copysign>
  403ec2:	a327      	add	r3, pc, #156	; (adr r3, 403f60 <scalbn+0xe8>)
  403ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ec8:	f000 fa18 	bl	4042fc <__aeabi_dmul>
  403ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ece:	f240 72ff 	movw	r2, #2047	; 0x7ff
  403ed2:	4296      	cmp	r6, r2
  403ed4:	d024      	beq.n	403f20 <scalbn+0xa8>
  403ed6:	443e      	add	r6, r7
  403ed8:	f240 72fe 	movw	r2, #2046	; 0x7fe
  403edc:	4296      	cmp	r6, r2
  403ede:	dce9      	bgt.n	403eb4 <scalbn+0x3c>
  403ee0:	2e00      	cmp	r6, #0
  403ee2:	dd09      	ble.n	403ef8 <scalbn+0x80>
  403ee4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  403ee8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  403eec:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  403ef0:	4620      	mov	r0, r4
  403ef2:	4629      	mov	r1, r5
  403ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ef8:	f116 0f35 	cmn.w	r6, #53	; 0x35
  403efc:	da15      	bge.n	403f2a <scalbn+0xb2>
  403efe:	f24c 3350 	movw	r3, #50000	; 0xc350
  403f02:	429f      	cmp	r7, r3
  403f04:	4622      	mov	r2, r4
  403f06:	462b      	mov	r3, r5
  403f08:	dc1d      	bgt.n	403f46 <scalbn+0xce>
  403f0a:	a117      	add	r1, pc, #92	; (adr r1, 403f68 <scalbn+0xf0>)
  403f0c:	e9d1 0100 	ldrd	r0, r1, [r1]
  403f10:	f000 f834 	bl	403f7c <copysign>
  403f14:	a314      	add	r3, pc, #80	; (adr r3, 403f68 <scalbn+0xf0>)
  403f16:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f1a:	f000 f9ef 	bl	4042fc <__aeabi_dmul>
  403f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403f20:	4602      	mov	r2, r0
  403f22:	460b      	mov	r3, r1
  403f24:	f000 f838 	bl	403f98 <__adddf3>
  403f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403f2a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  403f2e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  403f32:	3636      	adds	r6, #54	; 0x36
  403f34:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  403f38:	4620      	mov	r0, r4
  403f3a:	4629      	mov	r1, r5
  403f3c:	2200      	movs	r2, #0
  403f3e:	4b0e      	ldr	r3, [pc, #56]	; (403f78 <scalbn+0x100>)
  403f40:	f000 f9dc 	bl	4042fc <__aeabi_dmul>
  403f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403f46:	a106      	add	r1, pc, #24	; (adr r1, 403f60 <scalbn+0xe8>)
  403f48:	e9d1 0100 	ldrd	r0, r1, [r1]
  403f4c:	f000 f816 	bl	403f7c <copysign>
  403f50:	a303      	add	r3, pc, #12	; (adr r3, 403f60 <scalbn+0xe8>)
  403f52:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f56:	f000 f9d1 	bl	4042fc <__aeabi_dmul>
  403f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403f5c:	f3af 8000 	nop.w
  403f60:	8800759c 	.word	0x8800759c
  403f64:	7e37e43c 	.word	0x7e37e43c
  403f68:	c2f8f359 	.word	0xc2f8f359
  403f6c:	01a56e1f 	.word	0x01a56e1f
  403f70:	43500000 	.word	0x43500000
  403f74:	ffff3cb0 	.word	0xffff3cb0
  403f78:	3c900000 	.word	0x3c900000

00403f7c <copysign>:
  403f7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  403f80:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  403f84:	ea43 0102 	orr.w	r1, r3, r2
  403f88:	4770      	bx	lr
  403f8a:	bf00      	nop

00403f8c <__aeabi_drsub>:
  403f8c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403f90:	e002      	b.n	403f98 <__adddf3>
  403f92:	bf00      	nop

00403f94 <__aeabi_dsub>:
  403f94:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403f98 <__adddf3>:
  403f98:	b530      	push	{r4, r5, lr}
  403f9a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403f9e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403fa2:	ea94 0f05 	teq	r4, r5
  403fa6:	bf08      	it	eq
  403fa8:	ea90 0f02 	teqeq	r0, r2
  403fac:	bf1f      	itttt	ne
  403fae:	ea54 0c00 	orrsne.w	ip, r4, r0
  403fb2:	ea55 0c02 	orrsne.w	ip, r5, r2
  403fb6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403fba:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403fbe:	f000 80e2 	beq.w	404186 <__adddf3+0x1ee>
  403fc2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403fc6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403fca:	bfb8      	it	lt
  403fcc:	426d      	neglt	r5, r5
  403fce:	dd0c      	ble.n	403fea <__adddf3+0x52>
  403fd0:	442c      	add	r4, r5
  403fd2:	ea80 0202 	eor.w	r2, r0, r2
  403fd6:	ea81 0303 	eor.w	r3, r1, r3
  403fda:	ea82 0000 	eor.w	r0, r2, r0
  403fde:	ea83 0101 	eor.w	r1, r3, r1
  403fe2:	ea80 0202 	eor.w	r2, r0, r2
  403fe6:	ea81 0303 	eor.w	r3, r1, r3
  403fea:	2d36      	cmp	r5, #54	; 0x36
  403fec:	bf88      	it	hi
  403fee:	bd30      	pophi	{r4, r5, pc}
  403ff0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403ff4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403ff8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403ffc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  404000:	d002      	beq.n	404008 <__adddf3+0x70>
  404002:	4240      	negs	r0, r0
  404004:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404008:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40400c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404010:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  404014:	d002      	beq.n	40401c <__adddf3+0x84>
  404016:	4252      	negs	r2, r2
  404018:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40401c:	ea94 0f05 	teq	r4, r5
  404020:	f000 80a7 	beq.w	404172 <__adddf3+0x1da>
  404024:	f1a4 0401 	sub.w	r4, r4, #1
  404028:	f1d5 0e20 	rsbs	lr, r5, #32
  40402c:	db0d      	blt.n	40404a <__adddf3+0xb2>
  40402e:	fa02 fc0e 	lsl.w	ip, r2, lr
  404032:	fa22 f205 	lsr.w	r2, r2, r5
  404036:	1880      	adds	r0, r0, r2
  404038:	f141 0100 	adc.w	r1, r1, #0
  40403c:	fa03 f20e 	lsl.w	r2, r3, lr
  404040:	1880      	adds	r0, r0, r2
  404042:	fa43 f305 	asr.w	r3, r3, r5
  404046:	4159      	adcs	r1, r3
  404048:	e00e      	b.n	404068 <__adddf3+0xd0>
  40404a:	f1a5 0520 	sub.w	r5, r5, #32
  40404e:	f10e 0e20 	add.w	lr, lr, #32
  404052:	2a01      	cmp	r2, #1
  404054:	fa03 fc0e 	lsl.w	ip, r3, lr
  404058:	bf28      	it	cs
  40405a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40405e:	fa43 f305 	asr.w	r3, r3, r5
  404062:	18c0      	adds	r0, r0, r3
  404064:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  404068:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40406c:	d507      	bpl.n	40407e <__adddf3+0xe6>
  40406e:	f04f 0e00 	mov.w	lr, #0
  404072:	f1dc 0c00 	rsbs	ip, ip, #0
  404076:	eb7e 0000 	sbcs.w	r0, lr, r0
  40407a:	eb6e 0101 	sbc.w	r1, lr, r1
  40407e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  404082:	d31b      	bcc.n	4040bc <__adddf3+0x124>
  404084:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  404088:	d30c      	bcc.n	4040a4 <__adddf3+0x10c>
  40408a:	0849      	lsrs	r1, r1, #1
  40408c:	ea5f 0030 	movs.w	r0, r0, rrx
  404090:	ea4f 0c3c 	mov.w	ip, ip, rrx
  404094:	f104 0401 	add.w	r4, r4, #1
  404098:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40409c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4040a0:	f080 809a 	bcs.w	4041d8 <__adddf3+0x240>
  4040a4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4040a8:	bf08      	it	eq
  4040aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4040ae:	f150 0000 	adcs.w	r0, r0, #0
  4040b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4040b6:	ea41 0105 	orr.w	r1, r1, r5
  4040ba:	bd30      	pop	{r4, r5, pc}
  4040bc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4040c0:	4140      	adcs	r0, r0
  4040c2:	eb41 0101 	adc.w	r1, r1, r1
  4040c6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4040ca:	f1a4 0401 	sub.w	r4, r4, #1
  4040ce:	d1e9      	bne.n	4040a4 <__adddf3+0x10c>
  4040d0:	f091 0f00 	teq	r1, #0
  4040d4:	bf04      	itt	eq
  4040d6:	4601      	moveq	r1, r0
  4040d8:	2000      	moveq	r0, #0
  4040da:	fab1 f381 	clz	r3, r1
  4040de:	bf08      	it	eq
  4040e0:	3320      	addeq	r3, #32
  4040e2:	f1a3 030b 	sub.w	r3, r3, #11
  4040e6:	f1b3 0220 	subs.w	r2, r3, #32
  4040ea:	da0c      	bge.n	404106 <__adddf3+0x16e>
  4040ec:	320c      	adds	r2, #12
  4040ee:	dd08      	ble.n	404102 <__adddf3+0x16a>
  4040f0:	f102 0c14 	add.w	ip, r2, #20
  4040f4:	f1c2 020c 	rsb	r2, r2, #12
  4040f8:	fa01 f00c 	lsl.w	r0, r1, ip
  4040fc:	fa21 f102 	lsr.w	r1, r1, r2
  404100:	e00c      	b.n	40411c <__adddf3+0x184>
  404102:	f102 0214 	add.w	r2, r2, #20
  404106:	bfd8      	it	le
  404108:	f1c2 0c20 	rsble	ip, r2, #32
  40410c:	fa01 f102 	lsl.w	r1, r1, r2
  404110:	fa20 fc0c 	lsr.w	ip, r0, ip
  404114:	bfdc      	itt	le
  404116:	ea41 010c 	orrle.w	r1, r1, ip
  40411a:	4090      	lslle	r0, r2
  40411c:	1ae4      	subs	r4, r4, r3
  40411e:	bfa2      	ittt	ge
  404120:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  404124:	4329      	orrge	r1, r5
  404126:	bd30      	popge	{r4, r5, pc}
  404128:	ea6f 0404 	mvn.w	r4, r4
  40412c:	3c1f      	subs	r4, #31
  40412e:	da1c      	bge.n	40416a <__adddf3+0x1d2>
  404130:	340c      	adds	r4, #12
  404132:	dc0e      	bgt.n	404152 <__adddf3+0x1ba>
  404134:	f104 0414 	add.w	r4, r4, #20
  404138:	f1c4 0220 	rsb	r2, r4, #32
  40413c:	fa20 f004 	lsr.w	r0, r0, r4
  404140:	fa01 f302 	lsl.w	r3, r1, r2
  404144:	ea40 0003 	orr.w	r0, r0, r3
  404148:	fa21 f304 	lsr.w	r3, r1, r4
  40414c:	ea45 0103 	orr.w	r1, r5, r3
  404150:	bd30      	pop	{r4, r5, pc}
  404152:	f1c4 040c 	rsb	r4, r4, #12
  404156:	f1c4 0220 	rsb	r2, r4, #32
  40415a:	fa20 f002 	lsr.w	r0, r0, r2
  40415e:	fa01 f304 	lsl.w	r3, r1, r4
  404162:	ea40 0003 	orr.w	r0, r0, r3
  404166:	4629      	mov	r1, r5
  404168:	bd30      	pop	{r4, r5, pc}
  40416a:	fa21 f004 	lsr.w	r0, r1, r4
  40416e:	4629      	mov	r1, r5
  404170:	bd30      	pop	{r4, r5, pc}
  404172:	f094 0f00 	teq	r4, #0
  404176:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40417a:	bf06      	itte	eq
  40417c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  404180:	3401      	addeq	r4, #1
  404182:	3d01      	subne	r5, #1
  404184:	e74e      	b.n	404024 <__adddf3+0x8c>
  404186:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40418a:	bf18      	it	ne
  40418c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404190:	d029      	beq.n	4041e6 <__adddf3+0x24e>
  404192:	ea94 0f05 	teq	r4, r5
  404196:	bf08      	it	eq
  404198:	ea90 0f02 	teqeq	r0, r2
  40419c:	d005      	beq.n	4041aa <__adddf3+0x212>
  40419e:	ea54 0c00 	orrs.w	ip, r4, r0
  4041a2:	bf04      	itt	eq
  4041a4:	4619      	moveq	r1, r3
  4041a6:	4610      	moveq	r0, r2
  4041a8:	bd30      	pop	{r4, r5, pc}
  4041aa:	ea91 0f03 	teq	r1, r3
  4041ae:	bf1e      	ittt	ne
  4041b0:	2100      	movne	r1, #0
  4041b2:	2000      	movne	r0, #0
  4041b4:	bd30      	popne	{r4, r5, pc}
  4041b6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4041ba:	d105      	bne.n	4041c8 <__adddf3+0x230>
  4041bc:	0040      	lsls	r0, r0, #1
  4041be:	4149      	adcs	r1, r1
  4041c0:	bf28      	it	cs
  4041c2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4041c6:	bd30      	pop	{r4, r5, pc}
  4041c8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4041cc:	bf3c      	itt	cc
  4041ce:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4041d2:	bd30      	popcc	{r4, r5, pc}
  4041d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4041d8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4041dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4041e0:	f04f 0000 	mov.w	r0, #0
  4041e4:	bd30      	pop	{r4, r5, pc}
  4041e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4041ea:	bf1a      	itte	ne
  4041ec:	4619      	movne	r1, r3
  4041ee:	4610      	movne	r0, r2
  4041f0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4041f4:	bf1c      	itt	ne
  4041f6:	460b      	movne	r3, r1
  4041f8:	4602      	movne	r2, r0
  4041fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4041fe:	bf06      	itte	eq
  404200:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  404204:	ea91 0f03 	teqeq	r1, r3
  404208:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40420c:	bd30      	pop	{r4, r5, pc}
  40420e:	bf00      	nop

00404210 <__aeabi_ui2d>:
  404210:	f090 0f00 	teq	r0, #0
  404214:	bf04      	itt	eq
  404216:	2100      	moveq	r1, #0
  404218:	4770      	bxeq	lr
  40421a:	b530      	push	{r4, r5, lr}
  40421c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404220:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404224:	f04f 0500 	mov.w	r5, #0
  404228:	f04f 0100 	mov.w	r1, #0
  40422c:	e750      	b.n	4040d0 <__adddf3+0x138>
  40422e:	bf00      	nop

00404230 <__aeabi_i2d>:
  404230:	f090 0f00 	teq	r0, #0
  404234:	bf04      	itt	eq
  404236:	2100      	moveq	r1, #0
  404238:	4770      	bxeq	lr
  40423a:	b530      	push	{r4, r5, lr}
  40423c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404240:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404244:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  404248:	bf48      	it	mi
  40424a:	4240      	negmi	r0, r0
  40424c:	f04f 0100 	mov.w	r1, #0
  404250:	e73e      	b.n	4040d0 <__adddf3+0x138>
  404252:	bf00      	nop

00404254 <__aeabi_f2d>:
  404254:	0042      	lsls	r2, r0, #1
  404256:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40425a:	ea4f 0131 	mov.w	r1, r1, rrx
  40425e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  404262:	bf1f      	itttt	ne
  404264:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  404268:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40426c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  404270:	4770      	bxne	lr
  404272:	f092 0f00 	teq	r2, #0
  404276:	bf14      	ite	ne
  404278:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40427c:	4770      	bxeq	lr
  40427e:	b530      	push	{r4, r5, lr}
  404280:	f44f 7460 	mov.w	r4, #896	; 0x380
  404284:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404288:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40428c:	e720      	b.n	4040d0 <__adddf3+0x138>
  40428e:	bf00      	nop

00404290 <__aeabi_ul2d>:
  404290:	ea50 0201 	orrs.w	r2, r0, r1
  404294:	bf08      	it	eq
  404296:	4770      	bxeq	lr
  404298:	b530      	push	{r4, r5, lr}
  40429a:	f04f 0500 	mov.w	r5, #0
  40429e:	e00a      	b.n	4042b6 <__aeabi_l2d+0x16>

004042a0 <__aeabi_l2d>:
  4042a0:	ea50 0201 	orrs.w	r2, r0, r1
  4042a4:	bf08      	it	eq
  4042a6:	4770      	bxeq	lr
  4042a8:	b530      	push	{r4, r5, lr}
  4042aa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4042ae:	d502      	bpl.n	4042b6 <__aeabi_l2d+0x16>
  4042b0:	4240      	negs	r0, r0
  4042b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4042b6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4042ba:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4042be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4042c2:	f43f aedc 	beq.w	40407e <__adddf3+0xe6>
  4042c6:	f04f 0203 	mov.w	r2, #3
  4042ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4042ce:	bf18      	it	ne
  4042d0:	3203      	addne	r2, #3
  4042d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4042d6:	bf18      	it	ne
  4042d8:	3203      	addne	r2, #3
  4042da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4042de:	f1c2 0320 	rsb	r3, r2, #32
  4042e2:	fa00 fc03 	lsl.w	ip, r0, r3
  4042e6:	fa20 f002 	lsr.w	r0, r0, r2
  4042ea:	fa01 fe03 	lsl.w	lr, r1, r3
  4042ee:	ea40 000e 	orr.w	r0, r0, lr
  4042f2:	fa21 f102 	lsr.w	r1, r1, r2
  4042f6:	4414      	add	r4, r2
  4042f8:	e6c1      	b.n	40407e <__adddf3+0xe6>
  4042fa:	bf00      	nop

004042fc <__aeabi_dmul>:
  4042fc:	b570      	push	{r4, r5, r6, lr}
  4042fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404302:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404306:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40430a:	bf1d      	ittte	ne
  40430c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404310:	ea94 0f0c 	teqne	r4, ip
  404314:	ea95 0f0c 	teqne	r5, ip
  404318:	f000 f8de 	bleq	4044d8 <__aeabi_dmul+0x1dc>
  40431c:	442c      	add	r4, r5
  40431e:	ea81 0603 	eor.w	r6, r1, r3
  404322:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  404326:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40432a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40432e:	bf18      	it	ne
  404330:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404334:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404338:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40433c:	d038      	beq.n	4043b0 <__aeabi_dmul+0xb4>
  40433e:	fba0 ce02 	umull	ip, lr, r0, r2
  404342:	f04f 0500 	mov.w	r5, #0
  404346:	fbe1 e502 	umlal	lr, r5, r1, r2
  40434a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40434e:	fbe0 e503 	umlal	lr, r5, r0, r3
  404352:	f04f 0600 	mov.w	r6, #0
  404356:	fbe1 5603 	umlal	r5, r6, r1, r3
  40435a:	f09c 0f00 	teq	ip, #0
  40435e:	bf18      	it	ne
  404360:	f04e 0e01 	orrne.w	lr, lr, #1
  404364:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404368:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40436c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404370:	d204      	bcs.n	40437c <__aeabi_dmul+0x80>
  404372:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  404376:	416d      	adcs	r5, r5
  404378:	eb46 0606 	adc.w	r6, r6, r6
  40437c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404380:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404384:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404388:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40438c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404390:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404394:	bf88      	it	hi
  404396:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40439a:	d81e      	bhi.n	4043da <__aeabi_dmul+0xde>
  40439c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4043a0:	bf08      	it	eq
  4043a2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4043a6:	f150 0000 	adcs.w	r0, r0, #0
  4043aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4043ae:	bd70      	pop	{r4, r5, r6, pc}
  4043b0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4043b4:	ea46 0101 	orr.w	r1, r6, r1
  4043b8:	ea40 0002 	orr.w	r0, r0, r2
  4043bc:	ea81 0103 	eor.w	r1, r1, r3
  4043c0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4043c4:	bfc2      	ittt	gt
  4043c6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4043ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4043ce:	bd70      	popgt	{r4, r5, r6, pc}
  4043d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4043d4:	f04f 0e00 	mov.w	lr, #0
  4043d8:	3c01      	subs	r4, #1
  4043da:	f300 80ab 	bgt.w	404534 <__aeabi_dmul+0x238>
  4043de:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4043e2:	bfde      	ittt	le
  4043e4:	2000      	movle	r0, #0
  4043e6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4043ea:	bd70      	pople	{r4, r5, r6, pc}
  4043ec:	f1c4 0400 	rsb	r4, r4, #0
  4043f0:	3c20      	subs	r4, #32
  4043f2:	da35      	bge.n	404460 <__aeabi_dmul+0x164>
  4043f4:	340c      	adds	r4, #12
  4043f6:	dc1b      	bgt.n	404430 <__aeabi_dmul+0x134>
  4043f8:	f104 0414 	add.w	r4, r4, #20
  4043fc:	f1c4 0520 	rsb	r5, r4, #32
  404400:	fa00 f305 	lsl.w	r3, r0, r5
  404404:	fa20 f004 	lsr.w	r0, r0, r4
  404408:	fa01 f205 	lsl.w	r2, r1, r5
  40440c:	ea40 0002 	orr.w	r0, r0, r2
  404410:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404414:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404418:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40441c:	fa21 f604 	lsr.w	r6, r1, r4
  404420:	eb42 0106 	adc.w	r1, r2, r6
  404424:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404428:	bf08      	it	eq
  40442a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40442e:	bd70      	pop	{r4, r5, r6, pc}
  404430:	f1c4 040c 	rsb	r4, r4, #12
  404434:	f1c4 0520 	rsb	r5, r4, #32
  404438:	fa00 f304 	lsl.w	r3, r0, r4
  40443c:	fa20 f005 	lsr.w	r0, r0, r5
  404440:	fa01 f204 	lsl.w	r2, r1, r4
  404444:	ea40 0002 	orr.w	r0, r0, r2
  404448:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40444c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404450:	f141 0100 	adc.w	r1, r1, #0
  404454:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404458:	bf08      	it	eq
  40445a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40445e:	bd70      	pop	{r4, r5, r6, pc}
  404460:	f1c4 0520 	rsb	r5, r4, #32
  404464:	fa00 f205 	lsl.w	r2, r0, r5
  404468:	ea4e 0e02 	orr.w	lr, lr, r2
  40446c:	fa20 f304 	lsr.w	r3, r0, r4
  404470:	fa01 f205 	lsl.w	r2, r1, r5
  404474:	ea43 0302 	orr.w	r3, r3, r2
  404478:	fa21 f004 	lsr.w	r0, r1, r4
  40447c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404480:	fa21 f204 	lsr.w	r2, r1, r4
  404484:	ea20 0002 	bic.w	r0, r0, r2
  404488:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40448c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404490:	bf08      	it	eq
  404492:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404496:	bd70      	pop	{r4, r5, r6, pc}
  404498:	f094 0f00 	teq	r4, #0
  40449c:	d10f      	bne.n	4044be <__aeabi_dmul+0x1c2>
  40449e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4044a2:	0040      	lsls	r0, r0, #1
  4044a4:	eb41 0101 	adc.w	r1, r1, r1
  4044a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4044ac:	bf08      	it	eq
  4044ae:	3c01      	subeq	r4, #1
  4044b0:	d0f7      	beq.n	4044a2 <__aeabi_dmul+0x1a6>
  4044b2:	ea41 0106 	orr.w	r1, r1, r6
  4044b6:	f095 0f00 	teq	r5, #0
  4044ba:	bf18      	it	ne
  4044bc:	4770      	bxne	lr
  4044be:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4044c2:	0052      	lsls	r2, r2, #1
  4044c4:	eb43 0303 	adc.w	r3, r3, r3
  4044c8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4044cc:	bf08      	it	eq
  4044ce:	3d01      	subeq	r5, #1
  4044d0:	d0f7      	beq.n	4044c2 <__aeabi_dmul+0x1c6>
  4044d2:	ea43 0306 	orr.w	r3, r3, r6
  4044d6:	4770      	bx	lr
  4044d8:	ea94 0f0c 	teq	r4, ip
  4044dc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4044e0:	bf18      	it	ne
  4044e2:	ea95 0f0c 	teqne	r5, ip
  4044e6:	d00c      	beq.n	404502 <__aeabi_dmul+0x206>
  4044e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4044ec:	bf18      	it	ne
  4044ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4044f2:	d1d1      	bne.n	404498 <__aeabi_dmul+0x19c>
  4044f4:	ea81 0103 	eor.w	r1, r1, r3
  4044f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4044fc:	f04f 0000 	mov.w	r0, #0
  404500:	bd70      	pop	{r4, r5, r6, pc}
  404502:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404506:	bf06      	itte	eq
  404508:	4610      	moveq	r0, r2
  40450a:	4619      	moveq	r1, r3
  40450c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404510:	d019      	beq.n	404546 <__aeabi_dmul+0x24a>
  404512:	ea94 0f0c 	teq	r4, ip
  404516:	d102      	bne.n	40451e <__aeabi_dmul+0x222>
  404518:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40451c:	d113      	bne.n	404546 <__aeabi_dmul+0x24a>
  40451e:	ea95 0f0c 	teq	r5, ip
  404522:	d105      	bne.n	404530 <__aeabi_dmul+0x234>
  404524:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404528:	bf1c      	itt	ne
  40452a:	4610      	movne	r0, r2
  40452c:	4619      	movne	r1, r3
  40452e:	d10a      	bne.n	404546 <__aeabi_dmul+0x24a>
  404530:	ea81 0103 	eor.w	r1, r1, r3
  404534:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404538:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40453c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404540:	f04f 0000 	mov.w	r0, #0
  404544:	bd70      	pop	{r4, r5, r6, pc}
  404546:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40454a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40454e:	bd70      	pop	{r4, r5, r6, pc}

00404550 <__aeabi_ddiv>:
  404550:	b570      	push	{r4, r5, r6, lr}
  404552:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40455a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40455e:	bf1d      	ittte	ne
  404560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404564:	ea94 0f0c 	teqne	r4, ip
  404568:	ea95 0f0c 	teqne	r5, ip
  40456c:	f000 f8a7 	bleq	4046be <__aeabi_ddiv+0x16e>
  404570:	eba4 0405 	sub.w	r4, r4, r5
  404574:	ea81 0e03 	eor.w	lr, r1, r3
  404578:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40457c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404580:	f000 8088 	beq.w	404694 <__aeabi_ddiv+0x144>
  404584:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404588:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40458c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404590:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404594:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404598:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40459c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4045a0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4045a4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4045a8:	429d      	cmp	r5, r3
  4045aa:	bf08      	it	eq
  4045ac:	4296      	cmpeq	r6, r2
  4045ae:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4045b2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4045b6:	d202      	bcs.n	4045be <__aeabi_ddiv+0x6e>
  4045b8:	085b      	lsrs	r3, r3, #1
  4045ba:	ea4f 0232 	mov.w	r2, r2, rrx
  4045be:	1ab6      	subs	r6, r6, r2
  4045c0:	eb65 0503 	sbc.w	r5, r5, r3
  4045c4:	085b      	lsrs	r3, r3, #1
  4045c6:	ea4f 0232 	mov.w	r2, r2, rrx
  4045ca:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4045ce:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4045d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4045d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4045da:	bf22      	ittt	cs
  4045dc:	1ab6      	subcs	r6, r6, r2
  4045de:	4675      	movcs	r5, lr
  4045e0:	ea40 000c 	orrcs.w	r0, r0, ip
  4045e4:	085b      	lsrs	r3, r3, #1
  4045e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4045ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4045ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4045f2:	bf22      	ittt	cs
  4045f4:	1ab6      	subcs	r6, r6, r2
  4045f6:	4675      	movcs	r5, lr
  4045f8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4045fc:	085b      	lsrs	r3, r3, #1
  4045fe:	ea4f 0232 	mov.w	r2, r2, rrx
  404602:	ebb6 0e02 	subs.w	lr, r6, r2
  404606:	eb75 0e03 	sbcs.w	lr, r5, r3
  40460a:	bf22      	ittt	cs
  40460c:	1ab6      	subcs	r6, r6, r2
  40460e:	4675      	movcs	r5, lr
  404610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404614:	085b      	lsrs	r3, r3, #1
  404616:	ea4f 0232 	mov.w	r2, r2, rrx
  40461a:	ebb6 0e02 	subs.w	lr, r6, r2
  40461e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404622:	bf22      	ittt	cs
  404624:	1ab6      	subcs	r6, r6, r2
  404626:	4675      	movcs	r5, lr
  404628:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40462c:	ea55 0e06 	orrs.w	lr, r5, r6
  404630:	d018      	beq.n	404664 <__aeabi_ddiv+0x114>
  404632:	ea4f 1505 	mov.w	r5, r5, lsl #4
  404636:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40463a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40463e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  404642:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  404646:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40464a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40464e:	d1c0      	bne.n	4045d2 <__aeabi_ddiv+0x82>
  404650:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404654:	d10b      	bne.n	40466e <__aeabi_ddiv+0x11e>
  404656:	ea41 0100 	orr.w	r1, r1, r0
  40465a:	f04f 0000 	mov.w	r0, #0
  40465e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  404662:	e7b6      	b.n	4045d2 <__aeabi_ddiv+0x82>
  404664:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404668:	bf04      	itt	eq
  40466a:	4301      	orreq	r1, r0
  40466c:	2000      	moveq	r0, #0
  40466e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404672:	bf88      	it	hi
  404674:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404678:	f63f aeaf 	bhi.w	4043da <__aeabi_dmul+0xde>
  40467c:	ebb5 0c03 	subs.w	ip, r5, r3
  404680:	bf04      	itt	eq
  404682:	ebb6 0c02 	subseq.w	ip, r6, r2
  404686:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40468a:	f150 0000 	adcs.w	r0, r0, #0
  40468e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404692:	bd70      	pop	{r4, r5, r6, pc}
  404694:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  404698:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40469c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4046a0:	bfc2      	ittt	gt
  4046a2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4046a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4046aa:	bd70      	popgt	{r4, r5, r6, pc}
  4046ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4046b0:	f04f 0e00 	mov.w	lr, #0
  4046b4:	3c01      	subs	r4, #1
  4046b6:	e690      	b.n	4043da <__aeabi_dmul+0xde>
  4046b8:	ea45 0e06 	orr.w	lr, r5, r6
  4046bc:	e68d      	b.n	4043da <__aeabi_dmul+0xde>
  4046be:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4046c2:	ea94 0f0c 	teq	r4, ip
  4046c6:	bf08      	it	eq
  4046c8:	ea95 0f0c 	teqeq	r5, ip
  4046cc:	f43f af3b 	beq.w	404546 <__aeabi_dmul+0x24a>
  4046d0:	ea94 0f0c 	teq	r4, ip
  4046d4:	d10a      	bne.n	4046ec <__aeabi_ddiv+0x19c>
  4046d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4046da:	f47f af34 	bne.w	404546 <__aeabi_dmul+0x24a>
  4046de:	ea95 0f0c 	teq	r5, ip
  4046e2:	f47f af25 	bne.w	404530 <__aeabi_dmul+0x234>
  4046e6:	4610      	mov	r0, r2
  4046e8:	4619      	mov	r1, r3
  4046ea:	e72c      	b.n	404546 <__aeabi_dmul+0x24a>
  4046ec:	ea95 0f0c 	teq	r5, ip
  4046f0:	d106      	bne.n	404700 <__aeabi_ddiv+0x1b0>
  4046f2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4046f6:	f43f aefd 	beq.w	4044f4 <__aeabi_dmul+0x1f8>
  4046fa:	4610      	mov	r0, r2
  4046fc:	4619      	mov	r1, r3
  4046fe:	e722      	b.n	404546 <__aeabi_dmul+0x24a>
  404700:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404704:	bf18      	it	ne
  404706:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40470a:	f47f aec5 	bne.w	404498 <__aeabi_dmul+0x19c>
  40470e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  404712:	f47f af0d 	bne.w	404530 <__aeabi_dmul+0x234>
  404716:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40471a:	f47f aeeb 	bne.w	4044f4 <__aeabi_dmul+0x1f8>
  40471e:	e712      	b.n	404546 <__aeabi_dmul+0x24a>

00404720 <__gedf2>:
  404720:	f04f 3cff 	mov.w	ip, #4294967295
  404724:	e006      	b.n	404734 <__cmpdf2+0x4>
  404726:	bf00      	nop

00404728 <__ledf2>:
  404728:	f04f 0c01 	mov.w	ip, #1
  40472c:	e002      	b.n	404734 <__cmpdf2+0x4>
  40472e:	bf00      	nop

00404730 <__cmpdf2>:
  404730:	f04f 0c01 	mov.w	ip, #1
  404734:	f84d cd04 	str.w	ip, [sp, #-4]!
  404738:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40473c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404740:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404744:	bf18      	it	ne
  404746:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40474a:	d01b      	beq.n	404784 <__cmpdf2+0x54>
  40474c:	b001      	add	sp, #4
  40474e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  404752:	bf0c      	ite	eq
  404754:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  404758:	ea91 0f03 	teqne	r1, r3
  40475c:	bf02      	ittt	eq
  40475e:	ea90 0f02 	teqeq	r0, r2
  404762:	2000      	moveq	r0, #0
  404764:	4770      	bxeq	lr
  404766:	f110 0f00 	cmn.w	r0, #0
  40476a:	ea91 0f03 	teq	r1, r3
  40476e:	bf58      	it	pl
  404770:	4299      	cmppl	r1, r3
  404772:	bf08      	it	eq
  404774:	4290      	cmpeq	r0, r2
  404776:	bf2c      	ite	cs
  404778:	17d8      	asrcs	r0, r3, #31
  40477a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40477e:	f040 0001 	orr.w	r0, r0, #1
  404782:	4770      	bx	lr
  404784:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404788:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40478c:	d102      	bne.n	404794 <__cmpdf2+0x64>
  40478e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  404792:	d107      	bne.n	4047a4 <__cmpdf2+0x74>
  404794:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404798:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40479c:	d1d6      	bne.n	40474c <__cmpdf2+0x1c>
  40479e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4047a2:	d0d3      	beq.n	40474c <__cmpdf2+0x1c>
  4047a4:	f85d 0b04 	ldr.w	r0, [sp], #4
  4047a8:	4770      	bx	lr
  4047aa:	bf00      	nop

004047ac <__aeabi_cdrcmple>:
  4047ac:	4684      	mov	ip, r0
  4047ae:	4610      	mov	r0, r2
  4047b0:	4662      	mov	r2, ip
  4047b2:	468c      	mov	ip, r1
  4047b4:	4619      	mov	r1, r3
  4047b6:	4663      	mov	r3, ip
  4047b8:	e000      	b.n	4047bc <__aeabi_cdcmpeq>
  4047ba:	bf00      	nop

004047bc <__aeabi_cdcmpeq>:
  4047bc:	b501      	push	{r0, lr}
  4047be:	f7ff ffb7 	bl	404730 <__cmpdf2>
  4047c2:	2800      	cmp	r0, #0
  4047c4:	bf48      	it	mi
  4047c6:	f110 0f00 	cmnmi.w	r0, #0
  4047ca:	bd01      	pop	{r0, pc}

004047cc <__aeabi_dcmpeq>:
  4047cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4047d0:	f7ff fff4 	bl	4047bc <__aeabi_cdcmpeq>
  4047d4:	bf0c      	ite	eq
  4047d6:	2001      	moveq	r0, #1
  4047d8:	2000      	movne	r0, #0
  4047da:	f85d fb08 	ldr.w	pc, [sp], #8
  4047de:	bf00      	nop

004047e0 <__aeabi_dcmplt>:
  4047e0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4047e4:	f7ff ffea 	bl	4047bc <__aeabi_cdcmpeq>
  4047e8:	bf34      	ite	cc
  4047ea:	2001      	movcc	r0, #1
  4047ec:	2000      	movcs	r0, #0
  4047ee:	f85d fb08 	ldr.w	pc, [sp], #8
  4047f2:	bf00      	nop

004047f4 <__aeabi_dcmple>:
  4047f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4047f8:	f7ff ffe0 	bl	4047bc <__aeabi_cdcmpeq>
  4047fc:	bf94      	ite	ls
  4047fe:	2001      	movls	r0, #1
  404800:	2000      	movhi	r0, #0
  404802:	f85d fb08 	ldr.w	pc, [sp], #8
  404806:	bf00      	nop

00404808 <__aeabi_dcmpge>:
  404808:	f84d ed08 	str.w	lr, [sp, #-8]!
  40480c:	f7ff ffce 	bl	4047ac <__aeabi_cdrcmple>
  404810:	bf94      	ite	ls
  404812:	2001      	movls	r0, #1
  404814:	2000      	movhi	r0, #0
  404816:	f85d fb08 	ldr.w	pc, [sp], #8
  40481a:	bf00      	nop

0040481c <__aeabi_dcmpgt>:
  40481c:	f84d ed08 	str.w	lr, [sp, #-8]!
  404820:	f7ff ffc4 	bl	4047ac <__aeabi_cdrcmple>
  404824:	bf34      	ite	cc
  404826:	2001      	movcc	r0, #1
  404828:	2000      	movcs	r0, #0
  40482a:	f85d fb08 	ldr.w	pc, [sp], #8
  40482e:	bf00      	nop

00404830 <__aeabi_d2iz>:
  404830:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404834:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  404838:	d215      	bcs.n	404866 <__aeabi_d2iz+0x36>
  40483a:	d511      	bpl.n	404860 <__aeabi_d2iz+0x30>
  40483c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  404840:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  404844:	d912      	bls.n	40486c <__aeabi_d2iz+0x3c>
  404846:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40484a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40484e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  404852:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404856:	fa23 f002 	lsr.w	r0, r3, r2
  40485a:	bf18      	it	ne
  40485c:	4240      	negne	r0, r0
  40485e:	4770      	bx	lr
  404860:	f04f 0000 	mov.w	r0, #0
  404864:	4770      	bx	lr
  404866:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40486a:	d105      	bne.n	404878 <__aeabi_d2iz+0x48>
  40486c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  404870:	bf08      	it	eq
  404872:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  404876:	4770      	bx	lr
  404878:	f04f 0000 	mov.w	r0, #0
  40487c:	4770      	bx	lr
  40487e:	bf00      	nop

00404880 <__aeabi_d2f>:
  404880:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404884:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  404888:	bf24      	itt	cs
  40488a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40488e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  404892:	d90d      	bls.n	4048b0 <__aeabi_d2f+0x30>
  404894:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  404898:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40489c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4048a0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4048a4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4048a8:	bf08      	it	eq
  4048aa:	f020 0001 	biceq.w	r0, r0, #1
  4048ae:	4770      	bx	lr
  4048b0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4048b4:	d121      	bne.n	4048fa <__aeabi_d2f+0x7a>
  4048b6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4048ba:	bfbc      	itt	lt
  4048bc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4048c0:	4770      	bxlt	lr
  4048c2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4048c6:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4048ca:	f1c2 0218 	rsb	r2, r2, #24
  4048ce:	f1c2 0c20 	rsb	ip, r2, #32
  4048d2:	fa10 f30c 	lsls.w	r3, r0, ip
  4048d6:	fa20 f002 	lsr.w	r0, r0, r2
  4048da:	bf18      	it	ne
  4048dc:	f040 0001 	orrne.w	r0, r0, #1
  4048e0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4048e4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4048e8:	fa03 fc0c 	lsl.w	ip, r3, ip
  4048ec:	ea40 000c 	orr.w	r0, r0, ip
  4048f0:	fa23 f302 	lsr.w	r3, r3, r2
  4048f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4048f8:	e7cc      	b.n	404894 <__aeabi_d2f+0x14>
  4048fa:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4048fe:	d107      	bne.n	404910 <__aeabi_d2f+0x90>
  404900:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  404904:	bf1e      	ittt	ne
  404906:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40490a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40490e:	4770      	bxne	lr
  404910:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  404914:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  404918:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40491c:	4770      	bx	lr
  40491e:	bf00      	nop

00404920 <__aeabi_frsub>:
  404920:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  404924:	e002      	b.n	40492c <__addsf3>
  404926:	bf00      	nop

00404928 <__aeabi_fsub>:
  404928:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0040492c <__addsf3>:
  40492c:	0042      	lsls	r2, r0, #1
  40492e:	bf1f      	itttt	ne
  404930:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  404934:	ea92 0f03 	teqne	r2, r3
  404938:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40493c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  404940:	d06a      	beq.n	404a18 <__addsf3+0xec>
  404942:	ea4f 6212 	mov.w	r2, r2, lsr #24
  404946:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40494a:	bfc1      	itttt	gt
  40494c:	18d2      	addgt	r2, r2, r3
  40494e:	4041      	eorgt	r1, r0
  404950:	4048      	eorgt	r0, r1
  404952:	4041      	eorgt	r1, r0
  404954:	bfb8      	it	lt
  404956:	425b      	neglt	r3, r3
  404958:	2b19      	cmp	r3, #25
  40495a:	bf88      	it	hi
  40495c:	4770      	bxhi	lr
  40495e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  404962:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404966:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40496a:	bf18      	it	ne
  40496c:	4240      	negne	r0, r0
  40496e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404972:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  404976:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40497a:	bf18      	it	ne
  40497c:	4249      	negne	r1, r1
  40497e:	ea92 0f03 	teq	r2, r3
  404982:	d03f      	beq.n	404a04 <__addsf3+0xd8>
  404984:	f1a2 0201 	sub.w	r2, r2, #1
  404988:	fa41 fc03 	asr.w	ip, r1, r3
  40498c:	eb10 000c 	adds.w	r0, r0, ip
  404990:	f1c3 0320 	rsb	r3, r3, #32
  404994:	fa01 f103 	lsl.w	r1, r1, r3
  404998:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40499c:	d502      	bpl.n	4049a4 <__addsf3+0x78>
  40499e:	4249      	negs	r1, r1
  4049a0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4049a4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4049a8:	d313      	bcc.n	4049d2 <__addsf3+0xa6>
  4049aa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4049ae:	d306      	bcc.n	4049be <__addsf3+0x92>
  4049b0:	0840      	lsrs	r0, r0, #1
  4049b2:	ea4f 0131 	mov.w	r1, r1, rrx
  4049b6:	f102 0201 	add.w	r2, r2, #1
  4049ba:	2afe      	cmp	r2, #254	; 0xfe
  4049bc:	d251      	bcs.n	404a62 <__addsf3+0x136>
  4049be:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  4049c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4049c6:	bf08      	it	eq
  4049c8:	f020 0001 	biceq.w	r0, r0, #1
  4049cc:	ea40 0003 	orr.w	r0, r0, r3
  4049d0:	4770      	bx	lr
  4049d2:	0049      	lsls	r1, r1, #1
  4049d4:	eb40 0000 	adc.w	r0, r0, r0
  4049d8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  4049dc:	f1a2 0201 	sub.w	r2, r2, #1
  4049e0:	d1ed      	bne.n	4049be <__addsf3+0x92>
  4049e2:	fab0 fc80 	clz	ip, r0
  4049e6:	f1ac 0c08 	sub.w	ip, ip, #8
  4049ea:	ebb2 020c 	subs.w	r2, r2, ip
  4049ee:	fa00 f00c 	lsl.w	r0, r0, ip
  4049f2:	bfaa      	itet	ge
  4049f4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  4049f8:	4252      	neglt	r2, r2
  4049fa:	4318      	orrge	r0, r3
  4049fc:	bfbc      	itt	lt
  4049fe:	40d0      	lsrlt	r0, r2
  404a00:	4318      	orrlt	r0, r3
  404a02:	4770      	bx	lr
  404a04:	f092 0f00 	teq	r2, #0
  404a08:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  404a0c:	bf06      	itte	eq
  404a0e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  404a12:	3201      	addeq	r2, #1
  404a14:	3b01      	subne	r3, #1
  404a16:	e7b5      	b.n	404984 <__addsf3+0x58>
  404a18:	ea4f 0341 	mov.w	r3, r1, lsl #1
  404a1c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  404a20:	bf18      	it	ne
  404a22:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  404a26:	d021      	beq.n	404a6c <__addsf3+0x140>
  404a28:	ea92 0f03 	teq	r2, r3
  404a2c:	d004      	beq.n	404a38 <__addsf3+0x10c>
  404a2e:	f092 0f00 	teq	r2, #0
  404a32:	bf08      	it	eq
  404a34:	4608      	moveq	r0, r1
  404a36:	4770      	bx	lr
  404a38:	ea90 0f01 	teq	r0, r1
  404a3c:	bf1c      	itt	ne
  404a3e:	2000      	movne	r0, #0
  404a40:	4770      	bxne	lr
  404a42:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  404a46:	d104      	bne.n	404a52 <__addsf3+0x126>
  404a48:	0040      	lsls	r0, r0, #1
  404a4a:	bf28      	it	cs
  404a4c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  404a50:	4770      	bx	lr
  404a52:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  404a56:	bf3c      	itt	cc
  404a58:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  404a5c:	4770      	bxcc	lr
  404a5e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  404a62:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  404a66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404a6a:	4770      	bx	lr
  404a6c:	ea7f 6222 	mvns.w	r2, r2, asr #24
  404a70:	bf16      	itet	ne
  404a72:	4608      	movne	r0, r1
  404a74:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  404a78:	4601      	movne	r1, r0
  404a7a:	0242      	lsls	r2, r0, #9
  404a7c:	bf06      	itte	eq
  404a7e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  404a82:	ea90 0f01 	teqeq	r0, r1
  404a86:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  404a8a:	4770      	bx	lr

00404a8c <__aeabi_ui2f>:
  404a8c:	f04f 0300 	mov.w	r3, #0
  404a90:	e004      	b.n	404a9c <__aeabi_i2f+0x8>
  404a92:	bf00      	nop

00404a94 <__aeabi_i2f>:
  404a94:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  404a98:	bf48      	it	mi
  404a9a:	4240      	negmi	r0, r0
  404a9c:	ea5f 0c00 	movs.w	ip, r0
  404aa0:	bf08      	it	eq
  404aa2:	4770      	bxeq	lr
  404aa4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  404aa8:	4601      	mov	r1, r0
  404aaa:	f04f 0000 	mov.w	r0, #0
  404aae:	e01c      	b.n	404aea <__aeabi_l2f+0x2a>

00404ab0 <__aeabi_ul2f>:
  404ab0:	ea50 0201 	orrs.w	r2, r0, r1
  404ab4:	bf08      	it	eq
  404ab6:	4770      	bxeq	lr
  404ab8:	f04f 0300 	mov.w	r3, #0
  404abc:	e00a      	b.n	404ad4 <__aeabi_l2f+0x14>
  404abe:	bf00      	nop

00404ac0 <__aeabi_l2f>:
  404ac0:	ea50 0201 	orrs.w	r2, r0, r1
  404ac4:	bf08      	it	eq
  404ac6:	4770      	bxeq	lr
  404ac8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  404acc:	d502      	bpl.n	404ad4 <__aeabi_l2f+0x14>
  404ace:	4240      	negs	r0, r0
  404ad0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404ad4:	ea5f 0c01 	movs.w	ip, r1
  404ad8:	bf02      	ittt	eq
  404ada:	4684      	moveq	ip, r0
  404adc:	4601      	moveq	r1, r0
  404ade:	2000      	moveq	r0, #0
  404ae0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  404ae4:	bf08      	it	eq
  404ae6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  404aea:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  404aee:	fabc f28c 	clz	r2, ip
  404af2:	3a08      	subs	r2, #8
  404af4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  404af8:	db10      	blt.n	404b1c <__aeabi_l2f+0x5c>
  404afa:	fa01 fc02 	lsl.w	ip, r1, r2
  404afe:	4463      	add	r3, ip
  404b00:	fa00 fc02 	lsl.w	ip, r0, r2
  404b04:	f1c2 0220 	rsb	r2, r2, #32
  404b08:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404b0c:	fa20 f202 	lsr.w	r2, r0, r2
  404b10:	eb43 0002 	adc.w	r0, r3, r2
  404b14:	bf08      	it	eq
  404b16:	f020 0001 	biceq.w	r0, r0, #1
  404b1a:	4770      	bx	lr
  404b1c:	f102 0220 	add.w	r2, r2, #32
  404b20:	fa01 fc02 	lsl.w	ip, r1, r2
  404b24:	f1c2 0220 	rsb	r2, r2, #32
  404b28:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  404b2c:	fa21 f202 	lsr.w	r2, r1, r2
  404b30:	eb43 0002 	adc.w	r0, r3, r2
  404b34:	bf08      	it	eq
  404b36:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  404b3a:	4770      	bx	lr

00404b3c <__libc_init_array>:
  404b3c:	b570      	push	{r4, r5, r6, lr}
  404b3e:	4e0f      	ldr	r6, [pc, #60]	; (404b7c <__libc_init_array+0x40>)
  404b40:	4d0f      	ldr	r5, [pc, #60]	; (404b80 <__libc_init_array+0x44>)
  404b42:	1b76      	subs	r6, r6, r5
  404b44:	10b6      	asrs	r6, r6, #2
  404b46:	bf18      	it	ne
  404b48:	2400      	movne	r4, #0
  404b4a:	d005      	beq.n	404b58 <__libc_init_array+0x1c>
  404b4c:	3401      	adds	r4, #1
  404b4e:	f855 3b04 	ldr.w	r3, [r5], #4
  404b52:	4798      	blx	r3
  404b54:	42a6      	cmp	r6, r4
  404b56:	d1f9      	bne.n	404b4c <__libc_init_array+0x10>
  404b58:	4e0a      	ldr	r6, [pc, #40]	; (404b84 <__libc_init_array+0x48>)
  404b5a:	4d0b      	ldr	r5, [pc, #44]	; (404b88 <__libc_init_array+0x4c>)
  404b5c:	1b76      	subs	r6, r6, r5
  404b5e:	f004 fe87 	bl	409870 <_init>
  404b62:	10b6      	asrs	r6, r6, #2
  404b64:	bf18      	it	ne
  404b66:	2400      	movne	r4, #0
  404b68:	d006      	beq.n	404b78 <__libc_init_array+0x3c>
  404b6a:	3401      	adds	r4, #1
  404b6c:	f855 3b04 	ldr.w	r3, [r5], #4
  404b70:	4798      	blx	r3
  404b72:	42a6      	cmp	r6, r4
  404b74:	d1f9      	bne.n	404b6a <__libc_init_array+0x2e>
  404b76:	bd70      	pop	{r4, r5, r6, pc}
  404b78:	bd70      	pop	{r4, r5, r6, pc}
  404b7a:	bf00      	nop
  404b7c:	0040987c 	.word	0x0040987c
  404b80:	0040987c 	.word	0x0040987c
  404b84:	00409884 	.word	0x00409884
  404b88:	0040987c 	.word	0x0040987c

00404b8c <memset>:
  404b8c:	b470      	push	{r4, r5, r6}
  404b8e:	0784      	lsls	r4, r0, #30
  404b90:	d046      	beq.n	404c20 <memset+0x94>
  404b92:	1e54      	subs	r4, r2, #1
  404b94:	2a00      	cmp	r2, #0
  404b96:	d041      	beq.n	404c1c <memset+0x90>
  404b98:	b2cd      	uxtb	r5, r1
  404b9a:	4603      	mov	r3, r0
  404b9c:	e002      	b.n	404ba4 <memset+0x18>
  404b9e:	1e62      	subs	r2, r4, #1
  404ba0:	b3e4      	cbz	r4, 404c1c <memset+0x90>
  404ba2:	4614      	mov	r4, r2
  404ba4:	f803 5b01 	strb.w	r5, [r3], #1
  404ba8:	079a      	lsls	r2, r3, #30
  404baa:	d1f8      	bne.n	404b9e <memset+0x12>
  404bac:	2c03      	cmp	r4, #3
  404bae:	d92e      	bls.n	404c0e <memset+0x82>
  404bb0:	b2cd      	uxtb	r5, r1
  404bb2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404bb6:	2c0f      	cmp	r4, #15
  404bb8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404bbc:	d919      	bls.n	404bf2 <memset+0x66>
  404bbe:	f103 0210 	add.w	r2, r3, #16
  404bc2:	4626      	mov	r6, r4
  404bc4:	3e10      	subs	r6, #16
  404bc6:	2e0f      	cmp	r6, #15
  404bc8:	f842 5c10 	str.w	r5, [r2, #-16]
  404bcc:	f842 5c0c 	str.w	r5, [r2, #-12]
  404bd0:	f842 5c08 	str.w	r5, [r2, #-8]
  404bd4:	f842 5c04 	str.w	r5, [r2, #-4]
  404bd8:	f102 0210 	add.w	r2, r2, #16
  404bdc:	d8f2      	bhi.n	404bc4 <memset+0x38>
  404bde:	f1a4 0210 	sub.w	r2, r4, #16
  404be2:	f022 020f 	bic.w	r2, r2, #15
  404be6:	f004 040f 	and.w	r4, r4, #15
  404bea:	3210      	adds	r2, #16
  404bec:	2c03      	cmp	r4, #3
  404bee:	4413      	add	r3, r2
  404bf0:	d90d      	bls.n	404c0e <memset+0x82>
  404bf2:	461e      	mov	r6, r3
  404bf4:	4622      	mov	r2, r4
  404bf6:	3a04      	subs	r2, #4
  404bf8:	2a03      	cmp	r2, #3
  404bfa:	f846 5b04 	str.w	r5, [r6], #4
  404bfe:	d8fa      	bhi.n	404bf6 <memset+0x6a>
  404c00:	1f22      	subs	r2, r4, #4
  404c02:	f022 0203 	bic.w	r2, r2, #3
  404c06:	3204      	adds	r2, #4
  404c08:	4413      	add	r3, r2
  404c0a:	f004 0403 	and.w	r4, r4, #3
  404c0e:	b12c      	cbz	r4, 404c1c <memset+0x90>
  404c10:	b2c9      	uxtb	r1, r1
  404c12:	441c      	add	r4, r3
  404c14:	f803 1b01 	strb.w	r1, [r3], #1
  404c18:	42a3      	cmp	r3, r4
  404c1a:	d1fb      	bne.n	404c14 <memset+0x88>
  404c1c:	bc70      	pop	{r4, r5, r6}
  404c1e:	4770      	bx	lr
  404c20:	4614      	mov	r4, r2
  404c22:	4603      	mov	r3, r0
  404c24:	e7c2      	b.n	404bac <memset+0x20>
  404c26:	bf00      	nop

00404c28 <sprintf>:
  404c28:	b40e      	push	{r1, r2, r3}
  404c2a:	b5f0      	push	{r4, r5, r6, r7, lr}
  404c2c:	b09c      	sub	sp, #112	; 0x70
  404c2e:	ab21      	add	r3, sp, #132	; 0x84
  404c30:	490f      	ldr	r1, [pc, #60]	; (404c70 <sprintf+0x48>)
  404c32:	f853 2b04 	ldr.w	r2, [r3], #4
  404c36:	9301      	str	r3, [sp, #4]
  404c38:	4605      	mov	r5, r0
  404c3a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  404c3e:	6808      	ldr	r0, [r1, #0]
  404c40:	9502      	str	r5, [sp, #8]
  404c42:	f44f 7702 	mov.w	r7, #520	; 0x208
  404c46:	f64f 76ff 	movw	r6, #65535	; 0xffff
  404c4a:	a902      	add	r1, sp, #8
  404c4c:	9506      	str	r5, [sp, #24]
  404c4e:	f8ad 7014 	strh.w	r7, [sp, #20]
  404c52:	9404      	str	r4, [sp, #16]
  404c54:	9407      	str	r4, [sp, #28]
  404c56:	f8ad 6016 	strh.w	r6, [sp, #22]
  404c5a:	f000 f839 	bl	404cd0 <_svfprintf_r>
  404c5e:	9b02      	ldr	r3, [sp, #8]
  404c60:	2200      	movs	r2, #0
  404c62:	701a      	strb	r2, [r3, #0]
  404c64:	b01c      	add	sp, #112	; 0x70
  404c66:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  404c6a:	b003      	add	sp, #12
  404c6c:	4770      	bx	lr
  404c6e:	bf00      	nop
  404c70:	20000438 	.word	0x20000438

00404c74 <strlen>:
  404c74:	f020 0103 	bic.w	r1, r0, #3
  404c78:	f010 0003 	ands.w	r0, r0, #3
  404c7c:	f1c0 0000 	rsb	r0, r0, #0
  404c80:	f851 3b04 	ldr.w	r3, [r1], #4
  404c84:	f100 0c04 	add.w	ip, r0, #4
  404c88:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  404c8c:	f06f 0200 	mvn.w	r2, #0
  404c90:	bf1c      	itt	ne
  404c92:	fa22 f20c 	lsrne.w	r2, r2, ip
  404c96:	4313      	orrne	r3, r2
  404c98:	f04f 0c01 	mov.w	ip, #1
  404c9c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  404ca0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  404ca4:	eba3 020c 	sub.w	r2, r3, ip
  404ca8:	ea22 0203 	bic.w	r2, r2, r3
  404cac:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  404cb0:	bf04      	itt	eq
  404cb2:	f851 3b04 	ldreq.w	r3, [r1], #4
  404cb6:	3004      	addeq	r0, #4
  404cb8:	d0f4      	beq.n	404ca4 <strlen+0x30>
  404cba:	f1c2 0100 	rsb	r1, r2, #0
  404cbe:	ea02 0201 	and.w	r2, r2, r1
  404cc2:	fab2 f282 	clz	r2, r2
  404cc6:	f1c2 021f 	rsb	r2, r2, #31
  404cca:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404cce:	4770      	bx	lr

00404cd0 <_svfprintf_r>:
  404cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404cd4:	b0c1      	sub	sp, #260	; 0x104
  404cd6:	4689      	mov	r9, r1
  404cd8:	920a      	str	r2, [sp, #40]	; 0x28
  404cda:	930e      	str	r3, [sp, #56]	; 0x38
  404cdc:	9008      	str	r0, [sp, #32]
  404cde:	f002 fb6d 	bl	4073bc <_localeconv_r>
  404ce2:	6803      	ldr	r3, [r0, #0]
  404ce4:	9317      	str	r3, [sp, #92]	; 0x5c
  404ce6:	4618      	mov	r0, r3
  404ce8:	f7ff ffc4 	bl	404c74 <strlen>
  404cec:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  404cf0:	9018      	str	r0, [sp, #96]	; 0x60
  404cf2:	061a      	lsls	r2, r3, #24
  404cf4:	d504      	bpl.n	404d00 <_svfprintf_r+0x30>
  404cf6:	f8d9 3010 	ldr.w	r3, [r9, #16]
  404cfa:	2b00      	cmp	r3, #0
  404cfc:	f001 808c 	beq.w	405e18 <_svfprintf_r+0x1148>
  404d00:	2300      	movs	r3, #0
  404d02:	af30      	add	r7, sp, #192	; 0xc0
  404d04:	9313      	str	r3, [sp, #76]	; 0x4c
  404d06:	9325      	str	r3, [sp, #148]	; 0x94
  404d08:	9324      	str	r3, [sp, #144]	; 0x90
  404d0a:	9316      	str	r3, [sp, #88]	; 0x58
  404d0c:	9319      	str	r3, [sp, #100]	; 0x64
  404d0e:	930b      	str	r3, [sp, #44]	; 0x2c
  404d10:	9723      	str	r7, [sp, #140]	; 0x8c
  404d12:	9314      	str	r3, [sp, #80]	; 0x50
  404d14:	9315      	str	r3, [sp, #84]	; 0x54
  404d16:	463c      	mov	r4, r7
  404d18:	464e      	mov	r6, r9
  404d1a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404d1c:	782b      	ldrb	r3, [r5, #0]
  404d1e:	2b00      	cmp	r3, #0
  404d20:	f000 80a9 	beq.w	404e76 <_svfprintf_r+0x1a6>
  404d24:	2b25      	cmp	r3, #37	; 0x25
  404d26:	d102      	bne.n	404d2e <_svfprintf_r+0x5e>
  404d28:	e0a5      	b.n	404e76 <_svfprintf_r+0x1a6>
  404d2a:	2b25      	cmp	r3, #37	; 0x25
  404d2c:	d003      	beq.n	404d36 <_svfprintf_r+0x66>
  404d2e:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  404d32:	2b00      	cmp	r3, #0
  404d34:	d1f9      	bne.n	404d2a <_svfprintf_r+0x5a>
  404d36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d38:	1aeb      	subs	r3, r5, r3
  404d3a:	b173      	cbz	r3, 404d5a <_svfprintf_r+0x8a>
  404d3c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404d3e:	9925      	ldr	r1, [sp, #148]	; 0x94
  404d40:	980a      	ldr	r0, [sp, #40]	; 0x28
  404d42:	6020      	str	r0, [r4, #0]
  404d44:	3201      	adds	r2, #1
  404d46:	4419      	add	r1, r3
  404d48:	2a07      	cmp	r2, #7
  404d4a:	6063      	str	r3, [r4, #4]
  404d4c:	9125      	str	r1, [sp, #148]	; 0x94
  404d4e:	9224      	str	r2, [sp, #144]	; 0x90
  404d50:	dc72      	bgt.n	404e38 <_svfprintf_r+0x168>
  404d52:	3408      	adds	r4, #8
  404d54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404d56:	441a      	add	r2, r3
  404d58:	920b      	str	r2, [sp, #44]	; 0x2c
  404d5a:	782b      	ldrb	r3, [r5, #0]
  404d5c:	2b00      	cmp	r3, #0
  404d5e:	f000 87b5 	beq.w	405ccc <_svfprintf_r+0xffc>
  404d62:	2300      	movs	r3, #0
  404d64:	1c69      	adds	r1, r5, #1
  404d66:	786d      	ldrb	r5, [r5, #1]
  404d68:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404d6c:	461a      	mov	r2, r3
  404d6e:	930c      	str	r3, [sp, #48]	; 0x30
  404d70:	9307      	str	r3, [sp, #28]
  404d72:	f04f 3aff 	mov.w	sl, #4294967295
  404d76:	1c4b      	adds	r3, r1, #1
  404d78:	f1a5 0120 	sub.w	r1, r5, #32
  404d7c:	2958      	cmp	r1, #88	; 0x58
  404d7e:	f200 83d9 	bhi.w	405534 <_svfprintf_r+0x864>
  404d82:	e8df f011 	tbh	[pc, r1, lsl #1]
  404d86:	0270      	.short	0x0270
  404d88:	03d703d7 	.word	0x03d703d7
  404d8c:	03d70374 	.word	0x03d70374
  404d90:	03d703d7 	.word	0x03d703d7
  404d94:	03d703d7 	.word	0x03d703d7
  404d98:	02f003d7 	.word	0x02f003d7
  404d9c:	03d7020d 	.word	0x03d7020d
  404da0:	021101f4 	.word	0x021101f4
  404da4:	037b03d7 	.word	0x037b03d7
  404da8:	02ba02ba 	.word	0x02ba02ba
  404dac:	02ba02ba 	.word	0x02ba02ba
  404db0:	02ba02ba 	.word	0x02ba02ba
  404db4:	02ba02ba 	.word	0x02ba02ba
  404db8:	03d702ba 	.word	0x03d702ba
  404dbc:	03d703d7 	.word	0x03d703d7
  404dc0:	03d703d7 	.word	0x03d703d7
  404dc4:	03d703d7 	.word	0x03d703d7
  404dc8:	03d703d7 	.word	0x03d703d7
  404dcc:	02c903d7 	.word	0x02c903d7
  404dd0:	03d7038b 	.word	0x03d7038b
  404dd4:	03d7038b 	.word	0x03d7038b
  404dd8:	03d703d7 	.word	0x03d703d7
  404ddc:	036d03d7 	.word	0x036d03d7
  404de0:	03d703d7 	.word	0x03d703d7
  404de4:	03d70305 	.word	0x03d70305
  404de8:	03d703d7 	.word	0x03d703d7
  404dec:	03d703d7 	.word	0x03d703d7
  404df0:	03d70323 	.word	0x03d70323
  404df4:	033d03d7 	.word	0x033d03d7
  404df8:	03d703d7 	.word	0x03d703d7
  404dfc:	03d703d7 	.word	0x03d703d7
  404e00:	03d703d7 	.word	0x03d703d7
  404e04:	03d703d7 	.word	0x03d703d7
  404e08:	03d703d7 	.word	0x03d703d7
  404e0c:	022c0358 	.word	0x022c0358
  404e10:	038b038b 	.word	0x038b038b
  404e14:	02fe038b 	.word	0x02fe038b
  404e18:	03d7022c 	.word	0x03d7022c
  404e1c:	02e603d7 	.word	0x02e603d7
  404e20:	027e03d7 	.word	0x027e03d7
  404e24:	03c001fb 	.word	0x03c001fb
  404e28:	03d70277 	.word	0x03d70277
  404e2c:	03d70292 	.word	0x03d70292
  404e30:	03d7007a 	.word	0x03d7007a
  404e34:	024a03d7 	.word	0x024a03d7
  404e38:	9808      	ldr	r0, [sp, #32]
  404e3a:	9307      	str	r3, [sp, #28]
  404e3c:	4631      	mov	r1, r6
  404e3e:	aa23      	add	r2, sp, #140	; 0x8c
  404e40:	f003 fbc6 	bl	4085d0 <__ssprint_r>
  404e44:	b950      	cbnz	r0, 404e5c <_svfprintf_r+0x18c>
  404e46:	463c      	mov	r4, r7
  404e48:	9b07      	ldr	r3, [sp, #28]
  404e4a:	e783      	b.n	404d54 <_svfprintf_r+0x84>
  404e4c:	9808      	ldr	r0, [sp, #32]
  404e4e:	4631      	mov	r1, r6
  404e50:	aa23      	add	r2, sp, #140	; 0x8c
  404e52:	f003 fbbd 	bl	4085d0 <__ssprint_r>
  404e56:	2800      	cmp	r0, #0
  404e58:	f000 8185 	beq.w	405166 <_svfprintf_r+0x496>
  404e5c:	46b1      	mov	r9, r6
  404e5e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  404e62:	f013 0f40 	tst.w	r3, #64	; 0x40
  404e66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404e68:	bf18      	it	ne
  404e6a:	f04f 33ff 	movne.w	r3, #4294967295
  404e6e:	4618      	mov	r0, r3
  404e70:	b041      	add	sp, #260	; 0x104
  404e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e76:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404e78:	e76f      	b.n	404d5a <_svfprintf_r+0x8a>
  404e7a:	930a      	str	r3, [sp, #40]	; 0x28
  404e7c:	9b07      	ldr	r3, [sp, #28]
  404e7e:	0698      	lsls	r0, r3, #26
  404e80:	f140 82ad 	bpl.w	4053de <_svfprintf_r+0x70e>
  404e84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404e86:	f103 0907 	add.w	r9, r3, #7
  404e8a:	f029 0307 	bic.w	r3, r9, #7
  404e8e:	f103 0208 	add.w	r2, r3, #8
  404e92:	e9d3 8900 	ldrd	r8, r9, [r3]
  404e96:	920e      	str	r2, [sp, #56]	; 0x38
  404e98:	2301      	movs	r3, #1
  404e9a:	f04f 0c00 	mov.w	ip, #0
  404e9e:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  404ea2:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  404ea6:	f1ba 0f00 	cmp.w	sl, #0
  404eaa:	db03      	blt.n	404eb4 <_svfprintf_r+0x1e4>
  404eac:	9a07      	ldr	r2, [sp, #28]
  404eae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404eb2:	9207      	str	r2, [sp, #28]
  404eb4:	ea58 0209 	orrs.w	r2, r8, r9
  404eb8:	f040 834c 	bne.w	405554 <_svfprintf_r+0x884>
  404ebc:	f1ba 0f00 	cmp.w	sl, #0
  404ec0:	f000 8451 	beq.w	405766 <_svfprintf_r+0xa96>
  404ec4:	2b01      	cmp	r3, #1
  404ec6:	f000 834f 	beq.w	405568 <_svfprintf_r+0x898>
  404eca:	2b02      	cmp	r3, #2
  404ecc:	f000 8490 	beq.w	4057f0 <_svfprintf_r+0xb20>
  404ed0:	4639      	mov	r1, r7
  404ed2:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  404ed6:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  404eda:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  404ede:	f008 0307 	and.w	r3, r8, #7
  404ee2:	4681      	mov	r9, r0
  404ee4:	4690      	mov	r8, r2
  404ee6:	3330      	adds	r3, #48	; 0x30
  404ee8:	ea58 0209 	orrs.w	r2, r8, r9
  404eec:	f801 3d01 	strb.w	r3, [r1, #-1]!
  404ef0:	d1ef      	bne.n	404ed2 <_svfprintf_r+0x202>
  404ef2:	9a07      	ldr	r2, [sp, #28]
  404ef4:	9110      	str	r1, [sp, #64]	; 0x40
  404ef6:	07d2      	lsls	r2, r2, #31
  404ef8:	f100 8544 	bmi.w	405984 <_svfprintf_r+0xcb4>
  404efc:	1a7b      	subs	r3, r7, r1
  404efe:	930d      	str	r3, [sp, #52]	; 0x34
  404f00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404f02:	4592      	cmp	sl, r2
  404f04:	4653      	mov	r3, sl
  404f06:	bfb8      	it	lt
  404f08:	4613      	movlt	r3, r2
  404f0a:	9309      	str	r3, [sp, #36]	; 0x24
  404f0c:	2300      	movs	r3, #0
  404f0e:	9312      	str	r3, [sp, #72]	; 0x48
  404f10:	f1bc 0f00 	cmp.w	ip, #0
  404f14:	d002      	beq.n	404f1c <_svfprintf_r+0x24c>
  404f16:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f18:	3301      	adds	r3, #1
  404f1a:	9309      	str	r3, [sp, #36]	; 0x24
  404f1c:	9b07      	ldr	r3, [sp, #28]
  404f1e:	f013 0302 	ands.w	r3, r3, #2
  404f22:	930f      	str	r3, [sp, #60]	; 0x3c
  404f24:	d002      	beq.n	404f2c <_svfprintf_r+0x25c>
  404f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f28:	3302      	adds	r3, #2
  404f2a:	9309      	str	r3, [sp, #36]	; 0x24
  404f2c:	9b07      	ldr	r3, [sp, #28]
  404f2e:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  404f32:	f040 830c 	bne.w	40554e <_svfprintf_r+0x87e>
  404f36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404f38:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404f3a:	ebc2 0803 	rsb	r8, r2, r3
  404f3e:	f1b8 0f00 	cmp.w	r8, #0
  404f42:	f340 8304 	ble.w	40554e <_svfprintf_r+0x87e>
  404f46:	f1b8 0f10 	cmp.w	r8, #16
  404f4a:	9925      	ldr	r1, [sp, #148]	; 0x94
  404f4c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404f4e:	f8df a544 	ldr.w	sl, [pc, #1348]	; 405494 <_svfprintf_r+0x7c4>
  404f52:	dd29      	ble.n	404fa8 <_svfprintf_r+0x2d8>
  404f54:	4653      	mov	r3, sl
  404f56:	f04f 0b10 	mov.w	fp, #16
  404f5a:	46c2      	mov	sl, r8
  404f5c:	46a8      	mov	r8, r5
  404f5e:	461d      	mov	r5, r3
  404f60:	e006      	b.n	404f70 <_svfprintf_r+0x2a0>
  404f62:	f1aa 0a10 	sub.w	sl, sl, #16
  404f66:	f1ba 0f10 	cmp.w	sl, #16
  404f6a:	f104 0408 	add.w	r4, r4, #8
  404f6e:	dd17      	ble.n	404fa0 <_svfprintf_r+0x2d0>
  404f70:	3201      	adds	r2, #1
  404f72:	3110      	adds	r1, #16
  404f74:	2a07      	cmp	r2, #7
  404f76:	9125      	str	r1, [sp, #148]	; 0x94
  404f78:	9224      	str	r2, [sp, #144]	; 0x90
  404f7a:	e884 0820 	stmia.w	r4, {r5, fp}
  404f7e:	ddf0      	ble.n	404f62 <_svfprintf_r+0x292>
  404f80:	9808      	ldr	r0, [sp, #32]
  404f82:	4631      	mov	r1, r6
  404f84:	aa23      	add	r2, sp, #140	; 0x8c
  404f86:	f003 fb23 	bl	4085d0 <__ssprint_r>
  404f8a:	2800      	cmp	r0, #0
  404f8c:	f47f af66 	bne.w	404e5c <_svfprintf_r+0x18c>
  404f90:	f1aa 0a10 	sub.w	sl, sl, #16
  404f94:	f1ba 0f10 	cmp.w	sl, #16
  404f98:	9925      	ldr	r1, [sp, #148]	; 0x94
  404f9a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404f9c:	463c      	mov	r4, r7
  404f9e:	dce7      	bgt.n	404f70 <_svfprintf_r+0x2a0>
  404fa0:	462b      	mov	r3, r5
  404fa2:	4645      	mov	r5, r8
  404fa4:	46d0      	mov	r8, sl
  404fa6:	469a      	mov	sl, r3
  404fa8:	3201      	adds	r2, #1
  404faa:	eb08 0b01 	add.w	fp, r8, r1
  404fae:	2a07      	cmp	r2, #7
  404fb0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404fb4:	9224      	str	r2, [sp, #144]	; 0x90
  404fb6:	f8c4 a000 	str.w	sl, [r4]
  404fba:	f8c4 8004 	str.w	r8, [r4, #4]
  404fbe:	f300 847b 	bgt.w	4058b8 <_svfprintf_r+0xbe8>
  404fc2:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404fc6:	3408      	adds	r4, #8
  404fc8:	f1bc 0f00 	cmp.w	ip, #0
  404fcc:	d00f      	beq.n	404fee <_svfprintf_r+0x31e>
  404fce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fd0:	3301      	adds	r3, #1
  404fd2:	f10b 0b01 	add.w	fp, fp, #1
  404fd6:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  404fda:	2201      	movs	r2, #1
  404fdc:	2b07      	cmp	r3, #7
  404fde:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404fe2:	9324      	str	r3, [sp, #144]	; 0x90
  404fe4:	e884 0006 	stmia.w	r4, {r1, r2}
  404fe8:	f300 83da 	bgt.w	4057a0 <_svfprintf_r+0xad0>
  404fec:	3408      	adds	r4, #8
  404fee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404ff0:	b173      	cbz	r3, 405010 <_svfprintf_r+0x340>
  404ff2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ff4:	3301      	adds	r3, #1
  404ff6:	f10b 0b02 	add.w	fp, fp, #2
  404ffa:	a91c      	add	r1, sp, #112	; 0x70
  404ffc:	2202      	movs	r2, #2
  404ffe:	2b07      	cmp	r3, #7
  405000:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405004:	9324      	str	r3, [sp, #144]	; 0x90
  405006:	e884 0006 	stmia.w	r4, {r1, r2}
  40500a:	f300 83d5 	bgt.w	4057b8 <_svfprintf_r+0xae8>
  40500e:	3408      	adds	r4, #8
  405010:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  405014:	f000 8311 	beq.w	40563a <_svfprintf_r+0x96a>
  405018:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40501a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40501c:	ebc2 0a03 	rsb	sl, r2, r3
  405020:	f1ba 0f00 	cmp.w	sl, #0
  405024:	dd3c      	ble.n	4050a0 <_svfprintf_r+0x3d0>
  405026:	f1ba 0f10 	cmp.w	sl, #16
  40502a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40502c:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 405498 <_svfprintf_r+0x7c8>
  405030:	dd2b      	ble.n	40508a <_svfprintf_r+0x3ba>
  405032:	4649      	mov	r1, r9
  405034:	465b      	mov	r3, fp
  405036:	46a9      	mov	r9, r5
  405038:	f04f 0810 	mov.w	r8, #16
  40503c:	f8dd b020 	ldr.w	fp, [sp, #32]
  405040:	460d      	mov	r5, r1
  405042:	e006      	b.n	405052 <_svfprintf_r+0x382>
  405044:	f1aa 0a10 	sub.w	sl, sl, #16
  405048:	f1ba 0f10 	cmp.w	sl, #16
  40504c:	f104 0408 	add.w	r4, r4, #8
  405050:	dd17      	ble.n	405082 <_svfprintf_r+0x3b2>
  405052:	3201      	adds	r2, #1
  405054:	3310      	adds	r3, #16
  405056:	2a07      	cmp	r2, #7
  405058:	9325      	str	r3, [sp, #148]	; 0x94
  40505a:	9224      	str	r2, [sp, #144]	; 0x90
  40505c:	e884 0120 	stmia.w	r4, {r5, r8}
  405060:	ddf0      	ble.n	405044 <_svfprintf_r+0x374>
  405062:	4658      	mov	r0, fp
  405064:	4631      	mov	r1, r6
  405066:	aa23      	add	r2, sp, #140	; 0x8c
  405068:	f003 fab2 	bl	4085d0 <__ssprint_r>
  40506c:	2800      	cmp	r0, #0
  40506e:	f47f aef5 	bne.w	404e5c <_svfprintf_r+0x18c>
  405072:	f1aa 0a10 	sub.w	sl, sl, #16
  405076:	f1ba 0f10 	cmp.w	sl, #16
  40507a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40507c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40507e:	463c      	mov	r4, r7
  405080:	dce7      	bgt.n	405052 <_svfprintf_r+0x382>
  405082:	469b      	mov	fp, r3
  405084:	462b      	mov	r3, r5
  405086:	464d      	mov	r5, r9
  405088:	4699      	mov	r9, r3
  40508a:	3201      	adds	r2, #1
  40508c:	44d3      	add	fp, sl
  40508e:	2a07      	cmp	r2, #7
  405090:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405094:	9224      	str	r2, [sp, #144]	; 0x90
  405096:	e884 0600 	stmia.w	r4, {r9, sl}
  40509a:	f300 8375 	bgt.w	405788 <_svfprintf_r+0xab8>
  40509e:	3408      	adds	r4, #8
  4050a0:	9b07      	ldr	r3, [sp, #28]
  4050a2:	05d9      	lsls	r1, r3, #23
  4050a4:	f100 826c 	bmi.w	405580 <_svfprintf_r+0x8b0>
  4050a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4050aa:	990d      	ldr	r1, [sp, #52]	; 0x34
  4050ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4050ae:	6022      	str	r2, [r4, #0]
  4050b0:	3301      	adds	r3, #1
  4050b2:	448b      	add	fp, r1
  4050b4:	2b07      	cmp	r3, #7
  4050b6:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4050ba:	6061      	str	r1, [r4, #4]
  4050bc:	9324      	str	r3, [sp, #144]	; 0x90
  4050be:	f300 8346 	bgt.w	40574e <_svfprintf_r+0xa7e>
  4050c2:	3408      	adds	r4, #8
  4050c4:	9b07      	ldr	r3, [sp, #28]
  4050c6:	075a      	lsls	r2, r3, #29
  4050c8:	d541      	bpl.n	40514e <_svfprintf_r+0x47e>
  4050ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4050cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4050ce:	1a9d      	subs	r5, r3, r2
  4050d0:	2d00      	cmp	r5, #0
  4050d2:	dd3c      	ble.n	40514e <_svfprintf_r+0x47e>
  4050d4:	2d10      	cmp	r5, #16
  4050d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4050d8:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 405494 <_svfprintf_r+0x7c4>
  4050dc:	dd23      	ble.n	405126 <_svfprintf_r+0x456>
  4050de:	f04f 0810 	mov.w	r8, #16
  4050e2:	465a      	mov	r2, fp
  4050e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
  4050e8:	e004      	b.n	4050f4 <_svfprintf_r+0x424>
  4050ea:	3d10      	subs	r5, #16
  4050ec:	2d10      	cmp	r5, #16
  4050ee:	f104 0408 	add.w	r4, r4, #8
  4050f2:	dd17      	ble.n	405124 <_svfprintf_r+0x454>
  4050f4:	3301      	adds	r3, #1
  4050f6:	3210      	adds	r2, #16
  4050f8:	2b07      	cmp	r3, #7
  4050fa:	9225      	str	r2, [sp, #148]	; 0x94
  4050fc:	9324      	str	r3, [sp, #144]	; 0x90
  4050fe:	f8c4 a000 	str.w	sl, [r4]
  405102:	f8c4 8004 	str.w	r8, [r4, #4]
  405106:	ddf0      	ble.n	4050ea <_svfprintf_r+0x41a>
  405108:	4648      	mov	r0, r9
  40510a:	4631      	mov	r1, r6
  40510c:	aa23      	add	r2, sp, #140	; 0x8c
  40510e:	f003 fa5f 	bl	4085d0 <__ssprint_r>
  405112:	2800      	cmp	r0, #0
  405114:	f47f aea2 	bne.w	404e5c <_svfprintf_r+0x18c>
  405118:	3d10      	subs	r5, #16
  40511a:	2d10      	cmp	r5, #16
  40511c:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40511e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405120:	463c      	mov	r4, r7
  405122:	dce7      	bgt.n	4050f4 <_svfprintf_r+0x424>
  405124:	4693      	mov	fp, r2
  405126:	3301      	adds	r3, #1
  405128:	44ab      	add	fp, r5
  40512a:	2b07      	cmp	r3, #7
  40512c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405130:	9324      	str	r3, [sp, #144]	; 0x90
  405132:	f8c4 a000 	str.w	sl, [r4]
  405136:	6065      	str	r5, [r4, #4]
  405138:	dd09      	ble.n	40514e <_svfprintf_r+0x47e>
  40513a:	9808      	ldr	r0, [sp, #32]
  40513c:	4631      	mov	r1, r6
  40513e:	aa23      	add	r2, sp, #140	; 0x8c
  405140:	f003 fa46 	bl	4085d0 <__ssprint_r>
  405144:	2800      	cmp	r0, #0
  405146:	f47f ae89 	bne.w	404e5c <_svfprintf_r+0x18c>
  40514a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40514e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405150:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405152:	990c      	ldr	r1, [sp, #48]	; 0x30
  405154:	428a      	cmp	r2, r1
  405156:	bfac      	ite	ge
  405158:	189b      	addge	r3, r3, r2
  40515a:	185b      	addlt	r3, r3, r1
  40515c:	930b      	str	r3, [sp, #44]	; 0x2c
  40515e:	f1bb 0f00 	cmp.w	fp, #0
  405162:	f47f ae73 	bne.w	404e4c <_svfprintf_r+0x17c>
  405166:	2300      	movs	r3, #0
  405168:	9324      	str	r3, [sp, #144]	; 0x90
  40516a:	463c      	mov	r4, r7
  40516c:	e5d5      	b.n	404d1a <_svfprintf_r+0x4a>
  40516e:	4619      	mov	r1, r3
  405170:	9807      	ldr	r0, [sp, #28]
  405172:	781d      	ldrb	r5, [r3, #0]
  405174:	f040 0004 	orr.w	r0, r0, #4
  405178:	9007      	str	r0, [sp, #28]
  40517a:	e5fc      	b.n	404d76 <_svfprintf_r+0xa6>
  40517c:	930a      	str	r3, [sp, #40]	; 0x28
  40517e:	9b07      	ldr	r3, [sp, #28]
  405180:	f013 0320 	ands.w	r3, r3, #32
  405184:	f000 810e 	beq.w	4053a4 <_svfprintf_r+0x6d4>
  405188:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40518a:	f103 0907 	add.w	r9, r3, #7
  40518e:	f029 0307 	bic.w	r3, r9, #7
  405192:	f103 0208 	add.w	r2, r3, #8
  405196:	e9d3 8900 	ldrd	r8, r9, [r3]
  40519a:	920e      	str	r2, [sp, #56]	; 0x38
  40519c:	2300      	movs	r3, #0
  40519e:	e67c      	b.n	404e9a <_svfprintf_r+0x1ca>
  4051a0:	781d      	ldrb	r5, [r3, #0]
  4051a2:	4619      	mov	r1, r3
  4051a4:	222b      	movs	r2, #43	; 0x2b
  4051a6:	e5e6      	b.n	404d76 <_svfprintf_r+0xa6>
  4051a8:	781d      	ldrb	r5, [r3, #0]
  4051aa:	2d2a      	cmp	r5, #42	; 0x2a
  4051ac:	f103 0101 	add.w	r1, r3, #1
  4051b0:	f000 87ad 	beq.w	40610e <_svfprintf_r+0x143e>
  4051b4:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  4051b8:	2809      	cmp	r0, #9
  4051ba:	460b      	mov	r3, r1
  4051bc:	f04f 0a00 	mov.w	sl, #0
  4051c0:	f63f adda 	bhi.w	404d78 <_svfprintf_r+0xa8>
  4051c4:	f813 5b01 	ldrb.w	r5, [r3], #1
  4051c8:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  4051cc:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  4051d0:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  4051d4:	2809      	cmp	r0, #9
  4051d6:	d9f5      	bls.n	4051c4 <_svfprintf_r+0x4f4>
  4051d8:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  4051dc:	e5cc      	b.n	404d78 <_svfprintf_r+0xa8>
  4051de:	930a      	str	r3, [sp, #40]	; 0x28
  4051e0:	9b07      	ldr	r3, [sp, #28]
  4051e2:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4051e6:	069b      	lsls	r3, r3, #26
  4051e8:	f140 80a1 	bpl.w	40532e <_svfprintf_r+0x65e>
  4051ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4051ee:	f103 0907 	add.w	r9, r3, #7
  4051f2:	f029 0907 	bic.w	r9, r9, #7
  4051f6:	e9d9 2300 	ldrd	r2, r3, [r9]
  4051fa:	f109 0108 	add.w	r1, r9, #8
  4051fe:	910e      	str	r1, [sp, #56]	; 0x38
  405200:	4690      	mov	r8, r2
  405202:	4699      	mov	r9, r3
  405204:	2a00      	cmp	r2, #0
  405206:	f173 0300 	sbcs.w	r3, r3, #0
  40520a:	f2c0 840b 	blt.w	405a24 <_svfprintf_r+0xd54>
  40520e:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405212:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  405216:	2301      	movs	r3, #1
  405218:	e645      	b.n	404ea6 <_svfprintf_r+0x1d6>
  40521a:	930a      	str	r3, [sp, #40]	; 0x28
  40521c:	4b9b      	ldr	r3, [pc, #620]	; (40548c <_svfprintf_r+0x7bc>)
  40521e:	9316      	str	r3, [sp, #88]	; 0x58
  405220:	9b07      	ldr	r3, [sp, #28]
  405222:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405226:	069b      	lsls	r3, r3, #26
  405228:	f140 80f3 	bpl.w	405412 <_svfprintf_r+0x742>
  40522c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40522e:	f103 0907 	add.w	r9, r3, #7
  405232:	f029 0307 	bic.w	r3, r9, #7
  405236:	e9d3 8900 	ldrd	r8, r9, [r3]
  40523a:	f103 0208 	add.w	r2, r3, #8
  40523e:	920e      	str	r2, [sp, #56]	; 0x38
  405240:	9b07      	ldr	r3, [sp, #28]
  405242:	07d9      	lsls	r1, r3, #31
  405244:	f140 80f5 	bpl.w	405432 <_svfprintf_r+0x762>
  405248:	ea58 0309 	orrs.w	r3, r8, r9
  40524c:	f000 80f1 	beq.w	405432 <_svfprintf_r+0x762>
  405250:	9a07      	ldr	r2, [sp, #28]
  405252:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  405256:	2330      	movs	r3, #48	; 0x30
  405258:	f042 0202 	orr.w	r2, r2, #2
  40525c:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  405260:	9207      	str	r2, [sp, #28]
  405262:	2302      	movs	r3, #2
  405264:	e619      	b.n	404e9a <_svfprintf_r+0x1ca>
  405266:	781d      	ldrb	r5, [r3, #0]
  405268:	4619      	mov	r1, r3
  40526a:	2a00      	cmp	r2, #0
  40526c:	f47f ad83 	bne.w	404d76 <_svfprintf_r+0xa6>
  405270:	2220      	movs	r2, #32
  405272:	e580      	b.n	404d76 <_svfprintf_r+0xa6>
  405274:	9907      	ldr	r1, [sp, #28]
  405276:	f041 0120 	orr.w	r1, r1, #32
  40527a:	9107      	str	r1, [sp, #28]
  40527c:	781d      	ldrb	r5, [r3, #0]
  40527e:	4619      	mov	r1, r3
  405280:	e579      	b.n	404d76 <_svfprintf_r+0xa6>
  405282:	930a      	str	r3, [sp, #40]	; 0x28
  405284:	9b07      	ldr	r3, [sp, #28]
  405286:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40528a:	069a      	lsls	r2, r3, #26
  40528c:	f140 84a1 	bpl.w	405bd2 <_svfprintf_r+0xf02>
  405290:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405292:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405294:	ea4f 79e1 	mov.w	r9, r1, asr #31
  405298:	6813      	ldr	r3, [r2, #0]
  40529a:	4608      	mov	r0, r1
  40529c:	4688      	mov	r8, r1
  40529e:	3204      	adds	r2, #4
  4052a0:	4649      	mov	r1, r9
  4052a2:	920e      	str	r2, [sp, #56]	; 0x38
  4052a4:	e9c3 0100 	strd	r0, r1, [r3]
  4052a8:	e537      	b.n	404d1a <_svfprintf_r+0x4a>
  4052aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4052ac:	930a      	str	r3, [sp, #40]	; 0x28
  4052ae:	6813      	ldr	r3, [r2, #0]
  4052b0:	9310      	str	r3, [sp, #64]	; 0x40
  4052b2:	f04f 0b00 	mov.w	fp, #0
  4052b6:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  4052ba:	f102 0904 	add.w	r9, r2, #4
  4052be:	2b00      	cmp	r3, #0
  4052c0:	f000 863b 	beq.w	405f3a <_svfprintf_r+0x126a>
  4052c4:	f1ba 0f00 	cmp.w	sl, #0
  4052c8:	9810      	ldr	r0, [sp, #64]	; 0x40
  4052ca:	f2c0 85e9 	blt.w	405ea0 <_svfprintf_r+0x11d0>
  4052ce:	4659      	mov	r1, fp
  4052d0:	4652      	mov	r2, sl
  4052d2:	f002 fb09 	bl	4078e8 <memchr>
  4052d6:	2800      	cmp	r0, #0
  4052d8:	f000 866c 	beq.w	405fb4 <_svfprintf_r+0x12e4>
  4052dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4052de:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  4052e2:	1ac3      	subs	r3, r0, r3
  4052e4:	930d      	str	r3, [sp, #52]	; 0x34
  4052e6:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4052ea:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4052ee:	9309      	str	r3, [sp, #36]	; 0x24
  4052f0:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  4052f4:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4052f8:	e60a      	b.n	404f10 <_svfprintf_r+0x240>
  4052fa:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  4052fe:	2100      	movs	r1, #0
  405300:	f813 5b01 	ldrb.w	r5, [r3], #1
  405304:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  405308:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  40530c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  405310:	2809      	cmp	r0, #9
  405312:	d9f5      	bls.n	405300 <_svfprintf_r+0x630>
  405314:	910c      	str	r1, [sp, #48]	; 0x30
  405316:	e52f      	b.n	404d78 <_svfprintf_r+0xa8>
  405318:	930a      	str	r3, [sp, #40]	; 0x28
  40531a:	9b07      	ldr	r3, [sp, #28]
  40531c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405320:	f043 0310 	orr.w	r3, r3, #16
  405324:	9307      	str	r3, [sp, #28]
  405326:	9b07      	ldr	r3, [sp, #28]
  405328:	069b      	lsls	r3, r3, #26
  40532a:	f53f af5f 	bmi.w	4051ec <_svfprintf_r+0x51c>
  40532e:	9b07      	ldr	r3, [sp, #28]
  405330:	06d8      	lsls	r0, r3, #27
  405332:	f100 8368 	bmi.w	405a06 <_svfprintf_r+0xd36>
  405336:	9b07      	ldr	r3, [sp, #28]
  405338:	0659      	lsls	r1, r3, #25
  40533a:	f140 8364 	bpl.w	405a06 <_svfprintf_r+0xd36>
  40533e:	990e      	ldr	r1, [sp, #56]	; 0x38
  405340:	f9b1 8000 	ldrsh.w	r8, [r1]
  405344:	3104      	adds	r1, #4
  405346:	ea4f 79e8 	mov.w	r9, r8, asr #31
  40534a:	4642      	mov	r2, r8
  40534c:	464b      	mov	r3, r9
  40534e:	910e      	str	r1, [sp, #56]	; 0x38
  405350:	e758      	b.n	405204 <_svfprintf_r+0x534>
  405352:	781d      	ldrb	r5, [r3, #0]
  405354:	9907      	ldr	r1, [sp, #28]
  405356:	2d6c      	cmp	r5, #108	; 0x6c
  405358:	f000 84cb 	beq.w	405cf2 <_svfprintf_r+0x1022>
  40535c:	f041 0110 	orr.w	r1, r1, #16
  405360:	9107      	str	r1, [sp, #28]
  405362:	4619      	mov	r1, r3
  405364:	e507      	b.n	404d76 <_svfprintf_r+0xa6>
  405366:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  405368:	6829      	ldr	r1, [r5, #0]
  40536a:	910c      	str	r1, [sp, #48]	; 0x30
  40536c:	4608      	mov	r0, r1
  40536e:	2800      	cmp	r0, #0
  405370:	4629      	mov	r1, r5
  405372:	f101 0104 	add.w	r1, r1, #4
  405376:	f2c0 84b5 	blt.w	405ce4 <_svfprintf_r+0x1014>
  40537a:	910e      	str	r1, [sp, #56]	; 0x38
  40537c:	781d      	ldrb	r5, [r3, #0]
  40537e:	4619      	mov	r1, r3
  405380:	e4f9      	b.n	404d76 <_svfprintf_r+0xa6>
  405382:	9907      	ldr	r1, [sp, #28]
  405384:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  405388:	9107      	str	r1, [sp, #28]
  40538a:	781d      	ldrb	r5, [r3, #0]
  40538c:	4619      	mov	r1, r3
  40538e:	e4f2      	b.n	404d76 <_svfprintf_r+0xa6>
  405390:	930a      	str	r3, [sp, #40]	; 0x28
  405392:	9b07      	ldr	r3, [sp, #28]
  405394:	f043 0310 	orr.w	r3, r3, #16
  405398:	9307      	str	r3, [sp, #28]
  40539a:	9b07      	ldr	r3, [sp, #28]
  40539c:	f013 0320 	ands.w	r3, r3, #32
  4053a0:	f47f aef2 	bne.w	405188 <_svfprintf_r+0x4b8>
  4053a4:	9a07      	ldr	r2, [sp, #28]
  4053a6:	f012 0210 	ands.w	r2, r2, #16
  4053aa:	f040 8319 	bne.w	4059e0 <_svfprintf_r+0xd10>
  4053ae:	9b07      	ldr	r3, [sp, #28]
  4053b0:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  4053b4:	f000 8314 	beq.w	4059e0 <_svfprintf_r+0xd10>
  4053b8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4053ba:	4613      	mov	r3, r2
  4053bc:	460a      	mov	r2, r1
  4053be:	3204      	adds	r2, #4
  4053c0:	f8b1 8000 	ldrh.w	r8, [r1]
  4053c4:	920e      	str	r2, [sp, #56]	; 0x38
  4053c6:	f04f 0900 	mov.w	r9, #0
  4053ca:	e566      	b.n	404e9a <_svfprintf_r+0x1ca>
  4053cc:	930a      	str	r3, [sp, #40]	; 0x28
  4053ce:	9b07      	ldr	r3, [sp, #28]
  4053d0:	f043 0310 	orr.w	r3, r3, #16
  4053d4:	9307      	str	r3, [sp, #28]
  4053d6:	9b07      	ldr	r3, [sp, #28]
  4053d8:	0698      	lsls	r0, r3, #26
  4053da:	f53f ad53 	bmi.w	404e84 <_svfprintf_r+0x1b4>
  4053de:	9b07      	ldr	r3, [sp, #28]
  4053e0:	06d9      	lsls	r1, r3, #27
  4053e2:	f100 8306 	bmi.w	4059f2 <_svfprintf_r+0xd22>
  4053e6:	9b07      	ldr	r3, [sp, #28]
  4053e8:	065a      	lsls	r2, r3, #25
  4053ea:	f140 8302 	bpl.w	4059f2 <_svfprintf_r+0xd22>
  4053ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4053f0:	f8b2 8000 	ldrh.w	r8, [r2]
  4053f4:	3204      	adds	r2, #4
  4053f6:	f04f 0900 	mov.w	r9, #0
  4053fa:	2301      	movs	r3, #1
  4053fc:	920e      	str	r2, [sp, #56]	; 0x38
  4053fe:	e54c      	b.n	404e9a <_svfprintf_r+0x1ca>
  405400:	930a      	str	r3, [sp, #40]	; 0x28
  405402:	4b23      	ldr	r3, [pc, #140]	; (405490 <_svfprintf_r+0x7c0>)
  405404:	9316      	str	r3, [sp, #88]	; 0x58
  405406:	9b07      	ldr	r3, [sp, #28]
  405408:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40540c:	069b      	lsls	r3, r3, #26
  40540e:	f53f af0d 	bmi.w	40522c <_svfprintf_r+0x55c>
  405412:	9b07      	ldr	r3, [sp, #28]
  405414:	06d8      	lsls	r0, r3, #27
  405416:	f140 83cd 	bpl.w	405bb4 <_svfprintf_r+0xee4>
  40541a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40541c:	4613      	mov	r3, r2
  40541e:	681b      	ldr	r3, [r3, #0]
  405420:	4698      	mov	r8, r3
  405422:	9b07      	ldr	r3, [sp, #28]
  405424:	3204      	adds	r2, #4
  405426:	07d9      	lsls	r1, r3, #31
  405428:	920e      	str	r2, [sp, #56]	; 0x38
  40542a:	f04f 0900 	mov.w	r9, #0
  40542e:	f53f af0b 	bmi.w	405248 <_svfprintf_r+0x578>
  405432:	2302      	movs	r3, #2
  405434:	e531      	b.n	404e9a <_svfprintf_r+0x1ca>
  405436:	990e      	ldr	r1, [sp, #56]	; 0x38
  405438:	930a      	str	r3, [sp, #40]	; 0x28
  40543a:	680a      	ldr	r2, [r1, #0]
  40543c:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  405440:	2300      	movs	r3, #0
  405442:	2201      	movs	r2, #1
  405444:	3104      	adds	r1, #4
  405446:	469c      	mov	ip, r3
  405448:	9209      	str	r2, [sp, #36]	; 0x24
  40544a:	910e      	str	r1, [sp, #56]	; 0x38
  40544c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  405450:	ab26      	add	r3, sp, #152	; 0x98
  405452:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  405456:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40545a:	920d      	str	r2, [sp, #52]	; 0x34
  40545c:	9310      	str	r3, [sp, #64]	; 0x40
  40545e:	e55d      	b.n	404f1c <_svfprintf_r+0x24c>
  405460:	9907      	ldr	r1, [sp, #28]
  405462:	f041 0108 	orr.w	r1, r1, #8
  405466:	9107      	str	r1, [sp, #28]
  405468:	781d      	ldrb	r5, [r3, #0]
  40546a:	4619      	mov	r1, r3
  40546c:	e483      	b.n	404d76 <_svfprintf_r+0xa6>
  40546e:	9907      	ldr	r1, [sp, #28]
  405470:	f041 0101 	orr.w	r1, r1, #1
  405474:	9107      	str	r1, [sp, #28]
  405476:	781d      	ldrb	r5, [r3, #0]
  405478:	4619      	mov	r1, r3
  40547a:	e47c      	b.n	404d76 <_svfprintf_r+0xa6>
  40547c:	9907      	ldr	r1, [sp, #28]
  40547e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  405482:	9107      	str	r1, [sp, #28]
  405484:	781d      	ldrb	r5, [r3, #0]
  405486:	4619      	mov	r1, r3
  405488:	e475      	b.n	404d76 <_svfprintf_r+0xa6>
  40548a:	bf00      	nop
  40548c:	00409734 	.word	0x00409734
  405490:	00409720 	.word	0x00409720
  405494:	00409700 	.word	0x00409700
  405498:	004096f0 	.word	0x004096f0
  40549c:	930a      	str	r3, [sp, #40]	; 0x28
  40549e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4054a0:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4054a4:	f103 0907 	add.w	r9, r3, #7
  4054a8:	f029 0307 	bic.w	r3, r9, #7
  4054ac:	f103 0208 	add.w	r2, r3, #8
  4054b0:	920e      	str	r2, [sp, #56]	; 0x38
  4054b2:	681a      	ldr	r2, [r3, #0]
  4054b4:	9214      	str	r2, [sp, #80]	; 0x50
  4054b6:	685b      	ldr	r3, [r3, #4]
  4054b8:	9315      	str	r3, [sp, #84]	; 0x54
  4054ba:	9915      	ldr	r1, [sp, #84]	; 0x54
  4054bc:	9814      	ldr	r0, [sp, #80]	; 0x50
  4054be:	f003 f849 	bl	408554 <__fpclassifyd>
  4054c2:	2801      	cmp	r0, #1
  4054c4:	46d3      	mov	fp, sl
  4054c6:	9814      	ldr	r0, [sp, #80]	; 0x50
  4054c8:	9915      	ldr	r1, [sp, #84]	; 0x54
  4054ca:	f040 8359 	bne.w	405b80 <_svfprintf_r+0xeb0>
  4054ce:	2200      	movs	r2, #0
  4054d0:	2300      	movs	r3, #0
  4054d2:	f7ff f985 	bl	4047e0 <__aeabi_dcmplt>
  4054d6:	2800      	cmp	r0, #0
  4054d8:	f040 8564 	bne.w	405fa4 <_svfprintf_r+0x12d4>
  4054dc:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4054e0:	9b07      	ldr	r3, [sp, #28]
  4054e2:	4abe      	ldr	r2, [pc, #760]	; (4057dc <_svfprintf_r+0xb0c>)
  4054e4:	f8df e300 	ldr.w	lr, [pc, #768]	; 4057e8 <_svfprintf_r+0xb18>
  4054e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4054ec:	9307      	str	r3, [sp, #28]
  4054ee:	4613      	mov	r3, r2
  4054f0:	2103      	movs	r1, #3
  4054f2:	2000      	movs	r0, #0
  4054f4:	2d47      	cmp	r5, #71	; 0x47
  4054f6:	bfd8      	it	le
  4054f8:	4673      	movle	r3, lr
  4054fa:	9109      	str	r1, [sp, #36]	; 0x24
  4054fc:	9011      	str	r0, [sp, #68]	; 0x44
  4054fe:	9310      	str	r3, [sp, #64]	; 0x40
  405500:	910d      	str	r1, [sp, #52]	; 0x34
  405502:	9012      	str	r0, [sp, #72]	; 0x48
  405504:	e504      	b.n	404f10 <_svfprintf_r+0x240>
  405506:	980e      	ldr	r0, [sp, #56]	; 0x38
  405508:	9907      	ldr	r1, [sp, #28]
  40550a:	930a      	str	r3, [sp, #40]	; 0x28
  40550c:	2230      	movs	r2, #48	; 0x30
  40550e:	6803      	ldr	r3, [r0, #0]
  405510:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  405514:	4602      	mov	r2, r0
  405516:	2578      	movs	r5, #120	; 0x78
  405518:	f041 0102 	orr.w	r1, r1, #2
  40551c:	3204      	adds	r2, #4
  40551e:	4698      	mov	r8, r3
  405520:	4baf      	ldr	r3, [pc, #700]	; (4057e0 <_svfprintf_r+0xb10>)
  405522:	9316      	str	r3, [sp, #88]	; 0x58
  405524:	9107      	str	r1, [sp, #28]
  405526:	920e      	str	r2, [sp, #56]	; 0x38
  405528:	f04f 0900 	mov.w	r9, #0
  40552c:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  405530:	2302      	movs	r3, #2
  405532:	e4b2      	b.n	404e9a <_svfprintf_r+0x1ca>
  405534:	930a      	str	r3, [sp, #40]	; 0x28
  405536:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40553a:	2d00      	cmp	r5, #0
  40553c:	f000 83c6 	beq.w	405ccc <_svfprintf_r+0xffc>
  405540:	2300      	movs	r3, #0
  405542:	2201      	movs	r2, #1
  405544:	469c      	mov	ip, r3
  405546:	9209      	str	r2, [sp, #36]	; 0x24
  405548:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  40554c:	e77e      	b.n	40544c <_svfprintf_r+0x77c>
  40554e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405552:	e539      	b.n	404fc8 <_svfprintf_r+0x2f8>
  405554:	2b01      	cmp	r3, #1
  405556:	f47f acb8 	bne.w	404eca <_svfprintf_r+0x1fa>
  40555a:	f1b9 0f00 	cmp.w	r9, #0
  40555e:	bf08      	it	eq
  405560:	f1b8 0f0a 	cmpeq.w	r8, #10
  405564:	f080 821c 	bcs.w	4059a0 <_svfprintf_r+0xcd0>
  405568:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  40556c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405570:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  405574:	ebcb 0307 	rsb	r3, fp, r7
  405578:	930d      	str	r3, [sp, #52]	; 0x34
  40557a:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40557e:	e4bf      	b.n	404f00 <_svfprintf_r+0x230>
  405580:	2d65      	cmp	r5, #101	; 0x65
  405582:	f340 80a0 	ble.w	4056c6 <_svfprintf_r+0x9f6>
  405586:	9814      	ldr	r0, [sp, #80]	; 0x50
  405588:	9915      	ldr	r1, [sp, #84]	; 0x54
  40558a:	2200      	movs	r2, #0
  40558c:	2300      	movs	r3, #0
  40558e:	f7ff f91d 	bl	4047cc <__aeabi_dcmpeq>
  405592:	2800      	cmp	r0, #0
  405594:	f000 8145 	beq.w	405822 <_svfprintf_r+0xb52>
  405598:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40559a:	4a92      	ldr	r2, [pc, #584]	; (4057e4 <_svfprintf_r+0xb14>)
  40559c:	6022      	str	r2, [r4, #0]
  40559e:	3301      	adds	r3, #1
  4055a0:	f10b 0b01 	add.w	fp, fp, #1
  4055a4:	2201      	movs	r2, #1
  4055a6:	2b07      	cmp	r3, #7
  4055a8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4055ac:	9324      	str	r3, [sp, #144]	; 0x90
  4055ae:	6062      	str	r2, [r4, #4]
  4055b0:	f300 8334 	bgt.w	405c1c <_svfprintf_r+0xf4c>
  4055b4:	3408      	adds	r4, #8
  4055b6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4055b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4055ba:	4293      	cmp	r3, r2
  4055bc:	db03      	blt.n	4055c6 <_svfprintf_r+0x8f6>
  4055be:	9b07      	ldr	r3, [sp, #28]
  4055c0:	07da      	lsls	r2, r3, #31
  4055c2:	f57f ad7f 	bpl.w	4050c4 <_svfprintf_r+0x3f4>
  4055c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4055c8:	9918      	ldr	r1, [sp, #96]	; 0x60
  4055ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4055cc:	6022      	str	r2, [r4, #0]
  4055ce:	3301      	adds	r3, #1
  4055d0:	448b      	add	fp, r1
  4055d2:	2b07      	cmp	r3, #7
  4055d4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4055d8:	6061      	str	r1, [r4, #4]
  4055da:	9324      	str	r3, [sp, #144]	; 0x90
  4055dc:	f300 8390 	bgt.w	405d00 <_svfprintf_r+0x1030>
  4055e0:	3408      	adds	r4, #8
  4055e2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4055e4:	1e5d      	subs	r5, r3, #1
  4055e6:	2d00      	cmp	r5, #0
  4055e8:	f77f ad6c 	ble.w	4050c4 <_svfprintf_r+0x3f4>
  4055ec:	2d10      	cmp	r5, #16
  4055ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4055f0:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 4057ec <_svfprintf_r+0xb1c>
  4055f4:	f340 81ba 	ble.w	40596c <_svfprintf_r+0xc9c>
  4055f8:	f04f 0810 	mov.w	r8, #16
  4055fc:	465a      	mov	r2, fp
  4055fe:	f8dd a020 	ldr.w	sl, [sp, #32]
  405602:	e004      	b.n	40560e <_svfprintf_r+0x93e>
  405604:	3408      	adds	r4, #8
  405606:	3d10      	subs	r5, #16
  405608:	2d10      	cmp	r5, #16
  40560a:	f340 81ae 	ble.w	40596a <_svfprintf_r+0xc9a>
  40560e:	3301      	adds	r3, #1
  405610:	3210      	adds	r2, #16
  405612:	2b07      	cmp	r3, #7
  405614:	9225      	str	r2, [sp, #148]	; 0x94
  405616:	9324      	str	r3, [sp, #144]	; 0x90
  405618:	f8c4 9000 	str.w	r9, [r4]
  40561c:	f8c4 8004 	str.w	r8, [r4, #4]
  405620:	ddf0      	ble.n	405604 <_svfprintf_r+0x934>
  405622:	4650      	mov	r0, sl
  405624:	4631      	mov	r1, r6
  405626:	aa23      	add	r2, sp, #140	; 0x8c
  405628:	f002 ffd2 	bl	4085d0 <__ssprint_r>
  40562c:	2800      	cmp	r0, #0
  40562e:	f47f ac15 	bne.w	404e5c <_svfprintf_r+0x18c>
  405632:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405634:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405636:	463c      	mov	r4, r7
  405638:	e7e5      	b.n	405606 <_svfprintf_r+0x936>
  40563a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40563c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40563e:	ebc2 0a03 	rsb	sl, r2, r3
  405642:	f1ba 0f00 	cmp.w	sl, #0
  405646:	f77f ace7 	ble.w	405018 <_svfprintf_r+0x348>
  40564a:	f1ba 0f10 	cmp.w	sl, #16
  40564e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405650:	f8df 9198 	ldr.w	r9, [pc, #408]	; 4057ec <_svfprintf_r+0xb1c>
  405654:	dd2b      	ble.n	4056ae <_svfprintf_r+0x9de>
  405656:	4649      	mov	r1, r9
  405658:	465b      	mov	r3, fp
  40565a:	46a9      	mov	r9, r5
  40565c:	f04f 0810 	mov.w	r8, #16
  405660:	f8dd b020 	ldr.w	fp, [sp, #32]
  405664:	460d      	mov	r5, r1
  405666:	e006      	b.n	405676 <_svfprintf_r+0x9a6>
  405668:	f1aa 0a10 	sub.w	sl, sl, #16
  40566c:	f1ba 0f10 	cmp.w	sl, #16
  405670:	f104 0408 	add.w	r4, r4, #8
  405674:	dd17      	ble.n	4056a6 <_svfprintf_r+0x9d6>
  405676:	3201      	adds	r2, #1
  405678:	3310      	adds	r3, #16
  40567a:	2a07      	cmp	r2, #7
  40567c:	9325      	str	r3, [sp, #148]	; 0x94
  40567e:	9224      	str	r2, [sp, #144]	; 0x90
  405680:	e884 0120 	stmia.w	r4, {r5, r8}
  405684:	ddf0      	ble.n	405668 <_svfprintf_r+0x998>
  405686:	4658      	mov	r0, fp
  405688:	4631      	mov	r1, r6
  40568a:	aa23      	add	r2, sp, #140	; 0x8c
  40568c:	f002 ffa0 	bl	4085d0 <__ssprint_r>
  405690:	2800      	cmp	r0, #0
  405692:	f47f abe3 	bne.w	404e5c <_svfprintf_r+0x18c>
  405696:	f1aa 0a10 	sub.w	sl, sl, #16
  40569a:	f1ba 0f10 	cmp.w	sl, #16
  40569e:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4056a0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4056a2:	463c      	mov	r4, r7
  4056a4:	dce7      	bgt.n	405676 <_svfprintf_r+0x9a6>
  4056a6:	469b      	mov	fp, r3
  4056a8:	462b      	mov	r3, r5
  4056aa:	464d      	mov	r5, r9
  4056ac:	4699      	mov	r9, r3
  4056ae:	3201      	adds	r2, #1
  4056b0:	44d3      	add	fp, sl
  4056b2:	2a07      	cmp	r2, #7
  4056b4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4056b8:	9224      	str	r2, [sp, #144]	; 0x90
  4056ba:	e884 0600 	stmia.w	r4, {r9, sl}
  4056be:	f300 8252 	bgt.w	405b66 <_svfprintf_r+0xe96>
  4056c2:	3408      	adds	r4, #8
  4056c4:	e4a8      	b.n	405018 <_svfprintf_r+0x348>
  4056c6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4056c8:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4056ca:	2b01      	cmp	r3, #1
  4056cc:	f340 8220 	ble.w	405b10 <_svfprintf_r+0xe40>
  4056d0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4056d2:	6023      	str	r3, [r4, #0]
  4056d4:	3501      	adds	r5, #1
  4056d6:	f10b 0301 	add.w	r3, fp, #1
  4056da:	2201      	movs	r2, #1
  4056dc:	2d07      	cmp	r5, #7
  4056de:	9325      	str	r3, [sp, #148]	; 0x94
  4056e0:	9524      	str	r5, [sp, #144]	; 0x90
  4056e2:	6062      	str	r2, [r4, #4]
  4056e4:	f300 8226 	bgt.w	405b34 <_svfprintf_r+0xe64>
  4056e8:	3408      	adds	r4, #8
  4056ea:	9918      	ldr	r1, [sp, #96]	; 0x60
  4056ec:	6061      	str	r1, [r4, #4]
  4056ee:	3501      	adds	r5, #1
  4056f0:	eb03 0b01 	add.w	fp, r3, r1
  4056f4:	2d07      	cmp	r5, #7
  4056f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4056f8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4056fc:	9524      	str	r5, [sp, #144]	; 0x90
  4056fe:	6023      	str	r3, [r4, #0]
  405700:	f300 8224 	bgt.w	405b4c <_svfprintf_r+0xe7c>
  405704:	3408      	adds	r4, #8
  405706:	2300      	movs	r3, #0
  405708:	9814      	ldr	r0, [sp, #80]	; 0x50
  40570a:	9915      	ldr	r1, [sp, #84]	; 0x54
  40570c:	2200      	movs	r2, #0
  40570e:	f7ff f85d 	bl	4047cc <__aeabi_dcmpeq>
  405712:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405714:	2800      	cmp	r0, #0
  405716:	f040 80de 	bne.w	4058d6 <_svfprintf_r+0xc06>
  40571a:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40571c:	3b01      	subs	r3, #1
  40571e:	3501      	adds	r5, #1
  405720:	3201      	adds	r2, #1
  405722:	449b      	add	fp, r3
  405724:	2d07      	cmp	r5, #7
  405726:	9524      	str	r5, [sp, #144]	; 0x90
  405728:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40572c:	6022      	str	r2, [r4, #0]
  40572e:	6063      	str	r3, [r4, #4]
  405730:	f300 810e 	bgt.w	405950 <_svfprintf_r+0xc80>
  405734:	3408      	adds	r4, #8
  405736:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405738:	6062      	str	r2, [r4, #4]
  40573a:	3501      	adds	r5, #1
  40573c:	4493      	add	fp, r2
  40573e:	ab1f      	add	r3, sp, #124	; 0x7c
  405740:	2d07      	cmp	r5, #7
  405742:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405746:	9524      	str	r5, [sp, #144]	; 0x90
  405748:	6023      	str	r3, [r4, #0]
  40574a:	f77f acba 	ble.w	4050c2 <_svfprintf_r+0x3f2>
  40574e:	9808      	ldr	r0, [sp, #32]
  405750:	4631      	mov	r1, r6
  405752:	aa23      	add	r2, sp, #140	; 0x8c
  405754:	f002 ff3c 	bl	4085d0 <__ssprint_r>
  405758:	2800      	cmp	r0, #0
  40575a:	f47f ab7f 	bne.w	404e5c <_svfprintf_r+0x18c>
  40575e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405762:	463c      	mov	r4, r7
  405764:	e4ae      	b.n	4050c4 <_svfprintf_r+0x3f4>
  405766:	2b00      	cmp	r3, #0
  405768:	d132      	bne.n	4057d0 <_svfprintf_r+0xb00>
  40576a:	9b07      	ldr	r3, [sp, #28]
  40576c:	07d8      	lsls	r0, r3, #31
  40576e:	d52f      	bpl.n	4057d0 <_svfprintf_r+0xb00>
  405770:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  405774:	2330      	movs	r3, #48	; 0x30
  405776:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40577a:	ebcb 0307 	rsb	r3, fp, r7
  40577e:	930d      	str	r3, [sp, #52]	; 0x34
  405780:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  405784:	f7ff bbbc 	b.w	404f00 <_svfprintf_r+0x230>
  405788:	9808      	ldr	r0, [sp, #32]
  40578a:	4631      	mov	r1, r6
  40578c:	aa23      	add	r2, sp, #140	; 0x8c
  40578e:	f002 ff1f 	bl	4085d0 <__ssprint_r>
  405792:	2800      	cmp	r0, #0
  405794:	f47f ab62 	bne.w	404e5c <_svfprintf_r+0x18c>
  405798:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40579c:	463c      	mov	r4, r7
  40579e:	e47f      	b.n	4050a0 <_svfprintf_r+0x3d0>
  4057a0:	9808      	ldr	r0, [sp, #32]
  4057a2:	4631      	mov	r1, r6
  4057a4:	aa23      	add	r2, sp, #140	; 0x8c
  4057a6:	f002 ff13 	bl	4085d0 <__ssprint_r>
  4057aa:	2800      	cmp	r0, #0
  4057ac:	f47f ab56 	bne.w	404e5c <_svfprintf_r+0x18c>
  4057b0:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4057b4:	463c      	mov	r4, r7
  4057b6:	e41a      	b.n	404fee <_svfprintf_r+0x31e>
  4057b8:	9808      	ldr	r0, [sp, #32]
  4057ba:	4631      	mov	r1, r6
  4057bc:	aa23      	add	r2, sp, #140	; 0x8c
  4057be:	f002 ff07 	bl	4085d0 <__ssprint_r>
  4057c2:	2800      	cmp	r0, #0
  4057c4:	f47f ab4a 	bne.w	404e5c <_svfprintf_r+0x18c>
  4057c8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4057cc:	463c      	mov	r4, r7
  4057ce:	e41f      	b.n	405010 <_svfprintf_r+0x340>
  4057d0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  4057d4:	9710      	str	r7, [sp, #64]	; 0x40
  4057d6:	f7ff bb93 	b.w	404f00 <_svfprintf_r+0x230>
  4057da:	bf00      	nop
  4057dc:	00409714 	.word	0x00409714
  4057e0:	00409734 	.word	0x00409734
  4057e4:	00409750 	.word	0x00409750
  4057e8:	00409710 	.word	0x00409710
  4057ec:	004096f0 	.word	0x004096f0
  4057f0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4057f2:	46bb      	mov	fp, r7
  4057f4:	ea4f 1318 	mov.w	r3, r8, lsr #4
  4057f8:	f008 010f 	and.w	r1, r8, #15
  4057fc:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  405800:	ea4f 1219 	mov.w	r2, r9, lsr #4
  405804:	4698      	mov	r8, r3
  405806:	4691      	mov	r9, r2
  405808:	5c43      	ldrb	r3, [r0, r1]
  40580a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40580e:	ea58 0309 	orrs.w	r3, r8, r9
  405812:	d1ef      	bne.n	4057f4 <_svfprintf_r+0xb24>
  405814:	465b      	mov	r3, fp
  405816:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40581a:	1afb      	subs	r3, r7, r3
  40581c:	930d      	str	r3, [sp, #52]	; 0x34
  40581e:	f7ff bb6f 	b.w	404f00 <_svfprintf_r+0x230>
  405822:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405824:	2d00      	cmp	r5, #0
  405826:	f340 8205 	ble.w	405c34 <_svfprintf_r+0xf64>
  40582a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40582c:	9912      	ldr	r1, [sp, #72]	; 0x48
  40582e:	428a      	cmp	r2, r1
  405830:	4613      	mov	r3, r2
  405832:	bfa8      	it	ge
  405834:	460b      	movge	r3, r1
  405836:	461d      	mov	r5, r3
  405838:	9910      	ldr	r1, [sp, #64]	; 0x40
  40583a:	2d00      	cmp	r5, #0
  40583c:	eb01 0a02 	add.w	sl, r1, r2
  405840:	dd0b      	ble.n	40585a <_svfprintf_r+0xb8a>
  405842:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405844:	6021      	str	r1, [r4, #0]
  405846:	3301      	adds	r3, #1
  405848:	44ab      	add	fp, r5
  40584a:	2b07      	cmp	r3, #7
  40584c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405850:	6065      	str	r5, [r4, #4]
  405852:	9324      	str	r3, [sp, #144]	; 0x90
  405854:	f300 834d 	bgt.w	405ef2 <_svfprintf_r+0x1222>
  405858:	3408      	adds	r4, #8
  40585a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40585c:	2d00      	cmp	r5, #0
  40585e:	bfa8      	it	ge
  405860:	1b5b      	subge	r3, r3, r5
  405862:	2b00      	cmp	r3, #0
  405864:	461d      	mov	r5, r3
  405866:	f340 80f5 	ble.w	405a54 <_svfprintf_r+0xd84>
  40586a:	2d10      	cmp	r5, #16
  40586c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40586e:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 405e64 <_svfprintf_r+0x1194>
  405872:	f340 81c6 	ble.w	405c02 <_svfprintf_r+0xf32>
  405876:	465a      	mov	r2, fp
  405878:	f04f 0810 	mov.w	r8, #16
  40587c:	f8dd b020 	ldr.w	fp, [sp, #32]
  405880:	e004      	b.n	40588c <_svfprintf_r+0xbbc>
  405882:	3408      	adds	r4, #8
  405884:	3d10      	subs	r5, #16
  405886:	2d10      	cmp	r5, #16
  405888:	f340 81ba 	ble.w	405c00 <_svfprintf_r+0xf30>
  40588c:	3301      	adds	r3, #1
  40588e:	3210      	adds	r2, #16
  405890:	2b07      	cmp	r3, #7
  405892:	9225      	str	r2, [sp, #148]	; 0x94
  405894:	9324      	str	r3, [sp, #144]	; 0x90
  405896:	f8c4 9000 	str.w	r9, [r4]
  40589a:	f8c4 8004 	str.w	r8, [r4, #4]
  40589e:	ddf0      	ble.n	405882 <_svfprintf_r+0xbb2>
  4058a0:	4658      	mov	r0, fp
  4058a2:	4631      	mov	r1, r6
  4058a4:	aa23      	add	r2, sp, #140	; 0x8c
  4058a6:	f002 fe93 	bl	4085d0 <__ssprint_r>
  4058aa:	2800      	cmp	r0, #0
  4058ac:	f47f aad6 	bne.w	404e5c <_svfprintf_r+0x18c>
  4058b0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4058b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4058b4:	463c      	mov	r4, r7
  4058b6:	e7e5      	b.n	405884 <_svfprintf_r+0xbb4>
  4058b8:	9808      	ldr	r0, [sp, #32]
  4058ba:	4631      	mov	r1, r6
  4058bc:	aa23      	add	r2, sp, #140	; 0x8c
  4058be:	f002 fe87 	bl	4085d0 <__ssprint_r>
  4058c2:	2800      	cmp	r0, #0
  4058c4:	f47f aaca 	bne.w	404e5c <_svfprintf_r+0x18c>
  4058c8:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4058cc:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4058d0:	463c      	mov	r4, r7
  4058d2:	f7ff bb79 	b.w	404fc8 <_svfprintf_r+0x2f8>
  4058d6:	f103 38ff 	add.w	r8, r3, #4294967295
  4058da:	f1b8 0f00 	cmp.w	r8, #0
  4058de:	f77f af2a 	ble.w	405736 <_svfprintf_r+0xa66>
  4058e2:	f1b8 0f10 	cmp.w	r8, #16
  4058e6:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 405e64 <_svfprintf_r+0x1194>
  4058ea:	dd25      	ble.n	405938 <_svfprintf_r+0xc68>
  4058ec:	465b      	mov	r3, fp
  4058ee:	f04f 0a10 	mov.w	sl, #16
  4058f2:	f8dd b020 	ldr.w	fp, [sp, #32]
  4058f6:	e006      	b.n	405906 <_svfprintf_r+0xc36>
  4058f8:	f1a8 0810 	sub.w	r8, r8, #16
  4058fc:	f1b8 0f10 	cmp.w	r8, #16
  405900:	f104 0408 	add.w	r4, r4, #8
  405904:	dd17      	ble.n	405936 <_svfprintf_r+0xc66>
  405906:	3501      	adds	r5, #1
  405908:	3310      	adds	r3, #16
  40590a:	2d07      	cmp	r5, #7
  40590c:	9325      	str	r3, [sp, #148]	; 0x94
  40590e:	9524      	str	r5, [sp, #144]	; 0x90
  405910:	e884 0600 	stmia.w	r4, {r9, sl}
  405914:	ddf0      	ble.n	4058f8 <_svfprintf_r+0xc28>
  405916:	4658      	mov	r0, fp
  405918:	4631      	mov	r1, r6
  40591a:	aa23      	add	r2, sp, #140	; 0x8c
  40591c:	f002 fe58 	bl	4085d0 <__ssprint_r>
  405920:	2800      	cmp	r0, #0
  405922:	f47f aa9b 	bne.w	404e5c <_svfprintf_r+0x18c>
  405926:	f1a8 0810 	sub.w	r8, r8, #16
  40592a:	f1b8 0f10 	cmp.w	r8, #16
  40592e:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405930:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405932:	463c      	mov	r4, r7
  405934:	dce7      	bgt.n	405906 <_svfprintf_r+0xc36>
  405936:	469b      	mov	fp, r3
  405938:	3501      	adds	r5, #1
  40593a:	44c3      	add	fp, r8
  40593c:	2d07      	cmp	r5, #7
  40593e:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405942:	9524      	str	r5, [sp, #144]	; 0x90
  405944:	f8c4 9000 	str.w	r9, [r4]
  405948:	f8c4 8004 	str.w	r8, [r4, #4]
  40594c:	f77f aef2 	ble.w	405734 <_svfprintf_r+0xa64>
  405950:	9808      	ldr	r0, [sp, #32]
  405952:	4631      	mov	r1, r6
  405954:	aa23      	add	r2, sp, #140	; 0x8c
  405956:	f002 fe3b 	bl	4085d0 <__ssprint_r>
  40595a:	2800      	cmp	r0, #0
  40595c:	f47f aa7e 	bne.w	404e5c <_svfprintf_r+0x18c>
  405960:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405964:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405966:	463c      	mov	r4, r7
  405968:	e6e5      	b.n	405736 <_svfprintf_r+0xa66>
  40596a:	4693      	mov	fp, r2
  40596c:	3301      	adds	r3, #1
  40596e:	44ab      	add	fp, r5
  405970:	2b07      	cmp	r3, #7
  405972:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405976:	9324      	str	r3, [sp, #144]	; 0x90
  405978:	f8c4 9000 	str.w	r9, [r4]
  40597c:	6065      	str	r5, [r4, #4]
  40597e:	f77f aba0 	ble.w	4050c2 <_svfprintf_r+0x3f2>
  405982:	e6e4      	b.n	40574e <_svfprintf_r+0xa7e>
  405984:	2b30      	cmp	r3, #48	; 0x30
  405986:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405988:	f43f af47 	beq.w	40581a <_svfprintf_r+0xb4a>
  40598c:	3b01      	subs	r3, #1
  40598e:	461a      	mov	r2, r3
  405990:	9310      	str	r3, [sp, #64]	; 0x40
  405992:	1aba      	subs	r2, r7, r2
  405994:	2330      	movs	r3, #48	; 0x30
  405996:	920d      	str	r2, [sp, #52]	; 0x34
  405998:	f801 3c01 	strb.w	r3, [r1, #-1]
  40599c:	f7ff bab0 	b.w	404f00 <_svfprintf_r+0x230>
  4059a0:	46bb      	mov	fp, r7
  4059a2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4059a6:	4640      	mov	r0, r8
  4059a8:	4649      	mov	r1, r9
  4059aa:	220a      	movs	r2, #10
  4059ac:	2300      	movs	r3, #0
  4059ae:	f002 ff13 	bl	4087d8 <__aeabi_uldivmod>
  4059b2:	3230      	adds	r2, #48	; 0x30
  4059b4:	4640      	mov	r0, r8
  4059b6:	4649      	mov	r1, r9
  4059b8:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4059bc:	2300      	movs	r3, #0
  4059be:	220a      	movs	r2, #10
  4059c0:	f002 ff0a 	bl	4087d8 <__aeabi_uldivmod>
  4059c4:	4680      	mov	r8, r0
  4059c6:	4689      	mov	r9, r1
  4059c8:	ea58 0309 	orrs.w	r3, r8, r9
  4059cc:	d1eb      	bne.n	4059a6 <_svfprintf_r+0xcd6>
  4059ce:	465b      	mov	r3, fp
  4059d0:	1afb      	subs	r3, r7, r3
  4059d2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4059d6:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4059da:	930d      	str	r3, [sp, #52]	; 0x34
  4059dc:	f7ff ba90 	b.w	404f00 <_svfprintf_r+0x230>
  4059e0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4059e2:	680a      	ldr	r2, [r1, #0]
  4059e4:	3104      	adds	r1, #4
  4059e6:	910e      	str	r1, [sp, #56]	; 0x38
  4059e8:	4690      	mov	r8, r2
  4059ea:	f04f 0900 	mov.w	r9, #0
  4059ee:	f7ff ba54 	b.w	404e9a <_svfprintf_r+0x1ca>
  4059f2:	990e      	ldr	r1, [sp, #56]	; 0x38
  4059f4:	680a      	ldr	r2, [r1, #0]
  4059f6:	3104      	adds	r1, #4
  4059f8:	2301      	movs	r3, #1
  4059fa:	910e      	str	r1, [sp, #56]	; 0x38
  4059fc:	4690      	mov	r8, r2
  4059fe:	f04f 0900 	mov.w	r9, #0
  405a02:	f7ff ba4a 	b.w	404e9a <_svfprintf_r+0x1ca>
  405a06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405a08:	6813      	ldr	r3, [r2, #0]
  405a0a:	4698      	mov	r8, r3
  405a0c:	ea4f 79e3 	mov.w	r9, r3, asr #31
  405a10:	4613      	mov	r3, r2
  405a12:	3304      	adds	r3, #4
  405a14:	4642      	mov	r2, r8
  405a16:	930e      	str	r3, [sp, #56]	; 0x38
  405a18:	2a00      	cmp	r2, #0
  405a1a:	464b      	mov	r3, r9
  405a1c:	f173 0300 	sbcs.w	r3, r3, #0
  405a20:	f6bf abf5 	bge.w	40520e <_svfprintf_r+0x53e>
  405a24:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405a28:	f1d8 0800 	rsbs	r8, r8, #0
  405a2c:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  405a30:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405a34:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  405a38:	2301      	movs	r3, #1
  405a3a:	f7ff ba34 	b.w	404ea6 <_svfprintf_r+0x1d6>
  405a3e:	9808      	ldr	r0, [sp, #32]
  405a40:	4631      	mov	r1, r6
  405a42:	aa23      	add	r2, sp, #140	; 0x8c
  405a44:	f002 fdc4 	bl	4085d0 <__ssprint_r>
  405a48:	2800      	cmp	r0, #0
  405a4a:	f47f aa07 	bne.w	404e5c <_svfprintf_r+0x18c>
  405a4e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405a52:	463c      	mov	r4, r7
  405a54:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405a56:	9912      	ldr	r1, [sp, #72]	; 0x48
  405a58:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405a5a:	440a      	add	r2, r1
  405a5c:	4690      	mov	r8, r2
  405a5e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405a60:	4293      	cmp	r3, r2
  405a62:	db46      	blt.n	405af2 <_svfprintf_r+0xe22>
  405a64:	9a07      	ldr	r2, [sp, #28]
  405a66:	07d0      	lsls	r0, r2, #31
  405a68:	d443      	bmi.n	405af2 <_svfprintf_r+0xe22>
  405a6a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405a6c:	ebc8 050a 	rsb	r5, r8, sl
  405a70:	1ad3      	subs	r3, r2, r3
  405a72:	429d      	cmp	r5, r3
  405a74:	bfa8      	it	ge
  405a76:	461d      	movge	r5, r3
  405a78:	2d00      	cmp	r5, #0
  405a7a:	dd0c      	ble.n	405a96 <_svfprintf_r+0xdc6>
  405a7c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405a7e:	f8c4 8000 	str.w	r8, [r4]
  405a82:	3201      	adds	r2, #1
  405a84:	44ab      	add	fp, r5
  405a86:	2a07      	cmp	r2, #7
  405a88:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405a8c:	6065      	str	r5, [r4, #4]
  405a8e:	9224      	str	r2, [sp, #144]	; 0x90
  405a90:	f300 8267 	bgt.w	405f62 <_svfprintf_r+0x1292>
  405a94:	3408      	adds	r4, #8
  405a96:	2d00      	cmp	r5, #0
  405a98:	bfac      	ite	ge
  405a9a:	1b5d      	subge	r5, r3, r5
  405a9c:	461d      	movlt	r5, r3
  405a9e:	2d00      	cmp	r5, #0
  405aa0:	f77f ab10 	ble.w	4050c4 <_svfprintf_r+0x3f4>
  405aa4:	2d10      	cmp	r5, #16
  405aa6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405aa8:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 405e64 <_svfprintf_r+0x1194>
  405aac:	f77f af5e 	ble.w	40596c <_svfprintf_r+0xc9c>
  405ab0:	f04f 0810 	mov.w	r8, #16
  405ab4:	465a      	mov	r2, fp
  405ab6:	f8dd a020 	ldr.w	sl, [sp, #32]
  405aba:	e004      	b.n	405ac6 <_svfprintf_r+0xdf6>
  405abc:	3408      	adds	r4, #8
  405abe:	3d10      	subs	r5, #16
  405ac0:	2d10      	cmp	r5, #16
  405ac2:	f77f af52 	ble.w	40596a <_svfprintf_r+0xc9a>
  405ac6:	3301      	adds	r3, #1
  405ac8:	3210      	adds	r2, #16
  405aca:	2b07      	cmp	r3, #7
  405acc:	9225      	str	r2, [sp, #148]	; 0x94
  405ace:	9324      	str	r3, [sp, #144]	; 0x90
  405ad0:	f8c4 9000 	str.w	r9, [r4]
  405ad4:	f8c4 8004 	str.w	r8, [r4, #4]
  405ad8:	ddf0      	ble.n	405abc <_svfprintf_r+0xdec>
  405ada:	4650      	mov	r0, sl
  405adc:	4631      	mov	r1, r6
  405ade:	aa23      	add	r2, sp, #140	; 0x8c
  405ae0:	f002 fd76 	bl	4085d0 <__ssprint_r>
  405ae4:	2800      	cmp	r0, #0
  405ae6:	f47f a9b9 	bne.w	404e5c <_svfprintf_r+0x18c>
  405aea:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405aec:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405aee:	463c      	mov	r4, r7
  405af0:	e7e5      	b.n	405abe <_svfprintf_r+0xdee>
  405af2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405af4:	9818      	ldr	r0, [sp, #96]	; 0x60
  405af6:	9917      	ldr	r1, [sp, #92]	; 0x5c
  405af8:	6021      	str	r1, [r4, #0]
  405afa:	3201      	adds	r2, #1
  405afc:	4483      	add	fp, r0
  405afe:	2a07      	cmp	r2, #7
  405b00:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405b04:	6060      	str	r0, [r4, #4]
  405b06:	9224      	str	r2, [sp, #144]	; 0x90
  405b08:	f300 820a 	bgt.w	405f20 <_svfprintf_r+0x1250>
  405b0c:	3408      	adds	r4, #8
  405b0e:	e7ac      	b.n	405a6a <_svfprintf_r+0xd9a>
  405b10:	9b07      	ldr	r3, [sp, #28]
  405b12:	07d9      	lsls	r1, r3, #31
  405b14:	f53f addc 	bmi.w	4056d0 <_svfprintf_r+0xa00>
  405b18:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405b1a:	6023      	str	r3, [r4, #0]
  405b1c:	3501      	adds	r5, #1
  405b1e:	f10b 0b01 	add.w	fp, fp, #1
  405b22:	2301      	movs	r3, #1
  405b24:	2d07      	cmp	r5, #7
  405b26:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405b2a:	9524      	str	r5, [sp, #144]	; 0x90
  405b2c:	6063      	str	r3, [r4, #4]
  405b2e:	f77f ae01 	ble.w	405734 <_svfprintf_r+0xa64>
  405b32:	e70d      	b.n	405950 <_svfprintf_r+0xc80>
  405b34:	9808      	ldr	r0, [sp, #32]
  405b36:	4631      	mov	r1, r6
  405b38:	aa23      	add	r2, sp, #140	; 0x8c
  405b3a:	f002 fd49 	bl	4085d0 <__ssprint_r>
  405b3e:	2800      	cmp	r0, #0
  405b40:	f47f a98c 	bne.w	404e5c <_svfprintf_r+0x18c>
  405b44:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405b46:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405b48:	463c      	mov	r4, r7
  405b4a:	e5ce      	b.n	4056ea <_svfprintf_r+0xa1a>
  405b4c:	9808      	ldr	r0, [sp, #32]
  405b4e:	4631      	mov	r1, r6
  405b50:	aa23      	add	r2, sp, #140	; 0x8c
  405b52:	f002 fd3d 	bl	4085d0 <__ssprint_r>
  405b56:	2800      	cmp	r0, #0
  405b58:	f47f a980 	bne.w	404e5c <_svfprintf_r+0x18c>
  405b5c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405b60:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405b62:	463c      	mov	r4, r7
  405b64:	e5cf      	b.n	405706 <_svfprintf_r+0xa36>
  405b66:	9808      	ldr	r0, [sp, #32]
  405b68:	4631      	mov	r1, r6
  405b6a:	aa23      	add	r2, sp, #140	; 0x8c
  405b6c:	f002 fd30 	bl	4085d0 <__ssprint_r>
  405b70:	2800      	cmp	r0, #0
  405b72:	f47f a973 	bne.w	404e5c <_svfprintf_r+0x18c>
  405b76:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405b7a:	463c      	mov	r4, r7
  405b7c:	f7ff ba4c 	b.w	405018 <_svfprintf_r+0x348>
  405b80:	f002 fce8 	bl	408554 <__fpclassifyd>
  405b84:	2800      	cmp	r0, #0
  405b86:	f040 80c7 	bne.w	405d18 <_svfprintf_r+0x1048>
  405b8a:	4686      	mov	lr, r0
  405b8c:	4ab2      	ldr	r2, [pc, #712]	; (405e58 <_svfprintf_r+0x1188>)
  405b8e:	4bb3      	ldr	r3, [pc, #716]	; (405e5c <_svfprintf_r+0x118c>)
  405b90:	9011      	str	r0, [sp, #68]	; 0x44
  405b92:	9807      	ldr	r0, [sp, #28]
  405b94:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405b98:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  405b9c:	2103      	movs	r1, #3
  405b9e:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  405ba2:	2d47      	cmp	r5, #71	; 0x47
  405ba4:	bfd8      	it	le
  405ba6:	461a      	movle	r2, r3
  405ba8:	9109      	str	r1, [sp, #36]	; 0x24
  405baa:	9007      	str	r0, [sp, #28]
  405bac:	9210      	str	r2, [sp, #64]	; 0x40
  405bae:	910d      	str	r1, [sp, #52]	; 0x34
  405bb0:	f7ff b9ae 	b.w	404f10 <_svfprintf_r+0x240>
  405bb4:	9b07      	ldr	r3, [sp, #28]
  405bb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405bb8:	f013 0f40 	tst.w	r3, #64	; 0x40
  405bbc:	4613      	mov	r3, r2
  405bbe:	f43f ac2e 	beq.w	40541e <_svfprintf_r+0x74e>
  405bc2:	3304      	adds	r3, #4
  405bc4:	f8b2 8000 	ldrh.w	r8, [r2]
  405bc8:	930e      	str	r3, [sp, #56]	; 0x38
  405bca:	f04f 0900 	mov.w	r9, #0
  405bce:	f7ff bb37 	b.w	405240 <_svfprintf_r+0x570>
  405bd2:	9b07      	ldr	r3, [sp, #28]
  405bd4:	06db      	lsls	r3, r3, #27
  405bd6:	d40b      	bmi.n	405bf0 <_svfprintf_r+0xf20>
  405bd8:	9b07      	ldr	r3, [sp, #28]
  405bda:	065d      	lsls	r5, r3, #25
  405bdc:	d508      	bpl.n	405bf0 <_svfprintf_r+0xf20>
  405bde:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405be0:	6813      	ldr	r3, [r2, #0]
  405be2:	3204      	adds	r2, #4
  405be4:	920e      	str	r2, [sp, #56]	; 0x38
  405be6:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  405bea:	801a      	strh	r2, [r3, #0]
  405bec:	f7ff b895 	b.w	404d1a <_svfprintf_r+0x4a>
  405bf0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405bf2:	6813      	ldr	r3, [r2, #0]
  405bf4:	3204      	adds	r2, #4
  405bf6:	920e      	str	r2, [sp, #56]	; 0x38
  405bf8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405bfa:	601a      	str	r2, [r3, #0]
  405bfc:	f7ff b88d 	b.w	404d1a <_svfprintf_r+0x4a>
  405c00:	4693      	mov	fp, r2
  405c02:	3301      	adds	r3, #1
  405c04:	44ab      	add	fp, r5
  405c06:	2b07      	cmp	r3, #7
  405c08:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405c0c:	9324      	str	r3, [sp, #144]	; 0x90
  405c0e:	f8c4 9000 	str.w	r9, [r4]
  405c12:	6065      	str	r5, [r4, #4]
  405c14:	f73f af13 	bgt.w	405a3e <_svfprintf_r+0xd6e>
  405c18:	3408      	adds	r4, #8
  405c1a:	e71b      	b.n	405a54 <_svfprintf_r+0xd84>
  405c1c:	9808      	ldr	r0, [sp, #32]
  405c1e:	4631      	mov	r1, r6
  405c20:	aa23      	add	r2, sp, #140	; 0x8c
  405c22:	f002 fcd5 	bl	4085d0 <__ssprint_r>
  405c26:	2800      	cmp	r0, #0
  405c28:	f47f a918 	bne.w	404e5c <_svfprintf_r+0x18c>
  405c2c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405c30:	463c      	mov	r4, r7
  405c32:	e4c0      	b.n	4055b6 <_svfprintf_r+0x8e6>
  405c34:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c36:	4a8a      	ldr	r2, [pc, #552]	; (405e60 <_svfprintf_r+0x1190>)
  405c38:	6022      	str	r2, [r4, #0]
  405c3a:	3301      	adds	r3, #1
  405c3c:	f10b 0b01 	add.w	fp, fp, #1
  405c40:	2201      	movs	r2, #1
  405c42:	2b07      	cmp	r3, #7
  405c44:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405c48:	9324      	str	r3, [sp, #144]	; 0x90
  405c4a:	6062      	str	r2, [r4, #4]
  405c4c:	f300 80f4 	bgt.w	405e38 <_svfprintf_r+0x1168>
  405c50:	3408      	adds	r4, #8
  405c52:	b92d      	cbnz	r5, 405c60 <_svfprintf_r+0xf90>
  405c54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405c56:	b91b      	cbnz	r3, 405c60 <_svfprintf_r+0xf90>
  405c58:	9b07      	ldr	r3, [sp, #28]
  405c5a:	07db      	lsls	r3, r3, #31
  405c5c:	f57f aa32 	bpl.w	4050c4 <_svfprintf_r+0x3f4>
  405c60:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c62:	9818      	ldr	r0, [sp, #96]	; 0x60
  405c64:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  405c66:	6022      	str	r2, [r4, #0]
  405c68:	3301      	adds	r3, #1
  405c6a:	eb0b 0100 	add.w	r1, fp, r0
  405c6e:	2b07      	cmp	r3, #7
  405c70:	9125      	str	r1, [sp, #148]	; 0x94
  405c72:	6060      	str	r0, [r4, #4]
  405c74:	9324      	str	r3, [sp, #144]	; 0x90
  405c76:	f300 81f3 	bgt.w	406060 <_svfprintf_r+0x1390>
  405c7a:	f104 0208 	add.w	r2, r4, #8
  405c7e:	426d      	negs	r5, r5
  405c80:	2d00      	cmp	r5, #0
  405c82:	f340 80fc 	ble.w	405e7e <_svfprintf_r+0x11ae>
  405c86:	2d10      	cmp	r5, #16
  405c88:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 405e64 <_svfprintf_r+0x1194>
  405c8c:	f340 813d 	ble.w	405f0a <_svfprintf_r+0x123a>
  405c90:	2410      	movs	r4, #16
  405c92:	f8dd 8020 	ldr.w	r8, [sp, #32]
  405c96:	e004      	b.n	405ca2 <_svfprintf_r+0xfd2>
  405c98:	3208      	adds	r2, #8
  405c9a:	3d10      	subs	r5, #16
  405c9c:	2d10      	cmp	r5, #16
  405c9e:	f340 8134 	ble.w	405f0a <_svfprintf_r+0x123a>
  405ca2:	3301      	adds	r3, #1
  405ca4:	3110      	adds	r1, #16
  405ca6:	2b07      	cmp	r3, #7
  405ca8:	9125      	str	r1, [sp, #148]	; 0x94
  405caa:	9324      	str	r3, [sp, #144]	; 0x90
  405cac:	f8c2 9000 	str.w	r9, [r2]
  405cb0:	6054      	str	r4, [r2, #4]
  405cb2:	ddf1      	ble.n	405c98 <_svfprintf_r+0xfc8>
  405cb4:	4640      	mov	r0, r8
  405cb6:	4631      	mov	r1, r6
  405cb8:	aa23      	add	r2, sp, #140	; 0x8c
  405cba:	f002 fc89 	bl	4085d0 <__ssprint_r>
  405cbe:	2800      	cmp	r0, #0
  405cc0:	f47f a8cc 	bne.w	404e5c <_svfprintf_r+0x18c>
  405cc4:	9925      	ldr	r1, [sp, #148]	; 0x94
  405cc6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405cc8:	463a      	mov	r2, r7
  405cca:	e7e6      	b.n	405c9a <_svfprintf_r+0xfca>
  405ccc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405cce:	46b1      	mov	r9, r6
  405cd0:	2b00      	cmp	r3, #0
  405cd2:	f43f a8c4 	beq.w	404e5e <_svfprintf_r+0x18e>
  405cd6:	9808      	ldr	r0, [sp, #32]
  405cd8:	4631      	mov	r1, r6
  405cda:	aa23      	add	r2, sp, #140	; 0x8c
  405cdc:	f002 fc78 	bl	4085d0 <__ssprint_r>
  405ce0:	f7ff b8bd 	b.w	404e5e <_svfprintf_r+0x18e>
  405ce4:	980c      	ldr	r0, [sp, #48]	; 0x30
  405ce6:	910e      	str	r1, [sp, #56]	; 0x38
  405ce8:	4240      	negs	r0, r0
  405cea:	900c      	str	r0, [sp, #48]	; 0x30
  405cec:	4619      	mov	r1, r3
  405cee:	f7ff ba3f 	b.w	405170 <_svfprintf_r+0x4a0>
  405cf2:	f041 0120 	orr.w	r1, r1, #32
  405cf6:	9107      	str	r1, [sp, #28]
  405cf8:	785d      	ldrb	r5, [r3, #1]
  405cfa:	1c59      	adds	r1, r3, #1
  405cfc:	f7ff b83b 	b.w	404d76 <_svfprintf_r+0xa6>
  405d00:	9808      	ldr	r0, [sp, #32]
  405d02:	4631      	mov	r1, r6
  405d04:	aa23      	add	r2, sp, #140	; 0x8c
  405d06:	f002 fc63 	bl	4085d0 <__ssprint_r>
  405d0a:	2800      	cmp	r0, #0
  405d0c:	f47f a8a6 	bne.w	404e5c <_svfprintf_r+0x18c>
  405d10:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405d14:	463c      	mov	r4, r7
  405d16:	e464      	b.n	4055e2 <_svfprintf_r+0x912>
  405d18:	f025 0320 	bic.w	r3, r5, #32
  405d1c:	f1ba 3fff 	cmp.w	sl, #4294967295
  405d20:	930d      	str	r3, [sp, #52]	; 0x34
  405d22:	f000 8096 	beq.w	405e52 <_svfprintf_r+0x1182>
  405d26:	2b47      	cmp	r3, #71	; 0x47
  405d28:	d105      	bne.n	405d36 <_svfprintf_r+0x1066>
  405d2a:	f1ba 0f00 	cmp.w	sl, #0
  405d2e:	bf14      	ite	ne
  405d30:	46d3      	movne	fp, sl
  405d32:	f04f 0b01 	moveq.w	fp, #1
  405d36:	9b07      	ldr	r3, [sp, #28]
  405d38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  405d3c:	9311      	str	r3, [sp, #68]	; 0x44
  405d3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405d40:	f1b3 0a00 	subs.w	sl, r3, #0
  405d44:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405d46:	9309      	str	r3, [sp, #36]	; 0x24
  405d48:	bfbb      	ittet	lt
  405d4a:	4653      	movlt	r3, sl
  405d4c:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  405d50:	2300      	movge	r3, #0
  405d52:	232d      	movlt	r3, #45	; 0x2d
  405d54:	2d66      	cmp	r5, #102	; 0x66
  405d56:	930f      	str	r3, [sp, #60]	; 0x3c
  405d58:	f000 80ac 	beq.w	405eb4 <_svfprintf_r+0x11e4>
  405d5c:	2d46      	cmp	r5, #70	; 0x46
  405d5e:	f000 80a9 	beq.w	405eb4 <_svfprintf_r+0x11e4>
  405d62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405d64:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405d66:	2b45      	cmp	r3, #69	; 0x45
  405d68:	bf0c      	ite	eq
  405d6a:	f10b 0901 	addeq.w	r9, fp, #1
  405d6e:	46d9      	movne	r9, fp
  405d70:	2002      	movs	r0, #2
  405d72:	a91d      	add	r1, sp, #116	; 0x74
  405d74:	e88d 0201 	stmia.w	sp, {r0, r9}
  405d78:	9102      	str	r1, [sp, #8]
  405d7a:	a81e      	add	r0, sp, #120	; 0x78
  405d7c:	a921      	add	r1, sp, #132	; 0x84
  405d7e:	9003      	str	r0, [sp, #12]
  405d80:	4653      	mov	r3, sl
  405d82:	9104      	str	r1, [sp, #16]
  405d84:	9808      	ldr	r0, [sp, #32]
  405d86:	f000 fa93 	bl	4062b0 <_dtoa_r>
  405d8a:	2d67      	cmp	r5, #103	; 0x67
  405d8c:	9010      	str	r0, [sp, #64]	; 0x40
  405d8e:	d002      	beq.n	405d96 <_svfprintf_r+0x10c6>
  405d90:	2d47      	cmp	r5, #71	; 0x47
  405d92:	f040 809f 	bne.w	405ed4 <_svfprintf_r+0x1204>
  405d96:	9b07      	ldr	r3, [sp, #28]
  405d98:	07db      	lsls	r3, r3, #31
  405d9a:	f140 8189 	bpl.w	4060b0 <_svfprintf_r+0x13e0>
  405d9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405da0:	eb03 0809 	add.w	r8, r3, r9
  405da4:	9809      	ldr	r0, [sp, #36]	; 0x24
  405da6:	4651      	mov	r1, sl
  405da8:	2200      	movs	r2, #0
  405daa:	2300      	movs	r3, #0
  405dac:	f7fe fd0e 	bl	4047cc <__aeabi_dcmpeq>
  405db0:	2800      	cmp	r0, #0
  405db2:	f040 80fd 	bne.w	405fb0 <_svfprintf_r+0x12e0>
  405db6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405db8:	4598      	cmp	r8, r3
  405dba:	d906      	bls.n	405dca <_svfprintf_r+0x10fa>
  405dbc:	2130      	movs	r1, #48	; 0x30
  405dbe:	1c5a      	adds	r2, r3, #1
  405dc0:	9221      	str	r2, [sp, #132]	; 0x84
  405dc2:	7019      	strb	r1, [r3, #0]
  405dc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405dc6:	4598      	cmp	r8, r3
  405dc8:	d8f9      	bhi.n	405dbe <_svfprintf_r+0x10ee>
  405dca:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405dcc:	1a9b      	subs	r3, r3, r2
  405dce:	9313      	str	r3, [sp, #76]	; 0x4c
  405dd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405dd2:	2b47      	cmp	r3, #71	; 0x47
  405dd4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405dd6:	f000 80de 	beq.w	405f96 <_svfprintf_r+0x12c6>
  405dda:	2d65      	cmp	r5, #101	; 0x65
  405ddc:	f340 80f8 	ble.w	405fd0 <_svfprintf_r+0x1300>
  405de0:	2d66      	cmp	r5, #102	; 0x66
  405de2:	9312      	str	r3, [sp, #72]	; 0x48
  405de4:	f000 8157 	beq.w	406096 <_svfprintf_r+0x13c6>
  405de8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405dea:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405dec:	4293      	cmp	r3, r2
  405dee:	f300 8144 	bgt.w	40607a <_svfprintf_r+0x13aa>
  405df2:	9b07      	ldr	r3, [sp, #28]
  405df4:	07d9      	lsls	r1, r3, #31
  405df6:	f100 8173 	bmi.w	4060e0 <_svfprintf_r+0x1410>
  405dfa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405dfe:	920d      	str	r2, [sp, #52]	; 0x34
  405e00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405e02:	2a00      	cmp	r2, #0
  405e04:	f040 80bc 	bne.w	405f80 <_svfprintf_r+0x12b0>
  405e08:	9309      	str	r3, [sp, #36]	; 0x24
  405e0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405e0c:	9307      	str	r3, [sp, #28]
  405e0e:	9211      	str	r2, [sp, #68]	; 0x44
  405e10:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405e14:	f7ff b87c 	b.w	404f10 <_svfprintf_r+0x240>
  405e18:	9808      	ldr	r0, [sp, #32]
  405e1a:	2140      	movs	r1, #64	; 0x40
  405e1c:	f001 fad2 	bl	4073c4 <_malloc_r>
  405e20:	f8c9 0000 	str.w	r0, [r9]
  405e24:	f8c9 0010 	str.w	r0, [r9, #16]
  405e28:	2800      	cmp	r0, #0
  405e2a:	f000 818c 	beq.w	406146 <_svfprintf_r+0x1476>
  405e2e:	2340      	movs	r3, #64	; 0x40
  405e30:	f8c9 3014 	str.w	r3, [r9, #20]
  405e34:	f7fe bf64 	b.w	404d00 <_svfprintf_r+0x30>
  405e38:	9808      	ldr	r0, [sp, #32]
  405e3a:	4631      	mov	r1, r6
  405e3c:	aa23      	add	r2, sp, #140	; 0x8c
  405e3e:	f002 fbc7 	bl	4085d0 <__ssprint_r>
  405e42:	2800      	cmp	r0, #0
  405e44:	f47f a80a 	bne.w	404e5c <_svfprintf_r+0x18c>
  405e48:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405e4a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405e4e:	463c      	mov	r4, r7
  405e50:	e6ff      	b.n	405c52 <_svfprintf_r+0xf82>
  405e52:	f04f 0b06 	mov.w	fp, #6
  405e56:	e76e      	b.n	405d36 <_svfprintf_r+0x1066>
  405e58:	0040971c 	.word	0x0040971c
  405e5c:	00409718 	.word	0x00409718
  405e60:	00409750 	.word	0x00409750
  405e64:	004096f0 	.word	0x004096f0
  405e68:	9808      	ldr	r0, [sp, #32]
  405e6a:	4631      	mov	r1, r6
  405e6c:	aa23      	add	r2, sp, #140	; 0x8c
  405e6e:	f002 fbaf 	bl	4085d0 <__ssprint_r>
  405e72:	2800      	cmp	r0, #0
  405e74:	f47e aff2 	bne.w	404e5c <_svfprintf_r+0x18c>
  405e78:	9925      	ldr	r1, [sp, #148]	; 0x94
  405e7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405e7c:	463a      	mov	r2, r7
  405e7e:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  405e80:	6054      	str	r4, [r2, #4]
  405e82:	3301      	adds	r3, #1
  405e84:	eb01 0b04 	add.w	fp, r1, r4
  405e88:	2b07      	cmp	r3, #7
  405e8a:	9910      	ldr	r1, [sp, #64]	; 0x40
  405e8c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405e90:	9324      	str	r3, [sp, #144]	; 0x90
  405e92:	6011      	str	r1, [r2, #0]
  405e94:	f73f ac5b 	bgt.w	40574e <_svfprintf_r+0xa7e>
  405e98:	f102 0408 	add.w	r4, r2, #8
  405e9c:	f7ff b912 	b.w	4050c4 <_svfprintf_r+0x3f4>
  405ea0:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  405ea4:	f7fe fee6 	bl	404c74 <strlen>
  405ea8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  405eac:	900d      	str	r0, [sp, #52]	; 0x34
  405eae:	4603      	mov	r3, r0
  405eb0:	f7ff ba1b 	b.w	4052ea <_svfprintf_r+0x61a>
  405eb4:	2003      	movs	r0, #3
  405eb6:	a91d      	add	r1, sp, #116	; 0x74
  405eb8:	e88d 0801 	stmia.w	sp, {r0, fp}
  405ebc:	9102      	str	r1, [sp, #8]
  405ebe:	a81e      	add	r0, sp, #120	; 0x78
  405ec0:	a921      	add	r1, sp, #132	; 0x84
  405ec2:	9003      	str	r0, [sp, #12]
  405ec4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405ec6:	9104      	str	r1, [sp, #16]
  405ec8:	4653      	mov	r3, sl
  405eca:	9808      	ldr	r0, [sp, #32]
  405ecc:	f000 f9f0 	bl	4062b0 <_dtoa_r>
  405ed0:	46d9      	mov	r9, fp
  405ed2:	9010      	str	r0, [sp, #64]	; 0x40
  405ed4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405ed6:	eb03 0809 	add.w	r8, r3, r9
  405eda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405edc:	2b46      	cmp	r3, #70	; 0x46
  405ede:	f47f af61 	bne.w	405da4 <_svfprintf_r+0x10d4>
  405ee2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405ee4:	781b      	ldrb	r3, [r3, #0]
  405ee6:	2b30      	cmp	r3, #48	; 0x30
  405ee8:	f000 80e4 	beq.w	4060b4 <_svfprintf_r+0x13e4>
  405eec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405eee:	4498      	add	r8, r3
  405ef0:	e758      	b.n	405da4 <_svfprintf_r+0x10d4>
  405ef2:	9808      	ldr	r0, [sp, #32]
  405ef4:	4631      	mov	r1, r6
  405ef6:	aa23      	add	r2, sp, #140	; 0x8c
  405ef8:	f002 fb6a 	bl	4085d0 <__ssprint_r>
  405efc:	2800      	cmp	r0, #0
  405efe:	f47e afad 	bne.w	404e5c <_svfprintf_r+0x18c>
  405f02:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405f06:	463c      	mov	r4, r7
  405f08:	e4a7      	b.n	40585a <_svfprintf_r+0xb8a>
  405f0a:	3301      	adds	r3, #1
  405f0c:	4429      	add	r1, r5
  405f0e:	2b07      	cmp	r3, #7
  405f10:	9125      	str	r1, [sp, #148]	; 0x94
  405f12:	9324      	str	r3, [sp, #144]	; 0x90
  405f14:	f8c2 9000 	str.w	r9, [r2]
  405f18:	6055      	str	r5, [r2, #4]
  405f1a:	dca5      	bgt.n	405e68 <_svfprintf_r+0x1198>
  405f1c:	3208      	adds	r2, #8
  405f1e:	e7ae      	b.n	405e7e <_svfprintf_r+0x11ae>
  405f20:	9808      	ldr	r0, [sp, #32]
  405f22:	4631      	mov	r1, r6
  405f24:	aa23      	add	r2, sp, #140	; 0x8c
  405f26:	f002 fb53 	bl	4085d0 <__ssprint_r>
  405f2a:	2800      	cmp	r0, #0
  405f2c:	f47e af96 	bne.w	404e5c <_svfprintf_r+0x18c>
  405f30:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405f32:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405f36:	463c      	mov	r4, r7
  405f38:	e597      	b.n	405a6a <_svfprintf_r+0xd9a>
  405f3a:	4653      	mov	r3, sl
  405f3c:	2b06      	cmp	r3, #6
  405f3e:	bf28      	it	cs
  405f40:	2306      	movcs	r3, #6
  405f42:	930d      	str	r3, [sp, #52]	; 0x34
  405f44:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405f48:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405f4c:	9309      	str	r3, [sp, #36]	; 0x24
  405f4e:	4b83      	ldr	r3, [pc, #524]	; (40615c <_svfprintf_r+0x148c>)
  405f50:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  405f54:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  405f58:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  405f5c:	9310      	str	r3, [sp, #64]	; 0x40
  405f5e:	f7fe bfd7 	b.w	404f10 <_svfprintf_r+0x240>
  405f62:	9808      	ldr	r0, [sp, #32]
  405f64:	4631      	mov	r1, r6
  405f66:	aa23      	add	r2, sp, #140	; 0x8c
  405f68:	f002 fb32 	bl	4085d0 <__ssprint_r>
  405f6c:	2800      	cmp	r0, #0
  405f6e:	f47e af75 	bne.w	404e5c <_svfprintf_r+0x18c>
  405f72:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405f74:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405f76:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405f7a:	1ad3      	subs	r3, r2, r3
  405f7c:	463c      	mov	r4, r7
  405f7e:	e58a      	b.n	405a96 <_svfprintf_r+0xdc6>
  405f80:	9309      	str	r3, [sp, #36]	; 0x24
  405f82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405f84:	9307      	str	r3, [sp, #28]
  405f86:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405f8a:	2300      	movs	r3, #0
  405f8c:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405f90:	9311      	str	r3, [sp, #68]	; 0x44
  405f92:	f7fe bfc0 	b.w	404f16 <_svfprintf_r+0x246>
  405f96:	1cda      	adds	r2, r3, #3
  405f98:	db19      	blt.n	405fce <_svfprintf_r+0x12fe>
  405f9a:	459b      	cmp	fp, r3
  405f9c:	db17      	blt.n	405fce <_svfprintf_r+0x12fe>
  405f9e:	9312      	str	r3, [sp, #72]	; 0x48
  405fa0:	2567      	movs	r5, #103	; 0x67
  405fa2:	e721      	b.n	405de8 <_svfprintf_r+0x1118>
  405fa4:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405fa8:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405fac:	f7ff ba98 	b.w	4054e0 <_svfprintf_r+0x810>
  405fb0:	4643      	mov	r3, r8
  405fb2:	e70a      	b.n	405dca <_svfprintf_r+0x10fa>
  405fb4:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  405fb8:	9011      	str	r0, [sp, #68]	; 0x44
  405fba:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  405fbe:	9012      	str	r0, [sp, #72]	; 0x48
  405fc0:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405fc4:	9309      	str	r3, [sp, #36]	; 0x24
  405fc6:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  405fca:	f7fe bfa1 	b.w	404f10 <_svfprintf_r+0x240>
  405fce:	3d02      	subs	r5, #2
  405fd0:	3b01      	subs	r3, #1
  405fd2:	2b00      	cmp	r3, #0
  405fd4:	931d      	str	r3, [sp, #116]	; 0x74
  405fd6:	bfba      	itte	lt
  405fd8:	425b      	neglt	r3, r3
  405fda:	222d      	movlt	r2, #45	; 0x2d
  405fdc:	222b      	movge	r2, #43	; 0x2b
  405fde:	2b09      	cmp	r3, #9
  405fe0:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  405fe4:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  405fe8:	dd72      	ble.n	4060d0 <_svfprintf_r+0x1400>
  405fea:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  405fee:	4670      	mov	r0, lr
  405ff0:	4a5b      	ldr	r2, [pc, #364]	; (406160 <_svfprintf_r+0x1490>)
  405ff2:	fb82 2103 	smull	r2, r1, r2, r3
  405ff6:	17da      	asrs	r2, r3, #31
  405ff8:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  405ffc:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  406000:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  406004:	f103 0130 	add.w	r1, r3, #48	; 0x30
  406008:	2a09      	cmp	r2, #9
  40600a:	4613      	mov	r3, r2
  40600c:	f800 1d01 	strb.w	r1, [r0, #-1]!
  406010:	dcee      	bgt.n	405ff0 <_svfprintf_r+0x1320>
  406012:	4602      	mov	r2, r0
  406014:	3330      	adds	r3, #48	; 0x30
  406016:	b2d9      	uxtb	r1, r3
  406018:	f802 1d01 	strb.w	r1, [r2, #-1]!
  40601c:	4596      	cmp	lr, r2
  40601e:	f240 8099 	bls.w	406154 <_svfprintf_r+0x1484>
  406022:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  406026:	4603      	mov	r3, r0
  406028:	e001      	b.n	40602e <_svfprintf_r+0x135e>
  40602a:	f813 1b01 	ldrb.w	r1, [r3], #1
  40602e:	f802 1b01 	strb.w	r1, [r2], #1
  406032:	4573      	cmp	r3, lr
  406034:	d1f9      	bne.n	40602a <_svfprintf_r+0x135a>
  406036:	ab23      	add	r3, sp, #140	; 0x8c
  406038:	1a1b      	subs	r3, r3, r0
  40603a:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40603e:	4413      	add	r3, r2
  406040:	aa1f      	add	r2, sp, #124	; 0x7c
  406042:	1a9b      	subs	r3, r3, r2
  406044:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  406046:	9319      	str	r3, [sp, #100]	; 0x64
  406048:	2a01      	cmp	r2, #1
  40604a:	4413      	add	r3, r2
  40604c:	930d      	str	r3, [sp, #52]	; 0x34
  40604e:	dd6b      	ble.n	406128 <_svfprintf_r+0x1458>
  406050:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406052:	2200      	movs	r2, #0
  406054:	3301      	adds	r3, #1
  406056:	930d      	str	r3, [sp, #52]	; 0x34
  406058:	9212      	str	r2, [sp, #72]	; 0x48
  40605a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40605e:	e6cf      	b.n	405e00 <_svfprintf_r+0x1130>
  406060:	9808      	ldr	r0, [sp, #32]
  406062:	4631      	mov	r1, r6
  406064:	aa23      	add	r2, sp, #140	; 0x8c
  406066:	f002 fab3 	bl	4085d0 <__ssprint_r>
  40606a:	2800      	cmp	r0, #0
  40606c:	f47e aef6 	bne.w	404e5c <_svfprintf_r+0x18c>
  406070:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  406072:	9925      	ldr	r1, [sp, #148]	; 0x94
  406074:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406076:	463a      	mov	r2, r7
  406078:	e601      	b.n	405c7e <_svfprintf_r+0xfae>
  40607a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40607c:	2b00      	cmp	r3, #0
  40607e:	bfd8      	it	le
  406080:	f1c3 0802 	rsble	r8, r3, #2
  406084:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406086:	bfc8      	it	gt
  406088:	f04f 0801 	movgt.w	r8, #1
  40608c:	4443      	add	r3, r8
  40608e:	930d      	str	r3, [sp, #52]	; 0x34
  406090:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406094:	e6b4      	b.n	405e00 <_svfprintf_r+0x1130>
  406096:	2b00      	cmp	r3, #0
  406098:	dd30      	ble.n	4060fc <_svfprintf_r+0x142c>
  40609a:	f1bb 0f00 	cmp.w	fp, #0
  40609e:	d125      	bne.n	4060ec <_svfprintf_r+0x141c>
  4060a0:	9b07      	ldr	r3, [sp, #28]
  4060a2:	07db      	lsls	r3, r3, #31
  4060a4:	d422      	bmi.n	4060ec <_svfprintf_r+0x141c>
  4060a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4060a8:	920d      	str	r2, [sp, #52]	; 0x34
  4060aa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4060ae:	e6a7      	b.n	405e00 <_svfprintf_r+0x1130>
  4060b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4060b2:	e68a      	b.n	405dca <_svfprintf_r+0x10fa>
  4060b4:	9809      	ldr	r0, [sp, #36]	; 0x24
  4060b6:	4651      	mov	r1, sl
  4060b8:	2200      	movs	r2, #0
  4060ba:	2300      	movs	r3, #0
  4060bc:	f7fe fb86 	bl	4047cc <__aeabi_dcmpeq>
  4060c0:	2800      	cmp	r0, #0
  4060c2:	f47f af13 	bne.w	405eec <_svfprintf_r+0x121c>
  4060c6:	f1c9 0301 	rsb	r3, r9, #1
  4060ca:	931d      	str	r3, [sp, #116]	; 0x74
  4060cc:	4498      	add	r8, r3
  4060ce:	e669      	b.n	405da4 <_svfprintf_r+0x10d4>
  4060d0:	3330      	adds	r3, #48	; 0x30
  4060d2:	2230      	movs	r2, #48	; 0x30
  4060d4:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4060d8:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4060dc:	ab20      	add	r3, sp, #128	; 0x80
  4060de:	e7af      	b.n	406040 <_svfprintf_r+0x1370>
  4060e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4060e2:	3301      	adds	r3, #1
  4060e4:	930d      	str	r3, [sp, #52]	; 0x34
  4060e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4060ea:	e689      	b.n	405e00 <_svfprintf_r+0x1130>
  4060ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4060ee:	f10b 0801 	add.w	r8, fp, #1
  4060f2:	4443      	add	r3, r8
  4060f4:	930d      	str	r3, [sp, #52]	; 0x34
  4060f6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4060fa:	e681      	b.n	405e00 <_svfprintf_r+0x1130>
  4060fc:	f1bb 0f00 	cmp.w	fp, #0
  406100:	d11b      	bne.n	40613a <_svfprintf_r+0x146a>
  406102:	9b07      	ldr	r3, [sp, #28]
  406104:	07d8      	lsls	r0, r3, #31
  406106:	d418      	bmi.n	40613a <_svfprintf_r+0x146a>
  406108:	2301      	movs	r3, #1
  40610a:	930d      	str	r3, [sp, #52]	; 0x34
  40610c:	e678      	b.n	405e00 <_svfprintf_r+0x1130>
  40610e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  406110:	f8d5 a000 	ldr.w	sl, [r5]
  406114:	4628      	mov	r0, r5
  406116:	3004      	adds	r0, #4
  406118:	f1ba 0f00 	cmp.w	sl, #0
  40611c:	785d      	ldrb	r5, [r3, #1]
  40611e:	900e      	str	r0, [sp, #56]	; 0x38
  406120:	f6be ae29 	bge.w	404d76 <_svfprintf_r+0xa6>
  406124:	f7fe be25 	b.w	404d72 <_svfprintf_r+0xa2>
  406128:	9b07      	ldr	r3, [sp, #28]
  40612a:	f013 0301 	ands.w	r3, r3, #1
  40612e:	d18f      	bne.n	406050 <_svfprintf_r+0x1380>
  406130:	9312      	str	r3, [sp, #72]	; 0x48
  406132:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406134:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406138:	e662      	b.n	405e00 <_svfprintf_r+0x1130>
  40613a:	f10b 0302 	add.w	r3, fp, #2
  40613e:	930d      	str	r3, [sp, #52]	; 0x34
  406140:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406144:	e65c      	b.n	405e00 <_svfprintf_r+0x1130>
  406146:	9a08      	ldr	r2, [sp, #32]
  406148:	230c      	movs	r3, #12
  40614a:	6013      	str	r3, [r2, #0]
  40614c:	f04f 30ff 	mov.w	r0, #4294967295
  406150:	f7fe be8e 	b.w	404e70 <_svfprintf_r+0x1a0>
  406154:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  406158:	e772      	b.n	406040 <_svfprintf_r+0x1370>
  40615a:	bf00      	nop
  40615c:	00409748 	.word	0x00409748
  406160:	66666667 	.word	0x66666667

00406164 <register_fini>:
  406164:	4b02      	ldr	r3, [pc, #8]	; (406170 <register_fini+0xc>)
  406166:	b113      	cbz	r3, 40616e <register_fini+0xa>
  406168:	4802      	ldr	r0, [pc, #8]	; (406174 <register_fini+0x10>)
  40616a:	f000 b805 	b.w	406178 <atexit>
  40616e:	4770      	bx	lr
  406170:	00000000 	.word	0x00000000
  406174:	00407145 	.word	0x00407145

00406178 <atexit>:
  406178:	4601      	mov	r1, r0
  40617a:	2000      	movs	r0, #0
  40617c:	4602      	mov	r2, r0
  40617e:	4603      	mov	r3, r0
  406180:	f002 baa8 	b.w	4086d4 <__register_exitproc>

00406184 <quorem>:
  406184:	6902      	ldr	r2, [r0, #16]
  406186:	690b      	ldr	r3, [r1, #16]
  406188:	4293      	cmp	r3, r2
  40618a:	f300 808f 	bgt.w	4062ac <quorem+0x128>
  40618e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406192:	f103 38ff 	add.w	r8, r3, #4294967295
  406196:	f101 0714 	add.w	r7, r1, #20
  40619a:	f100 0b14 	add.w	fp, r0, #20
  40619e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4061a2:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4061a6:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4061aa:	b083      	sub	sp, #12
  4061ac:	3201      	adds	r2, #1
  4061ae:	fbb3 f9f2 	udiv	r9, r3, r2
  4061b2:	eb0b 0304 	add.w	r3, fp, r4
  4061b6:	9400      	str	r4, [sp, #0]
  4061b8:	eb07 0a04 	add.w	sl, r7, r4
  4061bc:	9301      	str	r3, [sp, #4]
  4061be:	f1b9 0f00 	cmp.w	r9, #0
  4061c2:	d03b      	beq.n	40623c <quorem+0xb8>
  4061c4:	2600      	movs	r6, #0
  4061c6:	4632      	mov	r2, r6
  4061c8:	46bc      	mov	ip, r7
  4061ca:	46de      	mov	lr, fp
  4061cc:	4634      	mov	r4, r6
  4061ce:	f85c 6b04 	ldr.w	r6, [ip], #4
  4061d2:	f8de 5000 	ldr.w	r5, [lr]
  4061d6:	b2b3      	uxth	r3, r6
  4061d8:	0c36      	lsrs	r6, r6, #16
  4061da:	fb03 4409 	mla	r4, r3, r9, r4
  4061de:	fb06 f609 	mul.w	r6, r6, r9
  4061e2:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  4061e6:	b2a3      	uxth	r3, r4
  4061e8:	1ad3      	subs	r3, r2, r3
  4061ea:	b2b4      	uxth	r4, r6
  4061ec:	fa13 f385 	uxtah	r3, r3, r5
  4061f0:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  4061f4:	eb04 4423 	add.w	r4, r4, r3, asr #16
  4061f8:	b29b      	uxth	r3, r3
  4061fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  4061fe:	45e2      	cmp	sl, ip
  406200:	ea4f 4224 	mov.w	r2, r4, asr #16
  406204:	f84e 3b04 	str.w	r3, [lr], #4
  406208:	ea4f 4416 	mov.w	r4, r6, lsr #16
  40620c:	d2df      	bcs.n	4061ce <quorem+0x4a>
  40620e:	9b00      	ldr	r3, [sp, #0]
  406210:	f85b 3003 	ldr.w	r3, [fp, r3]
  406214:	b993      	cbnz	r3, 40623c <quorem+0xb8>
  406216:	9c01      	ldr	r4, [sp, #4]
  406218:	1f23      	subs	r3, r4, #4
  40621a:	459b      	cmp	fp, r3
  40621c:	d20c      	bcs.n	406238 <quorem+0xb4>
  40621e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406222:	b94b      	cbnz	r3, 406238 <quorem+0xb4>
  406224:	f1a4 0308 	sub.w	r3, r4, #8
  406228:	e002      	b.n	406230 <quorem+0xac>
  40622a:	681a      	ldr	r2, [r3, #0]
  40622c:	3b04      	subs	r3, #4
  40622e:	b91a      	cbnz	r2, 406238 <quorem+0xb4>
  406230:	459b      	cmp	fp, r3
  406232:	f108 38ff 	add.w	r8, r8, #4294967295
  406236:	d3f8      	bcc.n	40622a <quorem+0xa6>
  406238:	f8c0 8010 	str.w	r8, [r0, #16]
  40623c:	4604      	mov	r4, r0
  40623e:	f001 fea9 	bl	407f94 <__mcmp>
  406242:	2800      	cmp	r0, #0
  406244:	db2e      	blt.n	4062a4 <quorem+0x120>
  406246:	f109 0901 	add.w	r9, r9, #1
  40624a:	465d      	mov	r5, fp
  40624c:	2300      	movs	r3, #0
  40624e:	f857 1b04 	ldr.w	r1, [r7], #4
  406252:	6828      	ldr	r0, [r5, #0]
  406254:	b28a      	uxth	r2, r1
  406256:	1a9a      	subs	r2, r3, r2
  406258:	0c09      	lsrs	r1, r1, #16
  40625a:	fa12 f280 	uxtah	r2, r2, r0
  40625e:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  406262:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406266:	b291      	uxth	r1, r2
  406268:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  40626c:	45ba      	cmp	sl, r7
  40626e:	f845 1b04 	str.w	r1, [r5], #4
  406272:	ea4f 4323 	mov.w	r3, r3, asr #16
  406276:	d2ea      	bcs.n	40624e <quorem+0xca>
  406278:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40627c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  406280:	b982      	cbnz	r2, 4062a4 <quorem+0x120>
  406282:	1f1a      	subs	r2, r3, #4
  406284:	4593      	cmp	fp, r2
  406286:	d20b      	bcs.n	4062a0 <quorem+0x11c>
  406288:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40628c:	b942      	cbnz	r2, 4062a0 <quorem+0x11c>
  40628e:	3b08      	subs	r3, #8
  406290:	e002      	b.n	406298 <quorem+0x114>
  406292:	681a      	ldr	r2, [r3, #0]
  406294:	3b04      	subs	r3, #4
  406296:	b91a      	cbnz	r2, 4062a0 <quorem+0x11c>
  406298:	459b      	cmp	fp, r3
  40629a:	f108 38ff 	add.w	r8, r8, #4294967295
  40629e:	d3f8      	bcc.n	406292 <quorem+0x10e>
  4062a0:	f8c4 8010 	str.w	r8, [r4, #16]
  4062a4:	4648      	mov	r0, r9
  4062a6:	b003      	add	sp, #12
  4062a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062ac:	2000      	movs	r0, #0
  4062ae:	4770      	bx	lr

004062b0 <_dtoa_r>:
  4062b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4062b4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4062b6:	b097      	sub	sp, #92	; 0x5c
  4062b8:	4604      	mov	r4, r0
  4062ba:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  4062bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4062c0:	b141      	cbz	r1, 4062d4 <_dtoa_r+0x24>
  4062c2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4062c4:	604a      	str	r2, [r1, #4]
  4062c6:	2301      	movs	r3, #1
  4062c8:	4093      	lsls	r3, r2
  4062ca:	608b      	str	r3, [r1, #8]
  4062cc:	f001 fc7e 	bl	407bcc <_Bfree>
  4062d0:	2300      	movs	r3, #0
  4062d2:	6423      	str	r3, [r4, #64]	; 0x40
  4062d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4062d8:	2b00      	cmp	r3, #0
  4062da:	4699      	mov	r9, r3
  4062dc:	db36      	blt.n	40634c <_dtoa_r+0x9c>
  4062de:	2300      	movs	r3, #0
  4062e0:	602b      	str	r3, [r5, #0]
  4062e2:	4ba5      	ldr	r3, [pc, #660]	; (406578 <_dtoa_r+0x2c8>)
  4062e4:	461a      	mov	r2, r3
  4062e6:	ea09 0303 	and.w	r3, r9, r3
  4062ea:	4293      	cmp	r3, r2
  4062ec:	d017      	beq.n	40631e <_dtoa_r+0x6e>
  4062ee:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4062f2:	2200      	movs	r2, #0
  4062f4:	4630      	mov	r0, r6
  4062f6:	4639      	mov	r1, r7
  4062f8:	2300      	movs	r3, #0
  4062fa:	f7fe fa67 	bl	4047cc <__aeabi_dcmpeq>
  4062fe:	4680      	mov	r8, r0
  406300:	2800      	cmp	r0, #0
  406302:	d02b      	beq.n	40635c <_dtoa_r+0xac>
  406304:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406306:	2301      	movs	r3, #1
  406308:	6013      	str	r3, [r2, #0]
  40630a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40630c:	2b00      	cmp	r3, #0
  40630e:	f000 80cb 	beq.w	4064a8 <_dtoa_r+0x1f8>
  406312:	489a      	ldr	r0, [pc, #616]	; (40657c <_dtoa_r+0x2cc>)
  406314:	6018      	str	r0, [r3, #0]
  406316:	3801      	subs	r0, #1
  406318:	b017      	add	sp, #92	; 0x5c
  40631a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40631e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406320:	f242 730f 	movw	r3, #9999	; 0x270f
  406324:	6013      	str	r3, [r2, #0]
  406326:	9b02      	ldr	r3, [sp, #8]
  406328:	2b00      	cmp	r3, #0
  40632a:	f000 80a6 	beq.w	40647a <_dtoa_r+0x1ca>
  40632e:	4894      	ldr	r0, [pc, #592]	; (406580 <_dtoa_r+0x2d0>)
  406330:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406332:	2b00      	cmp	r3, #0
  406334:	d0f0      	beq.n	406318 <_dtoa_r+0x68>
  406336:	78c3      	ldrb	r3, [r0, #3]
  406338:	2b00      	cmp	r3, #0
  40633a:	f000 80b7 	beq.w	4064ac <_dtoa_r+0x1fc>
  40633e:	f100 0308 	add.w	r3, r0, #8
  406342:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406344:	6013      	str	r3, [r2, #0]
  406346:	b017      	add	sp, #92	; 0x5c
  406348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40634c:	9a03      	ldr	r2, [sp, #12]
  40634e:	2301      	movs	r3, #1
  406350:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  406354:	602b      	str	r3, [r5, #0]
  406356:	f8cd 900c 	str.w	r9, [sp, #12]
  40635a:	e7c2      	b.n	4062e2 <_dtoa_r+0x32>
  40635c:	aa15      	add	r2, sp, #84	; 0x54
  40635e:	ab14      	add	r3, sp, #80	; 0x50
  406360:	e88d 000c 	stmia.w	sp, {r2, r3}
  406364:	4620      	mov	r0, r4
  406366:	4632      	mov	r2, r6
  406368:	463b      	mov	r3, r7
  40636a:	f001 fea1 	bl	4080b0 <__d2b>
  40636e:	ea5f 5519 	movs.w	r5, r9, lsr #20
  406372:	4683      	mov	fp, r0
  406374:	f040 808a 	bne.w	40648c <_dtoa_r+0x1dc>
  406378:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  40637c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40637e:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  406382:	4445      	add	r5, r8
  406384:	429d      	cmp	r5, r3
  406386:	f2c0 8297 	blt.w	4068b8 <_dtoa_r+0x608>
  40638a:	4a7e      	ldr	r2, [pc, #504]	; (406584 <_dtoa_r+0x2d4>)
  40638c:	1b52      	subs	r2, r2, r5
  40638e:	fa09 f902 	lsl.w	r9, r9, r2
  406392:	9a02      	ldr	r2, [sp, #8]
  406394:	f205 4312 	addw	r3, r5, #1042	; 0x412
  406398:	fa22 f003 	lsr.w	r0, r2, r3
  40639c:	ea49 0000 	orr.w	r0, r9, r0
  4063a0:	f7fd ff36 	bl	404210 <__aeabi_ui2d>
  4063a4:	2301      	movs	r3, #1
  4063a6:	3d01      	subs	r5, #1
  4063a8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4063ac:	930d      	str	r3, [sp, #52]	; 0x34
  4063ae:	2200      	movs	r2, #0
  4063b0:	4b75      	ldr	r3, [pc, #468]	; (406588 <_dtoa_r+0x2d8>)
  4063b2:	f7fd fdef 	bl	403f94 <__aeabi_dsub>
  4063b6:	a36a      	add	r3, pc, #424	; (adr r3, 406560 <_dtoa_r+0x2b0>)
  4063b8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4063bc:	f7fd ff9e 	bl	4042fc <__aeabi_dmul>
  4063c0:	a369      	add	r3, pc, #420	; (adr r3, 406568 <_dtoa_r+0x2b8>)
  4063c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4063c6:	f7fd fde7 	bl	403f98 <__adddf3>
  4063ca:	4606      	mov	r6, r0
  4063cc:	4628      	mov	r0, r5
  4063ce:	460f      	mov	r7, r1
  4063d0:	f7fd ff2e 	bl	404230 <__aeabi_i2d>
  4063d4:	a366      	add	r3, pc, #408	; (adr r3, 406570 <_dtoa_r+0x2c0>)
  4063d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4063da:	f7fd ff8f 	bl	4042fc <__aeabi_dmul>
  4063de:	4602      	mov	r2, r0
  4063e0:	460b      	mov	r3, r1
  4063e2:	4630      	mov	r0, r6
  4063e4:	4639      	mov	r1, r7
  4063e6:	f7fd fdd7 	bl	403f98 <__adddf3>
  4063ea:	4606      	mov	r6, r0
  4063ec:	460f      	mov	r7, r1
  4063ee:	f7fe fa1f 	bl	404830 <__aeabi_d2iz>
  4063f2:	4639      	mov	r1, r7
  4063f4:	9004      	str	r0, [sp, #16]
  4063f6:	2200      	movs	r2, #0
  4063f8:	4630      	mov	r0, r6
  4063fa:	2300      	movs	r3, #0
  4063fc:	f7fe f9f0 	bl	4047e0 <__aeabi_dcmplt>
  406400:	2800      	cmp	r0, #0
  406402:	f040 81a6 	bne.w	406752 <_dtoa_r+0x4a2>
  406406:	9b04      	ldr	r3, [sp, #16]
  406408:	2b16      	cmp	r3, #22
  40640a:	f200 819f 	bhi.w	40674c <_dtoa_r+0x49c>
  40640e:	9a04      	ldr	r2, [sp, #16]
  406410:	4b5e      	ldr	r3, [pc, #376]	; (40658c <_dtoa_r+0x2dc>)
  406412:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406416:	e9d3 0100 	ldrd	r0, r1, [r3]
  40641a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40641e:	f7fe f9fd 	bl	40481c <__aeabi_dcmpgt>
  406422:	2800      	cmp	r0, #0
  406424:	f000 824e 	beq.w	4068c4 <_dtoa_r+0x614>
  406428:	9b04      	ldr	r3, [sp, #16]
  40642a:	3b01      	subs	r3, #1
  40642c:	9304      	str	r3, [sp, #16]
  40642e:	2300      	movs	r3, #0
  406430:	930b      	str	r3, [sp, #44]	; 0x2c
  406432:	ebc5 0508 	rsb	r5, r5, r8
  406436:	f1b5 0a01 	subs.w	sl, r5, #1
  40643a:	f100 81a1 	bmi.w	406780 <_dtoa_r+0x4d0>
  40643e:	2300      	movs	r3, #0
  406440:	9305      	str	r3, [sp, #20]
  406442:	9b04      	ldr	r3, [sp, #16]
  406444:	2b00      	cmp	r3, #0
  406446:	f2c0 8192 	blt.w	40676e <_dtoa_r+0x4be>
  40644a:	449a      	add	sl, r3
  40644c:	930a      	str	r3, [sp, #40]	; 0x28
  40644e:	2300      	movs	r3, #0
  406450:	9308      	str	r3, [sp, #32]
  406452:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406454:	2b09      	cmp	r3, #9
  406456:	d82b      	bhi.n	4064b0 <_dtoa_r+0x200>
  406458:	2b05      	cmp	r3, #5
  40645a:	f340 8670 	ble.w	40713e <_dtoa_r+0xe8e>
  40645e:	3b04      	subs	r3, #4
  406460:	9320      	str	r3, [sp, #128]	; 0x80
  406462:	2500      	movs	r5, #0
  406464:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406466:	3b02      	subs	r3, #2
  406468:	2b03      	cmp	r3, #3
  40646a:	f200 864e 	bhi.w	40710a <_dtoa_r+0xe5a>
  40646e:	e8df f013 	tbh	[pc, r3, lsl #1]
  406472:	03cc      	.short	0x03cc
  406474:	02b203be 	.word	0x02b203be
  406478:	0663      	.short	0x0663
  40647a:	4b41      	ldr	r3, [pc, #260]	; (406580 <_dtoa_r+0x2d0>)
  40647c:	4a44      	ldr	r2, [pc, #272]	; (406590 <_dtoa_r+0x2e0>)
  40647e:	f3c9 0013 	ubfx	r0, r9, #0, #20
  406482:	2800      	cmp	r0, #0
  406484:	bf14      	ite	ne
  406486:	4618      	movne	r0, r3
  406488:	4610      	moveq	r0, r2
  40648a:	e751      	b.n	406330 <_dtoa_r+0x80>
  40648c:	f3c7 0313 	ubfx	r3, r7, #0, #20
  406490:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  406494:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  406498:	4630      	mov	r0, r6
  40649a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40649e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4064a2:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4064a6:	e782      	b.n	4063ae <_dtoa_r+0xfe>
  4064a8:	483a      	ldr	r0, [pc, #232]	; (406594 <_dtoa_r+0x2e4>)
  4064aa:	e735      	b.n	406318 <_dtoa_r+0x68>
  4064ac:	1cc3      	adds	r3, r0, #3
  4064ae:	e748      	b.n	406342 <_dtoa_r+0x92>
  4064b0:	2100      	movs	r1, #0
  4064b2:	6461      	str	r1, [r4, #68]	; 0x44
  4064b4:	4620      	mov	r0, r4
  4064b6:	9120      	str	r1, [sp, #128]	; 0x80
  4064b8:	f001 fb62 	bl	407b80 <_Balloc>
  4064bc:	f04f 33ff 	mov.w	r3, #4294967295
  4064c0:	9306      	str	r3, [sp, #24]
  4064c2:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4064c4:	930c      	str	r3, [sp, #48]	; 0x30
  4064c6:	2301      	movs	r3, #1
  4064c8:	9007      	str	r0, [sp, #28]
  4064ca:	9221      	str	r2, [sp, #132]	; 0x84
  4064cc:	6420      	str	r0, [r4, #64]	; 0x40
  4064ce:	9309      	str	r3, [sp, #36]	; 0x24
  4064d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4064d2:	2b00      	cmp	r3, #0
  4064d4:	f2c0 80d2 	blt.w	40667c <_dtoa_r+0x3cc>
  4064d8:	9a04      	ldr	r2, [sp, #16]
  4064da:	2a0e      	cmp	r2, #14
  4064dc:	f300 80ce 	bgt.w	40667c <_dtoa_r+0x3cc>
  4064e0:	4b2a      	ldr	r3, [pc, #168]	; (40658c <_dtoa_r+0x2dc>)
  4064e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4064e6:	e9d3 8900 	ldrd	r8, r9, [r3]
  4064ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4064ec:	2b00      	cmp	r3, #0
  4064ee:	f2c0 838f 	blt.w	406c10 <_dtoa_r+0x960>
  4064f2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4064f6:	4642      	mov	r2, r8
  4064f8:	464b      	mov	r3, r9
  4064fa:	4630      	mov	r0, r6
  4064fc:	4639      	mov	r1, r7
  4064fe:	f7fe f827 	bl	404550 <__aeabi_ddiv>
  406502:	f7fe f995 	bl	404830 <__aeabi_d2iz>
  406506:	4682      	mov	sl, r0
  406508:	f7fd fe92 	bl	404230 <__aeabi_i2d>
  40650c:	4642      	mov	r2, r8
  40650e:	464b      	mov	r3, r9
  406510:	f7fd fef4 	bl	4042fc <__aeabi_dmul>
  406514:	460b      	mov	r3, r1
  406516:	4602      	mov	r2, r0
  406518:	4639      	mov	r1, r7
  40651a:	4630      	mov	r0, r6
  40651c:	f7fd fd3a 	bl	403f94 <__aeabi_dsub>
  406520:	9d07      	ldr	r5, [sp, #28]
  406522:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  406526:	702b      	strb	r3, [r5, #0]
  406528:	9b06      	ldr	r3, [sp, #24]
  40652a:	2b01      	cmp	r3, #1
  40652c:	4606      	mov	r6, r0
  40652e:	460f      	mov	r7, r1
  406530:	f105 0501 	add.w	r5, r5, #1
  406534:	d062      	beq.n	4065fc <_dtoa_r+0x34c>
  406536:	2200      	movs	r2, #0
  406538:	4b17      	ldr	r3, [pc, #92]	; (406598 <_dtoa_r+0x2e8>)
  40653a:	f7fd fedf 	bl	4042fc <__aeabi_dmul>
  40653e:	2200      	movs	r2, #0
  406540:	2300      	movs	r3, #0
  406542:	4606      	mov	r6, r0
  406544:	460f      	mov	r7, r1
  406546:	f7fe f941 	bl	4047cc <__aeabi_dcmpeq>
  40654a:	2800      	cmp	r0, #0
  40654c:	f040 8083 	bne.w	406656 <_dtoa_r+0x3a6>
  406550:	f8cd b008 	str.w	fp, [sp, #8]
  406554:	9405      	str	r4, [sp, #20]
  406556:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40655a:	9c06      	ldr	r4, [sp, #24]
  40655c:	e029      	b.n	4065b2 <_dtoa_r+0x302>
  40655e:	bf00      	nop
  406560:	636f4361 	.word	0x636f4361
  406564:	3fd287a7 	.word	0x3fd287a7
  406568:	8b60c8b3 	.word	0x8b60c8b3
  40656c:	3fc68a28 	.word	0x3fc68a28
  406570:	509f79fb 	.word	0x509f79fb
  406574:	3fd34413 	.word	0x3fd34413
  406578:	7ff00000 	.word	0x7ff00000
  40657c:	00409751 	.word	0x00409751
  406580:	00409760 	.word	0x00409760
  406584:	fffffc0e 	.word	0xfffffc0e
  406588:	3ff80000 	.word	0x3ff80000
  40658c:	00409770 	.word	0x00409770
  406590:	00409754 	.word	0x00409754
  406594:	00409750 	.word	0x00409750
  406598:	40240000 	.word	0x40240000
  40659c:	f7fd feae 	bl	4042fc <__aeabi_dmul>
  4065a0:	2200      	movs	r2, #0
  4065a2:	2300      	movs	r3, #0
  4065a4:	4606      	mov	r6, r0
  4065a6:	460f      	mov	r7, r1
  4065a8:	f7fe f910 	bl	4047cc <__aeabi_dcmpeq>
  4065ac:	2800      	cmp	r0, #0
  4065ae:	f040 83de 	bne.w	406d6e <_dtoa_r+0xabe>
  4065b2:	4642      	mov	r2, r8
  4065b4:	464b      	mov	r3, r9
  4065b6:	4630      	mov	r0, r6
  4065b8:	4639      	mov	r1, r7
  4065ba:	f7fd ffc9 	bl	404550 <__aeabi_ddiv>
  4065be:	f7fe f937 	bl	404830 <__aeabi_d2iz>
  4065c2:	4682      	mov	sl, r0
  4065c4:	f7fd fe34 	bl	404230 <__aeabi_i2d>
  4065c8:	4642      	mov	r2, r8
  4065ca:	464b      	mov	r3, r9
  4065cc:	f7fd fe96 	bl	4042fc <__aeabi_dmul>
  4065d0:	4602      	mov	r2, r0
  4065d2:	460b      	mov	r3, r1
  4065d4:	4630      	mov	r0, r6
  4065d6:	4639      	mov	r1, r7
  4065d8:	f7fd fcdc 	bl	403f94 <__aeabi_dsub>
  4065dc:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  4065e0:	f805 eb01 	strb.w	lr, [r5], #1
  4065e4:	ebcb 0e05 	rsb	lr, fp, r5
  4065e8:	4574      	cmp	r4, lr
  4065ea:	4606      	mov	r6, r0
  4065ec:	460f      	mov	r7, r1
  4065ee:	f04f 0200 	mov.w	r2, #0
  4065f2:	4bb5      	ldr	r3, [pc, #724]	; (4068c8 <_dtoa_r+0x618>)
  4065f4:	d1d2      	bne.n	40659c <_dtoa_r+0x2ec>
  4065f6:	f8dd b008 	ldr.w	fp, [sp, #8]
  4065fa:	9c05      	ldr	r4, [sp, #20]
  4065fc:	4632      	mov	r2, r6
  4065fe:	463b      	mov	r3, r7
  406600:	4630      	mov	r0, r6
  406602:	4639      	mov	r1, r7
  406604:	f7fd fcc8 	bl	403f98 <__adddf3>
  406608:	4606      	mov	r6, r0
  40660a:	460f      	mov	r7, r1
  40660c:	4640      	mov	r0, r8
  40660e:	4649      	mov	r1, r9
  406610:	4632      	mov	r2, r6
  406612:	463b      	mov	r3, r7
  406614:	f7fe f8e4 	bl	4047e0 <__aeabi_dcmplt>
  406618:	b948      	cbnz	r0, 40662e <_dtoa_r+0x37e>
  40661a:	4640      	mov	r0, r8
  40661c:	4649      	mov	r1, r9
  40661e:	4632      	mov	r2, r6
  406620:	463b      	mov	r3, r7
  406622:	f7fe f8d3 	bl	4047cc <__aeabi_dcmpeq>
  406626:	b1b0      	cbz	r0, 406656 <_dtoa_r+0x3a6>
  406628:	f01a 0f01 	tst.w	sl, #1
  40662c:	d013      	beq.n	406656 <_dtoa_r+0x3a6>
  40662e:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406632:	9907      	ldr	r1, [sp, #28]
  406634:	1e6b      	subs	r3, r5, #1
  406636:	e004      	b.n	406642 <_dtoa_r+0x392>
  406638:	428b      	cmp	r3, r1
  40663a:	f000 8440 	beq.w	406ebe <_dtoa_r+0xc0e>
  40663e:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  406642:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  406646:	f103 0501 	add.w	r5, r3, #1
  40664a:	461a      	mov	r2, r3
  40664c:	d0f4      	beq.n	406638 <_dtoa_r+0x388>
  40664e:	f108 0301 	add.w	r3, r8, #1
  406652:	b2db      	uxtb	r3, r3
  406654:	7013      	strb	r3, [r2, #0]
  406656:	4620      	mov	r0, r4
  406658:	4659      	mov	r1, fp
  40665a:	f001 fab7 	bl	407bcc <_Bfree>
  40665e:	2200      	movs	r2, #0
  406660:	9b04      	ldr	r3, [sp, #16]
  406662:	702a      	strb	r2, [r5, #0]
  406664:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406666:	3301      	adds	r3, #1
  406668:	6013      	str	r3, [r2, #0]
  40666a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40666c:	2b00      	cmp	r3, #0
  40666e:	f000 8345 	beq.w	406cfc <_dtoa_r+0xa4c>
  406672:	9807      	ldr	r0, [sp, #28]
  406674:	601d      	str	r5, [r3, #0]
  406676:	b017      	add	sp, #92	; 0x5c
  406678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40667c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40667e:	2a00      	cmp	r2, #0
  406680:	f000 8084 	beq.w	40678c <_dtoa_r+0x4dc>
  406684:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406686:	2a01      	cmp	r2, #1
  406688:	f340 8304 	ble.w	406c94 <_dtoa_r+0x9e4>
  40668c:	9b06      	ldr	r3, [sp, #24]
  40668e:	1e5f      	subs	r7, r3, #1
  406690:	9b08      	ldr	r3, [sp, #32]
  406692:	42bb      	cmp	r3, r7
  406694:	f2c0 83a9 	blt.w	406dea <_dtoa_r+0xb3a>
  406698:	1bdf      	subs	r7, r3, r7
  40669a:	9b06      	ldr	r3, [sp, #24]
  40669c:	2b00      	cmp	r3, #0
  40669e:	f2c0 849c 	blt.w	406fda <_dtoa_r+0xd2a>
  4066a2:	9d05      	ldr	r5, [sp, #20]
  4066a4:	9b06      	ldr	r3, [sp, #24]
  4066a6:	9a05      	ldr	r2, [sp, #20]
  4066a8:	4620      	mov	r0, r4
  4066aa:	441a      	add	r2, r3
  4066ac:	2101      	movs	r1, #1
  4066ae:	9205      	str	r2, [sp, #20]
  4066b0:	449a      	add	sl, r3
  4066b2:	f001 fb25 	bl	407d00 <__i2b>
  4066b6:	4606      	mov	r6, r0
  4066b8:	b165      	cbz	r5, 4066d4 <_dtoa_r+0x424>
  4066ba:	f1ba 0f00 	cmp.w	sl, #0
  4066be:	dd09      	ble.n	4066d4 <_dtoa_r+0x424>
  4066c0:	45aa      	cmp	sl, r5
  4066c2:	9a05      	ldr	r2, [sp, #20]
  4066c4:	4653      	mov	r3, sl
  4066c6:	bfa8      	it	ge
  4066c8:	462b      	movge	r3, r5
  4066ca:	1ad2      	subs	r2, r2, r3
  4066cc:	9205      	str	r2, [sp, #20]
  4066ce:	1aed      	subs	r5, r5, r3
  4066d0:	ebc3 0a0a 	rsb	sl, r3, sl
  4066d4:	9b08      	ldr	r3, [sp, #32]
  4066d6:	2b00      	cmp	r3, #0
  4066d8:	dd1a      	ble.n	406710 <_dtoa_r+0x460>
  4066da:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4066dc:	2b00      	cmp	r3, #0
  4066de:	f000 837d 	beq.w	406ddc <_dtoa_r+0xb2c>
  4066e2:	2f00      	cmp	r7, #0
  4066e4:	dd10      	ble.n	406708 <_dtoa_r+0x458>
  4066e6:	4631      	mov	r1, r6
  4066e8:	463a      	mov	r2, r7
  4066ea:	4620      	mov	r0, r4
  4066ec:	f001 fbac 	bl	407e48 <__pow5mult>
  4066f0:	4606      	mov	r6, r0
  4066f2:	465a      	mov	r2, fp
  4066f4:	4631      	mov	r1, r6
  4066f6:	4620      	mov	r0, r4
  4066f8:	f001 fb0c 	bl	407d14 <__multiply>
  4066fc:	4659      	mov	r1, fp
  4066fe:	4680      	mov	r8, r0
  406700:	4620      	mov	r0, r4
  406702:	f001 fa63 	bl	407bcc <_Bfree>
  406706:	46c3      	mov	fp, r8
  406708:	9b08      	ldr	r3, [sp, #32]
  40670a:	1bda      	subs	r2, r3, r7
  40670c:	f040 82a2 	bne.w	406c54 <_dtoa_r+0x9a4>
  406710:	4620      	mov	r0, r4
  406712:	2101      	movs	r1, #1
  406714:	f001 faf4 	bl	407d00 <__i2b>
  406718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40671a:	2b00      	cmp	r3, #0
  40671c:	4680      	mov	r8, r0
  40671e:	dd39      	ble.n	406794 <_dtoa_r+0x4e4>
  406720:	4601      	mov	r1, r0
  406722:	461a      	mov	r2, r3
  406724:	4620      	mov	r0, r4
  406726:	f001 fb8f 	bl	407e48 <__pow5mult>
  40672a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40672c:	2b01      	cmp	r3, #1
  40672e:	4680      	mov	r8, r0
  406730:	f340 8296 	ble.w	406c60 <_dtoa_r+0x9b0>
  406734:	f04f 0900 	mov.w	r9, #0
  406738:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40673c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  406740:	6918      	ldr	r0, [r3, #16]
  406742:	f001 fa8f 	bl	407c64 <__hi0bits>
  406746:	f1c0 0020 	rsb	r0, r0, #32
  40674a:	e02d      	b.n	4067a8 <_dtoa_r+0x4f8>
  40674c:	2301      	movs	r3, #1
  40674e:	930b      	str	r3, [sp, #44]	; 0x2c
  406750:	e66f      	b.n	406432 <_dtoa_r+0x182>
  406752:	9804      	ldr	r0, [sp, #16]
  406754:	f7fd fd6c 	bl	404230 <__aeabi_i2d>
  406758:	4632      	mov	r2, r6
  40675a:	463b      	mov	r3, r7
  40675c:	f7fe f836 	bl	4047cc <__aeabi_dcmpeq>
  406760:	2800      	cmp	r0, #0
  406762:	f47f ae50 	bne.w	406406 <_dtoa_r+0x156>
  406766:	9b04      	ldr	r3, [sp, #16]
  406768:	3b01      	subs	r3, #1
  40676a:	9304      	str	r3, [sp, #16]
  40676c:	e64b      	b.n	406406 <_dtoa_r+0x156>
  40676e:	9a05      	ldr	r2, [sp, #20]
  406770:	9b04      	ldr	r3, [sp, #16]
  406772:	1ad2      	subs	r2, r2, r3
  406774:	425b      	negs	r3, r3
  406776:	9308      	str	r3, [sp, #32]
  406778:	2300      	movs	r3, #0
  40677a:	9205      	str	r2, [sp, #20]
  40677c:	930a      	str	r3, [sp, #40]	; 0x28
  40677e:	e668      	b.n	406452 <_dtoa_r+0x1a2>
  406780:	f1ca 0300 	rsb	r3, sl, #0
  406784:	9305      	str	r3, [sp, #20]
  406786:	f04f 0a00 	mov.w	sl, #0
  40678a:	e65a      	b.n	406442 <_dtoa_r+0x192>
  40678c:	9f08      	ldr	r7, [sp, #32]
  40678e:	9d05      	ldr	r5, [sp, #20]
  406790:	9e09      	ldr	r6, [sp, #36]	; 0x24
  406792:	e791      	b.n	4066b8 <_dtoa_r+0x408>
  406794:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406796:	2b01      	cmp	r3, #1
  406798:	f340 82b3 	ble.w	406d02 <_dtoa_r+0xa52>
  40679c:	f04f 0900 	mov.w	r9, #0
  4067a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4067a2:	2b00      	cmp	r3, #0
  4067a4:	d1c8      	bne.n	406738 <_dtoa_r+0x488>
  4067a6:	2001      	movs	r0, #1
  4067a8:	4450      	add	r0, sl
  4067aa:	f010 001f 	ands.w	r0, r0, #31
  4067ae:	f000 8081 	beq.w	4068b4 <_dtoa_r+0x604>
  4067b2:	f1c0 0320 	rsb	r3, r0, #32
  4067b6:	2b04      	cmp	r3, #4
  4067b8:	f340 84b8 	ble.w	40712c <_dtoa_r+0xe7c>
  4067bc:	f1c0 001c 	rsb	r0, r0, #28
  4067c0:	9b05      	ldr	r3, [sp, #20]
  4067c2:	4403      	add	r3, r0
  4067c4:	9305      	str	r3, [sp, #20]
  4067c6:	4405      	add	r5, r0
  4067c8:	4482      	add	sl, r0
  4067ca:	9b05      	ldr	r3, [sp, #20]
  4067cc:	2b00      	cmp	r3, #0
  4067ce:	dd05      	ble.n	4067dc <_dtoa_r+0x52c>
  4067d0:	4659      	mov	r1, fp
  4067d2:	461a      	mov	r2, r3
  4067d4:	4620      	mov	r0, r4
  4067d6:	f001 fb87 	bl	407ee8 <__lshift>
  4067da:	4683      	mov	fp, r0
  4067dc:	f1ba 0f00 	cmp.w	sl, #0
  4067e0:	dd05      	ble.n	4067ee <_dtoa_r+0x53e>
  4067e2:	4641      	mov	r1, r8
  4067e4:	4652      	mov	r2, sl
  4067e6:	4620      	mov	r0, r4
  4067e8:	f001 fb7e 	bl	407ee8 <__lshift>
  4067ec:	4680      	mov	r8, r0
  4067ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4067f0:	2b00      	cmp	r3, #0
  4067f2:	f040 8268 	bne.w	406cc6 <_dtoa_r+0xa16>
  4067f6:	9b06      	ldr	r3, [sp, #24]
  4067f8:	2b00      	cmp	r3, #0
  4067fa:	f340 8295 	ble.w	406d28 <_dtoa_r+0xa78>
  4067fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406800:	2b00      	cmp	r3, #0
  406802:	d171      	bne.n	4068e8 <_dtoa_r+0x638>
  406804:	f8dd 901c 	ldr.w	r9, [sp, #28]
  406808:	9f06      	ldr	r7, [sp, #24]
  40680a:	464d      	mov	r5, r9
  40680c:	e002      	b.n	406814 <_dtoa_r+0x564>
  40680e:	f001 f9e7 	bl	407be0 <__multadd>
  406812:	4683      	mov	fp, r0
  406814:	4641      	mov	r1, r8
  406816:	4658      	mov	r0, fp
  406818:	f7ff fcb4 	bl	406184 <quorem>
  40681c:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  406820:	f805 cb01 	strb.w	ip, [r5], #1
  406824:	ebc9 0305 	rsb	r3, r9, r5
  406828:	42bb      	cmp	r3, r7
  40682a:	4620      	mov	r0, r4
  40682c:	4659      	mov	r1, fp
  40682e:	f04f 020a 	mov.w	r2, #10
  406832:	f04f 0300 	mov.w	r3, #0
  406836:	dbea      	blt.n	40680e <_dtoa_r+0x55e>
  406838:	9b07      	ldr	r3, [sp, #28]
  40683a:	9a06      	ldr	r2, [sp, #24]
  40683c:	2a01      	cmp	r2, #1
  40683e:	bfac      	ite	ge
  406840:	189b      	addge	r3, r3, r2
  406842:	3301      	addlt	r3, #1
  406844:	461d      	mov	r5, r3
  406846:	f04f 0a00 	mov.w	sl, #0
  40684a:	4659      	mov	r1, fp
  40684c:	2201      	movs	r2, #1
  40684e:	4620      	mov	r0, r4
  406850:	f8cd c008 	str.w	ip, [sp, #8]
  406854:	f001 fb48 	bl	407ee8 <__lshift>
  406858:	4641      	mov	r1, r8
  40685a:	4683      	mov	fp, r0
  40685c:	f001 fb9a 	bl	407f94 <__mcmp>
  406860:	2800      	cmp	r0, #0
  406862:	f8dd c008 	ldr.w	ip, [sp, #8]
  406866:	f340 82f6 	ble.w	406e56 <_dtoa_r+0xba6>
  40686a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40686e:	9907      	ldr	r1, [sp, #28]
  406870:	1e6b      	subs	r3, r5, #1
  406872:	e004      	b.n	40687e <_dtoa_r+0x5ce>
  406874:	428b      	cmp	r3, r1
  406876:	f000 8273 	beq.w	406d60 <_dtoa_r+0xab0>
  40687a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40687e:	2a39      	cmp	r2, #57	; 0x39
  406880:	f103 0501 	add.w	r5, r3, #1
  406884:	d0f6      	beq.n	406874 <_dtoa_r+0x5c4>
  406886:	3201      	adds	r2, #1
  406888:	701a      	strb	r2, [r3, #0]
  40688a:	4641      	mov	r1, r8
  40688c:	4620      	mov	r0, r4
  40688e:	f001 f99d 	bl	407bcc <_Bfree>
  406892:	2e00      	cmp	r6, #0
  406894:	f43f aedf 	beq.w	406656 <_dtoa_r+0x3a6>
  406898:	f1ba 0f00 	cmp.w	sl, #0
  40689c:	d005      	beq.n	4068aa <_dtoa_r+0x5fa>
  40689e:	45b2      	cmp	sl, r6
  4068a0:	d003      	beq.n	4068aa <_dtoa_r+0x5fa>
  4068a2:	4651      	mov	r1, sl
  4068a4:	4620      	mov	r0, r4
  4068a6:	f001 f991 	bl	407bcc <_Bfree>
  4068aa:	4631      	mov	r1, r6
  4068ac:	4620      	mov	r0, r4
  4068ae:	f001 f98d 	bl	407bcc <_Bfree>
  4068b2:	e6d0      	b.n	406656 <_dtoa_r+0x3a6>
  4068b4:	201c      	movs	r0, #28
  4068b6:	e783      	b.n	4067c0 <_dtoa_r+0x510>
  4068b8:	4b04      	ldr	r3, [pc, #16]	; (4068cc <_dtoa_r+0x61c>)
  4068ba:	9a02      	ldr	r2, [sp, #8]
  4068bc:	1b5b      	subs	r3, r3, r5
  4068be:	fa02 f003 	lsl.w	r0, r2, r3
  4068c2:	e56d      	b.n	4063a0 <_dtoa_r+0xf0>
  4068c4:	900b      	str	r0, [sp, #44]	; 0x2c
  4068c6:	e5b4      	b.n	406432 <_dtoa_r+0x182>
  4068c8:	40240000 	.word	0x40240000
  4068cc:	fffffbee 	.word	0xfffffbee
  4068d0:	4631      	mov	r1, r6
  4068d2:	2300      	movs	r3, #0
  4068d4:	4620      	mov	r0, r4
  4068d6:	220a      	movs	r2, #10
  4068d8:	f001 f982 	bl	407be0 <__multadd>
  4068dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4068de:	2b00      	cmp	r3, #0
  4068e0:	4606      	mov	r6, r0
  4068e2:	f340 840c 	ble.w	4070fe <_dtoa_r+0xe4e>
  4068e6:	9306      	str	r3, [sp, #24]
  4068e8:	2d00      	cmp	r5, #0
  4068ea:	dd05      	ble.n	4068f8 <_dtoa_r+0x648>
  4068ec:	4631      	mov	r1, r6
  4068ee:	462a      	mov	r2, r5
  4068f0:	4620      	mov	r0, r4
  4068f2:	f001 faf9 	bl	407ee8 <__lshift>
  4068f6:	4606      	mov	r6, r0
  4068f8:	f1b9 0f00 	cmp.w	r9, #0
  4068fc:	f040 82e9 	bne.w	406ed2 <_dtoa_r+0xc22>
  406900:	46b1      	mov	r9, r6
  406902:	9b06      	ldr	r3, [sp, #24]
  406904:	9a07      	ldr	r2, [sp, #28]
  406906:	3b01      	subs	r3, #1
  406908:	18d3      	adds	r3, r2, r3
  40690a:	9308      	str	r3, [sp, #32]
  40690c:	9b02      	ldr	r3, [sp, #8]
  40690e:	f003 0301 	and.w	r3, r3, #1
  406912:	9309      	str	r3, [sp, #36]	; 0x24
  406914:	4617      	mov	r7, r2
  406916:	4641      	mov	r1, r8
  406918:	4658      	mov	r0, fp
  40691a:	f7ff fc33 	bl	406184 <quorem>
  40691e:	4631      	mov	r1, r6
  406920:	4605      	mov	r5, r0
  406922:	4658      	mov	r0, fp
  406924:	f001 fb36 	bl	407f94 <__mcmp>
  406928:	464a      	mov	r2, r9
  40692a:	4682      	mov	sl, r0
  40692c:	4641      	mov	r1, r8
  40692e:	4620      	mov	r0, r4
  406930:	f001 fb54 	bl	407fdc <__mdiff>
  406934:	68c2      	ldr	r2, [r0, #12]
  406936:	4603      	mov	r3, r0
  406938:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  40693c:	2a00      	cmp	r2, #0
  40693e:	f040 81b8 	bne.w	406cb2 <_dtoa_r+0xa02>
  406942:	4619      	mov	r1, r3
  406944:	4658      	mov	r0, fp
  406946:	f8cd c018 	str.w	ip, [sp, #24]
  40694a:	9305      	str	r3, [sp, #20]
  40694c:	f001 fb22 	bl	407f94 <__mcmp>
  406950:	9b05      	ldr	r3, [sp, #20]
  406952:	9002      	str	r0, [sp, #8]
  406954:	4619      	mov	r1, r3
  406956:	4620      	mov	r0, r4
  406958:	f001 f938 	bl	407bcc <_Bfree>
  40695c:	9a02      	ldr	r2, [sp, #8]
  40695e:	f8dd c018 	ldr.w	ip, [sp, #24]
  406962:	b92a      	cbnz	r2, 406970 <_dtoa_r+0x6c0>
  406964:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406966:	b91b      	cbnz	r3, 406970 <_dtoa_r+0x6c0>
  406968:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40696a:	2b00      	cmp	r3, #0
  40696c:	f000 83a7 	beq.w	4070be <_dtoa_r+0xe0e>
  406970:	f1ba 0f00 	cmp.w	sl, #0
  406974:	f2c0 8251 	blt.w	406e1a <_dtoa_r+0xb6a>
  406978:	d105      	bne.n	406986 <_dtoa_r+0x6d6>
  40697a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40697c:	b91b      	cbnz	r3, 406986 <_dtoa_r+0x6d6>
  40697e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406980:	2b00      	cmp	r3, #0
  406982:	f000 824a 	beq.w	406e1a <_dtoa_r+0xb6a>
  406986:	2a00      	cmp	r2, #0
  406988:	f300 82b7 	bgt.w	406efa <_dtoa_r+0xc4a>
  40698c:	9b08      	ldr	r3, [sp, #32]
  40698e:	f887 c000 	strb.w	ip, [r7]
  406992:	f107 0a01 	add.w	sl, r7, #1
  406996:	429f      	cmp	r7, r3
  406998:	4655      	mov	r5, sl
  40699a:	f000 82ba 	beq.w	406f12 <_dtoa_r+0xc62>
  40699e:	4659      	mov	r1, fp
  4069a0:	220a      	movs	r2, #10
  4069a2:	2300      	movs	r3, #0
  4069a4:	4620      	mov	r0, r4
  4069a6:	f001 f91b 	bl	407be0 <__multadd>
  4069aa:	454e      	cmp	r6, r9
  4069ac:	4683      	mov	fp, r0
  4069ae:	4631      	mov	r1, r6
  4069b0:	4620      	mov	r0, r4
  4069b2:	f04f 020a 	mov.w	r2, #10
  4069b6:	f04f 0300 	mov.w	r3, #0
  4069ba:	f000 8174 	beq.w	406ca6 <_dtoa_r+0x9f6>
  4069be:	f001 f90f 	bl	407be0 <__multadd>
  4069c2:	4649      	mov	r1, r9
  4069c4:	4606      	mov	r6, r0
  4069c6:	220a      	movs	r2, #10
  4069c8:	4620      	mov	r0, r4
  4069ca:	2300      	movs	r3, #0
  4069cc:	f001 f908 	bl	407be0 <__multadd>
  4069d0:	4657      	mov	r7, sl
  4069d2:	4681      	mov	r9, r0
  4069d4:	e79f      	b.n	406916 <_dtoa_r+0x666>
  4069d6:	2301      	movs	r3, #1
  4069d8:	9309      	str	r3, [sp, #36]	; 0x24
  4069da:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4069dc:	2b00      	cmp	r3, #0
  4069de:	f340 8213 	ble.w	406e08 <_dtoa_r+0xb58>
  4069e2:	461f      	mov	r7, r3
  4069e4:	461e      	mov	r6, r3
  4069e6:	930c      	str	r3, [sp, #48]	; 0x30
  4069e8:	9306      	str	r3, [sp, #24]
  4069ea:	2100      	movs	r1, #0
  4069ec:	2f17      	cmp	r7, #23
  4069ee:	6461      	str	r1, [r4, #68]	; 0x44
  4069f0:	d90a      	bls.n	406a08 <_dtoa_r+0x758>
  4069f2:	2201      	movs	r2, #1
  4069f4:	2304      	movs	r3, #4
  4069f6:	005b      	lsls	r3, r3, #1
  4069f8:	f103 0014 	add.w	r0, r3, #20
  4069fc:	4287      	cmp	r7, r0
  4069fe:	4611      	mov	r1, r2
  406a00:	f102 0201 	add.w	r2, r2, #1
  406a04:	d2f7      	bcs.n	4069f6 <_dtoa_r+0x746>
  406a06:	6461      	str	r1, [r4, #68]	; 0x44
  406a08:	4620      	mov	r0, r4
  406a0a:	f001 f8b9 	bl	407b80 <_Balloc>
  406a0e:	2e0e      	cmp	r6, #14
  406a10:	9007      	str	r0, [sp, #28]
  406a12:	6420      	str	r0, [r4, #64]	; 0x40
  406a14:	f63f ad5c 	bhi.w	4064d0 <_dtoa_r+0x220>
  406a18:	2d00      	cmp	r5, #0
  406a1a:	f43f ad59 	beq.w	4064d0 <_dtoa_r+0x220>
  406a1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406a22:	9904      	ldr	r1, [sp, #16]
  406a24:	2900      	cmp	r1, #0
  406a26:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  406a2a:	f340 8221 	ble.w	406e70 <_dtoa_r+0xbc0>
  406a2e:	4bb7      	ldr	r3, [pc, #732]	; (406d0c <_dtoa_r+0xa5c>)
  406a30:	f001 020f 	and.w	r2, r1, #15
  406a34:	110d      	asrs	r5, r1, #4
  406a36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406a3a:	06e9      	lsls	r1, r5, #27
  406a3c:	e9d3 6700 	ldrd	r6, r7, [r3]
  406a40:	f140 81db 	bpl.w	406dfa <_dtoa_r+0xb4a>
  406a44:	4bb2      	ldr	r3, [pc, #712]	; (406d10 <_dtoa_r+0xa60>)
  406a46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406a4a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406a4e:	f7fd fd7f 	bl	404550 <__aeabi_ddiv>
  406a52:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406a56:	f005 050f 	and.w	r5, r5, #15
  406a5a:	f04f 0803 	mov.w	r8, #3
  406a5e:	b18d      	cbz	r5, 406a84 <_dtoa_r+0x7d4>
  406a60:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 406d10 <_dtoa_r+0xa60>
  406a64:	4630      	mov	r0, r6
  406a66:	4639      	mov	r1, r7
  406a68:	07ea      	lsls	r2, r5, #31
  406a6a:	d505      	bpl.n	406a78 <_dtoa_r+0x7c8>
  406a6c:	e9d9 2300 	ldrd	r2, r3, [r9]
  406a70:	f108 0801 	add.w	r8, r8, #1
  406a74:	f7fd fc42 	bl	4042fc <__aeabi_dmul>
  406a78:	106d      	asrs	r5, r5, #1
  406a7a:	f109 0908 	add.w	r9, r9, #8
  406a7e:	d1f3      	bne.n	406a68 <_dtoa_r+0x7b8>
  406a80:	4606      	mov	r6, r0
  406a82:	460f      	mov	r7, r1
  406a84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406a88:	4632      	mov	r2, r6
  406a8a:	463b      	mov	r3, r7
  406a8c:	f7fd fd60 	bl	404550 <__aeabi_ddiv>
  406a90:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406a94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406a96:	b143      	cbz	r3, 406aaa <_dtoa_r+0x7fa>
  406a98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406a9c:	2200      	movs	r2, #0
  406a9e:	4b9d      	ldr	r3, [pc, #628]	; (406d14 <_dtoa_r+0xa64>)
  406aa0:	f7fd fe9e 	bl	4047e0 <__aeabi_dcmplt>
  406aa4:	2800      	cmp	r0, #0
  406aa6:	f040 82ac 	bne.w	407002 <_dtoa_r+0xd52>
  406aaa:	4640      	mov	r0, r8
  406aac:	f7fd fbc0 	bl	404230 <__aeabi_i2d>
  406ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406ab4:	f7fd fc22 	bl	4042fc <__aeabi_dmul>
  406ab8:	4b97      	ldr	r3, [pc, #604]	; (406d18 <_dtoa_r+0xa68>)
  406aba:	2200      	movs	r2, #0
  406abc:	f7fd fa6c 	bl	403f98 <__adddf3>
  406ac0:	9b06      	ldr	r3, [sp, #24]
  406ac2:	4606      	mov	r6, r0
  406ac4:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406ac8:	2b00      	cmp	r3, #0
  406aca:	f000 8162 	beq.w	406d92 <_dtoa_r+0xae2>
  406ace:	9b04      	ldr	r3, [sp, #16]
  406ad0:	f8dd 9018 	ldr.w	r9, [sp, #24]
  406ad4:	9312      	str	r3, [sp, #72]	; 0x48
  406ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406ad8:	2b00      	cmp	r3, #0
  406ada:	f000 8221 	beq.w	406f20 <_dtoa_r+0xc70>
  406ade:	4b8b      	ldr	r3, [pc, #556]	; (406d0c <_dtoa_r+0xa5c>)
  406ae0:	498e      	ldr	r1, [pc, #568]	; (406d1c <_dtoa_r+0xa6c>)
  406ae2:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  406ae6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406aea:	2000      	movs	r0, #0
  406aec:	f7fd fd30 	bl	404550 <__aeabi_ddiv>
  406af0:	4632      	mov	r2, r6
  406af2:	463b      	mov	r3, r7
  406af4:	f7fd fa4e 	bl	403f94 <__aeabi_dsub>
  406af8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406afc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406b00:	4639      	mov	r1, r7
  406b02:	4630      	mov	r0, r6
  406b04:	f7fd fe94 	bl	404830 <__aeabi_d2iz>
  406b08:	4605      	mov	r5, r0
  406b0a:	f7fd fb91 	bl	404230 <__aeabi_i2d>
  406b0e:	3530      	adds	r5, #48	; 0x30
  406b10:	4602      	mov	r2, r0
  406b12:	460b      	mov	r3, r1
  406b14:	4630      	mov	r0, r6
  406b16:	4639      	mov	r1, r7
  406b18:	f7fd fa3c 	bl	403f94 <__aeabi_dsub>
  406b1c:	fa5f f885 	uxtb.w	r8, r5
  406b20:	9d07      	ldr	r5, [sp, #28]
  406b22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  406b26:	f885 8000 	strb.w	r8, [r5]
  406b2a:	4606      	mov	r6, r0
  406b2c:	460f      	mov	r7, r1
  406b2e:	3501      	adds	r5, #1
  406b30:	f7fd fe56 	bl	4047e0 <__aeabi_dcmplt>
  406b34:	2800      	cmp	r0, #0
  406b36:	f040 82b2 	bne.w	40709e <_dtoa_r+0xdee>
  406b3a:	4632      	mov	r2, r6
  406b3c:	463b      	mov	r3, r7
  406b3e:	2000      	movs	r0, #0
  406b40:	4974      	ldr	r1, [pc, #464]	; (406d14 <_dtoa_r+0xa64>)
  406b42:	f7fd fa27 	bl	403f94 <__aeabi_dsub>
  406b46:	4602      	mov	r2, r0
  406b48:	460b      	mov	r3, r1
  406b4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406b4e:	f7fd fe65 	bl	40481c <__aeabi_dcmpgt>
  406b52:	2800      	cmp	r0, #0
  406b54:	f040 82ac 	bne.w	4070b0 <_dtoa_r+0xe00>
  406b58:	f1b9 0f01 	cmp.w	r9, #1
  406b5c:	f340 8138 	ble.w	406dd0 <_dtoa_r+0xb20>
  406b60:	9b07      	ldr	r3, [sp, #28]
  406b62:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  406b66:	f8cd b008 	str.w	fp, [sp, #8]
  406b6a:	4499      	add	r9, r3
  406b6c:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  406b70:	46a0      	mov	r8, r4
  406b72:	e00d      	b.n	406b90 <_dtoa_r+0x8e0>
  406b74:	2000      	movs	r0, #0
  406b76:	4967      	ldr	r1, [pc, #412]	; (406d14 <_dtoa_r+0xa64>)
  406b78:	f7fd fa0c 	bl	403f94 <__aeabi_dsub>
  406b7c:	4652      	mov	r2, sl
  406b7e:	465b      	mov	r3, fp
  406b80:	f7fd fe2e 	bl	4047e0 <__aeabi_dcmplt>
  406b84:	2800      	cmp	r0, #0
  406b86:	f040 828e 	bne.w	4070a6 <_dtoa_r+0xdf6>
  406b8a:	454d      	cmp	r5, r9
  406b8c:	f000 811b 	beq.w	406dc6 <_dtoa_r+0xb16>
  406b90:	4650      	mov	r0, sl
  406b92:	4659      	mov	r1, fp
  406b94:	2200      	movs	r2, #0
  406b96:	4b62      	ldr	r3, [pc, #392]	; (406d20 <_dtoa_r+0xa70>)
  406b98:	f7fd fbb0 	bl	4042fc <__aeabi_dmul>
  406b9c:	2200      	movs	r2, #0
  406b9e:	4b60      	ldr	r3, [pc, #384]	; (406d20 <_dtoa_r+0xa70>)
  406ba0:	4682      	mov	sl, r0
  406ba2:	468b      	mov	fp, r1
  406ba4:	4630      	mov	r0, r6
  406ba6:	4639      	mov	r1, r7
  406ba8:	f7fd fba8 	bl	4042fc <__aeabi_dmul>
  406bac:	460f      	mov	r7, r1
  406bae:	4606      	mov	r6, r0
  406bb0:	f7fd fe3e 	bl	404830 <__aeabi_d2iz>
  406bb4:	4604      	mov	r4, r0
  406bb6:	f7fd fb3b 	bl	404230 <__aeabi_i2d>
  406bba:	4602      	mov	r2, r0
  406bbc:	460b      	mov	r3, r1
  406bbe:	4630      	mov	r0, r6
  406bc0:	4639      	mov	r1, r7
  406bc2:	f7fd f9e7 	bl	403f94 <__aeabi_dsub>
  406bc6:	3430      	adds	r4, #48	; 0x30
  406bc8:	b2e4      	uxtb	r4, r4
  406bca:	4652      	mov	r2, sl
  406bcc:	465b      	mov	r3, fp
  406bce:	f805 4b01 	strb.w	r4, [r5], #1
  406bd2:	4606      	mov	r6, r0
  406bd4:	460f      	mov	r7, r1
  406bd6:	f7fd fe03 	bl	4047e0 <__aeabi_dcmplt>
  406bda:	4632      	mov	r2, r6
  406bdc:	463b      	mov	r3, r7
  406bde:	2800      	cmp	r0, #0
  406be0:	d0c8      	beq.n	406b74 <_dtoa_r+0x8c4>
  406be2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406be4:	f8dd b008 	ldr.w	fp, [sp, #8]
  406be8:	9304      	str	r3, [sp, #16]
  406bea:	4644      	mov	r4, r8
  406bec:	e533      	b.n	406656 <_dtoa_r+0x3a6>
  406bee:	2300      	movs	r3, #0
  406bf0:	9309      	str	r3, [sp, #36]	; 0x24
  406bf2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406bf4:	9a04      	ldr	r2, [sp, #16]
  406bf6:	4413      	add	r3, r2
  406bf8:	930c      	str	r3, [sp, #48]	; 0x30
  406bfa:	3301      	adds	r3, #1
  406bfc:	2b00      	cmp	r3, #0
  406bfe:	9306      	str	r3, [sp, #24]
  406c00:	f340 8109 	ble.w	406e16 <_dtoa_r+0xb66>
  406c04:	9e06      	ldr	r6, [sp, #24]
  406c06:	4637      	mov	r7, r6
  406c08:	e6ef      	b.n	4069ea <_dtoa_r+0x73a>
  406c0a:	2300      	movs	r3, #0
  406c0c:	9309      	str	r3, [sp, #36]	; 0x24
  406c0e:	e6e4      	b.n	4069da <_dtoa_r+0x72a>
  406c10:	9b06      	ldr	r3, [sp, #24]
  406c12:	2b00      	cmp	r3, #0
  406c14:	f73f ac6d 	bgt.w	4064f2 <_dtoa_r+0x242>
  406c18:	f040 8262 	bne.w	4070e0 <_dtoa_r+0xe30>
  406c1c:	4640      	mov	r0, r8
  406c1e:	2200      	movs	r2, #0
  406c20:	4b40      	ldr	r3, [pc, #256]	; (406d24 <_dtoa_r+0xa74>)
  406c22:	4649      	mov	r1, r9
  406c24:	f7fd fb6a 	bl	4042fc <__aeabi_dmul>
  406c28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406c2c:	f7fd fdec 	bl	404808 <__aeabi_dcmpge>
  406c30:	f8dd 8018 	ldr.w	r8, [sp, #24]
  406c34:	4646      	mov	r6, r8
  406c36:	2800      	cmp	r0, #0
  406c38:	f000 808a 	beq.w	406d50 <_dtoa_r+0xaa0>
  406c3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406c3e:	9d07      	ldr	r5, [sp, #28]
  406c40:	43db      	mvns	r3, r3
  406c42:	9304      	str	r3, [sp, #16]
  406c44:	4641      	mov	r1, r8
  406c46:	4620      	mov	r0, r4
  406c48:	f000 ffc0 	bl	407bcc <_Bfree>
  406c4c:	2e00      	cmp	r6, #0
  406c4e:	f47f ae2c 	bne.w	4068aa <_dtoa_r+0x5fa>
  406c52:	e500      	b.n	406656 <_dtoa_r+0x3a6>
  406c54:	4659      	mov	r1, fp
  406c56:	4620      	mov	r0, r4
  406c58:	f001 f8f6 	bl	407e48 <__pow5mult>
  406c5c:	4683      	mov	fp, r0
  406c5e:	e557      	b.n	406710 <_dtoa_r+0x460>
  406c60:	9b02      	ldr	r3, [sp, #8]
  406c62:	2b00      	cmp	r3, #0
  406c64:	f47f ad66 	bne.w	406734 <_dtoa_r+0x484>
  406c68:	9b03      	ldr	r3, [sp, #12]
  406c6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
  406c6e:	2b00      	cmp	r3, #0
  406c70:	f47f ad94 	bne.w	40679c <_dtoa_r+0x4ec>
  406c74:	9b03      	ldr	r3, [sp, #12]
  406c76:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  406c7a:	0d3f      	lsrs	r7, r7, #20
  406c7c:	053f      	lsls	r7, r7, #20
  406c7e:	2f00      	cmp	r7, #0
  406c80:	f000 821a 	beq.w	4070b8 <_dtoa_r+0xe08>
  406c84:	9b05      	ldr	r3, [sp, #20]
  406c86:	3301      	adds	r3, #1
  406c88:	9305      	str	r3, [sp, #20]
  406c8a:	f10a 0a01 	add.w	sl, sl, #1
  406c8e:	f04f 0901 	mov.w	r9, #1
  406c92:	e585      	b.n	4067a0 <_dtoa_r+0x4f0>
  406c94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406c96:	2a00      	cmp	r2, #0
  406c98:	f000 81a5 	beq.w	406fe6 <_dtoa_r+0xd36>
  406c9c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406ca0:	9f08      	ldr	r7, [sp, #32]
  406ca2:	9d05      	ldr	r5, [sp, #20]
  406ca4:	e4ff      	b.n	4066a6 <_dtoa_r+0x3f6>
  406ca6:	f000 ff9b 	bl	407be0 <__multadd>
  406caa:	4657      	mov	r7, sl
  406cac:	4606      	mov	r6, r0
  406cae:	4681      	mov	r9, r0
  406cb0:	e631      	b.n	406916 <_dtoa_r+0x666>
  406cb2:	4601      	mov	r1, r0
  406cb4:	4620      	mov	r0, r4
  406cb6:	f8cd c008 	str.w	ip, [sp, #8]
  406cba:	f000 ff87 	bl	407bcc <_Bfree>
  406cbe:	2201      	movs	r2, #1
  406cc0:	f8dd c008 	ldr.w	ip, [sp, #8]
  406cc4:	e654      	b.n	406970 <_dtoa_r+0x6c0>
  406cc6:	4658      	mov	r0, fp
  406cc8:	4641      	mov	r1, r8
  406cca:	f001 f963 	bl	407f94 <__mcmp>
  406cce:	2800      	cmp	r0, #0
  406cd0:	f6bf ad91 	bge.w	4067f6 <_dtoa_r+0x546>
  406cd4:	9f04      	ldr	r7, [sp, #16]
  406cd6:	4659      	mov	r1, fp
  406cd8:	2300      	movs	r3, #0
  406cda:	4620      	mov	r0, r4
  406cdc:	220a      	movs	r2, #10
  406cde:	3f01      	subs	r7, #1
  406ce0:	9704      	str	r7, [sp, #16]
  406ce2:	f000 ff7d 	bl	407be0 <__multadd>
  406ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406ce8:	4683      	mov	fp, r0
  406cea:	2b00      	cmp	r3, #0
  406cec:	f47f adf0 	bne.w	4068d0 <_dtoa_r+0x620>
  406cf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406cf2:	2b00      	cmp	r3, #0
  406cf4:	f340 81f8 	ble.w	4070e8 <_dtoa_r+0xe38>
  406cf8:	9306      	str	r3, [sp, #24]
  406cfa:	e583      	b.n	406804 <_dtoa_r+0x554>
  406cfc:	9807      	ldr	r0, [sp, #28]
  406cfe:	f7ff bb0b 	b.w	406318 <_dtoa_r+0x68>
  406d02:	9b02      	ldr	r3, [sp, #8]
  406d04:	2b00      	cmp	r3, #0
  406d06:	f47f ad49 	bne.w	40679c <_dtoa_r+0x4ec>
  406d0a:	e7ad      	b.n	406c68 <_dtoa_r+0x9b8>
  406d0c:	00409770 	.word	0x00409770
  406d10:	00409848 	.word	0x00409848
  406d14:	3ff00000 	.word	0x3ff00000
  406d18:	401c0000 	.word	0x401c0000
  406d1c:	3fe00000 	.word	0x3fe00000
  406d20:	40240000 	.word	0x40240000
  406d24:	40140000 	.word	0x40140000
  406d28:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406d2a:	2b02      	cmp	r3, #2
  406d2c:	f77f ad67 	ble.w	4067fe <_dtoa_r+0x54e>
  406d30:	9b06      	ldr	r3, [sp, #24]
  406d32:	2b00      	cmp	r3, #0
  406d34:	d182      	bne.n	406c3c <_dtoa_r+0x98c>
  406d36:	4641      	mov	r1, r8
  406d38:	2205      	movs	r2, #5
  406d3a:	4620      	mov	r0, r4
  406d3c:	f000 ff50 	bl	407be0 <__multadd>
  406d40:	4680      	mov	r8, r0
  406d42:	4641      	mov	r1, r8
  406d44:	4658      	mov	r0, fp
  406d46:	f001 f925 	bl	407f94 <__mcmp>
  406d4a:	2800      	cmp	r0, #0
  406d4c:	f77f af76 	ble.w	406c3c <_dtoa_r+0x98c>
  406d50:	9a04      	ldr	r2, [sp, #16]
  406d52:	9907      	ldr	r1, [sp, #28]
  406d54:	2331      	movs	r3, #49	; 0x31
  406d56:	3201      	adds	r2, #1
  406d58:	9204      	str	r2, [sp, #16]
  406d5a:	700b      	strb	r3, [r1, #0]
  406d5c:	1c4d      	adds	r5, r1, #1
  406d5e:	e771      	b.n	406c44 <_dtoa_r+0x994>
  406d60:	9a04      	ldr	r2, [sp, #16]
  406d62:	3201      	adds	r2, #1
  406d64:	9204      	str	r2, [sp, #16]
  406d66:	9a07      	ldr	r2, [sp, #28]
  406d68:	2331      	movs	r3, #49	; 0x31
  406d6a:	7013      	strb	r3, [r2, #0]
  406d6c:	e58d      	b.n	40688a <_dtoa_r+0x5da>
  406d6e:	f8dd b008 	ldr.w	fp, [sp, #8]
  406d72:	9c05      	ldr	r4, [sp, #20]
  406d74:	e46f      	b.n	406656 <_dtoa_r+0x3a6>
  406d76:	4640      	mov	r0, r8
  406d78:	f7fd fa5a 	bl	404230 <__aeabi_i2d>
  406d7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406d80:	f7fd fabc 	bl	4042fc <__aeabi_dmul>
  406d84:	2200      	movs	r2, #0
  406d86:	4bbc      	ldr	r3, [pc, #752]	; (407078 <_dtoa_r+0xdc8>)
  406d88:	f7fd f906 	bl	403f98 <__adddf3>
  406d8c:	4606      	mov	r6, r0
  406d8e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406d92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406d96:	2200      	movs	r2, #0
  406d98:	4bb8      	ldr	r3, [pc, #736]	; (40707c <_dtoa_r+0xdcc>)
  406d9a:	f7fd f8fb 	bl	403f94 <__aeabi_dsub>
  406d9e:	4632      	mov	r2, r6
  406da0:	463b      	mov	r3, r7
  406da2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406da6:	f7fd fd39 	bl	40481c <__aeabi_dcmpgt>
  406daa:	4680      	mov	r8, r0
  406dac:	2800      	cmp	r0, #0
  406dae:	f040 80b3 	bne.w	406f18 <_dtoa_r+0xc68>
  406db2:	4632      	mov	r2, r6
  406db4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  406db8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406dbc:	f7fd fd10 	bl	4047e0 <__aeabi_dcmplt>
  406dc0:	b130      	cbz	r0, 406dd0 <_dtoa_r+0xb20>
  406dc2:	4646      	mov	r6, r8
  406dc4:	e73a      	b.n	406c3c <_dtoa_r+0x98c>
  406dc6:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  406dca:	f8dd b008 	ldr.w	fp, [sp, #8]
  406dce:	4644      	mov	r4, r8
  406dd0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406dd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406dd8:	f7ff bb7a 	b.w	4064d0 <_dtoa_r+0x220>
  406ddc:	4659      	mov	r1, fp
  406dde:	9a08      	ldr	r2, [sp, #32]
  406de0:	4620      	mov	r0, r4
  406de2:	f001 f831 	bl	407e48 <__pow5mult>
  406de6:	4683      	mov	fp, r0
  406de8:	e492      	b.n	406710 <_dtoa_r+0x460>
  406dea:	9b08      	ldr	r3, [sp, #32]
  406dec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406dee:	9708      	str	r7, [sp, #32]
  406df0:	1afb      	subs	r3, r7, r3
  406df2:	441a      	add	r2, r3
  406df4:	920a      	str	r2, [sp, #40]	; 0x28
  406df6:	2700      	movs	r7, #0
  406df8:	e44f      	b.n	40669a <_dtoa_r+0x3ea>
  406dfa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406dfe:	f04f 0802 	mov.w	r8, #2
  406e02:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406e06:	e62a      	b.n	406a5e <_dtoa_r+0x7ae>
  406e08:	2601      	movs	r6, #1
  406e0a:	9621      	str	r6, [sp, #132]	; 0x84
  406e0c:	960c      	str	r6, [sp, #48]	; 0x30
  406e0e:	9606      	str	r6, [sp, #24]
  406e10:	2100      	movs	r1, #0
  406e12:	6461      	str	r1, [r4, #68]	; 0x44
  406e14:	e5f8      	b.n	406a08 <_dtoa_r+0x758>
  406e16:	461e      	mov	r6, r3
  406e18:	e7fa      	b.n	406e10 <_dtoa_r+0xb60>
  406e1a:	2a00      	cmp	r2, #0
  406e1c:	dd15      	ble.n	406e4a <_dtoa_r+0xb9a>
  406e1e:	4659      	mov	r1, fp
  406e20:	2201      	movs	r2, #1
  406e22:	4620      	mov	r0, r4
  406e24:	f8cd c008 	str.w	ip, [sp, #8]
  406e28:	f001 f85e 	bl	407ee8 <__lshift>
  406e2c:	4641      	mov	r1, r8
  406e2e:	4683      	mov	fp, r0
  406e30:	f001 f8b0 	bl	407f94 <__mcmp>
  406e34:	2800      	cmp	r0, #0
  406e36:	f8dd c008 	ldr.w	ip, [sp, #8]
  406e3a:	f340 814a 	ble.w	4070d2 <_dtoa_r+0xe22>
  406e3e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  406e42:	f000 8106 	beq.w	407052 <_dtoa_r+0xda2>
  406e46:	f10c 0c01 	add.w	ip, ip, #1
  406e4a:	46b2      	mov	sl, r6
  406e4c:	f887 c000 	strb.w	ip, [r7]
  406e50:	1c7d      	adds	r5, r7, #1
  406e52:	464e      	mov	r6, r9
  406e54:	e519      	b.n	40688a <_dtoa_r+0x5da>
  406e56:	d104      	bne.n	406e62 <_dtoa_r+0xbb2>
  406e58:	f01c 0f01 	tst.w	ip, #1
  406e5c:	d001      	beq.n	406e62 <_dtoa_r+0xbb2>
  406e5e:	e504      	b.n	40686a <_dtoa_r+0x5ba>
  406e60:	4615      	mov	r5, r2
  406e62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406e66:	2b30      	cmp	r3, #48	; 0x30
  406e68:	f105 32ff 	add.w	r2, r5, #4294967295
  406e6c:	d0f8      	beq.n	406e60 <_dtoa_r+0xbb0>
  406e6e:	e50c      	b.n	40688a <_dtoa_r+0x5da>
  406e70:	9b04      	ldr	r3, [sp, #16]
  406e72:	425d      	negs	r5, r3
  406e74:	2d00      	cmp	r5, #0
  406e76:	f000 80bd 	beq.w	406ff4 <_dtoa_r+0xd44>
  406e7a:	4b81      	ldr	r3, [pc, #516]	; (407080 <_dtoa_r+0xdd0>)
  406e7c:	f005 020f 	and.w	r2, r5, #15
  406e80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406e84:	e9d3 2300 	ldrd	r2, r3, [r3]
  406e88:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406e8c:	f7fd fa36 	bl	4042fc <__aeabi_dmul>
  406e90:	112d      	asrs	r5, r5, #4
  406e92:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406e96:	f000 812c 	beq.w	4070f2 <_dtoa_r+0xe42>
  406e9a:	4e7a      	ldr	r6, [pc, #488]	; (407084 <_dtoa_r+0xdd4>)
  406e9c:	f04f 0802 	mov.w	r8, #2
  406ea0:	07eb      	lsls	r3, r5, #31
  406ea2:	d505      	bpl.n	406eb0 <_dtoa_r+0xc00>
  406ea4:	e9d6 2300 	ldrd	r2, r3, [r6]
  406ea8:	f108 0801 	add.w	r8, r8, #1
  406eac:	f7fd fa26 	bl	4042fc <__aeabi_dmul>
  406eb0:	106d      	asrs	r5, r5, #1
  406eb2:	f106 0608 	add.w	r6, r6, #8
  406eb6:	d1f3      	bne.n	406ea0 <_dtoa_r+0xbf0>
  406eb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406ebc:	e5ea      	b.n	406a94 <_dtoa_r+0x7e4>
  406ebe:	9a04      	ldr	r2, [sp, #16]
  406ec0:	3201      	adds	r2, #1
  406ec2:	9204      	str	r2, [sp, #16]
  406ec4:	9a07      	ldr	r2, [sp, #28]
  406ec6:	2330      	movs	r3, #48	; 0x30
  406ec8:	7013      	strb	r3, [r2, #0]
  406eca:	2331      	movs	r3, #49	; 0x31
  406ecc:	7013      	strb	r3, [r2, #0]
  406ece:	f7ff bbc2 	b.w	406656 <_dtoa_r+0x3a6>
  406ed2:	6871      	ldr	r1, [r6, #4]
  406ed4:	4620      	mov	r0, r4
  406ed6:	f000 fe53 	bl	407b80 <_Balloc>
  406eda:	6933      	ldr	r3, [r6, #16]
  406edc:	1c9a      	adds	r2, r3, #2
  406ede:	4605      	mov	r5, r0
  406ee0:	0092      	lsls	r2, r2, #2
  406ee2:	f106 010c 	add.w	r1, r6, #12
  406ee6:	300c      	adds	r0, #12
  406ee8:	f000 fd48 	bl	40797c <memcpy>
  406eec:	4620      	mov	r0, r4
  406eee:	4629      	mov	r1, r5
  406ef0:	2201      	movs	r2, #1
  406ef2:	f000 fff9 	bl	407ee8 <__lshift>
  406ef6:	4681      	mov	r9, r0
  406ef8:	e503      	b.n	406902 <_dtoa_r+0x652>
  406efa:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  406efe:	f000 80a8 	beq.w	407052 <_dtoa_r+0xda2>
  406f02:	f10c 0c01 	add.w	ip, ip, #1
  406f06:	46b2      	mov	sl, r6
  406f08:	f887 c000 	strb.w	ip, [r7]
  406f0c:	1c7d      	adds	r5, r7, #1
  406f0e:	464e      	mov	r6, r9
  406f10:	e4bb      	b.n	40688a <_dtoa_r+0x5da>
  406f12:	46b2      	mov	sl, r6
  406f14:	464e      	mov	r6, r9
  406f16:	e498      	b.n	40684a <_dtoa_r+0x59a>
  406f18:	f04f 0800 	mov.w	r8, #0
  406f1c:	4646      	mov	r6, r8
  406f1e:	e717      	b.n	406d50 <_dtoa_r+0xaa0>
  406f20:	4957      	ldr	r1, [pc, #348]	; (407080 <_dtoa_r+0xdd0>)
  406f22:	f109 33ff 	add.w	r3, r9, #4294967295
  406f26:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406f2a:	4632      	mov	r2, r6
  406f2c:	9313      	str	r3, [sp, #76]	; 0x4c
  406f2e:	e9d1 0100 	ldrd	r0, r1, [r1]
  406f32:	463b      	mov	r3, r7
  406f34:	f7fd f9e2 	bl	4042fc <__aeabi_dmul>
  406f38:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406f3c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406f40:	4639      	mov	r1, r7
  406f42:	4630      	mov	r0, r6
  406f44:	f7fd fc74 	bl	404830 <__aeabi_d2iz>
  406f48:	4605      	mov	r5, r0
  406f4a:	f7fd f971 	bl	404230 <__aeabi_i2d>
  406f4e:	4602      	mov	r2, r0
  406f50:	460b      	mov	r3, r1
  406f52:	4630      	mov	r0, r6
  406f54:	4639      	mov	r1, r7
  406f56:	f7fd f81d 	bl	403f94 <__aeabi_dsub>
  406f5a:	9a07      	ldr	r2, [sp, #28]
  406f5c:	3530      	adds	r5, #48	; 0x30
  406f5e:	f1b9 0f01 	cmp.w	r9, #1
  406f62:	7015      	strb	r5, [r2, #0]
  406f64:	4606      	mov	r6, r0
  406f66:	460f      	mov	r7, r1
  406f68:	f102 0501 	add.w	r5, r2, #1
  406f6c:	d023      	beq.n	406fb6 <_dtoa_r+0xd06>
  406f6e:	9b07      	ldr	r3, [sp, #28]
  406f70:	f8cd a008 	str.w	sl, [sp, #8]
  406f74:	444b      	add	r3, r9
  406f76:	465e      	mov	r6, fp
  406f78:	469a      	mov	sl, r3
  406f7a:	46ab      	mov	fp, r5
  406f7c:	2200      	movs	r2, #0
  406f7e:	4b42      	ldr	r3, [pc, #264]	; (407088 <_dtoa_r+0xdd8>)
  406f80:	f7fd f9bc 	bl	4042fc <__aeabi_dmul>
  406f84:	4689      	mov	r9, r1
  406f86:	4680      	mov	r8, r0
  406f88:	f7fd fc52 	bl	404830 <__aeabi_d2iz>
  406f8c:	4607      	mov	r7, r0
  406f8e:	f7fd f94f 	bl	404230 <__aeabi_i2d>
  406f92:	3730      	adds	r7, #48	; 0x30
  406f94:	4602      	mov	r2, r0
  406f96:	460b      	mov	r3, r1
  406f98:	4640      	mov	r0, r8
  406f9a:	4649      	mov	r1, r9
  406f9c:	f7fc fffa 	bl	403f94 <__aeabi_dsub>
  406fa0:	f80b 7b01 	strb.w	r7, [fp], #1
  406fa4:	45d3      	cmp	fp, sl
  406fa6:	d1e9      	bne.n	406f7c <_dtoa_r+0xccc>
  406fa8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406faa:	f8dd a008 	ldr.w	sl, [sp, #8]
  406fae:	46b3      	mov	fp, r6
  406fb0:	460f      	mov	r7, r1
  406fb2:	4606      	mov	r6, r0
  406fb4:	441d      	add	r5, r3
  406fb6:	2200      	movs	r2, #0
  406fb8:	4b34      	ldr	r3, [pc, #208]	; (40708c <_dtoa_r+0xddc>)
  406fba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406fbe:	f7fc ffeb 	bl	403f98 <__adddf3>
  406fc2:	4632      	mov	r2, r6
  406fc4:	463b      	mov	r3, r7
  406fc6:	f7fd fc0b 	bl	4047e0 <__aeabi_dcmplt>
  406fca:	2800      	cmp	r0, #0
  406fcc:	d047      	beq.n	40705e <_dtoa_r+0xdae>
  406fce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406fd0:	9304      	str	r3, [sp, #16]
  406fd2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406fd6:	f7ff bb2c 	b.w	406632 <_dtoa_r+0x382>
  406fda:	9b05      	ldr	r3, [sp, #20]
  406fdc:	9a06      	ldr	r2, [sp, #24]
  406fde:	1a9d      	subs	r5, r3, r2
  406fe0:	2300      	movs	r3, #0
  406fe2:	f7ff bb60 	b.w	4066a6 <_dtoa_r+0x3f6>
  406fe6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406fe8:	9f08      	ldr	r7, [sp, #32]
  406fea:	9d05      	ldr	r5, [sp, #20]
  406fec:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406ff0:	f7ff bb59 	b.w	4066a6 <_dtoa_r+0x3f6>
  406ff4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406ff8:	f04f 0802 	mov.w	r8, #2
  406ffc:	e9cd 2302 	strd	r2, r3, [sp, #8]
  407000:	e548      	b.n	406a94 <_dtoa_r+0x7e4>
  407002:	9b06      	ldr	r3, [sp, #24]
  407004:	2b00      	cmp	r3, #0
  407006:	f43f aeb6 	beq.w	406d76 <_dtoa_r+0xac6>
  40700a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40700c:	2d00      	cmp	r5, #0
  40700e:	f77f aedf 	ble.w	406dd0 <_dtoa_r+0xb20>
  407012:	2200      	movs	r2, #0
  407014:	4b1c      	ldr	r3, [pc, #112]	; (407088 <_dtoa_r+0xdd8>)
  407016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40701a:	f7fd f96f 	bl	4042fc <__aeabi_dmul>
  40701e:	4606      	mov	r6, r0
  407020:	460f      	mov	r7, r1
  407022:	f108 0001 	add.w	r0, r8, #1
  407026:	e9cd 6702 	strd	r6, r7, [sp, #8]
  40702a:	f7fd f901 	bl	404230 <__aeabi_i2d>
  40702e:	4602      	mov	r2, r0
  407030:	460b      	mov	r3, r1
  407032:	4630      	mov	r0, r6
  407034:	4639      	mov	r1, r7
  407036:	f7fd f961 	bl	4042fc <__aeabi_dmul>
  40703a:	4b0f      	ldr	r3, [pc, #60]	; (407078 <_dtoa_r+0xdc8>)
  40703c:	2200      	movs	r2, #0
  40703e:	f7fc ffab 	bl	403f98 <__adddf3>
  407042:	9b04      	ldr	r3, [sp, #16]
  407044:	3b01      	subs	r3, #1
  407046:	4606      	mov	r6, r0
  407048:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40704c:	9312      	str	r3, [sp, #72]	; 0x48
  40704e:	46a9      	mov	r9, r5
  407050:	e541      	b.n	406ad6 <_dtoa_r+0x826>
  407052:	2239      	movs	r2, #57	; 0x39
  407054:	46b2      	mov	sl, r6
  407056:	703a      	strb	r2, [r7, #0]
  407058:	464e      	mov	r6, r9
  40705a:	1c7d      	adds	r5, r7, #1
  40705c:	e407      	b.n	40686e <_dtoa_r+0x5be>
  40705e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  407062:	2000      	movs	r0, #0
  407064:	4909      	ldr	r1, [pc, #36]	; (40708c <_dtoa_r+0xddc>)
  407066:	f7fc ff95 	bl	403f94 <__aeabi_dsub>
  40706a:	4632      	mov	r2, r6
  40706c:	463b      	mov	r3, r7
  40706e:	f7fd fbd5 	bl	40481c <__aeabi_dcmpgt>
  407072:	b970      	cbnz	r0, 407092 <_dtoa_r+0xde2>
  407074:	e6ac      	b.n	406dd0 <_dtoa_r+0xb20>
  407076:	bf00      	nop
  407078:	401c0000 	.word	0x401c0000
  40707c:	40140000 	.word	0x40140000
  407080:	00409770 	.word	0x00409770
  407084:	00409848 	.word	0x00409848
  407088:	40240000 	.word	0x40240000
  40708c:	3fe00000 	.word	0x3fe00000
  407090:	4615      	mov	r5, r2
  407092:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  407096:	2b30      	cmp	r3, #48	; 0x30
  407098:	f105 32ff 	add.w	r2, r5, #4294967295
  40709c:	d0f8      	beq.n	407090 <_dtoa_r+0xde0>
  40709e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4070a0:	9304      	str	r3, [sp, #16]
  4070a2:	f7ff bad8 	b.w	406656 <_dtoa_r+0x3a6>
  4070a6:	4643      	mov	r3, r8
  4070a8:	f8dd b008 	ldr.w	fp, [sp, #8]
  4070ac:	46a0      	mov	r8, r4
  4070ae:	461c      	mov	r4, r3
  4070b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4070b2:	9304      	str	r3, [sp, #16]
  4070b4:	f7ff babd 	b.w	406632 <_dtoa_r+0x382>
  4070b8:	46b9      	mov	r9, r7
  4070ba:	f7ff bb71 	b.w	4067a0 <_dtoa_r+0x4f0>
  4070be:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4070c2:	d0c6      	beq.n	407052 <_dtoa_r+0xda2>
  4070c4:	f1ba 0f00 	cmp.w	sl, #0
  4070c8:	f77f aebf 	ble.w	406e4a <_dtoa_r+0xb9a>
  4070cc:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  4070d0:	e6bb      	b.n	406e4a <_dtoa_r+0xb9a>
  4070d2:	f47f aeba 	bne.w	406e4a <_dtoa_r+0xb9a>
  4070d6:	f01c 0f01 	tst.w	ip, #1
  4070da:	f43f aeb6 	beq.w	406e4a <_dtoa_r+0xb9a>
  4070de:	e6ae      	b.n	406e3e <_dtoa_r+0xb8e>
  4070e0:	f04f 0800 	mov.w	r8, #0
  4070e4:	4646      	mov	r6, r8
  4070e6:	e5a9      	b.n	406c3c <_dtoa_r+0x98c>
  4070e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4070ea:	2b02      	cmp	r3, #2
  4070ec:	dc04      	bgt.n	4070f8 <_dtoa_r+0xe48>
  4070ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4070f0:	e602      	b.n	406cf8 <_dtoa_r+0xa48>
  4070f2:	f04f 0802 	mov.w	r8, #2
  4070f6:	e4cd      	b.n	406a94 <_dtoa_r+0x7e4>
  4070f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4070fa:	9306      	str	r3, [sp, #24]
  4070fc:	e618      	b.n	406d30 <_dtoa_r+0xa80>
  4070fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407100:	2b02      	cmp	r3, #2
  407102:	dcf9      	bgt.n	4070f8 <_dtoa_r+0xe48>
  407104:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407106:	f7ff bbee 	b.w	4068e6 <_dtoa_r+0x636>
  40710a:	2500      	movs	r5, #0
  40710c:	6465      	str	r5, [r4, #68]	; 0x44
  40710e:	4629      	mov	r1, r5
  407110:	4620      	mov	r0, r4
  407112:	f000 fd35 	bl	407b80 <_Balloc>
  407116:	f04f 33ff 	mov.w	r3, #4294967295
  40711a:	9306      	str	r3, [sp, #24]
  40711c:	930c      	str	r3, [sp, #48]	; 0x30
  40711e:	2301      	movs	r3, #1
  407120:	9007      	str	r0, [sp, #28]
  407122:	9521      	str	r5, [sp, #132]	; 0x84
  407124:	6420      	str	r0, [r4, #64]	; 0x40
  407126:	9309      	str	r3, [sp, #36]	; 0x24
  407128:	f7ff b9d2 	b.w	4064d0 <_dtoa_r+0x220>
  40712c:	f43f ab4d 	beq.w	4067ca <_dtoa_r+0x51a>
  407130:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  407134:	f7ff bb44 	b.w	4067c0 <_dtoa_r+0x510>
  407138:	2301      	movs	r3, #1
  40713a:	9309      	str	r3, [sp, #36]	; 0x24
  40713c:	e559      	b.n	406bf2 <_dtoa_r+0x942>
  40713e:	2501      	movs	r5, #1
  407140:	f7ff b990 	b.w	406464 <_dtoa_r+0x1b4>

00407144 <__libc_fini_array>:
  407144:	b538      	push	{r3, r4, r5, lr}
  407146:	4b08      	ldr	r3, [pc, #32]	; (407168 <__libc_fini_array+0x24>)
  407148:	4d08      	ldr	r5, [pc, #32]	; (40716c <__libc_fini_array+0x28>)
  40714a:	1aed      	subs	r5, r5, r3
  40714c:	10ac      	asrs	r4, r5, #2
  40714e:	bf18      	it	ne
  407150:	18ed      	addne	r5, r5, r3
  407152:	d005      	beq.n	407160 <__libc_fini_array+0x1c>
  407154:	3c01      	subs	r4, #1
  407156:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40715a:	4798      	blx	r3
  40715c:	2c00      	cmp	r4, #0
  40715e:	d1f9      	bne.n	407154 <__libc_fini_array+0x10>
  407160:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  407164:	f002 bb8e 	b.w	409884 <_fini>
  407168:	00409890 	.word	0x00409890
  40716c:	00409894 	.word	0x00409894

00407170 <_malloc_trim_r>:
  407170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407172:	4f23      	ldr	r7, [pc, #140]	; (407200 <_malloc_trim_r+0x90>)
  407174:	460c      	mov	r4, r1
  407176:	4606      	mov	r6, r0
  407178:	f000 fcfe 	bl	407b78 <__malloc_lock>
  40717c:	68bb      	ldr	r3, [r7, #8]
  40717e:	685d      	ldr	r5, [r3, #4]
  407180:	f025 0503 	bic.w	r5, r5, #3
  407184:	1b29      	subs	r1, r5, r4
  407186:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40718a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40718e:	f021 010f 	bic.w	r1, r1, #15
  407192:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407196:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40719a:	db07      	blt.n	4071ac <_malloc_trim_r+0x3c>
  40719c:	4630      	mov	r0, r6
  40719e:	2100      	movs	r1, #0
  4071a0:	f001 fa04 	bl	4085ac <_sbrk_r>
  4071a4:	68bb      	ldr	r3, [r7, #8]
  4071a6:	442b      	add	r3, r5
  4071a8:	4298      	cmp	r0, r3
  4071aa:	d004      	beq.n	4071b6 <_malloc_trim_r+0x46>
  4071ac:	4630      	mov	r0, r6
  4071ae:	f000 fce5 	bl	407b7c <__malloc_unlock>
  4071b2:	2000      	movs	r0, #0
  4071b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4071b6:	4630      	mov	r0, r6
  4071b8:	4261      	negs	r1, r4
  4071ba:	f001 f9f7 	bl	4085ac <_sbrk_r>
  4071be:	3001      	adds	r0, #1
  4071c0:	d00d      	beq.n	4071de <_malloc_trim_r+0x6e>
  4071c2:	4b10      	ldr	r3, [pc, #64]	; (407204 <_malloc_trim_r+0x94>)
  4071c4:	68ba      	ldr	r2, [r7, #8]
  4071c6:	6819      	ldr	r1, [r3, #0]
  4071c8:	1b2d      	subs	r5, r5, r4
  4071ca:	f045 0501 	orr.w	r5, r5, #1
  4071ce:	4630      	mov	r0, r6
  4071d0:	1b09      	subs	r1, r1, r4
  4071d2:	6055      	str	r5, [r2, #4]
  4071d4:	6019      	str	r1, [r3, #0]
  4071d6:	f000 fcd1 	bl	407b7c <__malloc_unlock>
  4071da:	2001      	movs	r0, #1
  4071dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4071de:	4630      	mov	r0, r6
  4071e0:	2100      	movs	r1, #0
  4071e2:	f001 f9e3 	bl	4085ac <_sbrk_r>
  4071e6:	68ba      	ldr	r2, [r7, #8]
  4071e8:	1a83      	subs	r3, r0, r2
  4071ea:	2b0f      	cmp	r3, #15
  4071ec:	ddde      	ble.n	4071ac <_malloc_trim_r+0x3c>
  4071ee:	4c06      	ldr	r4, [pc, #24]	; (407208 <_malloc_trim_r+0x98>)
  4071f0:	4904      	ldr	r1, [pc, #16]	; (407204 <_malloc_trim_r+0x94>)
  4071f2:	6824      	ldr	r4, [r4, #0]
  4071f4:	f043 0301 	orr.w	r3, r3, #1
  4071f8:	1b00      	subs	r0, r0, r4
  4071fa:	6053      	str	r3, [r2, #4]
  4071fc:	6008      	str	r0, [r1, #0]
  4071fe:	e7d5      	b.n	4071ac <_malloc_trim_r+0x3c>
  407200:	20000474 	.word	0x20000474
  407204:	20000cf0 	.word	0x20000cf0
  407208:	20000880 	.word	0x20000880

0040720c <_free_r>:
  40720c:	2900      	cmp	r1, #0
  40720e:	d04e      	beq.n	4072ae <_free_r+0xa2>
  407210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407214:	460c      	mov	r4, r1
  407216:	4680      	mov	r8, r0
  407218:	f000 fcae 	bl	407b78 <__malloc_lock>
  40721c:	f854 7c04 	ldr.w	r7, [r4, #-4]
  407220:	4962      	ldr	r1, [pc, #392]	; (4073ac <_free_r+0x1a0>)
  407222:	f027 0201 	bic.w	r2, r7, #1
  407226:	f1a4 0508 	sub.w	r5, r4, #8
  40722a:	18ab      	adds	r3, r5, r2
  40722c:	688e      	ldr	r6, [r1, #8]
  40722e:	6858      	ldr	r0, [r3, #4]
  407230:	429e      	cmp	r6, r3
  407232:	f020 0003 	bic.w	r0, r0, #3
  407236:	d05a      	beq.n	4072ee <_free_r+0xe2>
  407238:	07fe      	lsls	r6, r7, #31
  40723a:	6058      	str	r0, [r3, #4]
  40723c:	d40b      	bmi.n	407256 <_free_r+0x4a>
  40723e:	f854 7c08 	ldr.w	r7, [r4, #-8]
  407242:	1bed      	subs	r5, r5, r7
  407244:	f101 0e08 	add.w	lr, r1, #8
  407248:	68ac      	ldr	r4, [r5, #8]
  40724a:	4574      	cmp	r4, lr
  40724c:	443a      	add	r2, r7
  40724e:	d067      	beq.n	407320 <_free_r+0x114>
  407250:	68ef      	ldr	r7, [r5, #12]
  407252:	60e7      	str	r7, [r4, #12]
  407254:	60bc      	str	r4, [r7, #8]
  407256:	181c      	adds	r4, r3, r0
  407258:	6864      	ldr	r4, [r4, #4]
  40725a:	07e4      	lsls	r4, r4, #31
  40725c:	d40c      	bmi.n	407278 <_free_r+0x6c>
  40725e:	4f54      	ldr	r7, [pc, #336]	; (4073b0 <_free_r+0x1a4>)
  407260:	689c      	ldr	r4, [r3, #8]
  407262:	42bc      	cmp	r4, r7
  407264:	4402      	add	r2, r0
  407266:	d07c      	beq.n	407362 <_free_r+0x156>
  407268:	68d8      	ldr	r0, [r3, #12]
  40726a:	60e0      	str	r0, [r4, #12]
  40726c:	f042 0301 	orr.w	r3, r2, #1
  407270:	6084      	str	r4, [r0, #8]
  407272:	606b      	str	r3, [r5, #4]
  407274:	50aa      	str	r2, [r5, r2]
  407276:	e003      	b.n	407280 <_free_r+0x74>
  407278:	f042 0301 	orr.w	r3, r2, #1
  40727c:	606b      	str	r3, [r5, #4]
  40727e:	50aa      	str	r2, [r5, r2]
  407280:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  407284:	d214      	bcs.n	4072b0 <_free_r+0xa4>
  407286:	08d2      	lsrs	r2, r2, #3
  407288:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  40728c:	6848      	ldr	r0, [r1, #4]
  40728e:	689f      	ldr	r7, [r3, #8]
  407290:	60af      	str	r7, [r5, #8]
  407292:	1092      	asrs	r2, r2, #2
  407294:	2401      	movs	r4, #1
  407296:	fa04 f202 	lsl.w	r2, r4, r2
  40729a:	4310      	orrs	r0, r2
  40729c:	60eb      	str	r3, [r5, #12]
  40729e:	6048      	str	r0, [r1, #4]
  4072a0:	609d      	str	r5, [r3, #8]
  4072a2:	60fd      	str	r5, [r7, #12]
  4072a4:	4640      	mov	r0, r8
  4072a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4072aa:	f000 bc67 	b.w	407b7c <__malloc_unlock>
  4072ae:	4770      	bx	lr
  4072b0:	0a53      	lsrs	r3, r2, #9
  4072b2:	2b04      	cmp	r3, #4
  4072b4:	d847      	bhi.n	407346 <_free_r+0x13a>
  4072b6:	0993      	lsrs	r3, r2, #6
  4072b8:	f103 0438 	add.w	r4, r3, #56	; 0x38
  4072bc:	0060      	lsls	r0, r4, #1
  4072be:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  4072c2:	493a      	ldr	r1, [pc, #232]	; (4073ac <_free_r+0x1a0>)
  4072c4:	6883      	ldr	r3, [r0, #8]
  4072c6:	4283      	cmp	r3, r0
  4072c8:	d043      	beq.n	407352 <_free_r+0x146>
  4072ca:	6859      	ldr	r1, [r3, #4]
  4072cc:	f021 0103 	bic.w	r1, r1, #3
  4072d0:	4291      	cmp	r1, r2
  4072d2:	d902      	bls.n	4072da <_free_r+0xce>
  4072d4:	689b      	ldr	r3, [r3, #8]
  4072d6:	4298      	cmp	r0, r3
  4072d8:	d1f7      	bne.n	4072ca <_free_r+0xbe>
  4072da:	68da      	ldr	r2, [r3, #12]
  4072dc:	60ea      	str	r2, [r5, #12]
  4072de:	60ab      	str	r3, [r5, #8]
  4072e0:	4640      	mov	r0, r8
  4072e2:	6095      	str	r5, [r2, #8]
  4072e4:	60dd      	str	r5, [r3, #12]
  4072e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4072ea:	f000 bc47 	b.w	407b7c <__malloc_unlock>
  4072ee:	07ff      	lsls	r7, r7, #31
  4072f0:	4402      	add	r2, r0
  4072f2:	d407      	bmi.n	407304 <_free_r+0xf8>
  4072f4:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4072f8:	1aed      	subs	r5, r5, r3
  4072fa:	441a      	add	r2, r3
  4072fc:	68a8      	ldr	r0, [r5, #8]
  4072fe:	68eb      	ldr	r3, [r5, #12]
  407300:	60c3      	str	r3, [r0, #12]
  407302:	6098      	str	r0, [r3, #8]
  407304:	4b2b      	ldr	r3, [pc, #172]	; (4073b4 <_free_r+0x1a8>)
  407306:	681b      	ldr	r3, [r3, #0]
  407308:	f042 0001 	orr.w	r0, r2, #1
  40730c:	429a      	cmp	r2, r3
  40730e:	6068      	str	r0, [r5, #4]
  407310:	608d      	str	r5, [r1, #8]
  407312:	d3c7      	bcc.n	4072a4 <_free_r+0x98>
  407314:	4b28      	ldr	r3, [pc, #160]	; (4073b8 <_free_r+0x1ac>)
  407316:	4640      	mov	r0, r8
  407318:	6819      	ldr	r1, [r3, #0]
  40731a:	f7ff ff29 	bl	407170 <_malloc_trim_r>
  40731e:	e7c1      	b.n	4072a4 <_free_r+0x98>
  407320:	1819      	adds	r1, r3, r0
  407322:	6849      	ldr	r1, [r1, #4]
  407324:	07c9      	lsls	r1, r1, #31
  407326:	d409      	bmi.n	40733c <_free_r+0x130>
  407328:	68d9      	ldr	r1, [r3, #12]
  40732a:	689b      	ldr	r3, [r3, #8]
  40732c:	4402      	add	r2, r0
  40732e:	f042 0001 	orr.w	r0, r2, #1
  407332:	60d9      	str	r1, [r3, #12]
  407334:	608b      	str	r3, [r1, #8]
  407336:	6068      	str	r0, [r5, #4]
  407338:	50aa      	str	r2, [r5, r2]
  40733a:	e7b3      	b.n	4072a4 <_free_r+0x98>
  40733c:	f042 0301 	orr.w	r3, r2, #1
  407340:	606b      	str	r3, [r5, #4]
  407342:	50aa      	str	r2, [r5, r2]
  407344:	e7ae      	b.n	4072a4 <_free_r+0x98>
  407346:	2b14      	cmp	r3, #20
  407348:	d814      	bhi.n	407374 <_free_r+0x168>
  40734a:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  40734e:	0060      	lsls	r0, r4, #1
  407350:	e7b5      	b.n	4072be <_free_r+0xb2>
  407352:	684a      	ldr	r2, [r1, #4]
  407354:	10a4      	asrs	r4, r4, #2
  407356:	2001      	movs	r0, #1
  407358:	40a0      	lsls	r0, r4
  40735a:	4302      	orrs	r2, r0
  40735c:	604a      	str	r2, [r1, #4]
  40735e:	461a      	mov	r2, r3
  407360:	e7bc      	b.n	4072dc <_free_r+0xd0>
  407362:	f042 0301 	orr.w	r3, r2, #1
  407366:	614d      	str	r5, [r1, #20]
  407368:	610d      	str	r5, [r1, #16]
  40736a:	60ec      	str	r4, [r5, #12]
  40736c:	60ac      	str	r4, [r5, #8]
  40736e:	606b      	str	r3, [r5, #4]
  407370:	50aa      	str	r2, [r5, r2]
  407372:	e797      	b.n	4072a4 <_free_r+0x98>
  407374:	2b54      	cmp	r3, #84	; 0x54
  407376:	d804      	bhi.n	407382 <_free_r+0x176>
  407378:	0b13      	lsrs	r3, r2, #12
  40737a:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  40737e:	0060      	lsls	r0, r4, #1
  407380:	e79d      	b.n	4072be <_free_r+0xb2>
  407382:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  407386:	d804      	bhi.n	407392 <_free_r+0x186>
  407388:	0bd3      	lsrs	r3, r2, #15
  40738a:	f103 0477 	add.w	r4, r3, #119	; 0x77
  40738e:	0060      	lsls	r0, r4, #1
  407390:	e795      	b.n	4072be <_free_r+0xb2>
  407392:	f240 5054 	movw	r0, #1364	; 0x554
  407396:	4283      	cmp	r3, r0
  407398:	d804      	bhi.n	4073a4 <_free_r+0x198>
  40739a:	0c93      	lsrs	r3, r2, #18
  40739c:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  4073a0:	0060      	lsls	r0, r4, #1
  4073a2:	e78c      	b.n	4072be <_free_r+0xb2>
  4073a4:	20fc      	movs	r0, #252	; 0xfc
  4073a6:	247e      	movs	r4, #126	; 0x7e
  4073a8:	e789      	b.n	4072be <_free_r+0xb2>
  4073aa:	bf00      	nop
  4073ac:	20000474 	.word	0x20000474
  4073b0:	2000047c 	.word	0x2000047c
  4073b4:	2000087c 	.word	0x2000087c
  4073b8:	20000cec 	.word	0x20000cec

004073bc <_localeconv_r>:
  4073bc:	4800      	ldr	r0, [pc, #0]	; (4073c0 <_localeconv_r+0x4>)
  4073be:	4770      	bx	lr
  4073c0:	2000043c 	.word	0x2000043c

004073c4 <_malloc_r>:
  4073c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4073c8:	f101 050b 	add.w	r5, r1, #11
  4073cc:	2d16      	cmp	r5, #22
  4073ce:	b083      	sub	sp, #12
  4073d0:	4606      	mov	r6, r0
  4073d2:	d927      	bls.n	407424 <_malloc_r+0x60>
  4073d4:	f035 0507 	bics.w	r5, r5, #7
  4073d8:	f100 80b6 	bmi.w	407548 <_malloc_r+0x184>
  4073dc:	42a9      	cmp	r1, r5
  4073de:	f200 80b3 	bhi.w	407548 <_malloc_r+0x184>
  4073e2:	f000 fbc9 	bl	407b78 <__malloc_lock>
  4073e6:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4073ea:	d222      	bcs.n	407432 <_malloc_r+0x6e>
  4073ec:	4fc2      	ldr	r7, [pc, #776]	; (4076f8 <_malloc_r+0x334>)
  4073ee:	08e8      	lsrs	r0, r5, #3
  4073f0:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  4073f4:	68dc      	ldr	r4, [r3, #12]
  4073f6:	429c      	cmp	r4, r3
  4073f8:	f000 81c8 	beq.w	40778c <_malloc_r+0x3c8>
  4073fc:	6863      	ldr	r3, [r4, #4]
  4073fe:	68e1      	ldr	r1, [r4, #12]
  407400:	68a5      	ldr	r5, [r4, #8]
  407402:	f023 0303 	bic.w	r3, r3, #3
  407406:	4423      	add	r3, r4
  407408:	4630      	mov	r0, r6
  40740a:	685a      	ldr	r2, [r3, #4]
  40740c:	60e9      	str	r1, [r5, #12]
  40740e:	f042 0201 	orr.w	r2, r2, #1
  407412:	608d      	str	r5, [r1, #8]
  407414:	605a      	str	r2, [r3, #4]
  407416:	f000 fbb1 	bl	407b7c <__malloc_unlock>
  40741a:	3408      	adds	r4, #8
  40741c:	4620      	mov	r0, r4
  40741e:	b003      	add	sp, #12
  407420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407424:	2910      	cmp	r1, #16
  407426:	f200 808f 	bhi.w	407548 <_malloc_r+0x184>
  40742a:	f000 fba5 	bl	407b78 <__malloc_lock>
  40742e:	2510      	movs	r5, #16
  407430:	e7dc      	b.n	4073ec <_malloc_r+0x28>
  407432:	0a68      	lsrs	r0, r5, #9
  407434:	f000 808f 	beq.w	407556 <_malloc_r+0x192>
  407438:	2804      	cmp	r0, #4
  40743a:	f200 8154 	bhi.w	4076e6 <_malloc_r+0x322>
  40743e:	09a8      	lsrs	r0, r5, #6
  407440:	3038      	adds	r0, #56	; 0x38
  407442:	0041      	lsls	r1, r0, #1
  407444:	4fac      	ldr	r7, [pc, #688]	; (4076f8 <_malloc_r+0x334>)
  407446:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  40744a:	68cc      	ldr	r4, [r1, #12]
  40744c:	42a1      	cmp	r1, r4
  40744e:	d106      	bne.n	40745e <_malloc_r+0x9a>
  407450:	e00c      	b.n	40746c <_malloc_r+0xa8>
  407452:	2a00      	cmp	r2, #0
  407454:	f280 8082 	bge.w	40755c <_malloc_r+0x198>
  407458:	68e4      	ldr	r4, [r4, #12]
  40745a:	42a1      	cmp	r1, r4
  40745c:	d006      	beq.n	40746c <_malloc_r+0xa8>
  40745e:	6863      	ldr	r3, [r4, #4]
  407460:	f023 0303 	bic.w	r3, r3, #3
  407464:	1b5a      	subs	r2, r3, r5
  407466:	2a0f      	cmp	r2, #15
  407468:	ddf3      	ble.n	407452 <_malloc_r+0x8e>
  40746a:	3801      	subs	r0, #1
  40746c:	3001      	adds	r0, #1
  40746e:	49a2      	ldr	r1, [pc, #648]	; (4076f8 <_malloc_r+0x334>)
  407470:	693c      	ldr	r4, [r7, #16]
  407472:	f101 0e08 	add.w	lr, r1, #8
  407476:	4574      	cmp	r4, lr
  407478:	f000 817d 	beq.w	407776 <_malloc_r+0x3b2>
  40747c:	6863      	ldr	r3, [r4, #4]
  40747e:	f023 0303 	bic.w	r3, r3, #3
  407482:	1b5a      	subs	r2, r3, r5
  407484:	2a0f      	cmp	r2, #15
  407486:	f300 8163 	bgt.w	407750 <_malloc_r+0x38c>
  40748a:	2a00      	cmp	r2, #0
  40748c:	f8c1 e014 	str.w	lr, [r1, #20]
  407490:	f8c1 e010 	str.w	lr, [r1, #16]
  407494:	da73      	bge.n	40757e <_malloc_r+0x1ba>
  407496:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40749a:	f080 8139 	bcs.w	407710 <_malloc_r+0x34c>
  40749e:	08db      	lsrs	r3, r3, #3
  4074a0:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  4074a4:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  4074a8:	684a      	ldr	r2, [r1, #4]
  4074aa:	f8d8 9008 	ldr.w	r9, [r8, #8]
  4074ae:	f8c4 9008 	str.w	r9, [r4, #8]
  4074b2:	2301      	movs	r3, #1
  4074b4:	fa03 f30c 	lsl.w	r3, r3, ip
  4074b8:	4313      	orrs	r3, r2
  4074ba:	f8c4 800c 	str.w	r8, [r4, #12]
  4074be:	604b      	str	r3, [r1, #4]
  4074c0:	f8c8 4008 	str.w	r4, [r8, #8]
  4074c4:	f8c9 400c 	str.w	r4, [r9, #12]
  4074c8:	1082      	asrs	r2, r0, #2
  4074ca:	2401      	movs	r4, #1
  4074cc:	4094      	lsls	r4, r2
  4074ce:	429c      	cmp	r4, r3
  4074d0:	d862      	bhi.n	407598 <_malloc_r+0x1d4>
  4074d2:	4223      	tst	r3, r4
  4074d4:	d106      	bne.n	4074e4 <_malloc_r+0x120>
  4074d6:	f020 0003 	bic.w	r0, r0, #3
  4074da:	0064      	lsls	r4, r4, #1
  4074dc:	4223      	tst	r3, r4
  4074de:	f100 0004 	add.w	r0, r0, #4
  4074e2:	d0fa      	beq.n	4074da <_malloc_r+0x116>
  4074e4:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  4074e8:	46c4      	mov	ip, r8
  4074ea:	4681      	mov	r9, r0
  4074ec:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4074f0:	459c      	cmp	ip, r3
  4074f2:	d107      	bne.n	407504 <_malloc_r+0x140>
  4074f4:	e141      	b.n	40777a <_malloc_r+0x3b6>
  4074f6:	2900      	cmp	r1, #0
  4074f8:	f280 8151 	bge.w	40779e <_malloc_r+0x3da>
  4074fc:	68db      	ldr	r3, [r3, #12]
  4074fe:	459c      	cmp	ip, r3
  407500:	f000 813b 	beq.w	40777a <_malloc_r+0x3b6>
  407504:	685a      	ldr	r2, [r3, #4]
  407506:	f022 0203 	bic.w	r2, r2, #3
  40750a:	1b51      	subs	r1, r2, r5
  40750c:	290f      	cmp	r1, #15
  40750e:	ddf2      	ble.n	4074f6 <_malloc_r+0x132>
  407510:	461c      	mov	r4, r3
  407512:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  407516:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40751a:	195a      	adds	r2, r3, r5
  40751c:	f045 0901 	orr.w	r9, r5, #1
  407520:	f041 0501 	orr.w	r5, r1, #1
  407524:	f8c3 9004 	str.w	r9, [r3, #4]
  407528:	4630      	mov	r0, r6
  40752a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40752e:	f8cc 8008 	str.w	r8, [ip, #8]
  407532:	617a      	str	r2, [r7, #20]
  407534:	613a      	str	r2, [r7, #16]
  407536:	f8c2 e00c 	str.w	lr, [r2, #12]
  40753a:	f8c2 e008 	str.w	lr, [r2, #8]
  40753e:	6055      	str	r5, [r2, #4]
  407540:	5051      	str	r1, [r2, r1]
  407542:	f000 fb1b 	bl	407b7c <__malloc_unlock>
  407546:	e769      	b.n	40741c <_malloc_r+0x58>
  407548:	2400      	movs	r4, #0
  40754a:	230c      	movs	r3, #12
  40754c:	4620      	mov	r0, r4
  40754e:	6033      	str	r3, [r6, #0]
  407550:	b003      	add	sp, #12
  407552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407556:	217e      	movs	r1, #126	; 0x7e
  407558:	203f      	movs	r0, #63	; 0x3f
  40755a:	e773      	b.n	407444 <_malloc_r+0x80>
  40755c:	4423      	add	r3, r4
  40755e:	68e1      	ldr	r1, [r4, #12]
  407560:	685a      	ldr	r2, [r3, #4]
  407562:	68a5      	ldr	r5, [r4, #8]
  407564:	f042 0201 	orr.w	r2, r2, #1
  407568:	60e9      	str	r1, [r5, #12]
  40756a:	4630      	mov	r0, r6
  40756c:	608d      	str	r5, [r1, #8]
  40756e:	605a      	str	r2, [r3, #4]
  407570:	f000 fb04 	bl	407b7c <__malloc_unlock>
  407574:	3408      	adds	r4, #8
  407576:	4620      	mov	r0, r4
  407578:	b003      	add	sp, #12
  40757a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40757e:	4423      	add	r3, r4
  407580:	4630      	mov	r0, r6
  407582:	685a      	ldr	r2, [r3, #4]
  407584:	f042 0201 	orr.w	r2, r2, #1
  407588:	605a      	str	r2, [r3, #4]
  40758a:	f000 faf7 	bl	407b7c <__malloc_unlock>
  40758e:	3408      	adds	r4, #8
  407590:	4620      	mov	r0, r4
  407592:	b003      	add	sp, #12
  407594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407598:	68bc      	ldr	r4, [r7, #8]
  40759a:	6863      	ldr	r3, [r4, #4]
  40759c:	f023 0803 	bic.w	r8, r3, #3
  4075a0:	4545      	cmp	r5, r8
  4075a2:	d804      	bhi.n	4075ae <_malloc_r+0x1ea>
  4075a4:	ebc5 0308 	rsb	r3, r5, r8
  4075a8:	2b0f      	cmp	r3, #15
  4075aa:	f300 808c 	bgt.w	4076c6 <_malloc_r+0x302>
  4075ae:	4b53      	ldr	r3, [pc, #332]	; (4076fc <_malloc_r+0x338>)
  4075b0:	f8df a158 	ldr.w	sl, [pc, #344]	; 40770c <_malloc_r+0x348>
  4075b4:	681a      	ldr	r2, [r3, #0]
  4075b6:	f8da 3000 	ldr.w	r3, [sl]
  4075ba:	3301      	adds	r3, #1
  4075bc:	442a      	add	r2, r5
  4075be:	eb04 0b08 	add.w	fp, r4, r8
  4075c2:	f000 8150 	beq.w	407866 <_malloc_r+0x4a2>
  4075c6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4075ca:	320f      	adds	r2, #15
  4075cc:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4075d0:	f022 020f 	bic.w	r2, r2, #15
  4075d4:	4611      	mov	r1, r2
  4075d6:	4630      	mov	r0, r6
  4075d8:	9201      	str	r2, [sp, #4]
  4075da:	f000 ffe7 	bl	4085ac <_sbrk_r>
  4075de:	f1b0 3fff 	cmp.w	r0, #4294967295
  4075e2:	4681      	mov	r9, r0
  4075e4:	9a01      	ldr	r2, [sp, #4]
  4075e6:	f000 8147 	beq.w	407878 <_malloc_r+0x4b4>
  4075ea:	4583      	cmp	fp, r0
  4075ec:	f200 80ee 	bhi.w	4077cc <_malloc_r+0x408>
  4075f0:	4b43      	ldr	r3, [pc, #268]	; (407700 <_malloc_r+0x33c>)
  4075f2:	6819      	ldr	r1, [r3, #0]
  4075f4:	45cb      	cmp	fp, r9
  4075f6:	4411      	add	r1, r2
  4075f8:	6019      	str	r1, [r3, #0]
  4075fa:	f000 8142 	beq.w	407882 <_malloc_r+0x4be>
  4075fe:	f8da 0000 	ldr.w	r0, [sl]
  407602:	f8df e108 	ldr.w	lr, [pc, #264]	; 40770c <_malloc_r+0x348>
  407606:	3001      	adds	r0, #1
  407608:	bf1b      	ittet	ne
  40760a:	ebcb 0b09 	rsbne	fp, fp, r9
  40760e:	4459      	addne	r1, fp
  407610:	f8ce 9000 	streq.w	r9, [lr]
  407614:	6019      	strne	r1, [r3, #0]
  407616:	f019 0107 	ands.w	r1, r9, #7
  40761a:	f000 8107 	beq.w	40782c <_malloc_r+0x468>
  40761e:	f1c1 0008 	rsb	r0, r1, #8
  407622:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  407626:	4481      	add	r9, r0
  407628:	3108      	adds	r1, #8
  40762a:	444a      	add	r2, r9
  40762c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  407630:	ebc2 0a01 	rsb	sl, r2, r1
  407634:	4651      	mov	r1, sl
  407636:	4630      	mov	r0, r6
  407638:	9301      	str	r3, [sp, #4]
  40763a:	f000 ffb7 	bl	4085ac <_sbrk_r>
  40763e:	1c43      	adds	r3, r0, #1
  407640:	9b01      	ldr	r3, [sp, #4]
  407642:	f000 812c 	beq.w	40789e <_malloc_r+0x4da>
  407646:	ebc9 0200 	rsb	r2, r9, r0
  40764a:	4452      	add	r2, sl
  40764c:	f042 0201 	orr.w	r2, r2, #1
  407650:	6819      	ldr	r1, [r3, #0]
  407652:	f8c7 9008 	str.w	r9, [r7, #8]
  407656:	4451      	add	r1, sl
  407658:	42bc      	cmp	r4, r7
  40765a:	f8c9 2004 	str.w	r2, [r9, #4]
  40765e:	6019      	str	r1, [r3, #0]
  407660:	f8df a09c 	ldr.w	sl, [pc, #156]	; 407700 <_malloc_r+0x33c>
  407664:	d016      	beq.n	407694 <_malloc_r+0x2d0>
  407666:	f1b8 0f0f 	cmp.w	r8, #15
  40766a:	f240 80ee 	bls.w	40784a <_malloc_r+0x486>
  40766e:	6862      	ldr	r2, [r4, #4]
  407670:	f1a8 030c 	sub.w	r3, r8, #12
  407674:	f023 0307 	bic.w	r3, r3, #7
  407678:	18e0      	adds	r0, r4, r3
  40767a:	f002 0201 	and.w	r2, r2, #1
  40767e:	f04f 0e05 	mov.w	lr, #5
  407682:	431a      	orrs	r2, r3
  407684:	2b0f      	cmp	r3, #15
  407686:	6062      	str	r2, [r4, #4]
  407688:	f8c0 e004 	str.w	lr, [r0, #4]
  40768c:	f8c0 e008 	str.w	lr, [r0, #8]
  407690:	f200 8109 	bhi.w	4078a6 <_malloc_r+0x4e2>
  407694:	4b1b      	ldr	r3, [pc, #108]	; (407704 <_malloc_r+0x340>)
  407696:	68bc      	ldr	r4, [r7, #8]
  407698:	681a      	ldr	r2, [r3, #0]
  40769a:	4291      	cmp	r1, r2
  40769c:	bf88      	it	hi
  40769e:	6019      	strhi	r1, [r3, #0]
  4076a0:	4b19      	ldr	r3, [pc, #100]	; (407708 <_malloc_r+0x344>)
  4076a2:	681a      	ldr	r2, [r3, #0]
  4076a4:	4291      	cmp	r1, r2
  4076a6:	6862      	ldr	r2, [r4, #4]
  4076a8:	bf88      	it	hi
  4076aa:	6019      	strhi	r1, [r3, #0]
  4076ac:	f022 0203 	bic.w	r2, r2, #3
  4076b0:	4295      	cmp	r5, r2
  4076b2:	eba2 0305 	sub.w	r3, r2, r5
  4076b6:	d801      	bhi.n	4076bc <_malloc_r+0x2f8>
  4076b8:	2b0f      	cmp	r3, #15
  4076ba:	dc04      	bgt.n	4076c6 <_malloc_r+0x302>
  4076bc:	4630      	mov	r0, r6
  4076be:	f000 fa5d 	bl	407b7c <__malloc_unlock>
  4076c2:	2400      	movs	r4, #0
  4076c4:	e6aa      	b.n	40741c <_malloc_r+0x58>
  4076c6:	1962      	adds	r2, r4, r5
  4076c8:	f043 0301 	orr.w	r3, r3, #1
  4076cc:	f045 0501 	orr.w	r5, r5, #1
  4076d0:	6065      	str	r5, [r4, #4]
  4076d2:	4630      	mov	r0, r6
  4076d4:	60ba      	str	r2, [r7, #8]
  4076d6:	6053      	str	r3, [r2, #4]
  4076d8:	f000 fa50 	bl	407b7c <__malloc_unlock>
  4076dc:	3408      	adds	r4, #8
  4076de:	4620      	mov	r0, r4
  4076e0:	b003      	add	sp, #12
  4076e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4076e6:	2814      	cmp	r0, #20
  4076e8:	d968      	bls.n	4077bc <_malloc_r+0x3f8>
  4076ea:	2854      	cmp	r0, #84	; 0x54
  4076ec:	f200 8097 	bhi.w	40781e <_malloc_r+0x45a>
  4076f0:	0b28      	lsrs	r0, r5, #12
  4076f2:	306e      	adds	r0, #110	; 0x6e
  4076f4:	0041      	lsls	r1, r0, #1
  4076f6:	e6a5      	b.n	407444 <_malloc_r+0x80>
  4076f8:	20000474 	.word	0x20000474
  4076fc:	20000cec 	.word	0x20000cec
  407700:	20000cf0 	.word	0x20000cf0
  407704:	20000ce8 	.word	0x20000ce8
  407708:	20000ce4 	.word	0x20000ce4
  40770c:	20000880 	.word	0x20000880
  407710:	0a5a      	lsrs	r2, r3, #9
  407712:	2a04      	cmp	r2, #4
  407714:	d955      	bls.n	4077c2 <_malloc_r+0x3fe>
  407716:	2a14      	cmp	r2, #20
  407718:	f200 80a7 	bhi.w	40786a <_malloc_r+0x4a6>
  40771c:	325b      	adds	r2, #91	; 0x5b
  40771e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  407722:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  407726:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 4078e4 <_malloc_r+0x520>
  40772a:	f8dc 1008 	ldr.w	r1, [ip, #8]
  40772e:	4561      	cmp	r1, ip
  407730:	d07f      	beq.n	407832 <_malloc_r+0x46e>
  407732:	684a      	ldr	r2, [r1, #4]
  407734:	f022 0203 	bic.w	r2, r2, #3
  407738:	4293      	cmp	r3, r2
  40773a:	d202      	bcs.n	407742 <_malloc_r+0x37e>
  40773c:	6889      	ldr	r1, [r1, #8]
  40773e:	458c      	cmp	ip, r1
  407740:	d1f7      	bne.n	407732 <_malloc_r+0x36e>
  407742:	68ca      	ldr	r2, [r1, #12]
  407744:	687b      	ldr	r3, [r7, #4]
  407746:	60e2      	str	r2, [r4, #12]
  407748:	60a1      	str	r1, [r4, #8]
  40774a:	6094      	str	r4, [r2, #8]
  40774c:	60cc      	str	r4, [r1, #12]
  40774e:	e6bb      	b.n	4074c8 <_malloc_r+0x104>
  407750:	1963      	adds	r3, r4, r5
  407752:	f042 0701 	orr.w	r7, r2, #1
  407756:	f045 0501 	orr.w	r5, r5, #1
  40775a:	6065      	str	r5, [r4, #4]
  40775c:	4630      	mov	r0, r6
  40775e:	614b      	str	r3, [r1, #20]
  407760:	610b      	str	r3, [r1, #16]
  407762:	f8c3 e00c 	str.w	lr, [r3, #12]
  407766:	f8c3 e008 	str.w	lr, [r3, #8]
  40776a:	605f      	str	r7, [r3, #4]
  40776c:	509a      	str	r2, [r3, r2]
  40776e:	3408      	adds	r4, #8
  407770:	f000 fa04 	bl	407b7c <__malloc_unlock>
  407774:	e652      	b.n	40741c <_malloc_r+0x58>
  407776:	684b      	ldr	r3, [r1, #4]
  407778:	e6a6      	b.n	4074c8 <_malloc_r+0x104>
  40777a:	f109 0901 	add.w	r9, r9, #1
  40777e:	f019 0f03 	tst.w	r9, #3
  407782:	f10c 0c08 	add.w	ip, ip, #8
  407786:	f47f aeb1 	bne.w	4074ec <_malloc_r+0x128>
  40778a:	e02c      	b.n	4077e6 <_malloc_r+0x422>
  40778c:	f104 0308 	add.w	r3, r4, #8
  407790:	6964      	ldr	r4, [r4, #20]
  407792:	42a3      	cmp	r3, r4
  407794:	bf08      	it	eq
  407796:	3002      	addeq	r0, #2
  407798:	f43f ae69 	beq.w	40746e <_malloc_r+0xaa>
  40779c:	e62e      	b.n	4073fc <_malloc_r+0x38>
  40779e:	441a      	add	r2, r3
  4077a0:	461c      	mov	r4, r3
  4077a2:	6851      	ldr	r1, [r2, #4]
  4077a4:	68db      	ldr	r3, [r3, #12]
  4077a6:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4077aa:	f041 0101 	orr.w	r1, r1, #1
  4077ae:	6051      	str	r1, [r2, #4]
  4077b0:	4630      	mov	r0, r6
  4077b2:	60eb      	str	r3, [r5, #12]
  4077b4:	609d      	str	r5, [r3, #8]
  4077b6:	f000 f9e1 	bl	407b7c <__malloc_unlock>
  4077ba:	e62f      	b.n	40741c <_malloc_r+0x58>
  4077bc:	305b      	adds	r0, #91	; 0x5b
  4077be:	0041      	lsls	r1, r0, #1
  4077c0:	e640      	b.n	407444 <_malloc_r+0x80>
  4077c2:	099a      	lsrs	r2, r3, #6
  4077c4:	3238      	adds	r2, #56	; 0x38
  4077c6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4077ca:	e7aa      	b.n	407722 <_malloc_r+0x35e>
  4077cc:	42bc      	cmp	r4, r7
  4077ce:	4b45      	ldr	r3, [pc, #276]	; (4078e4 <_malloc_r+0x520>)
  4077d0:	f43f af0e 	beq.w	4075f0 <_malloc_r+0x22c>
  4077d4:	689c      	ldr	r4, [r3, #8]
  4077d6:	6862      	ldr	r2, [r4, #4]
  4077d8:	f022 0203 	bic.w	r2, r2, #3
  4077dc:	e768      	b.n	4076b0 <_malloc_r+0x2ec>
  4077de:	f8d8 8000 	ldr.w	r8, [r8]
  4077e2:	4598      	cmp	r8, r3
  4077e4:	d17c      	bne.n	4078e0 <_malloc_r+0x51c>
  4077e6:	f010 0f03 	tst.w	r0, #3
  4077ea:	f1a8 0308 	sub.w	r3, r8, #8
  4077ee:	f100 30ff 	add.w	r0, r0, #4294967295
  4077f2:	d1f4      	bne.n	4077de <_malloc_r+0x41a>
  4077f4:	687b      	ldr	r3, [r7, #4]
  4077f6:	ea23 0304 	bic.w	r3, r3, r4
  4077fa:	607b      	str	r3, [r7, #4]
  4077fc:	0064      	lsls	r4, r4, #1
  4077fe:	429c      	cmp	r4, r3
  407800:	f63f aeca 	bhi.w	407598 <_malloc_r+0x1d4>
  407804:	2c00      	cmp	r4, #0
  407806:	f43f aec7 	beq.w	407598 <_malloc_r+0x1d4>
  40780a:	4223      	tst	r3, r4
  40780c:	4648      	mov	r0, r9
  40780e:	f47f ae69 	bne.w	4074e4 <_malloc_r+0x120>
  407812:	0064      	lsls	r4, r4, #1
  407814:	4223      	tst	r3, r4
  407816:	f100 0004 	add.w	r0, r0, #4
  40781a:	d0fa      	beq.n	407812 <_malloc_r+0x44e>
  40781c:	e662      	b.n	4074e4 <_malloc_r+0x120>
  40781e:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  407822:	d818      	bhi.n	407856 <_malloc_r+0x492>
  407824:	0be8      	lsrs	r0, r5, #15
  407826:	3077      	adds	r0, #119	; 0x77
  407828:	0041      	lsls	r1, r0, #1
  40782a:	e60b      	b.n	407444 <_malloc_r+0x80>
  40782c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  407830:	e6fb      	b.n	40762a <_malloc_r+0x266>
  407832:	f8d8 3004 	ldr.w	r3, [r8, #4]
  407836:	1092      	asrs	r2, r2, #2
  407838:	f04f 0c01 	mov.w	ip, #1
  40783c:	fa0c f202 	lsl.w	r2, ip, r2
  407840:	4313      	orrs	r3, r2
  407842:	f8c8 3004 	str.w	r3, [r8, #4]
  407846:	460a      	mov	r2, r1
  407848:	e77d      	b.n	407746 <_malloc_r+0x382>
  40784a:	2301      	movs	r3, #1
  40784c:	f8c9 3004 	str.w	r3, [r9, #4]
  407850:	464c      	mov	r4, r9
  407852:	2200      	movs	r2, #0
  407854:	e72c      	b.n	4076b0 <_malloc_r+0x2ec>
  407856:	f240 5354 	movw	r3, #1364	; 0x554
  40785a:	4298      	cmp	r0, r3
  40785c:	d81c      	bhi.n	407898 <_malloc_r+0x4d4>
  40785e:	0ca8      	lsrs	r0, r5, #18
  407860:	307c      	adds	r0, #124	; 0x7c
  407862:	0041      	lsls	r1, r0, #1
  407864:	e5ee      	b.n	407444 <_malloc_r+0x80>
  407866:	3210      	adds	r2, #16
  407868:	e6b4      	b.n	4075d4 <_malloc_r+0x210>
  40786a:	2a54      	cmp	r2, #84	; 0x54
  40786c:	d823      	bhi.n	4078b6 <_malloc_r+0x4f2>
  40786e:	0b1a      	lsrs	r2, r3, #12
  407870:	326e      	adds	r2, #110	; 0x6e
  407872:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  407876:	e754      	b.n	407722 <_malloc_r+0x35e>
  407878:	68bc      	ldr	r4, [r7, #8]
  40787a:	6862      	ldr	r2, [r4, #4]
  40787c:	f022 0203 	bic.w	r2, r2, #3
  407880:	e716      	b.n	4076b0 <_malloc_r+0x2ec>
  407882:	f3cb 000b 	ubfx	r0, fp, #0, #12
  407886:	2800      	cmp	r0, #0
  407888:	f47f aeb9 	bne.w	4075fe <_malloc_r+0x23a>
  40788c:	4442      	add	r2, r8
  40788e:	68bb      	ldr	r3, [r7, #8]
  407890:	f042 0201 	orr.w	r2, r2, #1
  407894:	605a      	str	r2, [r3, #4]
  407896:	e6fd      	b.n	407694 <_malloc_r+0x2d0>
  407898:	21fc      	movs	r1, #252	; 0xfc
  40789a:	207e      	movs	r0, #126	; 0x7e
  40789c:	e5d2      	b.n	407444 <_malloc_r+0x80>
  40789e:	2201      	movs	r2, #1
  4078a0:	f04f 0a00 	mov.w	sl, #0
  4078a4:	e6d4      	b.n	407650 <_malloc_r+0x28c>
  4078a6:	f104 0108 	add.w	r1, r4, #8
  4078aa:	4630      	mov	r0, r6
  4078ac:	f7ff fcae 	bl	40720c <_free_r>
  4078b0:	f8da 1000 	ldr.w	r1, [sl]
  4078b4:	e6ee      	b.n	407694 <_malloc_r+0x2d0>
  4078b6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4078ba:	d804      	bhi.n	4078c6 <_malloc_r+0x502>
  4078bc:	0bda      	lsrs	r2, r3, #15
  4078be:	3277      	adds	r2, #119	; 0x77
  4078c0:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4078c4:	e72d      	b.n	407722 <_malloc_r+0x35e>
  4078c6:	f240 5154 	movw	r1, #1364	; 0x554
  4078ca:	428a      	cmp	r2, r1
  4078cc:	d804      	bhi.n	4078d8 <_malloc_r+0x514>
  4078ce:	0c9a      	lsrs	r2, r3, #18
  4078d0:	327c      	adds	r2, #124	; 0x7c
  4078d2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4078d6:	e724      	b.n	407722 <_malloc_r+0x35e>
  4078d8:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  4078dc:	227e      	movs	r2, #126	; 0x7e
  4078de:	e720      	b.n	407722 <_malloc_r+0x35e>
  4078e0:	687b      	ldr	r3, [r7, #4]
  4078e2:	e78b      	b.n	4077fc <_malloc_r+0x438>
  4078e4:	20000474 	.word	0x20000474

004078e8 <memchr>:
  4078e8:	0783      	lsls	r3, r0, #30
  4078ea:	b470      	push	{r4, r5, r6}
  4078ec:	b2c9      	uxtb	r1, r1
  4078ee:	d040      	beq.n	407972 <memchr+0x8a>
  4078f0:	1e54      	subs	r4, r2, #1
  4078f2:	2a00      	cmp	r2, #0
  4078f4:	d03f      	beq.n	407976 <memchr+0x8e>
  4078f6:	7803      	ldrb	r3, [r0, #0]
  4078f8:	428b      	cmp	r3, r1
  4078fa:	bf18      	it	ne
  4078fc:	1c43      	addne	r3, r0, #1
  4078fe:	d106      	bne.n	40790e <memchr+0x26>
  407900:	e01d      	b.n	40793e <memchr+0x56>
  407902:	b1f4      	cbz	r4, 407942 <memchr+0x5a>
  407904:	7802      	ldrb	r2, [r0, #0]
  407906:	428a      	cmp	r2, r1
  407908:	f104 34ff 	add.w	r4, r4, #4294967295
  40790c:	d017      	beq.n	40793e <memchr+0x56>
  40790e:	f013 0f03 	tst.w	r3, #3
  407912:	4618      	mov	r0, r3
  407914:	f103 0301 	add.w	r3, r3, #1
  407918:	d1f3      	bne.n	407902 <memchr+0x1a>
  40791a:	2c03      	cmp	r4, #3
  40791c:	d814      	bhi.n	407948 <memchr+0x60>
  40791e:	b184      	cbz	r4, 407942 <memchr+0x5a>
  407920:	7803      	ldrb	r3, [r0, #0]
  407922:	428b      	cmp	r3, r1
  407924:	d00b      	beq.n	40793e <memchr+0x56>
  407926:	1905      	adds	r5, r0, r4
  407928:	1c43      	adds	r3, r0, #1
  40792a:	e002      	b.n	407932 <memchr+0x4a>
  40792c:	7802      	ldrb	r2, [r0, #0]
  40792e:	428a      	cmp	r2, r1
  407930:	d005      	beq.n	40793e <memchr+0x56>
  407932:	42ab      	cmp	r3, r5
  407934:	4618      	mov	r0, r3
  407936:	f103 0301 	add.w	r3, r3, #1
  40793a:	d1f7      	bne.n	40792c <memchr+0x44>
  40793c:	2000      	movs	r0, #0
  40793e:	bc70      	pop	{r4, r5, r6}
  407940:	4770      	bx	lr
  407942:	4620      	mov	r0, r4
  407944:	bc70      	pop	{r4, r5, r6}
  407946:	4770      	bx	lr
  407948:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40794c:	4602      	mov	r2, r0
  40794e:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  407952:	4610      	mov	r0, r2
  407954:	3204      	adds	r2, #4
  407956:	6803      	ldr	r3, [r0, #0]
  407958:	4073      	eors	r3, r6
  40795a:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40795e:	ea25 0303 	bic.w	r3, r5, r3
  407962:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  407966:	d1da      	bne.n	40791e <memchr+0x36>
  407968:	3c04      	subs	r4, #4
  40796a:	2c03      	cmp	r4, #3
  40796c:	4610      	mov	r0, r2
  40796e:	d8f0      	bhi.n	407952 <memchr+0x6a>
  407970:	e7d5      	b.n	40791e <memchr+0x36>
  407972:	4614      	mov	r4, r2
  407974:	e7d1      	b.n	40791a <memchr+0x32>
  407976:	4610      	mov	r0, r2
  407978:	e7e1      	b.n	40793e <memchr+0x56>
  40797a:	bf00      	nop

0040797c <memcpy>:
  40797c:	4684      	mov	ip, r0
  40797e:	ea41 0300 	orr.w	r3, r1, r0
  407982:	f013 0303 	ands.w	r3, r3, #3
  407986:	d16d      	bne.n	407a64 <memcpy+0xe8>
  407988:	3a40      	subs	r2, #64	; 0x40
  40798a:	d341      	bcc.n	407a10 <memcpy+0x94>
  40798c:	f851 3b04 	ldr.w	r3, [r1], #4
  407990:	f840 3b04 	str.w	r3, [r0], #4
  407994:	f851 3b04 	ldr.w	r3, [r1], #4
  407998:	f840 3b04 	str.w	r3, [r0], #4
  40799c:	f851 3b04 	ldr.w	r3, [r1], #4
  4079a0:	f840 3b04 	str.w	r3, [r0], #4
  4079a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4079a8:	f840 3b04 	str.w	r3, [r0], #4
  4079ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4079b0:	f840 3b04 	str.w	r3, [r0], #4
  4079b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4079b8:	f840 3b04 	str.w	r3, [r0], #4
  4079bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4079c0:	f840 3b04 	str.w	r3, [r0], #4
  4079c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4079c8:	f840 3b04 	str.w	r3, [r0], #4
  4079cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4079d0:	f840 3b04 	str.w	r3, [r0], #4
  4079d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4079d8:	f840 3b04 	str.w	r3, [r0], #4
  4079dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4079e0:	f840 3b04 	str.w	r3, [r0], #4
  4079e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4079e8:	f840 3b04 	str.w	r3, [r0], #4
  4079ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4079f0:	f840 3b04 	str.w	r3, [r0], #4
  4079f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4079f8:	f840 3b04 	str.w	r3, [r0], #4
  4079fc:	f851 3b04 	ldr.w	r3, [r1], #4
  407a00:	f840 3b04 	str.w	r3, [r0], #4
  407a04:	f851 3b04 	ldr.w	r3, [r1], #4
  407a08:	f840 3b04 	str.w	r3, [r0], #4
  407a0c:	3a40      	subs	r2, #64	; 0x40
  407a0e:	d2bd      	bcs.n	40798c <memcpy+0x10>
  407a10:	3230      	adds	r2, #48	; 0x30
  407a12:	d311      	bcc.n	407a38 <memcpy+0xbc>
  407a14:	f851 3b04 	ldr.w	r3, [r1], #4
  407a18:	f840 3b04 	str.w	r3, [r0], #4
  407a1c:	f851 3b04 	ldr.w	r3, [r1], #4
  407a20:	f840 3b04 	str.w	r3, [r0], #4
  407a24:	f851 3b04 	ldr.w	r3, [r1], #4
  407a28:	f840 3b04 	str.w	r3, [r0], #4
  407a2c:	f851 3b04 	ldr.w	r3, [r1], #4
  407a30:	f840 3b04 	str.w	r3, [r0], #4
  407a34:	3a10      	subs	r2, #16
  407a36:	d2ed      	bcs.n	407a14 <memcpy+0x98>
  407a38:	320c      	adds	r2, #12
  407a3a:	d305      	bcc.n	407a48 <memcpy+0xcc>
  407a3c:	f851 3b04 	ldr.w	r3, [r1], #4
  407a40:	f840 3b04 	str.w	r3, [r0], #4
  407a44:	3a04      	subs	r2, #4
  407a46:	d2f9      	bcs.n	407a3c <memcpy+0xc0>
  407a48:	3204      	adds	r2, #4
  407a4a:	d008      	beq.n	407a5e <memcpy+0xe2>
  407a4c:	07d2      	lsls	r2, r2, #31
  407a4e:	bf1c      	itt	ne
  407a50:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407a54:	f800 3b01 	strbne.w	r3, [r0], #1
  407a58:	d301      	bcc.n	407a5e <memcpy+0xe2>
  407a5a:	880b      	ldrh	r3, [r1, #0]
  407a5c:	8003      	strh	r3, [r0, #0]
  407a5e:	4660      	mov	r0, ip
  407a60:	4770      	bx	lr
  407a62:	bf00      	nop
  407a64:	2a08      	cmp	r2, #8
  407a66:	d313      	bcc.n	407a90 <memcpy+0x114>
  407a68:	078b      	lsls	r3, r1, #30
  407a6a:	d08d      	beq.n	407988 <memcpy+0xc>
  407a6c:	f010 0303 	ands.w	r3, r0, #3
  407a70:	d08a      	beq.n	407988 <memcpy+0xc>
  407a72:	f1c3 0304 	rsb	r3, r3, #4
  407a76:	1ad2      	subs	r2, r2, r3
  407a78:	07db      	lsls	r3, r3, #31
  407a7a:	bf1c      	itt	ne
  407a7c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407a80:	f800 3b01 	strbne.w	r3, [r0], #1
  407a84:	d380      	bcc.n	407988 <memcpy+0xc>
  407a86:	f831 3b02 	ldrh.w	r3, [r1], #2
  407a8a:	f820 3b02 	strh.w	r3, [r0], #2
  407a8e:	e77b      	b.n	407988 <memcpy+0xc>
  407a90:	3a04      	subs	r2, #4
  407a92:	d3d9      	bcc.n	407a48 <memcpy+0xcc>
  407a94:	3a01      	subs	r2, #1
  407a96:	f811 3b01 	ldrb.w	r3, [r1], #1
  407a9a:	f800 3b01 	strb.w	r3, [r0], #1
  407a9e:	d2f9      	bcs.n	407a94 <memcpy+0x118>
  407aa0:	780b      	ldrb	r3, [r1, #0]
  407aa2:	7003      	strb	r3, [r0, #0]
  407aa4:	784b      	ldrb	r3, [r1, #1]
  407aa6:	7043      	strb	r3, [r0, #1]
  407aa8:	788b      	ldrb	r3, [r1, #2]
  407aaa:	7083      	strb	r3, [r0, #2]
  407aac:	4660      	mov	r0, ip
  407aae:	4770      	bx	lr

00407ab0 <memmove>:
  407ab0:	4288      	cmp	r0, r1
  407ab2:	b5f0      	push	{r4, r5, r6, r7, lr}
  407ab4:	d90d      	bls.n	407ad2 <memmove+0x22>
  407ab6:	188b      	adds	r3, r1, r2
  407ab8:	4298      	cmp	r0, r3
  407aba:	d20a      	bcs.n	407ad2 <memmove+0x22>
  407abc:	1881      	adds	r1, r0, r2
  407abe:	2a00      	cmp	r2, #0
  407ac0:	d054      	beq.n	407b6c <memmove+0xbc>
  407ac2:	1a9a      	subs	r2, r3, r2
  407ac4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407ac8:	f801 4d01 	strb.w	r4, [r1, #-1]!
  407acc:	4293      	cmp	r3, r2
  407ace:	d1f9      	bne.n	407ac4 <memmove+0x14>
  407ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407ad2:	2a0f      	cmp	r2, #15
  407ad4:	d948      	bls.n	407b68 <memmove+0xb8>
  407ad6:	ea40 0301 	orr.w	r3, r0, r1
  407ada:	079b      	lsls	r3, r3, #30
  407adc:	d147      	bne.n	407b6e <memmove+0xbe>
  407ade:	f100 0410 	add.w	r4, r0, #16
  407ae2:	f101 0310 	add.w	r3, r1, #16
  407ae6:	4615      	mov	r5, r2
  407ae8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407aec:	f844 6c10 	str.w	r6, [r4, #-16]
  407af0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407af4:	f844 6c0c 	str.w	r6, [r4, #-12]
  407af8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407afc:	f844 6c08 	str.w	r6, [r4, #-8]
  407b00:	3d10      	subs	r5, #16
  407b02:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407b06:	f844 6c04 	str.w	r6, [r4, #-4]
  407b0a:	2d0f      	cmp	r5, #15
  407b0c:	f103 0310 	add.w	r3, r3, #16
  407b10:	f104 0410 	add.w	r4, r4, #16
  407b14:	d8e8      	bhi.n	407ae8 <memmove+0x38>
  407b16:	f1a2 0310 	sub.w	r3, r2, #16
  407b1a:	f023 030f 	bic.w	r3, r3, #15
  407b1e:	f002 0e0f 	and.w	lr, r2, #15
  407b22:	3310      	adds	r3, #16
  407b24:	f1be 0f03 	cmp.w	lr, #3
  407b28:	4419      	add	r1, r3
  407b2a:	4403      	add	r3, r0
  407b2c:	d921      	bls.n	407b72 <memmove+0xc2>
  407b2e:	1f1e      	subs	r6, r3, #4
  407b30:	460d      	mov	r5, r1
  407b32:	4674      	mov	r4, lr
  407b34:	3c04      	subs	r4, #4
  407b36:	f855 7b04 	ldr.w	r7, [r5], #4
  407b3a:	f846 7f04 	str.w	r7, [r6, #4]!
  407b3e:	2c03      	cmp	r4, #3
  407b40:	d8f8      	bhi.n	407b34 <memmove+0x84>
  407b42:	f1ae 0404 	sub.w	r4, lr, #4
  407b46:	f024 0403 	bic.w	r4, r4, #3
  407b4a:	3404      	adds	r4, #4
  407b4c:	4423      	add	r3, r4
  407b4e:	4421      	add	r1, r4
  407b50:	f002 0203 	and.w	r2, r2, #3
  407b54:	b152      	cbz	r2, 407b6c <memmove+0xbc>
  407b56:	3b01      	subs	r3, #1
  407b58:	440a      	add	r2, r1
  407b5a:	f811 4b01 	ldrb.w	r4, [r1], #1
  407b5e:	f803 4f01 	strb.w	r4, [r3, #1]!
  407b62:	4291      	cmp	r1, r2
  407b64:	d1f9      	bne.n	407b5a <memmove+0xaa>
  407b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407b68:	4603      	mov	r3, r0
  407b6a:	e7f3      	b.n	407b54 <memmove+0xa4>
  407b6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407b6e:	4603      	mov	r3, r0
  407b70:	e7f1      	b.n	407b56 <memmove+0xa6>
  407b72:	4672      	mov	r2, lr
  407b74:	e7ee      	b.n	407b54 <memmove+0xa4>
  407b76:	bf00      	nop

00407b78 <__malloc_lock>:
  407b78:	4770      	bx	lr
  407b7a:	bf00      	nop

00407b7c <__malloc_unlock>:
  407b7c:	4770      	bx	lr
  407b7e:	bf00      	nop

00407b80 <_Balloc>:
  407b80:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407b82:	b570      	push	{r4, r5, r6, lr}
  407b84:	4605      	mov	r5, r0
  407b86:	460c      	mov	r4, r1
  407b88:	b14b      	cbz	r3, 407b9e <_Balloc+0x1e>
  407b8a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407b8e:	b180      	cbz	r0, 407bb2 <_Balloc+0x32>
  407b90:	6802      	ldr	r2, [r0, #0]
  407b92:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  407b96:	2300      	movs	r3, #0
  407b98:	6103      	str	r3, [r0, #16]
  407b9a:	60c3      	str	r3, [r0, #12]
  407b9c:	bd70      	pop	{r4, r5, r6, pc}
  407b9e:	2104      	movs	r1, #4
  407ba0:	2221      	movs	r2, #33	; 0x21
  407ba2:	f000 fde9 	bl	408778 <_calloc_r>
  407ba6:	64e8      	str	r0, [r5, #76]	; 0x4c
  407ba8:	4603      	mov	r3, r0
  407baa:	2800      	cmp	r0, #0
  407bac:	d1ed      	bne.n	407b8a <_Balloc+0xa>
  407bae:	2000      	movs	r0, #0
  407bb0:	bd70      	pop	{r4, r5, r6, pc}
  407bb2:	2101      	movs	r1, #1
  407bb4:	fa01 f604 	lsl.w	r6, r1, r4
  407bb8:	1d72      	adds	r2, r6, #5
  407bba:	4628      	mov	r0, r5
  407bbc:	0092      	lsls	r2, r2, #2
  407bbe:	f000 fddb 	bl	408778 <_calloc_r>
  407bc2:	2800      	cmp	r0, #0
  407bc4:	d0f3      	beq.n	407bae <_Balloc+0x2e>
  407bc6:	6044      	str	r4, [r0, #4]
  407bc8:	6086      	str	r6, [r0, #8]
  407bca:	e7e4      	b.n	407b96 <_Balloc+0x16>

00407bcc <_Bfree>:
  407bcc:	b131      	cbz	r1, 407bdc <_Bfree+0x10>
  407bce:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407bd0:	684a      	ldr	r2, [r1, #4]
  407bd2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407bd6:	6008      	str	r0, [r1, #0]
  407bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407bdc:	4770      	bx	lr
  407bde:	bf00      	nop

00407be0 <__multadd>:
  407be0:	b5f0      	push	{r4, r5, r6, r7, lr}
  407be2:	690c      	ldr	r4, [r1, #16]
  407be4:	b083      	sub	sp, #12
  407be6:	460d      	mov	r5, r1
  407be8:	4606      	mov	r6, r0
  407bea:	f101 0e14 	add.w	lr, r1, #20
  407bee:	2700      	movs	r7, #0
  407bf0:	f8de 1000 	ldr.w	r1, [lr]
  407bf4:	b288      	uxth	r0, r1
  407bf6:	0c09      	lsrs	r1, r1, #16
  407bf8:	fb02 3300 	mla	r3, r2, r0, r3
  407bfc:	fb02 f101 	mul.w	r1, r2, r1
  407c00:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  407c04:	3701      	adds	r7, #1
  407c06:	b29b      	uxth	r3, r3
  407c08:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  407c0c:	42bc      	cmp	r4, r7
  407c0e:	f84e 3b04 	str.w	r3, [lr], #4
  407c12:	ea4f 4311 	mov.w	r3, r1, lsr #16
  407c16:	dceb      	bgt.n	407bf0 <__multadd+0x10>
  407c18:	b13b      	cbz	r3, 407c2a <__multadd+0x4a>
  407c1a:	68aa      	ldr	r2, [r5, #8]
  407c1c:	4294      	cmp	r4, r2
  407c1e:	da07      	bge.n	407c30 <__multadd+0x50>
  407c20:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  407c24:	3401      	adds	r4, #1
  407c26:	6153      	str	r3, [r2, #20]
  407c28:	612c      	str	r4, [r5, #16]
  407c2a:	4628      	mov	r0, r5
  407c2c:	b003      	add	sp, #12
  407c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407c30:	6869      	ldr	r1, [r5, #4]
  407c32:	9301      	str	r3, [sp, #4]
  407c34:	3101      	adds	r1, #1
  407c36:	4630      	mov	r0, r6
  407c38:	f7ff ffa2 	bl	407b80 <_Balloc>
  407c3c:	692a      	ldr	r2, [r5, #16]
  407c3e:	3202      	adds	r2, #2
  407c40:	f105 010c 	add.w	r1, r5, #12
  407c44:	4607      	mov	r7, r0
  407c46:	0092      	lsls	r2, r2, #2
  407c48:	300c      	adds	r0, #12
  407c4a:	f7ff fe97 	bl	40797c <memcpy>
  407c4e:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  407c50:	6869      	ldr	r1, [r5, #4]
  407c52:	9b01      	ldr	r3, [sp, #4]
  407c54:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407c58:	6028      	str	r0, [r5, #0]
  407c5a:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407c5e:	463d      	mov	r5, r7
  407c60:	e7de      	b.n	407c20 <__multadd+0x40>
  407c62:	bf00      	nop

00407c64 <__hi0bits>:
  407c64:	0c03      	lsrs	r3, r0, #16
  407c66:	041b      	lsls	r3, r3, #16
  407c68:	b9b3      	cbnz	r3, 407c98 <__hi0bits+0x34>
  407c6a:	0400      	lsls	r0, r0, #16
  407c6c:	2310      	movs	r3, #16
  407c6e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  407c72:	bf04      	itt	eq
  407c74:	0200      	lsleq	r0, r0, #8
  407c76:	3308      	addeq	r3, #8
  407c78:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  407c7c:	bf04      	itt	eq
  407c7e:	0100      	lsleq	r0, r0, #4
  407c80:	3304      	addeq	r3, #4
  407c82:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  407c86:	bf04      	itt	eq
  407c88:	0080      	lsleq	r0, r0, #2
  407c8a:	3302      	addeq	r3, #2
  407c8c:	2800      	cmp	r0, #0
  407c8e:	db07      	blt.n	407ca0 <__hi0bits+0x3c>
  407c90:	0042      	lsls	r2, r0, #1
  407c92:	d403      	bmi.n	407c9c <__hi0bits+0x38>
  407c94:	2020      	movs	r0, #32
  407c96:	4770      	bx	lr
  407c98:	2300      	movs	r3, #0
  407c9a:	e7e8      	b.n	407c6e <__hi0bits+0xa>
  407c9c:	1c58      	adds	r0, r3, #1
  407c9e:	4770      	bx	lr
  407ca0:	4618      	mov	r0, r3
  407ca2:	4770      	bx	lr

00407ca4 <__lo0bits>:
  407ca4:	6803      	ldr	r3, [r0, #0]
  407ca6:	f013 0207 	ands.w	r2, r3, #7
  407caa:	d007      	beq.n	407cbc <__lo0bits+0x18>
  407cac:	07d9      	lsls	r1, r3, #31
  407cae:	d420      	bmi.n	407cf2 <__lo0bits+0x4e>
  407cb0:	079a      	lsls	r2, r3, #30
  407cb2:	d420      	bmi.n	407cf6 <__lo0bits+0x52>
  407cb4:	089b      	lsrs	r3, r3, #2
  407cb6:	6003      	str	r3, [r0, #0]
  407cb8:	2002      	movs	r0, #2
  407cba:	4770      	bx	lr
  407cbc:	b299      	uxth	r1, r3
  407cbe:	b909      	cbnz	r1, 407cc4 <__lo0bits+0x20>
  407cc0:	0c1b      	lsrs	r3, r3, #16
  407cc2:	2210      	movs	r2, #16
  407cc4:	f013 0fff 	tst.w	r3, #255	; 0xff
  407cc8:	bf04      	itt	eq
  407cca:	0a1b      	lsreq	r3, r3, #8
  407ccc:	3208      	addeq	r2, #8
  407cce:	0719      	lsls	r1, r3, #28
  407cd0:	bf04      	itt	eq
  407cd2:	091b      	lsreq	r3, r3, #4
  407cd4:	3204      	addeq	r2, #4
  407cd6:	0799      	lsls	r1, r3, #30
  407cd8:	bf04      	itt	eq
  407cda:	089b      	lsreq	r3, r3, #2
  407cdc:	3202      	addeq	r2, #2
  407cde:	07d9      	lsls	r1, r3, #31
  407ce0:	d404      	bmi.n	407cec <__lo0bits+0x48>
  407ce2:	085b      	lsrs	r3, r3, #1
  407ce4:	d101      	bne.n	407cea <__lo0bits+0x46>
  407ce6:	2020      	movs	r0, #32
  407ce8:	4770      	bx	lr
  407cea:	3201      	adds	r2, #1
  407cec:	6003      	str	r3, [r0, #0]
  407cee:	4610      	mov	r0, r2
  407cf0:	4770      	bx	lr
  407cf2:	2000      	movs	r0, #0
  407cf4:	4770      	bx	lr
  407cf6:	085b      	lsrs	r3, r3, #1
  407cf8:	6003      	str	r3, [r0, #0]
  407cfa:	2001      	movs	r0, #1
  407cfc:	4770      	bx	lr
  407cfe:	bf00      	nop

00407d00 <__i2b>:
  407d00:	b510      	push	{r4, lr}
  407d02:	460c      	mov	r4, r1
  407d04:	2101      	movs	r1, #1
  407d06:	f7ff ff3b 	bl	407b80 <_Balloc>
  407d0a:	2201      	movs	r2, #1
  407d0c:	6144      	str	r4, [r0, #20]
  407d0e:	6102      	str	r2, [r0, #16]
  407d10:	bd10      	pop	{r4, pc}
  407d12:	bf00      	nop

00407d14 <__multiply>:
  407d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407d18:	690f      	ldr	r7, [r1, #16]
  407d1a:	6916      	ldr	r6, [r2, #16]
  407d1c:	42b7      	cmp	r7, r6
  407d1e:	b083      	sub	sp, #12
  407d20:	460d      	mov	r5, r1
  407d22:	4614      	mov	r4, r2
  407d24:	f2c0 808d 	blt.w	407e42 <__multiply+0x12e>
  407d28:	4633      	mov	r3, r6
  407d2a:	463e      	mov	r6, r7
  407d2c:	461f      	mov	r7, r3
  407d2e:	68ab      	ldr	r3, [r5, #8]
  407d30:	6869      	ldr	r1, [r5, #4]
  407d32:	eb06 0807 	add.w	r8, r6, r7
  407d36:	4598      	cmp	r8, r3
  407d38:	bfc8      	it	gt
  407d3a:	3101      	addgt	r1, #1
  407d3c:	f7ff ff20 	bl	407b80 <_Balloc>
  407d40:	f100 0c14 	add.w	ip, r0, #20
  407d44:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  407d48:	45cc      	cmp	ip, r9
  407d4a:	9000      	str	r0, [sp, #0]
  407d4c:	d205      	bcs.n	407d5a <__multiply+0x46>
  407d4e:	4663      	mov	r3, ip
  407d50:	2100      	movs	r1, #0
  407d52:	f843 1b04 	str.w	r1, [r3], #4
  407d56:	4599      	cmp	r9, r3
  407d58:	d8fb      	bhi.n	407d52 <__multiply+0x3e>
  407d5a:	f104 0214 	add.w	r2, r4, #20
  407d5e:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  407d62:	f105 0314 	add.w	r3, r5, #20
  407d66:	4552      	cmp	r2, sl
  407d68:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  407d6c:	d254      	bcs.n	407e18 <__multiply+0x104>
  407d6e:	f8cd 9004 	str.w	r9, [sp, #4]
  407d72:	4699      	mov	r9, r3
  407d74:	f852 3b04 	ldr.w	r3, [r2], #4
  407d78:	fa1f fb83 	uxth.w	fp, r3
  407d7c:	f1bb 0f00 	cmp.w	fp, #0
  407d80:	d020      	beq.n	407dc4 <__multiply+0xb0>
  407d82:	2000      	movs	r0, #0
  407d84:	464f      	mov	r7, r9
  407d86:	4666      	mov	r6, ip
  407d88:	4605      	mov	r5, r0
  407d8a:	e000      	b.n	407d8e <__multiply+0x7a>
  407d8c:	461e      	mov	r6, r3
  407d8e:	f857 4b04 	ldr.w	r4, [r7], #4
  407d92:	6830      	ldr	r0, [r6, #0]
  407d94:	b2a1      	uxth	r1, r4
  407d96:	b283      	uxth	r3, r0
  407d98:	fb0b 3101 	mla	r1, fp, r1, r3
  407d9c:	0c24      	lsrs	r4, r4, #16
  407d9e:	0c00      	lsrs	r0, r0, #16
  407da0:	194b      	adds	r3, r1, r5
  407da2:	fb0b 0004 	mla	r0, fp, r4, r0
  407da6:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  407daa:	b299      	uxth	r1, r3
  407dac:	4633      	mov	r3, r6
  407dae:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  407db2:	45be      	cmp	lr, r7
  407db4:	ea4f 4510 	mov.w	r5, r0, lsr #16
  407db8:	f843 1b04 	str.w	r1, [r3], #4
  407dbc:	d8e6      	bhi.n	407d8c <__multiply+0x78>
  407dbe:	6075      	str	r5, [r6, #4]
  407dc0:	f852 3c04 	ldr.w	r3, [r2, #-4]
  407dc4:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  407dc8:	d020      	beq.n	407e0c <__multiply+0xf8>
  407dca:	f8dc 3000 	ldr.w	r3, [ip]
  407dce:	4667      	mov	r7, ip
  407dd0:	4618      	mov	r0, r3
  407dd2:	464d      	mov	r5, r9
  407dd4:	2100      	movs	r1, #0
  407dd6:	e000      	b.n	407dda <__multiply+0xc6>
  407dd8:	4637      	mov	r7, r6
  407dda:	882c      	ldrh	r4, [r5, #0]
  407ddc:	0c00      	lsrs	r0, r0, #16
  407dde:	fb0b 0004 	mla	r0, fp, r4, r0
  407de2:	4401      	add	r1, r0
  407de4:	b29c      	uxth	r4, r3
  407de6:	463e      	mov	r6, r7
  407de8:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  407dec:	f846 3b04 	str.w	r3, [r6], #4
  407df0:	6878      	ldr	r0, [r7, #4]
  407df2:	f855 4b04 	ldr.w	r4, [r5], #4
  407df6:	b283      	uxth	r3, r0
  407df8:	0c24      	lsrs	r4, r4, #16
  407dfa:	fb0b 3404 	mla	r4, fp, r4, r3
  407dfe:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  407e02:	45ae      	cmp	lr, r5
  407e04:	ea4f 4113 	mov.w	r1, r3, lsr #16
  407e08:	d8e6      	bhi.n	407dd8 <__multiply+0xc4>
  407e0a:	607b      	str	r3, [r7, #4]
  407e0c:	4592      	cmp	sl, r2
  407e0e:	f10c 0c04 	add.w	ip, ip, #4
  407e12:	d8af      	bhi.n	407d74 <__multiply+0x60>
  407e14:	f8dd 9004 	ldr.w	r9, [sp, #4]
  407e18:	f1b8 0f00 	cmp.w	r8, #0
  407e1c:	dd0b      	ble.n	407e36 <__multiply+0x122>
  407e1e:	f859 3c04 	ldr.w	r3, [r9, #-4]
  407e22:	f1a9 0904 	sub.w	r9, r9, #4
  407e26:	b11b      	cbz	r3, 407e30 <__multiply+0x11c>
  407e28:	e005      	b.n	407e36 <__multiply+0x122>
  407e2a:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  407e2e:	b913      	cbnz	r3, 407e36 <__multiply+0x122>
  407e30:	f1b8 0801 	subs.w	r8, r8, #1
  407e34:	d1f9      	bne.n	407e2a <__multiply+0x116>
  407e36:	9800      	ldr	r0, [sp, #0]
  407e38:	f8c0 8010 	str.w	r8, [r0, #16]
  407e3c:	b003      	add	sp, #12
  407e3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e42:	4615      	mov	r5, r2
  407e44:	460c      	mov	r4, r1
  407e46:	e772      	b.n	407d2e <__multiply+0x1a>

00407e48 <__pow5mult>:
  407e48:	f012 0303 	ands.w	r3, r2, #3
  407e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407e50:	4614      	mov	r4, r2
  407e52:	4607      	mov	r7, r0
  407e54:	460e      	mov	r6, r1
  407e56:	d12d      	bne.n	407eb4 <__pow5mult+0x6c>
  407e58:	10a4      	asrs	r4, r4, #2
  407e5a:	d01c      	beq.n	407e96 <__pow5mult+0x4e>
  407e5c:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  407e5e:	b395      	cbz	r5, 407ec6 <__pow5mult+0x7e>
  407e60:	07e3      	lsls	r3, r4, #31
  407e62:	f04f 0800 	mov.w	r8, #0
  407e66:	d406      	bmi.n	407e76 <__pow5mult+0x2e>
  407e68:	1064      	asrs	r4, r4, #1
  407e6a:	d014      	beq.n	407e96 <__pow5mult+0x4e>
  407e6c:	6828      	ldr	r0, [r5, #0]
  407e6e:	b1a8      	cbz	r0, 407e9c <__pow5mult+0x54>
  407e70:	4605      	mov	r5, r0
  407e72:	07e3      	lsls	r3, r4, #31
  407e74:	d5f8      	bpl.n	407e68 <__pow5mult+0x20>
  407e76:	4638      	mov	r0, r7
  407e78:	4631      	mov	r1, r6
  407e7a:	462a      	mov	r2, r5
  407e7c:	f7ff ff4a 	bl	407d14 <__multiply>
  407e80:	b1b6      	cbz	r6, 407eb0 <__pow5mult+0x68>
  407e82:	6872      	ldr	r2, [r6, #4]
  407e84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407e86:	1064      	asrs	r4, r4, #1
  407e88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407e8c:	6031      	str	r1, [r6, #0]
  407e8e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407e92:	4606      	mov	r6, r0
  407e94:	d1ea      	bne.n	407e6c <__pow5mult+0x24>
  407e96:	4630      	mov	r0, r6
  407e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407e9c:	4629      	mov	r1, r5
  407e9e:	462a      	mov	r2, r5
  407ea0:	4638      	mov	r0, r7
  407ea2:	f7ff ff37 	bl	407d14 <__multiply>
  407ea6:	6028      	str	r0, [r5, #0]
  407ea8:	f8c0 8000 	str.w	r8, [r0]
  407eac:	4605      	mov	r5, r0
  407eae:	e7e0      	b.n	407e72 <__pow5mult+0x2a>
  407eb0:	4606      	mov	r6, r0
  407eb2:	e7d9      	b.n	407e68 <__pow5mult+0x20>
  407eb4:	1e5a      	subs	r2, r3, #1
  407eb6:	4d0b      	ldr	r5, [pc, #44]	; (407ee4 <__pow5mult+0x9c>)
  407eb8:	2300      	movs	r3, #0
  407eba:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407ebe:	f7ff fe8f 	bl	407be0 <__multadd>
  407ec2:	4606      	mov	r6, r0
  407ec4:	e7c8      	b.n	407e58 <__pow5mult+0x10>
  407ec6:	2101      	movs	r1, #1
  407ec8:	4638      	mov	r0, r7
  407eca:	f7ff fe59 	bl	407b80 <_Balloc>
  407ece:	f240 2171 	movw	r1, #625	; 0x271
  407ed2:	2201      	movs	r2, #1
  407ed4:	2300      	movs	r3, #0
  407ed6:	6141      	str	r1, [r0, #20]
  407ed8:	6102      	str	r2, [r0, #16]
  407eda:	4605      	mov	r5, r0
  407edc:	64b8      	str	r0, [r7, #72]	; 0x48
  407ede:	6003      	str	r3, [r0, #0]
  407ee0:	e7be      	b.n	407e60 <__pow5mult+0x18>
  407ee2:	bf00      	nop
  407ee4:	00409838 	.word	0x00409838

00407ee8 <__lshift>:
  407ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407eec:	690f      	ldr	r7, [r1, #16]
  407eee:	688b      	ldr	r3, [r1, #8]
  407ef0:	ea4f 1962 	mov.w	r9, r2, asr #5
  407ef4:	444f      	add	r7, r9
  407ef6:	1c7d      	adds	r5, r7, #1
  407ef8:	429d      	cmp	r5, r3
  407efa:	460e      	mov	r6, r1
  407efc:	4614      	mov	r4, r2
  407efe:	6849      	ldr	r1, [r1, #4]
  407f00:	4680      	mov	r8, r0
  407f02:	dd04      	ble.n	407f0e <__lshift+0x26>
  407f04:	005b      	lsls	r3, r3, #1
  407f06:	429d      	cmp	r5, r3
  407f08:	f101 0101 	add.w	r1, r1, #1
  407f0c:	dcfa      	bgt.n	407f04 <__lshift+0x1c>
  407f0e:	4640      	mov	r0, r8
  407f10:	f7ff fe36 	bl	407b80 <_Balloc>
  407f14:	f1b9 0f00 	cmp.w	r9, #0
  407f18:	f100 0114 	add.w	r1, r0, #20
  407f1c:	dd09      	ble.n	407f32 <__lshift+0x4a>
  407f1e:	2300      	movs	r3, #0
  407f20:	469e      	mov	lr, r3
  407f22:	460a      	mov	r2, r1
  407f24:	3301      	adds	r3, #1
  407f26:	454b      	cmp	r3, r9
  407f28:	f842 eb04 	str.w	lr, [r2], #4
  407f2c:	d1fa      	bne.n	407f24 <__lshift+0x3c>
  407f2e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  407f32:	6932      	ldr	r2, [r6, #16]
  407f34:	f106 0314 	add.w	r3, r6, #20
  407f38:	f014 0c1f 	ands.w	ip, r4, #31
  407f3c:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  407f40:	d01f      	beq.n	407f82 <__lshift+0x9a>
  407f42:	f1cc 0920 	rsb	r9, ip, #32
  407f46:	2200      	movs	r2, #0
  407f48:	681c      	ldr	r4, [r3, #0]
  407f4a:	fa04 f40c 	lsl.w	r4, r4, ip
  407f4e:	4314      	orrs	r4, r2
  407f50:	468a      	mov	sl, r1
  407f52:	f841 4b04 	str.w	r4, [r1], #4
  407f56:	f853 4b04 	ldr.w	r4, [r3], #4
  407f5a:	459e      	cmp	lr, r3
  407f5c:	fa24 f209 	lsr.w	r2, r4, r9
  407f60:	d8f2      	bhi.n	407f48 <__lshift+0x60>
  407f62:	f8ca 2004 	str.w	r2, [sl, #4]
  407f66:	b102      	cbz	r2, 407f6a <__lshift+0x82>
  407f68:	1cbd      	adds	r5, r7, #2
  407f6a:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  407f6e:	6872      	ldr	r2, [r6, #4]
  407f70:	3d01      	subs	r5, #1
  407f72:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407f76:	6105      	str	r5, [r0, #16]
  407f78:	6031      	str	r1, [r6, #0]
  407f7a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407f82:	3904      	subs	r1, #4
  407f84:	f853 2b04 	ldr.w	r2, [r3], #4
  407f88:	f841 2f04 	str.w	r2, [r1, #4]!
  407f8c:	459e      	cmp	lr, r3
  407f8e:	d8f9      	bhi.n	407f84 <__lshift+0x9c>
  407f90:	e7eb      	b.n	407f6a <__lshift+0x82>
  407f92:	bf00      	nop

00407f94 <__mcmp>:
  407f94:	6902      	ldr	r2, [r0, #16]
  407f96:	690b      	ldr	r3, [r1, #16]
  407f98:	1ad2      	subs	r2, r2, r3
  407f9a:	d113      	bne.n	407fc4 <__mcmp+0x30>
  407f9c:	009b      	lsls	r3, r3, #2
  407f9e:	3014      	adds	r0, #20
  407fa0:	3114      	adds	r1, #20
  407fa2:	4419      	add	r1, r3
  407fa4:	b410      	push	{r4}
  407fa6:	4403      	add	r3, r0
  407fa8:	e001      	b.n	407fae <__mcmp+0x1a>
  407faa:	4298      	cmp	r0, r3
  407fac:	d20c      	bcs.n	407fc8 <__mcmp+0x34>
  407fae:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407fb2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407fb6:	4294      	cmp	r4, r2
  407fb8:	d0f7      	beq.n	407faa <__mcmp+0x16>
  407fba:	d309      	bcc.n	407fd0 <__mcmp+0x3c>
  407fbc:	2001      	movs	r0, #1
  407fbe:	f85d 4b04 	ldr.w	r4, [sp], #4
  407fc2:	4770      	bx	lr
  407fc4:	4610      	mov	r0, r2
  407fc6:	4770      	bx	lr
  407fc8:	2000      	movs	r0, #0
  407fca:	f85d 4b04 	ldr.w	r4, [sp], #4
  407fce:	4770      	bx	lr
  407fd0:	f04f 30ff 	mov.w	r0, #4294967295
  407fd4:	f85d 4b04 	ldr.w	r4, [sp], #4
  407fd8:	4770      	bx	lr
  407fda:	bf00      	nop

00407fdc <__mdiff>:
  407fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407fe0:	460e      	mov	r6, r1
  407fe2:	4605      	mov	r5, r0
  407fe4:	4611      	mov	r1, r2
  407fe6:	4630      	mov	r0, r6
  407fe8:	4614      	mov	r4, r2
  407fea:	f7ff ffd3 	bl	407f94 <__mcmp>
  407fee:	1e07      	subs	r7, r0, #0
  407ff0:	d054      	beq.n	40809c <__mdiff+0xc0>
  407ff2:	db4d      	blt.n	408090 <__mdiff+0xb4>
  407ff4:	f04f 0800 	mov.w	r8, #0
  407ff8:	6871      	ldr	r1, [r6, #4]
  407ffa:	4628      	mov	r0, r5
  407ffc:	f7ff fdc0 	bl	407b80 <_Balloc>
  408000:	6937      	ldr	r7, [r6, #16]
  408002:	6923      	ldr	r3, [r4, #16]
  408004:	f8c0 800c 	str.w	r8, [r0, #12]
  408008:	3614      	adds	r6, #20
  40800a:	f104 0214 	add.w	r2, r4, #20
  40800e:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  408012:	f100 0514 	add.w	r5, r0, #20
  408016:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  40801a:	2300      	movs	r3, #0
  40801c:	f856 8b04 	ldr.w	r8, [r6], #4
  408020:	f852 4b04 	ldr.w	r4, [r2], #4
  408024:	fa13 f388 	uxtah	r3, r3, r8
  408028:	b2a1      	uxth	r1, r4
  40802a:	0c24      	lsrs	r4, r4, #16
  40802c:	1a59      	subs	r1, r3, r1
  40802e:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  408032:	eb03 4321 	add.w	r3, r3, r1, asr #16
  408036:	b289      	uxth	r1, r1
  408038:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  40803c:	4594      	cmp	ip, r2
  40803e:	f845 1b04 	str.w	r1, [r5], #4
  408042:	ea4f 4323 	mov.w	r3, r3, asr #16
  408046:	4634      	mov	r4, r6
  408048:	d8e8      	bhi.n	40801c <__mdiff+0x40>
  40804a:	45b6      	cmp	lr, r6
  40804c:	46ac      	mov	ip, r5
  40804e:	d915      	bls.n	40807c <__mdiff+0xa0>
  408050:	f854 2b04 	ldr.w	r2, [r4], #4
  408054:	fa13 f182 	uxtah	r1, r3, r2
  408058:	0c13      	lsrs	r3, r2, #16
  40805a:	eb03 4321 	add.w	r3, r3, r1, asr #16
  40805e:	b289      	uxth	r1, r1
  408060:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  408064:	45a6      	cmp	lr, r4
  408066:	f845 1b04 	str.w	r1, [r5], #4
  40806a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40806e:	d8ef      	bhi.n	408050 <__mdiff+0x74>
  408070:	43f6      	mvns	r6, r6
  408072:	4476      	add	r6, lr
  408074:	f026 0503 	bic.w	r5, r6, #3
  408078:	3504      	adds	r5, #4
  40807a:	4465      	add	r5, ip
  40807c:	3d04      	subs	r5, #4
  40807e:	b921      	cbnz	r1, 40808a <__mdiff+0xae>
  408080:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  408084:	3f01      	subs	r7, #1
  408086:	2b00      	cmp	r3, #0
  408088:	d0fa      	beq.n	408080 <__mdiff+0xa4>
  40808a:	6107      	str	r7, [r0, #16]
  40808c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408090:	4633      	mov	r3, r6
  408092:	f04f 0801 	mov.w	r8, #1
  408096:	4626      	mov	r6, r4
  408098:	461c      	mov	r4, r3
  40809a:	e7ad      	b.n	407ff8 <__mdiff+0x1c>
  40809c:	4628      	mov	r0, r5
  40809e:	4639      	mov	r1, r7
  4080a0:	f7ff fd6e 	bl	407b80 <_Balloc>
  4080a4:	2301      	movs	r3, #1
  4080a6:	6147      	str	r7, [r0, #20]
  4080a8:	6103      	str	r3, [r0, #16]
  4080aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4080ae:	bf00      	nop

004080b0 <__d2b>:
  4080b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4080b4:	b082      	sub	sp, #8
  4080b6:	2101      	movs	r1, #1
  4080b8:	461c      	mov	r4, r3
  4080ba:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4080be:	4615      	mov	r5, r2
  4080c0:	9e08      	ldr	r6, [sp, #32]
  4080c2:	f7ff fd5d 	bl	407b80 <_Balloc>
  4080c6:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4080ca:	4680      	mov	r8, r0
  4080cc:	b10f      	cbz	r7, 4080d2 <__d2b+0x22>
  4080ce:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4080d2:	9401      	str	r4, [sp, #4]
  4080d4:	b31d      	cbz	r5, 40811e <__d2b+0x6e>
  4080d6:	a802      	add	r0, sp, #8
  4080d8:	f840 5d08 	str.w	r5, [r0, #-8]!
  4080dc:	f7ff fde2 	bl	407ca4 <__lo0bits>
  4080e0:	2800      	cmp	r0, #0
  4080e2:	d134      	bne.n	40814e <__d2b+0x9e>
  4080e4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4080e8:	f8c8 2014 	str.w	r2, [r8, #20]
  4080ec:	2b00      	cmp	r3, #0
  4080ee:	bf14      	ite	ne
  4080f0:	2402      	movne	r4, #2
  4080f2:	2401      	moveq	r4, #1
  4080f4:	f8c8 3018 	str.w	r3, [r8, #24]
  4080f8:	f8c8 4010 	str.w	r4, [r8, #16]
  4080fc:	b9df      	cbnz	r7, 408136 <__d2b+0x86>
  4080fe:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  408102:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  408106:	6030      	str	r0, [r6, #0]
  408108:	6918      	ldr	r0, [r3, #16]
  40810a:	f7ff fdab 	bl	407c64 <__hi0bits>
  40810e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408110:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  408114:	6018      	str	r0, [r3, #0]
  408116:	4640      	mov	r0, r8
  408118:	b002      	add	sp, #8
  40811a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40811e:	a801      	add	r0, sp, #4
  408120:	f7ff fdc0 	bl	407ca4 <__lo0bits>
  408124:	2401      	movs	r4, #1
  408126:	9b01      	ldr	r3, [sp, #4]
  408128:	f8c8 3014 	str.w	r3, [r8, #20]
  40812c:	3020      	adds	r0, #32
  40812e:	f8c8 4010 	str.w	r4, [r8, #16]
  408132:	2f00      	cmp	r7, #0
  408134:	d0e3      	beq.n	4080fe <__d2b+0x4e>
  408136:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408138:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40813c:	4407      	add	r7, r0
  40813e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  408142:	6037      	str	r7, [r6, #0]
  408144:	6018      	str	r0, [r3, #0]
  408146:	4640      	mov	r0, r8
  408148:	b002      	add	sp, #8
  40814a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40814e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  408152:	f1c0 0120 	rsb	r1, r0, #32
  408156:	fa03 f101 	lsl.w	r1, r3, r1
  40815a:	430a      	orrs	r2, r1
  40815c:	40c3      	lsrs	r3, r0
  40815e:	9301      	str	r3, [sp, #4]
  408160:	f8c8 2014 	str.w	r2, [r8, #20]
  408164:	e7c2      	b.n	4080ec <__d2b+0x3c>
  408166:	bf00      	nop

00408168 <_realloc_r>:
  408168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40816c:	4617      	mov	r7, r2
  40816e:	b083      	sub	sp, #12
  408170:	460e      	mov	r6, r1
  408172:	2900      	cmp	r1, #0
  408174:	f000 80e7 	beq.w	408346 <_realloc_r+0x1de>
  408178:	4681      	mov	r9, r0
  40817a:	f107 050b 	add.w	r5, r7, #11
  40817e:	f7ff fcfb 	bl	407b78 <__malloc_lock>
  408182:	f856 3c04 	ldr.w	r3, [r6, #-4]
  408186:	2d16      	cmp	r5, #22
  408188:	f023 0403 	bic.w	r4, r3, #3
  40818c:	f1a6 0808 	sub.w	r8, r6, #8
  408190:	d84c      	bhi.n	40822c <_realloc_r+0xc4>
  408192:	2210      	movs	r2, #16
  408194:	4615      	mov	r5, r2
  408196:	42af      	cmp	r7, r5
  408198:	d84d      	bhi.n	408236 <_realloc_r+0xce>
  40819a:	4294      	cmp	r4, r2
  40819c:	f280 8084 	bge.w	4082a8 <_realloc_r+0x140>
  4081a0:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 408550 <_realloc_r+0x3e8>
  4081a4:	f8db 0008 	ldr.w	r0, [fp, #8]
  4081a8:	eb08 0104 	add.w	r1, r8, r4
  4081ac:	4288      	cmp	r0, r1
  4081ae:	f000 80d6 	beq.w	40835e <_realloc_r+0x1f6>
  4081b2:	6848      	ldr	r0, [r1, #4]
  4081b4:	f020 0e01 	bic.w	lr, r0, #1
  4081b8:	448e      	add	lr, r1
  4081ba:	f8de e004 	ldr.w	lr, [lr, #4]
  4081be:	f01e 0f01 	tst.w	lr, #1
  4081c2:	d13f      	bne.n	408244 <_realloc_r+0xdc>
  4081c4:	f020 0003 	bic.w	r0, r0, #3
  4081c8:	4420      	add	r0, r4
  4081ca:	4290      	cmp	r0, r2
  4081cc:	f280 80c1 	bge.w	408352 <_realloc_r+0x1ea>
  4081d0:	07db      	lsls	r3, r3, #31
  4081d2:	f100 808f 	bmi.w	4082f4 <_realloc_r+0x18c>
  4081d6:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4081da:	ebc3 0a08 	rsb	sl, r3, r8
  4081de:	f8da 3004 	ldr.w	r3, [sl, #4]
  4081e2:	f023 0303 	bic.w	r3, r3, #3
  4081e6:	eb00 0e03 	add.w	lr, r0, r3
  4081ea:	4596      	cmp	lr, r2
  4081ec:	db34      	blt.n	408258 <_realloc_r+0xf0>
  4081ee:	68cb      	ldr	r3, [r1, #12]
  4081f0:	688a      	ldr	r2, [r1, #8]
  4081f2:	4657      	mov	r7, sl
  4081f4:	60d3      	str	r3, [r2, #12]
  4081f6:	609a      	str	r2, [r3, #8]
  4081f8:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4081fc:	f8da 300c 	ldr.w	r3, [sl, #12]
  408200:	60cb      	str	r3, [r1, #12]
  408202:	1f22      	subs	r2, r4, #4
  408204:	2a24      	cmp	r2, #36	; 0x24
  408206:	6099      	str	r1, [r3, #8]
  408208:	f200 8136 	bhi.w	408478 <_realloc_r+0x310>
  40820c:	2a13      	cmp	r2, #19
  40820e:	f240 80fd 	bls.w	40840c <_realloc_r+0x2a4>
  408212:	6833      	ldr	r3, [r6, #0]
  408214:	f8ca 3008 	str.w	r3, [sl, #8]
  408218:	6873      	ldr	r3, [r6, #4]
  40821a:	f8ca 300c 	str.w	r3, [sl, #12]
  40821e:	2a1b      	cmp	r2, #27
  408220:	f200 8140 	bhi.w	4084a4 <_realloc_r+0x33c>
  408224:	3608      	adds	r6, #8
  408226:	f10a 0310 	add.w	r3, sl, #16
  40822a:	e0f0      	b.n	40840e <_realloc_r+0x2a6>
  40822c:	f025 0507 	bic.w	r5, r5, #7
  408230:	2d00      	cmp	r5, #0
  408232:	462a      	mov	r2, r5
  408234:	daaf      	bge.n	408196 <_realloc_r+0x2e>
  408236:	230c      	movs	r3, #12
  408238:	2000      	movs	r0, #0
  40823a:	f8c9 3000 	str.w	r3, [r9]
  40823e:	b003      	add	sp, #12
  408240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408244:	07d9      	lsls	r1, r3, #31
  408246:	d455      	bmi.n	4082f4 <_realloc_r+0x18c>
  408248:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40824c:	ebc3 0a08 	rsb	sl, r3, r8
  408250:	f8da 3004 	ldr.w	r3, [sl, #4]
  408254:	f023 0303 	bic.w	r3, r3, #3
  408258:	4423      	add	r3, r4
  40825a:	4293      	cmp	r3, r2
  40825c:	db4a      	blt.n	4082f4 <_realloc_r+0x18c>
  40825e:	4657      	mov	r7, sl
  408260:	f8da 100c 	ldr.w	r1, [sl, #12]
  408264:	f857 0f08 	ldr.w	r0, [r7, #8]!
  408268:	1f22      	subs	r2, r4, #4
  40826a:	2a24      	cmp	r2, #36	; 0x24
  40826c:	60c1      	str	r1, [r0, #12]
  40826e:	6088      	str	r0, [r1, #8]
  408270:	f200 810e 	bhi.w	408490 <_realloc_r+0x328>
  408274:	2a13      	cmp	r2, #19
  408276:	f240 8109 	bls.w	40848c <_realloc_r+0x324>
  40827a:	6831      	ldr	r1, [r6, #0]
  40827c:	f8ca 1008 	str.w	r1, [sl, #8]
  408280:	6871      	ldr	r1, [r6, #4]
  408282:	f8ca 100c 	str.w	r1, [sl, #12]
  408286:	2a1b      	cmp	r2, #27
  408288:	f200 8121 	bhi.w	4084ce <_realloc_r+0x366>
  40828c:	3608      	adds	r6, #8
  40828e:	f10a 0210 	add.w	r2, sl, #16
  408292:	6831      	ldr	r1, [r6, #0]
  408294:	6011      	str	r1, [r2, #0]
  408296:	6871      	ldr	r1, [r6, #4]
  408298:	6051      	str	r1, [r2, #4]
  40829a:	68b1      	ldr	r1, [r6, #8]
  40829c:	6091      	str	r1, [r2, #8]
  40829e:	461c      	mov	r4, r3
  4082a0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4082a4:	463e      	mov	r6, r7
  4082a6:	46d0      	mov	r8, sl
  4082a8:	1b62      	subs	r2, r4, r5
  4082aa:	2a0f      	cmp	r2, #15
  4082ac:	f003 0301 	and.w	r3, r3, #1
  4082b0:	d80e      	bhi.n	4082d0 <_realloc_r+0x168>
  4082b2:	4323      	orrs	r3, r4
  4082b4:	4444      	add	r4, r8
  4082b6:	f8c8 3004 	str.w	r3, [r8, #4]
  4082ba:	6863      	ldr	r3, [r4, #4]
  4082bc:	f043 0301 	orr.w	r3, r3, #1
  4082c0:	6063      	str	r3, [r4, #4]
  4082c2:	4648      	mov	r0, r9
  4082c4:	f7ff fc5a 	bl	407b7c <__malloc_unlock>
  4082c8:	4630      	mov	r0, r6
  4082ca:	b003      	add	sp, #12
  4082cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4082d0:	eb08 0105 	add.w	r1, r8, r5
  4082d4:	431d      	orrs	r5, r3
  4082d6:	f042 0301 	orr.w	r3, r2, #1
  4082da:	440a      	add	r2, r1
  4082dc:	f8c8 5004 	str.w	r5, [r8, #4]
  4082e0:	604b      	str	r3, [r1, #4]
  4082e2:	6853      	ldr	r3, [r2, #4]
  4082e4:	f043 0301 	orr.w	r3, r3, #1
  4082e8:	3108      	adds	r1, #8
  4082ea:	6053      	str	r3, [r2, #4]
  4082ec:	4648      	mov	r0, r9
  4082ee:	f7fe ff8d 	bl	40720c <_free_r>
  4082f2:	e7e6      	b.n	4082c2 <_realloc_r+0x15a>
  4082f4:	4639      	mov	r1, r7
  4082f6:	4648      	mov	r0, r9
  4082f8:	f7ff f864 	bl	4073c4 <_malloc_r>
  4082fc:	4607      	mov	r7, r0
  4082fe:	b1d8      	cbz	r0, 408338 <_realloc_r+0x1d0>
  408300:	f856 3c04 	ldr.w	r3, [r6, #-4]
  408304:	f023 0201 	bic.w	r2, r3, #1
  408308:	4442      	add	r2, r8
  40830a:	f1a0 0108 	sub.w	r1, r0, #8
  40830e:	4291      	cmp	r1, r2
  408310:	f000 80ac 	beq.w	40846c <_realloc_r+0x304>
  408314:	1f22      	subs	r2, r4, #4
  408316:	2a24      	cmp	r2, #36	; 0x24
  408318:	f200 8099 	bhi.w	40844e <_realloc_r+0x2e6>
  40831c:	2a13      	cmp	r2, #19
  40831e:	d86a      	bhi.n	4083f6 <_realloc_r+0x28e>
  408320:	4603      	mov	r3, r0
  408322:	4632      	mov	r2, r6
  408324:	6811      	ldr	r1, [r2, #0]
  408326:	6019      	str	r1, [r3, #0]
  408328:	6851      	ldr	r1, [r2, #4]
  40832a:	6059      	str	r1, [r3, #4]
  40832c:	6892      	ldr	r2, [r2, #8]
  40832e:	609a      	str	r2, [r3, #8]
  408330:	4631      	mov	r1, r6
  408332:	4648      	mov	r0, r9
  408334:	f7fe ff6a 	bl	40720c <_free_r>
  408338:	4648      	mov	r0, r9
  40833a:	f7ff fc1f 	bl	407b7c <__malloc_unlock>
  40833e:	4638      	mov	r0, r7
  408340:	b003      	add	sp, #12
  408342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408346:	4611      	mov	r1, r2
  408348:	b003      	add	sp, #12
  40834a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40834e:	f7ff b839 	b.w	4073c4 <_malloc_r>
  408352:	68ca      	ldr	r2, [r1, #12]
  408354:	6889      	ldr	r1, [r1, #8]
  408356:	4604      	mov	r4, r0
  408358:	60ca      	str	r2, [r1, #12]
  40835a:	6091      	str	r1, [r2, #8]
  40835c:	e7a4      	b.n	4082a8 <_realloc_r+0x140>
  40835e:	6841      	ldr	r1, [r0, #4]
  408360:	f021 0103 	bic.w	r1, r1, #3
  408364:	4421      	add	r1, r4
  408366:	f105 0010 	add.w	r0, r5, #16
  40836a:	4281      	cmp	r1, r0
  40836c:	da5b      	bge.n	408426 <_realloc_r+0x2be>
  40836e:	07db      	lsls	r3, r3, #31
  408370:	d4c0      	bmi.n	4082f4 <_realloc_r+0x18c>
  408372:	f856 3c08 	ldr.w	r3, [r6, #-8]
  408376:	ebc3 0a08 	rsb	sl, r3, r8
  40837a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40837e:	f023 0303 	bic.w	r3, r3, #3
  408382:	eb01 0c03 	add.w	ip, r1, r3
  408386:	4560      	cmp	r0, ip
  408388:	f73f af66 	bgt.w	408258 <_realloc_r+0xf0>
  40838c:	4657      	mov	r7, sl
  40838e:	f8da 300c 	ldr.w	r3, [sl, #12]
  408392:	f857 1f08 	ldr.w	r1, [r7, #8]!
  408396:	1f22      	subs	r2, r4, #4
  408398:	2a24      	cmp	r2, #36	; 0x24
  40839a:	60cb      	str	r3, [r1, #12]
  40839c:	6099      	str	r1, [r3, #8]
  40839e:	f200 80b8 	bhi.w	408512 <_realloc_r+0x3aa>
  4083a2:	2a13      	cmp	r2, #19
  4083a4:	f240 80a9 	bls.w	4084fa <_realloc_r+0x392>
  4083a8:	6833      	ldr	r3, [r6, #0]
  4083aa:	f8ca 3008 	str.w	r3, [sl, #8]
  4083ae:	6873      	ldr	r3, [r6, #4]
  4083b0:	f8ca 300c 	str.w	r3, [sl, #12]
  4083b4:	2a1b      	cmp	r2, #27
  4083b6:	f200 80b5 	bhi.w	408524 <_realloc_r+0x3bc>
  4083ba:	3608      	adds	r6, #8
  4083bc:	f10a 0310 	add.w	r3, sl, #16
  4083c0:	6832      	ldr	r2, [r6, #0]
  4083c2:	601a      	str	r2, [r3, #0]
  4083c4:	6872      	ldr	r2, [r6, #4]
  4083c6:	605a      	str	r2, [r3, #4]
  4083c8:	68b2      	ldr	r2, [r6, #8]
  4083ca:	609a      	str	r2, [r3, #8]
  4083cc:	eb0a 0205 	add.w	r2, sl, r5
  4083d0:	ebc5 030c 	rsb	r3, r5, ip
  4083d4:	f043 0301 	orr.w	r3, r3, #1
  4083d8:	f8cb 2008 	str.w	r2, [fp, #8]
  4083dc:	6053      	str	r3, [r2, #4]
  4083de:	f8da 3004 	ldr.w	r3, [sl, #4]
  4083e2:	f003 0301 	and.w	r3, r3, #1
  4083e6:	431d      	orrs	r5, r3
  4083e8:	4648      	mov	r0, r9
  4083ea:	f8ca 5004 	str.w	r5, [sl, #4]
  4083ee:	f7ff fbc5 	bl	407b7c <__malloc_unlock>
  4083f2:	4638      	mov	r0, r7
  4083f4:	e769      	b.n	4082ca <_realloc_r+0x162>
  4083f6:	6833      	ldr	r3, [r6, #0]
  4083f8:	6003      	str	r3, [r0, #0]
  4083fa:	6873      	ldr	r3, [r6, #4]
  4083fc:	6043      	str	r3, [r0, #4]
  4083fe:	2a1b      	cmp	r2, #27
  408400:	d829      	bhi.n	408456 <_realloc_r+0x2ee>
  408402:	f100 0308 	add.w	r3, r0, #8
  408406:	f106 0208 	add.w	r2, r6, #8
  40840a:	e78b      	b.n	408324 <_realloc_r+0x1bc>
  40840c:	463b      	mov	r3, r7
  40840e:	6832      	ldr	r2, [r6, #0]
  408410:	601a      	str	r2, [r3, #0]
  408412:	6872      	ldr	r2, [r6, #4]
  408414:	605a      	str	r2, [r3, #4]
  408416:	68b2      	ldr	r2, [r6, #8]
  408418:	609a      	str	r2, [r3, #8]
  40841a:	463e      	mov	r6, r7
  40841c:	4674      	mov	r4, lr
  40841e:	f8da 3004 	ldr.w	r3, [sl, #4]
  408422:	46d0      	mov	r8, sl
  408424:	e740      	b.n	4082a8 <_realloc_r+0x140>
  408426:	eb08 0205 	add.w	r2, r8, r5
  40842a:	1b4b      	subs	r3, r1, r5
  40842c:	f043 0301 	orr.w	r3, r3, #1
  408430:	f8cb 2008 	str.w	r2, [fp, #8]
  408434:	6053      	str	r3, [r2, #4]
  408436:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40843a:	f003 0301 	and.w	r3, r3, #1
  40843e:	431d      	orrs	r5, r3
  408440:	4648      	mov	r0, r9
  408442:	f846 5c04 	str.w	r5, [r6, #-4]
  408446:	f7ff fb99 	bl	407b7c <__malloc_unlock>
  40844a:	4630      	mov	r0, r6
  40844c:	e73d      	b.n	4082ca <_realloc_r+0x162>
  40844e:	4631      	mov	r1, r6
  408450:	f7ff fb2e 	bl	407ab0 <memmove>
  408454:	e76c      	b.n	408330 <_realloc_r+0x1c8>
  408456:	68b3      	ldr	r3, [r6, #8]
  408458:	6083      	str	r3, [r0, #8]
  40845a:	68f3      	ldr	r3, [r6, #12]
  40845c:	60c3      	str	r3, [r0, #12]
  40845e:	2a24      	cmp	r2, #36	; 0x24
  408460:	d02c      	beq.n	4084bc <_realloc_r+0x354>
  408462:	f100 0310 	add.w	r3, r0, #16
  408466:	f106 0210 	add.w	r2, r6, #16
  40846a:	e75b      	b.n	408324 <_realloc_r+0x1bc>
  40846c:	f850 2c04 	ldr.w	r2, [r0, #-4]
  408470:	f022 0203 	bic.w	r2, r2, #3
  408474:	4414      	add	r4, r2
  408476:	e717      	b.n	4082a8 <_realloc_r+0x140>
  408478:	4631      	mov	r1, r6
  40847a:	4638      	mov	r0, r7
  40847c:	4674      	mov	r4, lr
  40847e:	463e      	mov	r6, r7
  408480:	f7ff fb16 	bl	407ab0 <memmove>
  408484:	46d0      	mov	r8, sl
  408486:	f8da 3004 	ldr.w	r3, [sl, #4]
  40848a:	e70d      	b.n	4082a8 <_realloc_r+0x140>
  40848c:	463a      	mov	r2, r7
  40848e:	e700      	b.n	408292 <_realloc_r+0x12a>
  408490:	4631      	mov	r1, r6
  408492:	4638      	mov	r0, r7
  408494:	461c      	mov	r4, r3
  408496:	463e      	mov	r6, r7
  408498:	f7ff fb0a 	bl	407ab0 <memmove>
  40849c:	46d0      	mov	r8, sl
  40849e:	f8da 3004 	ldr.w	r3, [sl, #4]
  4084a2:	e701      	b.n	4082a8 <_realloc_r+0x140>
  4084a4:	68b3      	ldr	r3, [r6, #8]
  4084a6:	f8ca 3010 	str.w	r3, [sl, #16]
  4084aa:	68f3      	ldr	r3, [r6, #12]
  4084ac:	f8ca 3014 	str.w	r3, [sl, #20]
  4084b0:	2a24      	cmp	r2, #36	; 0x24
  4084b2:	d018      	beq.n	4084e6 <_realloc_r+0x37e>
  4084b4:	3610      	adds	r6, #16
  4084b6:	f10a 0318 	add.w	r3, sl, #24
  4084ba:	e7a8      	b.n	40840e <_realloc_r+0x2a6>
  4084bc:	6933      	ldr	r3, [r6, #16]
  4084be:	6103      	str	r3, [r0, #16]
  4084c0:	6973      	ldr	r3, [r6, #20]
  4084c2:	6143      	str	r3, [r0, #20]
  4084c4:	f106 0218 	add.w	r2, r6, #24
  4084c8:	f100 0318 	add.w	r3, r0, #24
  4084cc:	e72a      	b.n	408324 <_realloc_r+0x1bc>
  4084ce:	68b1      	ldr	r1, [r6, #8]
  4084d0:	f8ca 1010 	str.w	r1, [sl, #16]
  4084d4:	68f1      	ldr	r1, [r6, #12]
  4084d6:	f8ca 1014 	str.w	r1, [sl, #20]
  4084da:	2a24      	cmp	r2, #36	; 0x24
  4084dc:	d00f      	beq.n	4084fe <_realloc_r+0x396>
  4084de:	3610      	adds	r6, #16
  4084e0:	f10a 0218 	add.w	r2, sl, #24
  4084e4:	e6d5      	b.n	408292 <_realloc_r+0x12a>
  4084e6:	6933      	ldr	r3, [r6, #16]
  4084e8:	f8ca 3018 	str.w	r3, [sl, #24]
  4084ec:	6973      	ldr	r3, [r6, #20]
  4084ee:	f8ca 301c 	str.w	r3, [sl, #28]
  4084f2:	3618      	adds	r6, #24
  4084f4:	f10a 0320 	add.w	r3, sl, #32
  4084f8:	e789      	b.n	40840e <_realloc_r+0x2a6>
  4084fa:	463b      	mov	r3, r7
  4084fc:	e760      	b.n	4083c0 <_realloc_r+0x258>
  4084fe:	6932      	ldr	r2, [r6, #16]
  408500:	f8ca 2018 	str.w	r2, [sl, #24]
  408504:	6972      	ldr	r2, [r6, #20]
  408506:	f8ca 201c 	str.w	r2, [sl, #28]
  40850a:	3618      	adds	r6, #24
  40850c:	f10a 0220 	add.w	r2, sl, #32
  408510:	e6bf      	b.n	408292 <_realloc_r+0x12a>
  408512:	4631      	mov	r1, r6
  408514:	4638      	mov	r0, r7
  408516:	f8cd c004 	str.w	ip, [sp, #4]
  40851a:	f7ff fac9 	bl	407ab0 <memmove>
  40851e:	f8dd c004 	ldr.w	ip, [sp, #4]
  408522:	e753      	b.n	4083cc <_realloc_r+0x264>
  408524:	68b3      	ldr	r3, [r6, #8]
  408526:	f8ca 3010 	str.w	r3, [sl, #16]
  40852a:	68f3      	ldr	r3, [r6, #12]
  40852c:	f8ca 3014 	str.w	r3, [sl, #20]
  408530:	2a24      	cmp	r2, #36	; 0x24
  408532:	d003      	beq.n	40853c <_realloc_r+0x3d4>
  408534:	3610      	adds	r6, #16
  408536:	f10a 0318 	add.w	r3, sl, #24
  40853a:	e741      	b.n	4083c0 <_realloc_r+0x258>
  40853c:	6933      	ldr	r3, [r6, #16]
  40853e:	f8ca 3018 	str.w	r3, [sl, #24]
  408542:	6973      	ldr	r3, [r6, #20]
  408544:	f8ca 301c 	str.w	r3, [sl, #28]
  408548:	3618      	adds	r6, #24
  40854a:	f10a 0320 	add.w	r3, sl, #32
  40854e:	e737      	b.n	4083c0 <_realloc_r+0x258>
  408550:	20000474 	.word	0x20000474

00408554 <__fpclassifyd>:
  408554:	b410      	push	{r4}
  408556:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  40855a:	d008      	beq.n	40856e <__fpclassifyd+0x1a>
  40855c:	4b11      	ldr	r3, [pc, #68]	; (4085a4 <__fpclassifyd+0x50>)
  40855e:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  408562:	429a      	cmp	r2, r3
  408564:	d808      	bhi.n	408578 <__fpclassifyd+0x24>
  408566:	2004      	movs	r0, #4
  408568:	f85d 4b04 	ldr.w	r4, [sp], #4
  40856c:	4770      	bx	lr
  40856e:	b918      	cbnz	r0, 408578 <__fpclassifyd+0x24>
  408570:	2002      	movs	r0, #2
  408572:	f85d 4b04 	ldr.w	r4, [sp], #4
  408576:	4770      	bx	lr
  408578:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  40857c:	4b09      	ldr	r3, [pc, #36]	; (4085a4 <__fpclassifyd+0x50>)
  40857e:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  408582:	4299      	cmp	r1, r3
  408584:	d9ef      	bls.n	408566 <__fpclassifyd+0x12>
  408586:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  40858a:	d201      	bcs.n	408590 <__fpclassifyd+0x3c>
  40858c:	2003      	movs	r0, #3
  40858e:	e7eb      	b.n	408568 <__fpclassifyd+0x14>
  408590:	4b05      	ldr	r3, [pc, #20]	; (4085a8 <__fpclassifyd+0x54>)
  408592:	429c      	cmp	r4, r3
  408594:	d001      	beq.n	40859a <__fpclassifyd+0x46>
  408596:	2000      	movs	r0, #0
  408598:	e7e6      	b.n	408568 <__fpclassifyd+0x14>
  40859a:	fab0 f080 	clz	r0, r0
  40859e:	0940      	lsrs	r0, r0, #5
  4085a0:	e7e2      	b.n	408568 <__fpclassifyd+0x14>
  4085a2:	bf00      	nop
  4085a4:	7fdfffff 	.word	0x7fdfffff
  4085a8:	7ff00000 	.word	0x7ff00000

004085ac <_sbrk_r>:
  4085ac:	b538      	push	{r3, r4, r5, lr}
  4085ae:	4c07      	ldr	r4, [pc, #28]	; (4085cc <_sbrk_r+0x20>)
  4085b0:	2300      	movs	r3, #0
  4085b2:	4605      	mov	r5, r0
  4085b4:	4608      	mov	r0, r1
  4085b6:	6023      	str	r3, [r4, #0]
  4085b8:	f7f9 ffd0 	bl	40255c <_sbrk>
  4085bc:	1c43      	adds	r3, r0, #1
  4085be:	d000      	beq.n	4085c2 <_sbrk_r+0x16>
  4085c0:	bd38      	pop	{r3, r4, r5, pc}
  4085c2:	6823      	ldr	r3, [r4, #0]
  4085c4:	2b00      	cmp	r3, #0
  4085c6:	d0fb      	beq.n	4085c0 <_sbrk_r+0x14>
  4085c8:	602b      	str	r3, [r5, #0]
  4085ca:	bd38      	pop	{r3, r4, r5, pc}
  4085cc:	20000d40 	.word	0x20000d40

004085d0 <__ssprint_r>:
  4085d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4085d4:	6893      	ldr	r3, [r2, #8]
  4085d6:	f8d2 8000 	ldr.w	r8, [r2]
  4085da:	b083      	sub	sp, #12
  4085dc:	4691      	mov	r9, r2
  4085de:	2b00      	cmp	r3, #0
  4085e0:	d072      	beq.n	4086c8 <__ssprint_r+0xf8>
  4085e2:	4607      	mov	r7, r0
  4085e4:	f04f 0b00 	mov.w	fp, #0
  4085e8:	6808      	ldr	r0, [r1, #0]
  4085ea:	688b      	ldr	r3, [r1, #8]
  4085ec:	460d      	mov	r5, r1
  4085ee:	465c      	mov	r4, fp
  4085f0:	2c00      	cmp	r4, #0
  4085f2:	d045      	beq.n	408680 <__ssprint_r+0xb0>
  4085f4:	429c      	cmp	r4, r3
  4085f6:	461e      	mov	r6, r3
  4085f8:	469a      	mov	sl, r3
  4085fa:	d348      	bcc.n	40868e <__ssprint_r+0xbe>
  4085fc:	89ab      	ldrh	r3, [r5, #12]
  4085fe:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408602:	d02d      	beq.n	408660 <__ssprint_r+0x90>
  408604:	696e      	ldr	r6, [r5, #20]
  408606:	6929      	ldr	r1, [r5, #16]
  408608:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  40860c:	ebc1 0a00 	rsb	sl, r1, r0
  408610:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  408614:	1c60      	adds	r0, r4, #1
  408616:	1076      	asrs	r6, r6, #1
  408618:	4450      	add	r0, sl
  40861a:	4286      	cmp	r6, r0
  40861c:	4632      	mov	r2, r6
  40861e:	bf3c      	itt	cc
  408620:	4606      	movcc	r6, r0
  408622:	4632      	movcc	r2, r6
  408624:	055b      	lsls	r3, r3, #21
  408626:	d535      	bpl.n	408694 <__ssprint_r+0xc4>
  408628:	4611      	mov	r1, r2
  40862a:	4638      	mov	r0, r7
  40862c:	f7fe feca 	bl	4073c4 <_malloc_r>
  408630:	2800      	cmp	r0, #0
  408632:	d039      	beq.n	4086a8 <__ssprint_r+0xd8>
  408634:	4652      	mov	r2, sl
  408636:	6929      	ldr	r1, [r5, #16]
  408638:	9001      	str	r0, [sp, #4]
  40863a:	f7ff f99f 	bl	40797c <memcpy>
  40863e:	89aa      	ldrh	r2, [r5, #12]
  408640:	9b01      	ldr	r3, [sp, #4]
  408642:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408646:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40864a:	81aa      	strh	r2, [r5, #12]
  40864c:	ebca 0206 	rsb	r2, sl, r6
  408650:	eb03 000a 	add.w	r0, r3, sl
  408654:	616e      	str	r6, [r5, #20]
  408656:	612b      	str	r3, [r5, #16]
  408658:	6028      	str	r0, [r5, #0]
  40865a:	60aa      	str	r2, [r5, #8]
  40865c:	4626      	mov	r6, r4
  40865e:	46a2      	mov	sl, r4
  408660:	4652      	mov	r2, sl
  408662:	4659      	mov	r1, fp
  408664:	f7ff fa24 	bl	407ab0 <memmove>
  408668:	f8d9 2008 	ldr.w	r2, [r9, #8]
  40866c:	68ab      	ldr	r3, [r5, #8]
  40866e:	6828      	ldr	r0, [r5, #0]
  408670:	1b9b      	subs	r3, r3, r6
  408672:	4450      	add	r0, sl
  408674:	1b14      	subs	r4, r2, r4
  408676:	60ab      	str	r3, [r5, #8]
  408678:	6028      	str	r0, [r5, #0]
  40867a:	f8c9 4008 	str.w	r4, [r9, #8]
  40867e:	b31c      	cbz	r4, 4086c8 <__ssprint_r+0xf8>
  408680:	f8d8 b000 	ldr.w	fp, [r8]
  408684:	f8d8 4004 	ldr.w	r4, [r8, #4]
  408688:	f108 0808 	add.w	r8, r8, #8
  40868c:	e7b0      	b.n	4085f0 <__ssprint_r+0x20>
  40868e:	4626      	mov	r6, r4
  408690:	46a2      	mov	sl, r4
  408692:	e7e5      	b.n	408660 <__ssprint_r+0x90>
  408694:	4638      	mov	r0, r7
  408696:	f7ff fd67 	bl	408168 <_realloc_r>
  40869a:	4603      	mov	r3, r0
  40869c:	2800      	cmp	r0, #0
  40869e:	d1d5      	bne.n	40864c <__ssprint_r+0x7c>
  4086a0:	4638      	mov	r0, r7
  4086a2:	6929      	ldr	r1, [r5, #16]
  4086a4:	f7fe fdb2 	bl	40720c <_free_r>
  4086a8:	230c      	movs	r3, #12
  4086aa:	603b      	str	r3, [r7, #0]
  4086ac:	89ab      	ldrh	r3, [r5, #12]
  4086ae:	2200      	movs	r2, #0
  4086b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4086b4:	f04f 30ff 	mov.w	r0, #4294967295
  4086b8:	81ab      	strh	r3, [r5, #12]
  4086ba:	f8c9 2008 	str.w	r2, [r9, #8]
  4086be:	f8c9 2004 	str.w	r2, [r9, #4]
  4086c2:	b003      	add	sp, #12
  4086c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4086c8:	2000      	movs	r0, #0
  4086ca:	f8c9 0004 	str.w	r0, [r9, #4]
  4086ce:	b003      	add	sp, #12
  4086d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004086d4 <__register_exitproc>:
  4086d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4086d8:	4c25      	ldr	r4, [pc, #148]	; (408770 <__register_exitproc+0x9c>)
  4086da:	6825      	ldr	r5, [r4, #0]
  4086dc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4086e0:	4606      	mov	r6, r0
  4086e2:	4688      	mov	r8, r1
  4086e4:	4692      	mov	sl, r2
  4086e6:	4699      	mov	r9, r3
  4086e8:	b3cc      	cbz	r4, 40875e <__register_exitproc+0x8a>
  4086ea:	6860      	ldr	r0, [r4, #4]
  4086ec:	281f      	cmp	r0, #31
  4086ee:	dc18      	bgt.n	408722 <__register_exitproc+0x4e>
  4086f0:	1c43      	adds	r3, r0, #1
  4086f2:	b17e      	cbz	r6, 408714 <__register_exitproc+0x40>
  4086f4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4086f8:	2101      	movs	r1, #1
  4086fa:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4086fe:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  408702:	fa01 f200 	lsl.w	r2, r1, r0
  408706:	4317      	orrs	r7, r2
  408708:	2e02      	cmp	r6, #2
  40870a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40870e:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  408712:	d01e      	beq.n	408752 <__register_exitproc+0x7e>
  408714:	3002      	adds	r0, #2
  408716:	6063      	str	r3, [r4, #4]
  408718:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40871c:	2000      	movs	r0, #0
  40871e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408722:	4b14      	ldr	r3, [pc, #80]	; (408774 <__register_exitproc+0xa0>)
  408724:	b303      	cbz	r3, 408768 <__register_exitproc+0x94>
  408726:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40872a:	f3af 8000 	nop.w
  40872e:	4604      	mov	r4, r0
  408730:	b1d0      	cbz	r0, 408768 <__register_exitproc+0x94>
  408732:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  408736:	2700      	movs	r7, #0
  408738:	e880 0088 	stmia.w	r0, {r3, r7}
  40873c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  408740:	4638      	mov	r0, r7
  408742:	2301      	movs	r3, #1
  408744:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  408748:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40874c:	2e00      	cmp	r6, #0
  40874e:	d0e1      	beq.n	408714 <__register_exitproc+0x40>
  408750:	e7d0      	b.n	4086f4 <__register_exitproc+0x20>
  408752:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  408756:	430a      	orrs	r2, r1
  408758:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40875c:	e7da      	b.n	408714 <__register_exitproc+0x40>
  40875e:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  408762:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  408766:	e7c0      	b.n	4086ea <__register_exitproc+0x16>
  408768:	f04f 30ff 	mov.w	r0, #4294967295
  40876c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408770:	004096ec 	.word	0x004096ec
  408774:	00000000 	.word	0x00000000

00408778 <_calloc_r>:
  408778:	b510      	push	{r4, lr}
  40877a:	fb02 f101 	mul.w	r1, r2, r1
  40877e:	f7fe fe21 	bl	4073c4 <_malloc_r>
  408782:	4604      	mov	r4, r0
  408784:	b168      	cbz	r0, 4087a2 <_calloc_r+0x2a>
  408786:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40878a:	f022 0203 	bic.w	r2, r2, #3
  40878e:	3a04      	subs	r2, #4
  408790:	2a24      	cmp	r2, #36	; 0x24
  408792:	d818      	bhi.n	4087c6 <_calloc_r+0x4e>
  408794:	2a13      	cmp	r2, #19
  408796:	d806      	bhi.n	4087a6 <_calloc_r+0x2e>
  408798:	4603      	mov	r3, r0
  40879a:	2200      	movs	r2, #0
  40879c:	601a      	str	r2, [r3, #0]
  40879e:	605a      	str	r2, [r3, #4]
  4087a0:	609a      	str	r2, [r3, #8]
  4087a2:	4620      	mov	r0, r4
  4087a4:	bd10      	pop	{r4, pc}
  4087a6:	2300      	movs	r3, #0
  4087a8:	2a1b      	cmp	r2, #27
  4087aa:	6003      	str	r3, [r0, #0]
  4087ac:	6043      	str	r3, [r0, #4]
  4087ae:	d90f      	bls.n	4087d0 <_calloc_r+0x58>
  4087b0:	2a24      	cmp	r2, #36	; 0x24
  4087b2:	6083      	str	r3, [r0, #8]
  4087b4:	60c3      	str	r3, [r0, #12]
  4087b6:	bf05      	ittet	eq
  4087b8:	6103      	streq	r3, [r0, #16]
  4087ba:	6143      	streq	r3, [r0, #20]
  4087bc:	f100 0310 	addne.w	r3, r0, #16
  4087c0:	f100 0318 	addeq.w	r3, r0, #24
  4087c4:	e7e9      	b.n	40879a <_calloc_r+0x22>
  4087c6:	2100      	movs	r1, #0
  4087c8:	f7fc f9e0 	bl	404b8c <memset>
  4087cc:	4620      	mov	r0, r4
  4087ce:	bd10      	pop	{r4, pc}
  4087d0:	f100 0308 	add.w	r3, r0, #8
  4087d4:	e7e1      	b.n	40879a <_calloc_r+0x22>
  4087d6:	bf00      	nop

004087d8 <__aeabi_uldivmod>:
  4087d8:	b953      	cbnz	r3, 4087f0 <__aeabi_uldivmod+0x18>
  4087da:	b94a      	cbnz	r2, 4087f0 <__aeabi_uldivmod+0x18>
  4087dc:	2900      	cmp	r1, #0
  4087de:	bf08      	it	eq
  4087e0:	2800      	cmpeq	r0, #0
  4087e2:	bf1c      	itt	ne
  4087e4:	f04f 31ff 	movne.w	r1, #4294967295
  4087e8:	f04f 30ff 	movne.w	r0, #4294967295
  4087ec:	f000 b83c 	b.w	408868 <__aeabi_idiv0>
  4087f0:	b082      	sub	sp, #8
  4087f2:	46ec      	mov	ip, sp
  4087f4:	e92d 5000 	stmdb	sp!, {ip, lr}
  4087f8:	f000 f81e 	bl	408838 <__gnu_uldivmod_helper>
  4087fc:	f8dd e004 	ldr.w	lr, [sp, #4]
  408800:	b002      	add	sp, #8
  408802:	bc0c      	pop	{r2, r3}
  408804:	4770      	bx	lr
  408806:	bf00      	nop

00408808 <__gnu_ldivmod_helper>:
  408808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40880c:	9c06      	ldr	r4, [sp, #24]
  40880e:	4615      	mov	r5, r2
  408810:	4606      	mov	r6, r0
  408812:	460f      	mov	r7, r1
  408814:	4698      	mov	r8, r3
  408816:	f000 f829 	bl	40886c <__divdi3>
  40881a:	fb05 f301 	mul.w	r3, r5, r1
  40881e:	fb00 3808 	mla	r8, r0, r8, r3
  408822:	fba5 2300 	umull	r2, r3, r5, r0
  408826:	1ab2      	subs	r2, r6, r2
  408828:	4443      	add	r3, r8
  40882a:	eb67 0303 	sbc.w	r3, r7, r3
  40882e:	e9c4 2300 	strd	r2, r3, [r4]
  408832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408836:	bf00      	nop

00408838 <__gnu_uldivmod_helper>:
  408838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40883c:	9c06      	ldr	r4, [sp, #24]
  40883e:	4690      	mov	r8, r2
  408840:	4606      	mov	r6, r0
  408842:	460f      	mov	r7, r1
  408844:	461d      	mov	r5, r3
  408846:	f000 f95f 	bl	408b08 <__udivdi3>
  40884a:	fb00 f505 	mul.w	r5, r0, r5
  40884e:	fba0 2308 	umull	r2, r3, r0, r8
  408852:	fb08 5501 	mla	r5, r8, r1, r5
  408856:	1ab2      	subs	r2, r6, r2
  408858:	442b      	add	r3, r5
  40885a:	eb67 0303 	sbc.w	r3, r7, r3
  40885e:	e9c4 2300 	strd	r2, r3, [r4]
  408862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408866:	bf00      	nop

00408868 <__aeabi_idiv0>:
  408868:	4770      	bx	lr
  40886a:	bf00      	nop

0040886c <__divdi3>:
  40886c:	2900      	cmp	r1, #0
  40886e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  408872:	f2c0 80a6 	blt.w	4089c2 <__divdi3+0x156>
  408876:	2600      	movs	r6, #0
  408878:	2b00      	cmp	r3, #0
  40887a:	f2c0 809c 	blt.w	4089b6 <__divdi3+0x14a>
  40887e:	4688      	mov	r8, r1
  408880:	4694      	mov	ip, r2
  408882:	469e      	mov	lr, r3
  408884:	4615      	mov	r5, r2
  408886:	4604      	mov	r4, r0
  408888:	460f      	mov	r7, r1
  40888a:	2b00      	cmp	r3, #0
  40888c:	d13d      	bne.n	40890a <__divdi3+0x9e>
  40888e:	428a      	cmp	r2, r1
  408890:	d959      	bls.n	408946 <__divdi3+0xda>
  408892:	fab2 f382 	clz	r3, r2
  408896:	b13b      	cbz	r3, 4088a8 <__divdi3+0x3c>
  408898:	f1c3 0220 	rsb	r2, r3, #32
  40889c:	409f      	lsls	r7, r3
  40889e:	fa20 f202 	lsr.w	r2, r0, r2
  4088a2:	409d      	lsls	r5, r3
  4088a4:	4317      	orrs	r7, r2
  4088a6:	409c      	lsls	r4, r3
  4088a8:	0c29      	lsrs	r1, r5, #16
  4088aa:	0c22      	lsrs	r2, r4, #16
  4088ac:	fbb7 fef1 	udiv	lr, r7, r1
  4088b0:	b2a8      	uxth	r0, r5
  4088b2:	fb01 771e 	mls	r7, r1, lr, r7
  4088b6:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  4088ba:	fb00 f30e 	mul.w	r3, r0, lr
  4088be:	42bb      	cmp	r3, r7
  4088c0:	d90a      	bls.n	4088d8 <__divdi3+0x6c>
  4088c2:	197f      	adds	r7, r7, r5
  4088c4:	f10e 32ff 	add.w	r2, lr, #4294967295
  4088c8:	f080 8105 	bcs.w	408ad6 <__divdi3+0x26a>
  4088cc:	42bb      	cmp	r3, r7
  4088ce:	f240 8102 	bls.w	408ad6 <__divdi3+0x26a>
  4088d2:	f1ae 0e02 	sub.w	lr, lr, #2
  4088d6:	442f      	add	r7, r5
  4088d8:	1aff      	subs	r7, r7, r3
  4088da:	b2a4      	uxth	r4, r4
  4088dc:	fbb7 f3f1 	udiv	r3, r7, r1
  4088e0:	fb01 7713 	mls	r7, r1, r3, r7
  4088e4:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  4088e8:	fb00 f003 	mul.w	r0, r0, r3
  4088ec:	42b8      	cmp	r0, r7
  4088ee:	d908      	bls.n	408902 <__divdi3+0x96>
  4088f0:	197f      	adds	r7, r7, r5
  4088f2:	f103 32ff 	add.w	r2, r3, #4294967295
  4088f6:	f080 80f0 	bcs.w	408ada <__divdi3+0x26e>
  4088fa:	42b8      	cmp	r0, r7
  4088fc:	f240 80ed 	bls.w	408ada <__divdi3+0x26e>
  408900:	3b02      	subs	r3, #2
  408902:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  408906:	2200      	movs	r2, #0
  408908:	e003      	b.n	408912 <__divdi3+0xa6>
  40890a:	428b      	cmp	r3, r1
  40890c:	d90f      	bls.n	40892e <__divdi3+0xc2>
  40890e:	2200      	movs	r2, #0
  408910:	4613      	mov	r3, r2
  408912:	1c34      	adds	r4, r6, #0
  408914:	bf18      	it	ne
  408916:	2401      	movne	r4, #1
  408918:	4260      	negs	r0, r4
  40891a:	f04f 0500 	mov.w	r5, #0
  40891e:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  408922:	4058      	eors	r0, r3
  408924:	4051      	eors	r1, r2
  408926:	1900      	adds	r0, r0, r4
  408928:	4169      	adcs	r1, r5
  40892a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40892e:	fab3 f283 	clz	r2, r3
  408932:	2a00      	cmp	r2, #0
  408934:	f040 8086 	bne.w	408a44 <__divdi3+0x1d8>
  408938:	428b      	cmp	r3, r1
  40893a:	d302      	bcc.n	408942 <__divdi3+0xd6>
  40893c:	4584      	cmp	ip, r0
  40893e:	f200 80db 	bhi.w	408af8 <__divdi3+0x28c>
  408942:	2301      	movs	r3, #1
  408944:	e7e5      	b.n	408912 <__divdi3+0xa6>
  408946:	b912      	cbnz	r2, 40894e <__divdi3+0xe2>
  408948:	2301      	movs	r3, #1
  40894a:	fbb3 f5f2 	udiv	r5, r3, r2
  40894e:	fab5 f085 	clz	r0, r5
  408952:	2800      	cmp	r0, #0
  408954:	d13b      	bne.n	4089ce <__divdi3+0x162>
  408956:	1b78      	subs	r0, r7, r5
  408958:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40895c:	fa1f fc85 	uxth.w	ip, r5
  408960:	2201      	movs	r2, #1
  408962:	fbb0 f8fe 	udiv	r8, r0, lr
  408966:	0c21      	lsrs	r1, r4, #16
  408968:	fb0e 0718 	mls	r7, lr, r8, r0
  40896c:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  408970:	fb0c f308 	mul.w	r3, ip, r8
  408974:	42bb      	cmp	r3, r7
  408976:	d907      	bls.n	408988 <__divdi3+0x11c>
  408978:	197f      	adds	r7, r7, r5
  40897a:	f108 31ff 	add.w	r1, r8, #4294967295
  40897e:	d202      	bcs.n	408986 <__divdi3+0x11a>
  408980:	42bb      	cmp	r3, r7
  408982:	f200 80bd 	bhi.w	408b00 <__divdi3+0x294>
  408986:	4688      	mov	r8, r1
  408988:	1aff      	subs	r7, r7, r3
  40898a:	b2a4      	uxth	r4, r4
  40898c:	fbb7 f3fe 	udiv	r3, r7, lr
  408990:	fb0e 7713 	mls	r7, lr, r3, r7
  408994:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  408998:	fb0c fc03 	mul.w	ip, ip, r3
  40899c:	45bc      	cmp	ip, r7
  40899e:	d907      	bls.n	4089b0 <__divdi3+0x144>
  4089a0:	197f      	adds	r7, r7, r5
  4089a2:	f103 31ff 	add.w	r1, r3, #4294967295
  4089a6:	d202      	bcs.n	4089ae <__divdi3+0x142>
  4089a8:	45bc      	cmp	ip, r7
  4089aa:	f200 80a7 	bhi.w	408afc <__divdi3+0x290>
  4089ae:	460b      	mov	r3, r1
  4089b0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4089b4:	e7ad      	b.n	408912 <__divdi3+0xa6>
  4089b6:	4252      	negs	r2, r2
  4089b8:	ea6f 0606 	mvn.w	r6, r6
  4089bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4089c0:	e75d      	b.n	40887e <__divdi3+0x12>
  4089c2:	4240      	negs	r0, r0
  4089c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4089c8:	f04f 36ff 	mov.w	r6, #4294967295
  4089cc:	e754      	b.n	408878 <__divdi3+0xc>
  4089ce:	f1c0 0220 	rsb	r2, r0, #32
  4089d2:	fa24 f102 	lsr.w	r1, r4, r2
  4089d6:	fa07 f300 	lsl.w	r3, r7, r0
  4089da:	4085      	lsls	r5, r0
  4089dc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4089e0:	40d7      	lsrs	r7, r2
  4089e2:	4319      	orrs	r1, r3
  4089e4:	fbb7 f2fe 	udiv	r2, r7, lr
  4089e8:	0c0b      	lsrs	r3, r1, #16
  4089ea:	fb0e 7712 	mls	r7, lr, r2, r7
  4089ee:	fa1f fc85 	uxth.w	ip, r5
  4089f2:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  4089f6:	fb0c f702 	mul.w	r7, ip, r2
  4089fa:	429f      	cmp	r7, r3
  4089fc:	fa04 f400 	lsl.w	r4, r4, r0
  408a00:	d907      	bls.n	408a12 <__divdi3+0x1a6>
  408a02:	195b      	adds	r3, r3, r5
  408a04:	f102 30ff 	add.w	r0, r2, #4294967295
  408a08:	d274      	bcs.n	408af4 <__divdi3+0x288>
  408a0a:	429f      	cmp	r7, r3
  408a0c:	d972      	bls.n	408af4 <__divdi3+0x288>
  408a0e:	3a02      	subs	r2, #2
  408a10:	442b      	add	r3, r5
  408a12:	1bdf      	subs	r7, r3, r7
  408a14:	b289      	uxth	r1, r1
  408a16:	fbb7 f8fe 	udiv	r8, r7, lr
  408a1a:	fb0e 7318 	mls	r3, lr, r8, r7
  408a1e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  408a22:	fb0c f708 	mul.w	r7, ip, r8
  408a26:	429f      	cmp	r7, r3
  408a28:	d908      	bls.n	408a3c <__divdi3+0x1d0>
  408a2a:	195b      	adds	r3, r3, r5
  408a2c:	f108 31ff 	add.w	r1, r8, #4294967295
  408a30:	d25c      	bcs.n	408aec <__divdi3+0x280>
  408a32:	429f      	cmp	r7, r3
  408a34:	d95a      	bls.n	408aec <__divdi3+0x280>
  408a36:	f1a8 0802 	sub.w	r8, r8, #2
  408a3a:	442b      	add	r3, r5
  408a3c:	1bd8      	subs	r0, r3, r7
  408a3e:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  408a42:	e78e      	b.n	408962 <__divdi3+0xf6>
  408a44:	f1c2 0320 	rsb	r3, r2, #32
  408a48:	fa2c f103 	lsr.w	r1, ip, r3
  408a4c:	fa0e fe02 	lsl.w	lr, lr, r2
  408a50:	fa20 f703 	lsr.w	r7, r0, r3
  408a54:	ea41 0e0e 	orr.w	lr, r1, lr
  408a58:	fa08 f002 	lsl.w	r0, r8, r2
  408a5c:	fa28 f103 	lsr.w	r1, r8, r3
  408a60:	ea4f 451e 	mov.w	r5, lr, lsr #16
  408a64:	4338      	orrs	r0, r7
  408a66:	fbb1 f8f5 	udiv	r8, r1, r5
  408a6a:	0c03      	lsrs	r3, r0, #16
  408a6c:	fb05 1118 	mls	r1, r5, r8, r1
  408a70:	fa1f f78e 	uxth.w	r7, lr
  408a74:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  408a78:	fb07 f308 	mul.w	r3, r7, r8
  408a7c:	428b      	cmp	r3, r1
  408a7e:	fa0c fc02 	lsl.w	ip, ip, r2
  408a82:	d909      	bls.n	408a98 <__divdi3+0x22c>
  408a84:	eb11 010e 	adds.w	r1, r1, lr
  408a88:	f108 39ff 	add.w	r9, r8, #4294967295
  408a8c:	d230      	bcs.n	408af0 <__divdi3+0x284>
  408a8e:	428b      	cmp	r3, r1
  408a90:	d92e      	bls.n	408af0 <__divdi3+0x284>
  408a92:	f1a8 0802 	sub.w	r8, r8, #2
  408a96:	4471      	add	r1, lr
  408a98:	1ac9      	subs	r1, r1, r3
  408a9a:	b280      	uxth	r0, r0
  408a9c:	fbb1 f3f5 	udiv	r3, r1, r5
  408aa0:	fb05 1113 	mls	r1, r5, r3, r1
  408aa4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  408aa8:	fb07 f703 	mul.w	r7, r7, r3
  408aac:	428f      	cmp	r7, r1
  408aae:	d908      	bls.n	408ac2 <__divdi3+0x256>
  408ab0:	eb11 010e 	adds.w	r1, r1, lr
  408ab4:	f103 30ff 	add.w	r0, r3, #4294967295
  408ab8:	d216      	bcs.n	408ae8 <__divdi3+0x27c>
  408aba:	428f      	cmp	r7, r1
  408abc:	d914      	bls.n	408ae8 <__divdi3+0x27c>
  408abe:	3b02      	subs	r3, #2
  408ac0:	4471      	add	r1, lr
  408ac2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  408ac6:	1bc9      	subs	r1, r1, r7
  408ac8:	fba3 890c 	umull	r8, r9, r3, ip
  408acc:	4549      	cmp	r1, r9
  408ace:	d309      	bcc.n	408ae4 <__divdi3+0x278>
  408ad0:	d005      	beq.n	408ade <__divdi3+0x272>
  408ad2:	2200      	movs	r2, #0
  408ad4:	e71d      	b.n	408912 <__divdi3+0xa6>
  408ad6:	4696      	mov	lr, r2
  408ad8:	e6fe      	b.n	4088d8 <__divdi3+0x6c>
  408ada:	4613      	mov	r3, r2
  408adc:	e711      	b.n	408902 <__divdi3+0x96>
  408ade:	4094      	lsls	r4, r2
  408ae0:	4544      	cmp	r4, r8
  408ae2:	d2f6      	bcs.n	408ad2 <__divdi3+0x266>
  408ae4:	3b01      	subs	r3, #1
  408ae6:	e7f4      	b.n	408ad2 <__divdi3+0x266>
  408ae8:	4603      	mov	r3, r0
  408aea:	e7ea      	b.n	408ac2 <__divdi3+0x256>
  408aec:	4688      	mov	r8, r1
  408aee:	e7a5      	b.n	408a3c <__divdi3+0x1d0>
  408af0:	46c8      	mov	r8, r9
  408af2:	e7d1      	b.n	408a98 <__divdi3+0x22c>
  408af4:	4602      	mov	r2, r0
  408af6:	e78c      	b.n	408a12 <__divdi3+0x1a6>
  408af8:	4613      	mov	r3, r2
  408afa:	e70a      	b.n	408912 <__divdi3+0xa6>
  408afc:	3b02      	subs	r3, #2
  408afe:	e757      	b.n	4089b0 <__divdi3+0x144>
  408b00:	f1a8 0802 	sub.w	r8, r8, #2
  408b04:	442f      	add	r7, r5
  408b06:	e73f      	b.n	408988 <__divdi3+0x11c>

00408b08 <__udivdi3>:
  408b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408b0c:	2b00      	cmp	r3, #0
  408b0e:	d144      	bne.n	408b9a <__udivdi3+0x92>
  408b10:	428a      	cmp	r2, r1
  408b12:	4615      	mov	r5, r2
  408b14:	4604      	mov	r4, r0
  408b16:	d94f      	bls.n	408bb8 <__udivdi3+0xb0>
  408b18:	fab2 f782 	clz	r7, r2
  408b1c:	460e      	mov	r6, r1
  408b1e:	b14f      	cbz	r7, 408b34 <__udivdi3+0x2c>
  408b20:	f1c7 0320 	rsb	r3, r7, #32
  408b24:	40b9      	lsls	r1, r7
  408b26:	fa20 f603 	lsr.w	r6, r0, r3
  408b2a:	fa02 f507 	lsl.w	r5, r2, r7
  408b2e:	430e      	orrs	r6, r1
  408b30:	fa00 f407 	lsl.w	r4, r0, r7
  408b34:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  408b38:	0c23      	lsrs	r3, r4, #16
  408b3a:	fbb6 f0fe 	udiv	r0, r6, lr
  408b3e:	b2af      	uxth	r7, r5
  408b40:	fb0e 6110 	mls	r1, lr, r0, r6
  408b44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  408b48:	fb07 f100 	mul.w	r1, r7, r0
  408b4c:	4299      	cmp	r1, r3
  408b4e:	d909      	bls.n	408b64 <__udivdi3+0x5c>
  408b50:	195b      	adds	r3, r3, r5
  408b52:	f100 32ff 	add.w	r2, r0, #4294967295
  408b56:	f080 80ec 	bcs.w	408d32 <__udivdi3+0x22a>
  408b5a:	4299      	cmp	r1, r3
  408b5c:	f240 80e9 	bls.w	408d32 <__udivdi3+0x22a>
  408b60:	3802      	subs	r0, #2
  408b62:	442b      	add	r3, r5
  408b64:	1a5a      	subs	r2, r3, r1
  408b66:	b2a4      	uxth	r4, r4
  408b68:	fbb2 f3fe 	udiv	r3, r2, lr
  408b6c:	fb0e 2213 	mls	r2, lr, r3, r2
  408b70:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  408b74:	fb07 f703 	mul.w	r7, r7, r3
  408b78:	4297      	cmp	r7, r2
  408b7a:	d908      	bls.n	408b8e <__udivdi3+0x86>
  408b7c:	1952      	adds	r2, r2, r5
  408b7e:	f103 31ff 	add.w	r1, r3, #4294967295
  408b82:	f080 80d8 	bcs.w	408d36 <__udivdi3+0x22e>
  408b86:	4297      	cmp	r7, r2
  408b88:	f240 80d5 	bls.w	408d36 <__udivdi3+0x22e>
  408b8c:	3b02      	subs	r3, #2
  408b8e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  408b92:	2600      	movs	r6, #0
  408b94:	4631      	mov	r1, r6
  408b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408b9a:	428b      	cmp	r3, r1
  408b9c:	d847      	bhi.n	408c2e <__udivdi3+0x126>
  408b9e:	fab3 f683 	clz	r6, r3
  408ba2:	2e00      	cmp	r6, #0
  408ba4:	d148      	bne.n	408c38 <__udivdi3+0x130>
  408ba6:	428b      	cmp	r3, r1
  408ba8:	d302      	bcc.n	408bb0 <__udivdi3+0xa8>
  408baa:	4282      	cmp	r2, r0
  408bac:	f200 80cd 	bhi.w	408d4a <__udivdi3+0x242>
  408bb0:	2001      	movs	r0, #1
  408bb2:	4631      	mov	r1, r6
  408bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408bb8:	b912      	cbnz	r2, 408bc0 <__udivdi3+0xb8>
  408bba:	2501      	movs	r5, #1
  408bbc:	fbb5 f5f2 	udiv	r5, r5, r2
  408bc0:	fab5 f885 	clz	r8, r5
  408bc4:	f1b8 0f00 	cmp.w	r8, #0
  408bc8:	d177      	bne.n	408cba <__udivdi3+0x1b2>
  408bca:	1b4a      	subs	r2, r1, r5
  408bcc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  408bd0:	b2af      	uxth	r7, r5
  408bd2:	2601      	movs	r6, #1
  408bd4:	fbb2 f0fe 	udiv	r0, r2, lr
  408bd8:	0c23      	lsrs	r3, r4, #16
  408bda:	fb0e 2110 	mls	r1, lr, r0, r2
  408bde:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  408be2:	fb07 f300 	mul.w	r3, r7, r0
  408be6:	428b      	cmp	r3, r1
  408be8:	d907      	bls.n	408bfa <__udivdi3+0xf2>
  408bea:	1949      	adds	r1, r1, r5
  408bec:	f100 32ff 	add.w	r2, r0, #4294967295
  408bf0:	d202      	bcs.n	408bf8 <__udivdi3+0xf0>
  408bf2:	428b      	cmp	r3, r1
  408bf4:	f200 80ba 	bhi.w	408d6c <__udivdi3+0x264>
  408bf8:	4610      	mov	r0, r2
  408bfa:	1ac9      	subs	r1, r1, r3
  408bfc:	b2a4      	uxth	r4, r4
  408bfe:	fbb1 f3fe 	udiv	r3, r1, lr
  408c02:	fb0e 1113 	mls	r1, lr, r3, r1
  408c06:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  408c0a:	fb07 f703 	mul.w	r7, r7, r3
  408c0e:	42a7      	cmp	r7, r4
  408c10:	d908      	bls.n	408c24 <__udivdi3+0x11c>
  408c12:	1964      	adds	r4, r4, r5
  408c14:	f103 32ff 	add.w	r2, r3, #4294967295
  408c18:	f080 808f 	bcs.w	408d3a <__udivdi3+0x232>
  408c1c:	42a7      	cmp	r7, r4
  408c1e:	f240 808c 	bls.w	408d3a <__udivdi3+0x232>
  408c22:	3b02      	subs	r3, #2
  408c24:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  408c28:	4631      	mov	r1, r6
  408c2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408c2e:	2600      	movs	r6, #0
  408c30:	4630      	mov	r0, r6
  408c32:	4631      	mov	r1, r6
  408c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408c38:	f1c6 0420 	rsb	r4, r6, #32
  408c3c:	fa22 f504 	lsr.w	r5, r2, r4
  408c40:	40b3      	lsls	r3, r6
  408c42:	432b      	orrs	r3, r5
  408c44:	fa20 fc04 	lsr.w	ip, r0, r4
  408c48:	fa01 f706 	lsl.w	r7, r1, r6
  408c4c:	fa21 f504 	lsr.w	r5, r1, r4
  408c50:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  408c54:	ea4c 0707 	orr.w	r7, ip, r7
  408c58:	fbb5 f8fe 	udiv	r8, r5, lr
  408c5c:	0c39      	lsrs	r1, r7, #16
  408c5e:	fb0e 5518 	mls	r5, lr, r8, r5
  408c62:	fa1f fc83 	uxth.w	ip, r3
  408c66:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  408c6a:	fb0c f108 	mul.w	r1, ip, r8
  408c6e:	42a9      	cmp	r1, r5
  408c70:	fa02 f206 	lsl.w	r2, r2, r6
  408c74:	d904      	bls.n	408c80 <__udivdi3+0x178>
  408c76:	18ed      	adds	r5, r5, r3
  408c78:	f108 34ff 	add.w	r4, r8, #4294967295
  408c7c:	d367      	bcc.n	408d4e <__udivdi3+0x246>
  408c7e:	46a0      	mov	r8, r4
  408c80:	1a6d      	subs	r5, r5, r1
  408c82:	b2bf      	uxth	r7, r7
  408c84:	fbb5 f4fe 	udiv	r4, r5, lr
  408c88:	fb0e 5514 	mls	r5, lr, r4, r5
  408c8c:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  408c90:	fb0c fc04 	mul.w	ip, ip, r4
  408c94:	458c      	cmp	ip, r1
  408c96:	d904      	bls.n	408ca2 <__udivdi3+0x19a>
  408c98:	18c9      	adds	r1, r1, r3
  408c9a:	f104 35ff 	add.w	r5, r4, #4294967295
  408c9e:	d35c      	bcc.n	408d5a <__udivdi3+0x252>
  408ca0:	462c      	mov	r4, r5
  408ca2:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  408ca6:	ebcc 0101 	rsb	r1, ip, r1
  408caa:	fba4 2302 	umull	r2, r3, r4, r2
  408cae:	4299      	cmp	r1, r3
  408cb0:	d348      	bcc.n	408d44 <__udivdi3+0x23c>
  408cb2:	d044      	beq.n	408d3e <__udivdi3+0x236>
  408cb4:	4620      	mov	r0, r4
  408cb6:	2600      	movs	r6, #0
  408cb8:	e76c      	b.n	408b94 <__udivdi3+0x8c>
  408cba:	f1c8 0420 	rsb	r4, r8, #32
  408cbe:	fa01 f308 	lsl.w	r3, r1, r8
  408cc2:	fa05 f508 	lsl.w	r5, r5, r8
  408cc6:	fa20 f704 	lsr.w	r7, r0, r4
  408cca:	40e1      	lsrs	r1, r4
  408ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  408cd0:	431f      	orrs	r7, r3
  408cd2:	fbb1 f6fe 	udiv	r6, r1, lr
  408cd6:	0c3a      	lsrs	r2, r7, #16
  408cd8:	fb0e 1116 	mls	r1, lr, r6, r1
  408cdc:	fa1f fc85 	uxth.w	ip, r5
  408ce0:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  408ce4:	fb0c f206 	mul.w	r2, ip, r6
  408ce8:	429a      	cmp	r2, r3
  408cea:	fa00 f408 	lsl.w	r4, r0, r8
  408cee:	d907      	bls.n	408d00 <__udivdi3+0x1f8>
  408cf0:	195b      	adds	r3, r3, r5
  408cf2:	f106 31ff 	add.w	r1, r6, #4294967295
  408cf6:	d237      	bcs.n	408d68 <__udivdi3+0x260>
  408cf8:	429a      	cmp	r2, r3
  408cfa:	d935      	bls.n	408d68 <__udivdi3+0x260>
  408cfc:	3e02      	subs	r6, #2
  408cfe:	442b      	add	r3, r5
  408d00:	1a9b      	subs	r3, r3, r2
  408d02:	b2bf      	uxth	r7, r7
  408d04:	fbb3 f0fe 	udiv	r0, r3, lr
  408d08:	fb0e 3310 	mls	r3, lr, r0, r3
  408d0c:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  408d10:	fb0c f100 	mul.w	r1, ip, r0
  408d14:	4299      	cmp	r1, r3
  408d16:	d907      	bls.n	408d28 <__udivdi3+0x220>
  408d18:	195b      	adds	r3, r3, r5
  408d1a:	f100 32ff 	add.w	r2, r0, #4294967295
  408d1e:	d221      	bcs.n	408d64 <__udivdi3+0x25c>
  408d20:	4299      	cmp	r1, r3
  408d22:	d91f      	bls.n	408d64 <__udivdi3+0x25c>
  408d24:	3802      	subs	r0, #2
  408d26:	442b      	add	r3, r5
  408d28:	1a5a      	subs	r2, r3, r1
  408d2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  408d2e:	4667      	mov	r7, ip
  408d30:	e750      	b.n	408bd4 <__udivdi3+0xcc>
  408d32:	4610      	mov	r0, r2
  408d34:	e716      	b.n	408b64 <__udivdi3+0x5c>
  408d36:	460b      	mov	r3, r1
  408d38:	e729      	b.n	408b8e <__udivdi3+0x86>
  408d3a:	4613      	mov	r3, r2
  408d3c:	e772      	b.n	408c24 <__udivdi3+0x11c>
  408d3e:	40b0      	lsls	r0, r6
  408d40:	4290      	cmp	r0, r2
  408d42:	d2b7      	bcs.n	408cb4 <__udivdi3+0x1ac>
  408d44:	1e60      	subs	r0, r4, #1
  408d46:	2600      	movs	r6, #0
  408d48:	e724      	b.n	408b94 <__udivdi3+0x8c>
  408d4a:	4630      	mov	r0, r6
  408d4c:	e722      	b.n	408b94 <__udivdi3+0x8c>
  408d4e:	42a9      	cmp	r1, r5
  408d50:	d995      	bls.n	408c7e <__udivdi3+0x176>
  408d52:	f1a8 0802 	sub.w	r8, r8, #2
  408d56:	441d      	add	r5, r3
  408d58:	e792      	b.n	408c80 <__udivdi3+0x178>
  408d5a:	458c      	cmp	ip, r1
  408d5c:	d9a0      	bls.n	408ca0 <__udivdi3+0x198>
  408d5e:	3c02      	subs	r4, #2
  408d60:	4419      	add	r1, r3
  408d62:	e79e      	b.n	408ca2 <__udivdi3+0x19a>
  408d64:	4610      	mov	r0, r2
  408d66:	e7df      	b.n	408d28 <__udivdi3+0x220>
  408d68:	460e      	mov	r6, r1
  408d6a:	e7c9      	b.n	408d00 <__udivdi3+0x1f8>
  408d6c:	3802      	subs	r0, #2
  408d6e:	4429      	add	r1, r5
  408d70:	e743      	b.n	408bfa <__udivdi3+0xf2>
  408d72:	bf00      	nop

00408d74 <p_uc_charset10x14>:
	...
  408d90:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  408da0:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  408db0:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  408dc0:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  408dd0:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  408de0:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  408df0:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  408e00:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  408e18:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  408e28:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  408e38:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  408e48:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  408e58:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  408e68:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  408e78:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  408e88:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  408ea0:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  408eb0:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  408ec0:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  408ed0:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  408ee0:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  408ef0:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  408f00:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408f10:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  408f20:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  408f30:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  408f40:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  408f50:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  408f60:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  408f70:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  408f80:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  408f90:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  408fa0:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  408fb0:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  408fc0:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  408fd0:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  408fe0:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  408ff0:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  409000:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  409010:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  409020:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  409030:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  409040:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  409050:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  409060:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  409070:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  409080:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  409090:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4090a0:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4090b0:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  4090c0:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  4090d0:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4090e0:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  4090f0:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  409100:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  409110:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  409120:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  409130:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  409140:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  409150:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  409160:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  409170:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  409180:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  409190:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4091a0:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4091b0:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  4091c0:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  4091d0:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  4091e0:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  4091f0:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  409200:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  409210:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  409220:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  409230:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  409240:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  409250:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  409260:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  409270:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  409280:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  409290:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4092a0:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4092b0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4092c0:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  4092d0:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  4092e0:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  4092f0:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  409300:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  409310:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  409320:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  409330:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  409340:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  409350:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  409360:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  409370:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  409380:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  409390:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4093a0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4093b0:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  4093c0:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  4093d0:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  4093e0:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  4093f0:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  409400:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  409410:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  409420:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  409430:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  409440:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  409450:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  409460:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  409470:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  409480:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  409490:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4094a0:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4094b0:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  4094c0:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  4094d0:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  4094e0:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  4094f0:	fcff fcff 6554 736e 6f61 3d20 2520 322e     ....Tensao = %.2
  409500:	5666 0000 3431 2d20 4120 4344 0000 0000     fV..14 - ADC....

00409510 <npio2_hw>:
  409510:	21fb 3ff9 21fb 4009 d97c 4012 21fb 4019     .!.?.!.@|..@.!.@
  409520:	6a7a 401f d97c 4022 fdbb 4025 21fb 4029     zj.@|."@..%@.!)@
  409530:	463a 402c 6a7a 402f 475c 4031 d97c 4032     :F,@zj/@\G1@|.2@
  409540:	6b9c 4034 fdbb 4035 8fdb 4037 21fb 4039     .k4@..5@..7@.!9@
  409550:	b41b 403a 463a 403c d85a 403d 6a7a 403f     ..:@:F<@Z.=@zj?@
  409560:	7e4c 4040 475c 4041 106c 4042 d97c 4042     L~@@\GA@l.B@|.B@
  409570:	a28c 4043 6b9c 4044 34ac 4045 fdbb 4045     ..C@.kD@.4E@..E@
  409580:	c6cb 4046 8fdb 4047 58eb 4048 21fb 4049     ..F@..G@.XH@.!I@

00409590 <two_over_pi>:
  409590:	f983 00a2 4e44 006e 29fc 0015 57d1 0027     ....DNn..)...W'.
  4095a0:	34dd 00f5 db62 00c0 993c 0095 9041 0043     .4..b...<...A.C.
  4095b0:	5163 00fe debb 00ab 61b7 00c5 6e3a 0024     cQ.......a..:n$.
  4095c0:	4dd2 0042 0649 00e0 ea09 002e 921c 00d1     .MB.I...........
  4095d0:	1deb 00fe b129 001c 3ee8 00a7 35f5 0082     ....)....>...5..
  4095e0:	bb44 002e e99c 0084 26b4 0070 7e41 005f     D........&p.A~_.
  4095f0:	91d6 0039 8353 0039 f49c 0039 5f8b 0084     ..9.S.9...9.._..
  409600:	f928 00bd 1ff8 003b ffde 0097 980f 0005     (.....;.........
  409610:	2f11 00ef 5a0a 008b 1f6d 006d 7ecf 0036     ./...Z..m.m..~6.
  409620:	cb09 0027 4f46 00b7 669e 003f ea2d 005f     ..'.FO...f?.-._.
  409630:	27ba 0075 ebe5 00c7 7b3d 00f1 39f7 0007     .'u.....={...9..
  409640:	5292 008a 6bfb 00ea b11f 005f 5d08 008d     .R...k...._..]..
  409650:	0330 0056 fc7b 0046 abf0 006b bc20 00cf     0.V.{.F...k. ...
  409660:	f436 009a a9e3 001d 615e 0091 1b08 00e6     6.......^a......
  409670:	9985 0065 14a0 005f 408d 0068 d880 00ff     ..e..._..@h.....
  409680:	7327 004d 0606 0031 56ca 0015 a8c9 0073     'sM...1..V....s.
  409690:	e27b 0060 8c6b 00c0                         {.`.k...

00409698 <init_jk>:
  409698:	0002 0000 0003 0000 0004 0000 0006 0000     ................

004096a8 <PIo2>:
  4096a8:	0000 4000 21fb 3ff9 0000 0000 442d 3e74     ...@.!.?....-Dt>
  4096b8:	0000 8000 4698 3cf8 0000 6000 cc51 3b78     .....F.<...`Q.x;
  4096c8:	0000 8000 1b83 39f0 0000 4000 2520 387a     .......9...@ %z8
  4096d8:	0000 8000 8222 36e3 0000 0000 f31d 3569     ...."..6......i5
  4096e8:	0043 0000                                   C...

004096ec <_global_impure_ptr>:
  4096ec:	0010 2000                                   ... 

004096f0 <zeroes.6911>:
  4096f0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00409700 <blanks.6910>:
  409700:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409710:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  409720:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  409730:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  409740:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  409750:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  409760:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......

00409770 <__mprec_tens>:
  409770:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409780:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409790:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4097a0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4097b0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4097c0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4097d0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4097e0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4097f0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409800:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409810:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409820:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409830:	9db4 79d9 7843 44ea                         ...yCx.D

00409838 <p05.5302>:
  409838:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00409848 <__mprec_bigtens>:
  409848:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409858:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409868:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409870 <_init>:
  409870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409872:	bf00      	nop
  409874:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409876:	bc08      	pop	{r3}
  409878:	469e      	mov	lr, r3
  40987a:	4770      	bx	lr

0040987c <__init_array_start>:
  40987c:	00406165 	.word	0x00406165

00409880 <__frame_dummy_init_array_entry>:
  409880:	004000f1                                ..@.

00409884 <_fini>:
  409884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409886:	bf00      	nop
  409888:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40988a:	bc08      	pop	{r3}
  40988c:	469e      	mov	lr, r3
  40988e:	4770      	bx	lr

00409890 <__fini_array_start>:
  409890:	004000cd 	.word	0x004000cd
