
*** Running vivado
    with args -log top_bd_phase_generator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_phase_generator_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_bd_phase_generator_0_0.tcl -notrace
Command: synth_design -top top_bd_phase_generator_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 326.840 ; gain = 81.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_bd_phase_generator_0_0' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_phase_generator_0_0/synth/top_bd_phase_generator_0_0.vhd:88]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'phase_generator' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:12' bound to instance 'U0' of component 'phase_generator' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_phase_generator_0_0/synth/top_bd_phase_generator_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'phase_generator' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:47]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:68]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'phase_generator_pcud' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_pcud.vhd:1431' bound to instance 'phase_lut1_U' of component 'phase_generator_pcud' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:202]
INFO: [Synth 8-638] synthesizing module 'phase_generator_pcud' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_pcud.vhd:1444]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'phase_generator_pcud_rom' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_pcud.vhd:12' bound to instance 'phase_generator_pcud_rom_U' of component 'phase_generator_pcud_rom' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_pcud.vhd:1456]
INFO: [Synth 8-638] synthesizing module 'phase_generator_pcud_rom' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_pcud.vhd:27]
	Parameter dwidth bound to: 16 - type: integer 
	Parameter awidth bound to: 12 - type: integer 
	Parameter mem_size bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'phase_generator_pcud_rom' (1#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_pcud.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'phase_generator_pcud' (2#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_pcud.vhd:1444]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'phase_generator_AXILiteS_s_axi' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_AXILiteS_s_axi.vhd:12' bound to instance 'phase_generator_AXILiteS_s_axi_U' of component 'phase_generator_AXILiteS_s_axi' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:214]
INFO: [Synth 8-638] synthesizing module 'phase_generator_AXILiteS_s_axi' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_AXILiteS_s_axi.vhd:53]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'phase_generator_AXILiteS_s_axi' (3#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_AXILiteS_s_axi.vhd:53]
INFO: [Synth 8-3491] module 'look_up_sin' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:12' bound to instance 'grp_look_up_sin_fu_103' of component 'look_up_sin' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:241]
INFO: [Synth 8-638] synthesizing module 'look_up_sin' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:26]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:43]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:46]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'look_up_sin_cos_lbkb' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:408' bound to instance 'cos_lut_V_U' of component 'look_up_sin_cos_lbkb' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:117]
INFO: [Synth 8-638] synthesizing module 'look_up_sin_cos_lbkb' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:424]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'look_up_sin_cos_lbkb_rom' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:12' bound to instance 'look_up_sin_cos_lbkb_rom_U' of component 'look_up_sin_cos_lbkb_rom' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:439]
INFO: [Synth 8-638] synthesizing module 'look_up_sin_cos_lbkb_rom' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:30]
	Parameter dwidth bound to: 13 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'look_up_sin_cos_lbkb_rom' (4#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'look_up_sin_cos_lbkb' (5#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_pp0_stage0_iter0_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:222]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_0to1_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:263]
WARNING: [Synth 8-6014] Unused sequential element ap_reset_idle_pp0_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element cos_lut_V_ce0_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element cos_lut_V_ce1_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'look_up_sin' (6#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:26]
INFO: [Synth 8-3491] module 'look_up_sin' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:12' bound to instance 'grp_look_up_sin_fu_110' of component 'look_up_sin' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:253]
INFO: [Synth 8-3491] module 'look_up_sin' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:12' bound to instance 'grp_look_up_sin_fu_117' of component 'look_up_sin' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:505]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_pp0_stage0_iter0_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:523]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state5_pp0_stage0_iter4_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:532]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_0to3_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:571]
WARNING: [Synth 8-6014] Unused sequential element ap_reset_idle_pp0_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:591]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:299]
WARNING: [Synth 8-6014] Unused sequential element b_V_1_vld_in_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:448]
WARNING: [Synth 8-6014] Unused sequential element c_V_1_vld_in_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element grp_look_up_sin_fu_110_ap_ce_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element grp_look_up_sin_fu_117_ap_ce_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element theta_V_1_vld_in_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:464]
INFO: [Synth 8-256] done synthesizing module 'phase_generator' (7#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'top_bd_phase_generator_0_0' (8#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_phase_generator_0_0/synth/top_bd_phase_generator_0_0.vhd:88]
WARNING: [Synth 8-3331] design look_up_sin_cos_lbkb has unconnected port reset
WARNING: [Synth 8-3331] design phase_generator_pcud has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 368.172 ; gain = 122.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 368.172 ; gain = 122.457
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_phase_generator_0_0/constraints/phase_generator_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_phase_generator_0_0/constraints/phase_generator_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_phase_generator_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_phase_generator_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 677.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_phase_generator_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_pcud.vhd:1420]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'phase_generator_AXILiteS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_AXILiteS_s_axi.vhd:96]
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rdata_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:394]
WARNING: [Synth 8-6014] Unused sequential element q1_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:397]
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_188_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_111_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_146_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_123_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_9_fu_71_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_188_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_111_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_146_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_123_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_9_fu_71_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element acc_V_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:432]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_AXILiteS_s_axi.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_AXILiteS_s_axi.vhd:96]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'phase_generator_AXILiteS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_AXILiteS_s_axi.vhd:96]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 23    
+---ROMs : 
	                              ROMs := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phase_generator_pcud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module phase_generator_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module look_up_sin_cos_lbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module look_up_sin 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module phase_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'grp_look_up_sin_fu_110/ap_CS_fsm_reg[0:0]' into 'grp_look_up_sin_fu_103/ap_CS_fsm_reg[0:0]' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:140]
INFO: [Synth 8-4471] merging register 'grp_look_up_sin_fu_117/ap_CS_fsm_reg[0:0]' into 'grp_look_up_sin_fu_103/ap_CS_fsm_reg[0:0]' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:140]
INFO: [Synth 8-4471] merging register 'ap_CS_fsm_reg[0:0]' into 'grp_look_up_sin_fu_103/ap_CS_fsm_reg[0:0]' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:285]
WARNING: [Synth 8-6014] Unused sequential element grp_look_up_sin_fu_110/ap_CS_fsm_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element grp_look_up_sin_fu_117/ap_CS_fsm_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element ap_CS_fsm_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:285]
INFO: [Synth 8-5546] ROM "grp_look_up_sin_fu_103/tmp_9_fu_71_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_look_up_sin_fu_110/tmp_9_fu_71_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_look_up_sin_fu_117/tmp_9_fu_71_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element phase_lut1_U/phase_generator_pcud_rom_U/q0_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator_pcud.vhd:1420]
WARNING: [Synth 8-6014] Unused sequential element grp_look_up_sin_fu_103/cos_lut_V_U/look_up_sin_cos_lbkb_rom_U/q1_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:397]
WARNING: [Synth 8-6014] Unused sequential element grp_look_up_sin_fu_110/cos_lut_V_U/look_up_sin_cos_lbkb_rom_U/q0_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:394]
WARNING: [Synth 8-6014] Unused sequential element grp_look_up_sin_fu_110/cos_lut_V_U/look_up_sin_cos_lbkb_rom_U/q1_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:397]
WARNING: [Synth 8-6014] Unused sequential element grp_look_up_sin_fu_117/cos_lut_V_U/look_up_sin_cos_lbkb_rom_U/q0_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:394]
WARNING: [Synth 8-6014] Unused sequential element grp_look_up_sin_fu_117/cos_lut_V_U/look_up_sin_cos_lbkb_rom_U/q1_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/look_up_sin_cos_lbkb.vhd:397]
WARNING: [Synth 8-6014] Unused sequential element full_adr_V_reg_191_reg_rep was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element acc_V_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/6fe6/hdl/vhdl/phase_generator.vhd:432]
INFO: [Synth 8-3886] merging instance 'U0/grp_look_up_sin_fu_103/quad_V_reg_201_reg[0]' (FDE) to 'U0/ap_reg_pp0_iter1_full_adr_V_reg_191_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/grp_look_up_sin_fu_103/quad_V_reg_201_reg[1]' (FDE) to 'U0/ap_reg_pp0_iter1_full_adr_V_reg_191_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\phase_generator_AXILiteS_s_axi_U/rstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_look_up_sin_fu_103/ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (phase_generator_AXILiteS_s_axi_U/rstate_reg[2]) is unused and will be removed from module phase_generator.
WARNING: [Synth 8-3332] Sequential element (grp_look_up_sin_fu_103/ap_CS_fsm_reg[0]) is unused and will be removed from module phase_generator.
WARNING: [Synth 8-3332] Sequential element (grp_look_up_sin_fu_103/ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module phase_generator.
WARNING: [Synth 8-3332] Sequential element (grp_look_up_sin_fu_110/ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module phase_generator.
WARNING: [Synth 8-3332] Sequential element (grp_look_up_sin_fu_117/ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module phase_generator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                                           | Depth x Width | Implemented As | 
+-------------------------+----------------------------------------------------------------------+---------------+----------------+
|phase_generator_pcud_rom | q0_reg                                                               | 4096x16       | Block RAM      | 
|look_up_sin_cos_lbkb_rom | q0_reg                                                               | 1024x13       | Block RAM      | 
|look_up_sin_cos_lbkb_rom | q1_reg                                                               | 1024x13       | Block RAM      | 
|phase_generator          | phase_lut1_U/phase_generator_pcud_rom_U/q0_reg                       | 4096x16       | Block RAM      | 
|phase_generator          | full_adr_V_reg_191_reg_rep                                           | 1024x13       | Block RAM      | 
|phase_generator          | grp_look_up_sin_fu_103/cos_lut_V_U/look_up_sin_cos_lbkb_rom_U/q1_reg | 1024x13       | Block RAM      | 
|phase_generator          | grp_look_up_sin_fu_110/cos_lut_V_U/look_up_sin_cos_lbkb_rom_U/q0_reg | 1024x13       | Block RAM      | 
|phase_generator          | grp_look_up_sin_fu_110/cos_lut_V_U/look_up_sin_cos_lbkb_rom_U/q1_reg | 1024x13       | Block RAM      | 
|phase_generator          | grp_look_up_sin_fu_117/cos_lut_V_U/look_up_sin_cos_lbkb_rom_U/q0_reg | 1024x13       | Block RAM      | 
|phase_generator          | grp_look_up_sin_fu_117/cos_lut_V_U/look_up_sin_cos_lbkb_rom_U/q1_reg | 1024x13       | Block RAM      | 
+-------------------------+----------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/ap_reg_grp_look_up_sin_fu_117_ap_start_reg' (FDRE) to 'U0/ap_reg_grp_look_up_sin_fu_110_ap_start_reg'
INFO: [Synth 8-3886] merging instance 'U0/ap_reg_grp_look_up_sin_fu_110_ap_start_reg' (FDRE) to 'U0/ap_reg_grp_look_up_sin_fu_103_ap_start_reg'
INFO: [Synth 8-3886] merging instance 'U0/grp_look_up_sin_fu_117/ap_enable_reg_pp0_iter1_reg' (FDRE) to 'U0/grp_look_up_sin_fu_110/ap_enable_reg_pp0_iter1_reg'
INFO: [Synth 8-3886] merging instance 'U0/grp_look_up_sin_fu_110/ap_enable_reg_pp0_iter1_reg' (FDRE) to 'U0/grp_look_up_sin_fu_103/ap_enable_reg_pp0_iter1_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    47|
|2     |LUT1       |   106|
|3     |LUT2       |    73|
|4     |LUT3       |    39|
|5     |LUT4       |    10|
|6     |LUT5       |    51|
|7     |LUT6       |    46|
|8     |RAMB18E1   |     3|
|9     |RAMB36E1   |     1|
|10    |RAMB36E1_1 |     1|
|11    |FDRE       |   206|
|12    |FDSE       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------+------+
|      |Instance                             |Module                         |Cells |
+------+-------------------------------------+-------------------------------+------+
|1     |top                                  |                               |   585|
|2     |  U0                                 |phase_generator                |   585|
|3     |    grp_look_up_sin_fu_103           |look_up_sin                    |    80|
|4     |    grp_look_up_sin_fu_110           |look_up_sin_0                  |    93|
|5     |      cos_lut_V_U                    |look_up_sin_cos_lbkb_2         |    77|
|6     |        look_up_sin_cos_lbkb_rom_U   |look_up_sin_cos_lbkb_rom_3     |    77|
|7     |    grp_look_up_sin_fu_117           |look_up_sin_1                  |    93|
|8     |      cos_lut_V_U                    |look_up_sin_cos_lbkb           |    77|
|9     |        look_up_sin_cos_lbkb_rom_U   |look_up_sin_cos_lbkb_rom       |    77|
|10    |    phase_generator_AXILiteS_s_axi_U |phase_generator_AXILiteS_s_axi |   199|
|11    |    phase_lut1_U                     |phase_generator_pcud           |     6|
|12    |      phase_generator_pcud_rom_U     |phase_generator_pcud_rom       |     6|
+------+-------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 677.145 ; gain = 431.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 677.145 ; gain = 122.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 677.145 ; gain = 431.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

73 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 677.145 ; gain = 432.055
INFO: [Common 17-1381] The checkpoint 'D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_phase_generator_0_0_synth_1/top_bd_phase_generator_0_0.dcp' has been generated.
