{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 10:20:53 2017 " "Info: Processing started: Tue May 23 10:20:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[0\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[0\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[5\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[5\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[7\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[7\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[6\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[6\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[4\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[4\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[1\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[1\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[3\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[3\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[2\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[2\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_0 " "Info: Assuming node \"clk_0\" is an undefined clock" {  } { { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "top:u5\|Keyboard:u0\|fok " "Info: Detected ripple clock \"top:u5\|Keyboard:u0\|fok\" as buffer" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 36 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "top:u5\|Keyboard:u0\|fok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk1 " "Info: Detected ripple clock \"vga640480:u1\|clk1\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk " "Info: Detected ripple clock \"vga640480:u1\|clk\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_0 register vga640480:u1\|vector_y\[4\] register vga640480:u1\|address\[13\] 109.7 MHz 9.116 ns Internal " "Info: Clock \"clk_0\" has Internal fmax of 109.7 MHz between source register \"vga640480:u1\|vector_y\[4\]\" and destination register \"vga640480:u1\|address\[13\]\" (period= 9.116 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.772 ns + Longest register register " "Info: + Longest register to register delay is 8.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|vector_y\[4\] 1 REG LCFF_X85_Y45_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X85_Y45_N23; Fanout = 6; REG Node = 'vga640480:u1\|vector_y\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|vector_y[4] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.621 ns) 2.561 ns vga640480:u1\|Add6~9 2 COMB LCCOMB_X86_Y45_N16 2 " "Info: 2: + IC(1.940 ns) + CELL(0.621 ns) = 2.561 ns; Loc. = LCCOMB_X86_Y45_N16; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { vga640480:u1|vector_y[4] vga640480:u1|Add6~9 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.647 ns vga640480:u1\|Add6~11 3 COMB LCCOMB_X86_Y45_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.647 ns; Loc. = LCCOMB_X86_Y45_N18; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~9 vga640480:u1|Add6~11 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.733 ns vga640480:u1\|Add6~13 4 COMB LCCOMB_X86_Y45_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.733 ns; Loc. = LCCOMB_X86_Y45_N20; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~11 vga640480:u1|Add6~13 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.819 ns vga640480:u1\|Add6~15 5 COMB LCCOMB_X86_Y45_N22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.819 ns; Loc. = LCCOMB_X86_Y45_N22; Fanout = 1; COMB Node = 'vga640480:u1\|Add6~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~13 vga640480:u1|Add6~15 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.325 ns vga640480:u1\|Add6~16 6 COMB LCCOMB_X86_Y45_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 3.325 ns; Loc. = LCCOMB_X86_Y45_N24; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga640480:u1|Add6~15 vga640480:u1|Add6~16 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.370 ns) 4.805 ns vga640480:u1\|address\[14\]~16 7 COMB LCCOMB_X87_Y44_N28 1 " "Info: 7: + IC(1.110 ns) + CELL(0.370 ns) = 4.805 ns; Loc. = LCCOMB_X87_Y44_N28; Fanout = 1; COMB Node = 'vga640480:u1\|address\[14\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { vga640480:u1|Add6~16 vga640480:u1|address[14]~16 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 5.376 ns vga640480:u1\|address\[14\]~17 8 COMB LCCOMB_X87_Y44_N30 32 " "Info: 8: + IC(0.365 ns) + CELL(0.206 ns) = 5.376 ns; Loc. = LCCOMB_X87_Y44_N30; Fanout = 32; COMB Node = 'vga640480:u1\|address\[14\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.541 ns) + CELL(0.855 ns) 8.772 ns vga640480:u1\|address\[13\] 9 REG LCFF_X63_Y38_N13 17 " "Info: 9: + IC(2.541 ns) + CELL(0.855 ns) = 8.772 ns; Loc. = LCFF_X63_Y38_N13; Fanout = 17; REG Node = 'vga640480:u1\|address\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.396 ns" { vga640480:u1|address[14]~17 vga640480:u1|address[13] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.816 ns ( 32.10 % ) " "Info: Total cell delay = 2.816 ns ( 32.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.956 ns ( 67.90 % ) " "Info: Total interconnect delay = 5.956 ns ( 67.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.772 ns" { vga640480:u1|vector_y[4] vga640480:u1|Add6~9 vga640480:u1|Add6~11 vga640480:u1|Add6~13 vga640480:u1|Add6~15 vga640480:u1|Add6~16 vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 vga640480:u1|address[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.772 ns" { vga640480:u1|vector_y[4] {} vga640480:u1|Add6~9 {} vga640480:u1|Add6~11 {} vga640480:u1|Add6~13 {} vga640480:u1|Add6~15 {} vga640480:u1|Add6~16 {} vga640480:u1|address[14]~16 {} vga640480:u1|address[14]~17 {} vga640480:u1|address[13] {} } { 0.000ns 1.940ns 0.000ns 0.000ns 0.000ns 0.000ns 1.110ns 0.365ns 2.541ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.080 ns - Smallest " "Info: - Smallest clock skew is -0.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 10.542 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_0\" to destination register is 10.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.970 ns) 4.255 ns vga640480:u1\|clk1 2 REG LCFF_X47_Y29_N5 2 " "Info: 2: + IC(2.185 ns) + CELL(0.970 ns) = 4.255 ns; Loc. = LCFF_X47_Y29_N5; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 5.612 ns vga640480:u1\|clk 3 REG LCFF_X47_Y29_N9 2 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 5.612 ns; Loc. = LCFF_X47_Y29_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 8.514 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 716 " "Info: 4: + IC(2.902 ns) + CELL(0.000 ns) = 8.514 ns; Loc. = CLKCTRL_G11; Fanout = 716; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.666 ns) 10.542 ns vga640480:u1\|address\[13\] 5 REG LCFF_X63_Y38_N13 17 " "Info: 5: + IC(1.362 ns) + CELL(0.666 ns) = 10.542 ns; Loc. = LCFF_X63_Y38_N13; Fanout = 17; REG Node = 'vga640480:u1\|address\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { vga640480:u1|clk~clkctrl vga640480:u1|address[13] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 35.15 % ) " "Info: Total cell delay = 3.706 ns ( 35.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.836 ns ( 64.85 % ) " "Info: Total interconnect delay = 6.836 ns ( 64.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.542 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.542 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[13] {} } { 0.000ns 0.000ns 2.185ns 0.387ns 2.902ns 1.362ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 10.622 ns - Longest register " "Info: - Longest clock path from clock \"clk_0\" to source register is 10.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.970 ns) 4.255 ns vga640480:u1\|clk1 2 REG LCFF_X47_Y29_N5 2 " "Info: 2: + IC(2.185 ns) + CELL(0.970 ns) = 4.255 ns; Loc. = LCFF_X47_Y29_N5; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 5.612 ns vga640480:u1\|clk 3 REG LCFF_X47_Y29_N9 2 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 5.612 ns; Loc. = LCFF_X47_Y29_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 8.514 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 716 " "Info: 4: + IC(2.902 ns) + CELL(0.000 ns) = 8.514 ns; Loc. = CLKCTRL_G11; Fanout = 716; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.666 ns) 10.622 ns vga640480:u1\|vector_y\[4\] 5 REG LCFF_X85_Y45_N23 6 " "Info: 5: + IC(1.442 ns) + CELL(0.666 ns) = 10.622 ns; Loc. = LCFF_X85_Y45_N23; Fanout = 6; REG Node = 'vga640480:u1\|vector_y\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { vga640480:u1|clk~clkctrl vga640480:u1|vector_y[4] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 34.89 % ) " "Info: Total cell delay = 3.706 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.916 ns ( 65.11 % ) " "Info: Total interconnect delay = 6.916 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.622 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_y[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.622 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_y[4] {} } { 0.000ns 0.000ns 2.185ns 0.387ns 2.902ns 1.442ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.542 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.542 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[13] {} } { 0.000ns 0.000ns 2.185ns 0.387ns 2.902ns 1.362ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.622 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_y[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.622 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_y[4] {} } { 0.000ns 0.000ns 2.185ns 0.387ns 2.902ns 1.442ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.772 ns" { vga640480:u1|vector_y[4] vga640480:u1|Add6~9 vga640480:u1|Add6~11 vga640480:u1|Add6~13 vga640480:u1|Add6~15 vga640480:u1|Add6~16 vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 vga640480:u1|address[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.772 ns" { vga640480:u1|vector_y[4] {} vga640480:u1|Add6~9 {} vga640480:u1|Add6~11 {} vga640480:u1|Add6~13 {} vga640480:u1|Add6~15 {} vga640480:u1|Add6~16 {} vga640480:u1|address[14]~16 {} vga640480:u1|address[14]~17 {} vga640480:u1|address[13] {} } { 0.000ns 1.940ns 0.000ns 0.000ns 0.000ns 0.000ns 1.110ns 0.365ns 2.541ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.855ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.542 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.542 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[13] {} } { 0.000ns 0.000ns 2.185ns 0.387ns 2.902ns 1.362ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.622 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_y[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.622 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_y[4] {} } { 0.000ns 0.000ns 2.185ns 0.387ns 2.902ns 1.442ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_0 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"clk_0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "top:u5\|Keyboard:u0\|code\[0\] top:u5\|Keyboard:u0\|scancode\[0\] clk_0 5.584 ns " "Info: Found hold time violation between source  pin or register \"top:u5\|Keyboard:u0\|code\[0\]\" and destination pin or register \"top:u5\|Keyboard:u0\|scancode\[0\]\" for clock \"clk_0\" (Hold time is 5.584 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.829 ns + Largest " "Info: + Largest clock skew is 6.829 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 10.199 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 10.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.465 ns) + CELL(0.970 ns) 5.535 ns top:u5\|Keyboard:u0\|fok 2 REG LCFF_X91_Y28_N9 1 " "Info: 2: + IC(3.465 ns) + CELL(0.970 ns) = 5.535 ns; Loc. = LCFF_X91_Y28_N9; Fanout = 1; REG Node = 'top:u5\|Keyboard:u0\|fok'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { clk_0 top:u5|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.000 ns) 7.812 ns top:u5\|Keyboard:u0\|fok~clkctrl 3 COMB CLKCTRL_G6 10 " "Info: 3: + IC(2.277 ns) + CELL(0.000 ns) = 7.812 ns; Loc. = CLKCTRL_G6; Fanout = 10; COMB Node = 'top:u5\|Keyboard:u0\|fok~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { top:u5|Keyboard:u0|fok top:u5|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.366 ns) 10.199 ns top:u5\|Keyboard:u0\|scancode\[0\] 4 REG LCCOMB_X90_Y28_N16 2 " "Info: 4: + IC(2.021 ns) + CELL(0.366 ns) = 10.199 ns; Loc. = LCCOMB_X90_Y28_N16; Fanout = 2; REG Node = 'top:u5\|Keyboard:u0\|scancode\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.387 ns" { top:u5|Keyboard:u0|fok~clkctrl top:u5|Keyboard:u0|scancode[0] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.436 ns ( 23.88 % ) " "Info: Total cell delay = 2.436 ns ( 23.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.763 ns ( 76.12 % ) " "Info: Total interconnect delay = 7.763 ns ( 76.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.199 ns" { clk_0 top:u5|Keyboard:u0|fok top:u5|Keyboard:u0|fok~clkctrl top:u5|Keyboard:u0|scancode[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.199 ns" { clk_0 {} clk_0~combout {} top:u5|Keyboard:u0|fok {} top:u5|Keyboard:u0|fok~clkctrl {} top:u5|Keyboard:u0|scancode[0] {} } { 0.000ns 0.000ns 3.465ns 2.277ns 2.021ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 3.370 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to source register is 3.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk_0~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk_0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk_0 clk_0~clkctrl } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.666 ns) 3.370 ns top:u5\|Keyboard:u0\|code\[0\] 3 REG LCFF_X91_Y28_N21 3 " "Info: 3: + IC(1.469 ns) + CELL(0.666 ns) = 3.370 ns; Loc. = LCFF_X91_Y28_N21; Fanout = 3; REG Node = 'top:u5\|Keyboard:u0\|code\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { clk_0~clkctrl top:u5|Keyboard:u0|code[0] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.40 % ) " "Info: Total cell delay = 1.766 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.604 ns ( 47.60 % ) " "Info: Total interconnect delay = 1.604 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { clk_0 clk_0~clkctrl top:u5|Keyboard:u0|code[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.370 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} top:u5|Keyboard:u0|code[0] {} } { 0.000ns 0.000ns 0.135ns 1.469ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.199 ns" { clk_0 top:u5|Keyboard:u0|fok top:u5|Keyboard:u0|fok~clkctrl top:u5|Keyboard:u0|scancode[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.199 ns" { clk_0 {} clk_0~combout {} top:u5|Keyboard:u0|fok {} top:u5|Keyboard:u0|fok~clkctrl {} top:u5|Keyboard:u0|scancode[0] {} } { 0.000ns 0.000ns 3.465ns 2.277ns 2.021ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { clk_0 clk_0~clkctrl top:u5|Keyboard:u0|code[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.370 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} top:u5|Keyboard:u0|code[0] {} } { 0.000ns 0.000ns 0.135ns 1.469ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.941 ns - Shortest register register " "Info: - Shortest register to register delay is 0.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top:u5\|Keyboard:u0\|code\[0\] 1 REG LCFF_X91_Y28_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X91_Y28_N21; Fanout = 3; REG Node = 'top:u5\|Keyboard:u0\|code\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { top:u5|Keyboard:u0|code[0] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.206 ns) 0.941 ns top:u5\|Keyboard:u0\|scancode\[0\] 2 REG LCCOMB_X90_Y28_N16 2 " "Info: 2: + IC(0.735 ns) + CELL(0.206 ns) = 0.941 ns; Loc. = LCCOMB_X90_Y28_N16; Fanout = 2; REG Node = 'top:u5\|Keyboard:u0\|scancode\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { top:u5|Keyboard:u0|code[0] top:u5|Keyboard:u0|scancode[0] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.206 ns ( 21.89 % ) " "Info: Total cell delay = 0.206 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.735 ns ( 78.11 % ) " "Info: Total interconnect delay = 0.735 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { top:u5|Keyboard:u0|code[0] top:u5|Keyboard:u0|scancode[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.941 ns" { top:u5|Keyboard:u0|code[0] {} top:u5|Keyboard:u0|scancode[0] {} } { 0.000ns 0.735ns } { 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.199 ns" { clk_0 top:u5|Keyboard:u0|fok top:u5|Keyboard:u0|fok~clkctrl top:u5|Keyboard:u0|scancode[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.199 ns" { clk_0 {} clk_0~combout {} top:u5|Keyboard:u0|fok {} top:u5|Keyboard:u0|fok~clkctrl {} top:u5|Keyboard:u0|scancode[0] {} } { 0.000ns 0.000ns 3.465ns 2.277ns 2.021ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { clk_0 clk_0~clkctrl top:u5|Keyboard:u0|code[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.370 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} top:u5|Keyboard:u0|code[0] {} } { 0.000ns 0.000ns 0.135ns 1.469ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { top:u5|Keyboard:u0|code[0] top:u5|Keyboard:u0|scancode[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.941 ns" { top:u5|Keyboard:u0|code[0] {} top:u5|Keyboard:u0|scancode[0] {} } { 0.000ns 0.735ns } { 0.000ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "top:u5\|Keyboard:u0\|clk1 clkin clk_0 1.678 ns register " "Info: tsu for register \"top:u5\|Keyboard:u0\|clk1\" (data pin = \"clkin\", clock pin = \"clk_0\") is 1.678 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.088 ns + Longest pin register " "Info: + Longest pin to register delay is 5.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkin 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'clkin'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.538 ns) + CELL(0.460 ns) 5.088 ns top:u5\|Keyboard:u0\|clk1 2 REG LCFF_X91_Y28_N11 4 " "Info: 2: + IC(3.538 ns) + CELL(0.460 ns) = 5.088 ns; Loc. = LCFF_X91_Y28_N11; Fanout = 4; REG Node = 'top:u5\|Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.998 ns" { clkin top:u5|Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.550 ns ( 30.46 % ) " "Info: Total cell delay = 1.550 ns ( 30.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.538 ns ( 69.54 % ) " "Info: Total interconnect delay = 3.538 ns ( 69.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { clkin top:u5|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { clkin {} clkin~combout {} top:u5|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 3.538ns } { 0.000ns 1.090ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 3.370 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to destination register is 3.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk_0~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk_0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk_0 clk_0~clkctrl } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.666 ns) 3.370 ns top:u5\|Keyboard:u0\|clk1 3 REG LCFF_X91_Y28_N11 4 " "Info: 3: + IC(1.469 ns) + CELL(0.666 ns) = 3.370 ns; Loc. = LCFF_X91_Y28_N11; Fanout = 4; REG Node = 'top:u5\|Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { clk_0~clkctrl top:u5|Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.40 % ) " "Info: Total cell delay = 1.766 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.604 ns ( 47.60 % ) " "Info: Total interconnect delay = 1.604 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { clk_0 clk_0~clkctrl top:u5|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.370 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} top:u5|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.469ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { clkin top:u5|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { clkin {} clkin~combout {} top:u5|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 3.538ns } { 0.000ns 1.090ns 0.460ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.370 ns" { clk_0 clk_0~clkctrl top:u5|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.370 ns" { clk_0 {} clk_0~combout {} clk_0~clkctrl {} top:u5|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.469ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_0 b\[1\] vga640480:u1\|vector_x\[3\] 23.313 ns register " "Info: tco from clock \"clk_0\" to destination pin \"b\[1\]\" through register \"vga640480:u1\|vector_x\[3\]\" is 23.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 10.615 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to source register is 10.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.970 ns) 4.255 ns vga640480:u1\|clk1 2 REG LCFF_X47_Y29_N5 2 " "Info: 2: + IC(2.185 ns) + CELL(0.970 ns) = 4.255 ns; Loc. = LCFF_X47_Y29_N5; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 5.612 ns vga640480:u1\|clk 3 REG LCFF_X47_Y29_N9 2 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 5.612 ns; Loc. = LCFF_X47_Y29_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 8.514 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 716 " "Info: 4: + IC(2.902 ns) + CELL(0.000 ns) = 8.514 ns; Loc. = CLKCTRL_G11; Fanout = 716; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.666 ns) 10.615 ns vga640480:u1\|vector_x\[3\] 5 REG LCFF_X85_Y44_N7 7 " "Info: 5: + IC(1.435 ns) + CELL(0.666 ns) = 10.615 ns; Loc. = LCFF_X85_Y44_N7; Fanout = 7; REG Node = 'vga640480:u1\|vector_x\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { vga640480:u1|clk~clkctrl vga640480:u1|vector_x[3] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 34.91 % ) " "Info: Total cell delay = 3.706 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.909 ns ( 65.09 % ) " "Info: Total interconnect delay = 6.909 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.615 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.615 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[3] {} } { 0.000ns 0.000ns 2.185ns 0.387ns 2.902ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.394 ns + Longest register pin " "Info: + Longest register to pin delay is 12.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|vector_x\[3\] 1 REG LCFF_X85_Y44_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X85_Y44_N7; Fanout = 7; REG Node = 'vga640480:u1\|vector_x\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|vector_x[3] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.534 ns) 1.042 ns vga640480:u1\|process_12~2 2 COMB LCCOMB_X85_Y44_N22 1 " "Info: 2: + IC(0.508 ns) + CELL(0.534 ns) = 1.042 ns; Loc. = LCCOMB_X85_Y44_N22; Fanout = 1; COMB Node = 'vga640480:u1\|process_12~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { vga640480:u1|vector_x[3] vga640480:u1|process_12~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.206 ns) 2.336 ns vga640480:u1\|process_12~3 3 COMB LCCOMB_X86_Y45_N4 3 " "Info: 3: + IC(1.088 ns) + CELL(0.206 ns) = 2.336 ns; Loc. = LCCOMB_X86_Y45_N4; Fanout = 3; COMB Node = 'vga640480:u1\|process_12~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { vga640480:u1|process_12~2 vga640480:u1|process_12~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.615 ns) 3.670 ns vga640480:u1\|process_12~4 4 COMB LCCOMB_X85_Y45_N12 5 " "Info: 4: + IC(0.719 ns) + CELL(0.615 ns) = 3.670 ns; Loc. = LCCOMB_X85_Y45_N12; Fanout = 5; COMB Node = 'vga640480:u1\|process_12~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { vga640480:u1|process_12~3 vga640480:u1|process_12~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.942 ns) + CELL(0.537 ns) 7.149 ns vga640480:u1\|b\[0\]~3 5 COMB LCCOMB_X63_Y45_N6 2 " "Info: 5: + IC(2.942 ns) + CELL(0.537 ns) = 7.149 ns; Loc. = LCCOMB_X63_Y45_N6; Fanout = 2; COMB Node = 'vga640480:u1\|b\[0\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.479 ns" { vga640480:u1|process_12~4 vga640480:u1|b[0]~3 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(3.226 ns) 12.394 ns b\[1\] 6 PIN PIN_A18 0 " "Info: 6: + IC(2.019 ns) + CELL(3.226 ns) = 12.394 ns; Loc. = PIN_A18; Fanout = 0; PIN Node = 'b\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.245 ns" { vga640480:u1|b[0]~3 b[1] } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.118 ns ( 41.29 % ) " "Info: Total cell delay = 5.118 ns ( 41.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.276 ns ( 58.71 % ) " "Info: Total interconnect delay = 7.276 ns ( 58.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.394 ns" { vga640480:u1|vector_x[3] vga640480:u1|process_12~2 vga640480:u1|process_12~3 vga640480:u1|process_12~4 vga640480:u1|b[0]~3 b[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.394 ns" { vga640480:u1|vector_x[3] {} vga640480:u1|process_12~2 {} vga640480:u1|process_12~3 {} vga640480:u1|process_12~4 {} vga640480:u1|b[0]~3 {} b[1] {} } { 0.000ns 0.508ns 1.088ns 0.719ns 2.942ns 2.019ns } { 0.000ns 0.534ns 0.206ns 0.615ns 0.537ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.615 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.615 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[3] {} } { 0.000ns 0.000ns 2.185ns 0.387ns 2.902ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.394 ns" { vga640480:u1|vector_x[3] vga640480:u1|process_12~2 vga640480:u1|process_12~3 vga640480:u1|process_12~4 vga640480:u1|b[0]~3 b[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.394 ns" { vga640480:u1|vector_x[3] {} vga640480:u1|process_12~2 {} vga640480:u1|process_12~3 {} vga640480:u1|process_12~4 {} vga640480:u1|b[0]~3 {} b[1] {} } { 0.000ns 0.508ns 1.088ns 0.719ns 2.942ns 2.019ns } { 0.000ns 0.534ns 0.206ns 0.615ns 0.537ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vga640480:u1\|posx\[0\] reset clk_0 3.190 ns register " "Info: th for register \"vga640480:u1\|posx\[0\]\" (data pin = \"reset\", clock pin = \"clk_0\") is 3.190 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 10.617 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 10.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_P2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.970 ns) 4.255 ns vga640480:u1\|clk1 2 REG LCFF_X47_Y29_N5 2 " "Info: 2: + IC(2.185 ns) + CELL(0.970 ns) = 4.255 ns; Loc. = LCFF_X47_Y29_N5; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 5.612 ns vga640480:u1\|clk 3 REG LCFF_X47_Y29_N9 2 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 5.612 ns; Loc. = LCFF_X47_Y29_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.000 ns) 8.514 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G11 716 " "Info: 4: + IC(2.902 ns) + CELL(0.000 ns) = 8.514 ns; Loc. = CLKCTRL_G11; Fanout = 716; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.666 ns) 10.617 ns vga640480:u1\|posx\[0\] 5 REG LCFF_X87_Y44_N1 1 " "Info: 5: + IC(1.437 ns) + CELL(0.666 ns) = 10.617 ns; Loc. = LCFF_X87_Y44_N1; Fanout = 1; REG Node = 'vga640480:u1\|posx\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { vga640480:u1|clk~clkctrl vga640480:u1|posx[0] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 34.91 % ) " "Info: Total cell delay = 3.706 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.911 ns ( 65.09 % ) " "Info: Total interconnect delay = 6.911 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.617 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|posx[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.617 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|posx[0] {} } { 0.000ns 0.000ns 2.185ns 0.387ns 2.902ns 1.437ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.733 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns reset 1 PIN PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.242 ns) + CELL(0.623 ns) 5.965 ns vga640480:u1\|address\[14\]~16 2 COMB LCCOMB_X87_Y44_N28 1 " "Info: 2: + IC(4.242 ns) + CELL(0.623 ns) = 5.965 ns; Loc. = LCCOMB_X87_Y44_N28; Fanout = 1; COMB Node = 'vga640480:u1\|address\[14\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.865 ns" { reset vga640480:u1|address[14]~16 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 6.536 ns vga640480:u1\|address\[14\]~17 3 COMB LCCOMB_X87_Y44_N30 32 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 6.536 ns; Loc. = LCCOMB_X87_Y44_N30; Fanout = 32; COMB Node = 'vga640480:u1\|address\[14\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.855 ns) 7.733 ns vga640480:u1\|posx\[0\] 4 REG LCFF_X87_Y44_N1 1 " "Info: 4: + IC(0.342 ns) + CELL(0.855 ns) = 7.733 ns; Loc. = LCFF_X87_Y44_N1; Fanout = 1; REG Node = 'vga640480:u1\|posx\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { vga640480:u1|address[14]~17 vga640480:u1|posx[0] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.784 ns ( 36.00 % ) " "Info: Total cell delay = 2.784 ns ( 36.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.949 ns ( 64.00 % ) " "Info: Total interconnect delay = 4.949 ns ( 64.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.733 ns" { reset vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 vga640480:u1|posx[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.733 ns" { reset {} reset~combout {} vga640480:u1|address[14]~16 {} vga640480:u1|address[14]~17 {} vga640480:u1|posx[0] {} } { 0.000ns 0.000ns 4.242ns 0.365ns 0.342ns } { 0.000ns 1.100ns 0.623ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.617 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|posx[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.617 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|posx[0] {} } { 0.000ns 0.000ns 2.185ns 0.387ns 2.902ns 1.437ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.733 ns" { reset vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 vga640480:u1|posx[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.733 ns" { reset {} reset~combout {} vga640480:u1|address[14]~16 {} vga640480:u1|address[14]~17 {} vga640480:u1|posx[0] {} } { 0.000ns 0.000ns 4.242ns 0.365ns 0.342ns } { 0.000ns 1.100ns 0.623ns 0.206ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 10:20:54 2017 " "Info: Processing ended: Tue May 23 10:20:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
