<stg><name>convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1></name>


<trans_list>

<trans id="118" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
:1 %num_ker = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_ker"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
:4 %bitcast_ln53 = bitcast i64 %p_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln53"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5 %store_ln44 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %store_ln44 = store i5 0, i5 %num_ker

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7 %store_ln44 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %num_ker_1 = load i5 %num_ker

]]></Node>
<StgValue><ssdm name="num_ker_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="5">
<![CDATA[
:2 %zext_ln44 = zext i5 %num_ker_1

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="5">
<![CDATA[
:3 %empty = trunc i5 %num_ker_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4 %p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="7">
<![CDATA[
:5 %p_shl_cast = zext i7 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %empty_20 = add i8 %p_shl_cast, i8 %zext_ln44

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7 %icmp_ln44 = icmp_eq  i9 %indvar_flatten_load, i9 480

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8 %add_ln44 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln44 = br i1 %icmp_ln44, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.split6:0 %i_load = load i5 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split6:3 %icmp_ln45 = icmp_eq  i5 %i_load, i5 30

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split6:4 %select_ln44 = select i1 %icmp_ln45, i5 0, i5 %i_load

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split6:5 %add_ln44_9 = add i5 %num_ker_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln44_9"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="5">
<![CDATA[
.split6:6 %zext_ln44_1 = zext i5 %add_ln44_9

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="5">
<![CDATA[
.split6:7 %empty_22 = trunc i5 %add_ln44_9

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split6:8 %p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_22, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="7">
<![CDATA[
.split6:9 %p_shl_cast_mid1 = zext i7 %p_shl_mid1

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:10 %p_mid1 = add i8 %p_shl_cast_mid1, i8 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split6:11 %select_ln44_1 = select i1 %icmp_ln45, i5 %add_ln44_9, i5 %num_ker_1

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5">
<![CDATA[
.split6:12 %zext_ln44_2 = zext i5 %select_ln44_1

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:13 %bias_conv1_addr = getelementptr i64 %bias_conv1, i64 0, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="bias_conv1_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="4">
<![CDATA[
.split6:14 %bias_conv1_load = load i4 %bias_conv1_addr

]]></Node>
<StgValue><ssdm name="bias_conv1_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split6:15 %select_ln44_2 = select i1 %icmp_ln45, i8 %p_mid1, i8 %empty_20

]]></Node>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
.split6:16 %zext_ln44_3 = zext i8 %select_ln44_2

]]></Node>
<StgValue><ssdm name="zext_ln44_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:17 %kernel_conv1_addr = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>8 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
.split6:18 %kernel_conv1_load = load i8 %kernel_conv1_addr

]]></Node>
<StgValue><ssdm name="kernel_conv1_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:19 %add_ln44_1 = add i8 %select_ln44_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
.split6:20 %zext_ln44_4 = zext i8 %add_ln44_1

]]></Node>
<StgValue><ssdm name="zext_ln44_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:21 %kernel_conv1_addr_1 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>7 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
.split6:22 %kernel_conv1_load_1 = load i8 %kernel_conv1_addr_1

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:23 %add_ln44_2 = add i8 %select_ln44_2, i8 2

]]></Node>
<StgValue><ssdm name="add_ln44_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
.split6:24 %zext_ln44_5 = zext i8 %add_ln44_2

]]></Node>
<StgValue><ssdm name="zext_ln44_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:25 %kernel_conv1_addr_2 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>6 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
.split6:26 %kernel_conv1_load_2 = load i8 %kernel_conv1_addr_2

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:27 %add_ln44_3 = add i8 %select_ln44_2, i8 3

]]></Node>
<StgValue><ssdm name="add_ln44_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
.split6:28 %zext_ln44_6 = zext i8 %add_ln44_3

]]></Node>
<StgValue><ssdm name="zext_ln44_6"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:29 %kernel_conv1_addr_3 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_6

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>5 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
.split6:30 %kernel_conv1_load_3 = load i8 %kernel_conv1_addr_3

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:31 %add_ln44_4 = add i8 %select_ln44_2, i8 4

]]></Node>
<StgValue><ssdm name="add_ln44_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
.split6:32 %zext_ln44_7 = zext i8 %add_ln44_4

]]></Node>
<StgValue><ssdm name="zext_ln44_7"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:33 %kernel_conv1_addr_4 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>4 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
.split6:34 %kernel_conv1_load_4 = load i8 %kernel_conv1_addr_4

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:35 %add_ln44_5 = add i8 %select_ln44_2, i8 5

]]></Node>
<StgValue><ssdm name="add_ln44_5"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
.split6:36 %zext_ln44_8 = zext i8 %add_ln44_5

]]></Node>
<StgValue><ssdm name="zext_ln44_8"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:37 %kernel_conv1_addr_5 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_8

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
.split6:38 %kernel_conv1_load_5 = load i8 %kernel_conv1_addr_5

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_5"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:39 %add_ln44_6 = add i8 %select_ln44_2, i8 6

]]></Node>
<StgValue><ssdm name="add_ln44_6"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
.split6:40 %zext_ln44_9 = zext i8 %add_ln44_6

]]></Node>
<StgValue><ssdm name="zext_ln44_9"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:41 %kernel_conv1_addr_6 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_9

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_6"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
.split6:42 %kernel_conv1_load_6 = load i8 %kernel_conv1_addr_6

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_6"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:43 %add_ln44_7 = add i8 %select_ln44_2, i8 7

]]></Node>
<StgValue><ssdm name="add_ln44_7"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
.split6:44 %zext_ln44_10 = zext i8 %add_ln44_7

]]></Node>
<StgValue><ssdm name="zext_ln44_10"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:45 %kernel_conv1_addr_7 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_10

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_7"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
.split6:46 %kernel_conv1_load_7 = load i8 %kernel_conv1_addr_7

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6:47 %add_ln44_8 = add i8 %select_ln44_2, i8 8

]]></Node>
<StgValue><ssdm name="add_ln44_8"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
.split6:48 %zext_ln44_11 = zext i8 %add_ln44_8

]]></Node>
<StgValue><ssdm name="zext_ln44_11"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:49 %kernel_conv1_addr_8 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_11

]]></Node>
<StgValue><ssdm name="kernel_conv1_addr_8"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
.split6:50 %kernel_conv1_load_8 = load i8 %kernel_conv1_addr_8

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_8"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split6:52 %cmp11 = icmp_eq  i5 %select_ln44, i5 0

]]></Node>
<StgValue><ssdm name="cmp11"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split6:53 %cmp13 = icmp_eq  i5 %select_ln44, i5 29

]]></Node>
<StgValue><ssdm name="cmp13"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split6:54 %or_ln49 = or i1 %cmp11, i1 %cmp13

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
.split6:55 %call_ln49 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_VITIS_LOOP_46_3, i1 %or_ln49, i64 %bitcast_ln53, i64 %line_buffer_1, i64 %line_buffer_0, i64 %line_buffer_2

]]></Node>
<StgValue><ssdm name="call_ln49"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6:56 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln44, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split6:57 %icmp_ln56 = icmp_eq  i4 %tmp, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
:0 %ret_ln98 = ret

]]></Node>
<StgValue><ssdm name="ret_ln98"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_2_Push_pixel_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split6:2 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 480, i64 480, i64 480

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="4">
<![CDATA[
.split6:14 %bias_conv1_load = load i4 %bias_conv1_addr

]]></Node>
<StgValue><ssdm name="bias_conv1_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>8 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
.split6:18 %kernel_conv1_load = load i8 %kernel_conv1_addr

]]></Node>
<StgValue><ssdm name="kernel_conv1_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>7 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
.split6:22 %kernel_conv1_load_1 = load i8 %kernel_conv1_addr_1

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>6 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
.split6:26 %kernel_conv1_load_2 = load i8 %kernel_conv1_addr_2

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>5 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
.split6:30 %kernel_conv1_load_3 = load i8 %kernel_conv1_addr_3

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>4 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
.split6:34 %kernel_conv1_load_4 = load i8 %kernel_conv1_addr_4

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>3 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
.split6:38 %kernel_conv1_load_5 = load i8 %kernel_conv1_addr_5

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_5"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
.split6:42 %kernel_conv1_load_6 = load i8 %kernel_conv1_addr_6

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
.split6:46 %kernel_conv1_load_7 = load i8 %kernel_conv1_addr_7

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_7"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
.split6:50 %kernel_conv1_load_8 = load i8 %kernel_conv1_addr_8

]]></Node>
<StgValue><ssdm name="kernel_conv1_load_8"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:51 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
.split6:55 %call_ln49 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_VITIS_LOOP_46_3, i1 %or_ln49, i64 %bitcast_ln53, i64 %line_buffer_1, i64 %line_buffer_0, i64 %line_buffer_2

]]></Node>
<StgValue><ssdm name="call_ln49"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6:58 %br_ln56 = br i1 %icmp_ln56, void %codeRepl170, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
codeRepl170:0 %line_buffer_0_load = load i64 0

]]></Node>
<StgValue><ssdm name="line_buffer_0_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
codeRepl170:1 %line_buffer_1_load = load i64 0

]]></Node>
<StgValue><ssdm name="line_buffer_1_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
codeRepl170:2 %line_buffer_2_load = load i64 0

]]></Node>
<StgValue><ssdm name="line_buffer_2_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
codeRepl170:3 %line_buffer_0_load_1 = load i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_0_load_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
codeRepl170:4 %line_buffer_1_load_1 = load i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
codeRepl170:5 %line_buffer_2_load_1 = load i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
codeRepl170:0 %line_buffer_0_load = load i64 0

]]></Node>
<StgValue><ssdm name="line_buffer_0_load"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
codeRepl170:1 %line_buffer_1_load = load i64 0

]]></Node>
<StgValue><ssdm name="line_buffer_1_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
codeRepl170:2 %line_buffer_2_load = load i64 0

]]></Node>
<StgValue><ssdm name="line_buffer_2_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
codeRepl170:3 %line_buffer_0_load_1 = load i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_0_load_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
codeRepl170:4 %line_buffer_1_load_1 = load i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_1_load_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
codeRepl170:5 %line_buffer_2_load_1 = load i64 1

]]></Node>
<StgValue><ssdm name="line_buffer_2_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
codeRepl170:6 %call_ln66 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_Shift_win_right, i64 %line_buffer_2_load_1, i64 %line_buffer_2_load, i64 %line_buffer_1_load_1, i64 %line_buffer_1_load, i64 %line_buffer_0_load_1, i64 %line_buffer_0_load, i64 %kernel_conv1_load, i64 %kernel_conv1_load_1, i64 %kernel_conv1_load_2, i64 %kernel_conv1_load_3, i64 %kernel_conv1_load_4, i64 %kernel_conv1_load_5, i64 %kernel_conv1_load_6, i64 %kernel_conv1_load_7, i64 %kernel_conv1_load_8, i64 %bias_conv1_load, i64 %output_conv1, i64 %line_buffer_0, i64 %line_buffer_1, i64 %line_buffer_2

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="111" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
codeRepl170:6 %call_ln66 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_Shift_win_right, i64 %line_buffer_2_load_1, i64 %line_buffer_2_load, i64 %line_buffer_1_load_1, i64 %line_buffer_1_load, i64 %line_buffer_0_load_1, i64 %line_buffer_0_load, i64 %kernel_conv1_load, i64 %kernel_conv1_load_1, i64 %kernel_conv1_load_2, i64 %kernel_conv1_load_3, i64 %kernel_conv1_load_4, i64 %kernel_conv1_load_5, i64 %kernel_conv1_load_6, i64 %kernel_conv1_load_7, i64 %kernel_conv1_load_8, i64 %bias_conv1_load, i64 %output_conv1, i64 %line_buffer_0, i64 %line_buffer_1, i64 %line_buffer_2

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
codeRepl170:7 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:0 %add_ln45 = add i5 %select_ln44, i5 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit:1 %store_ln45 = store i9 %add_ln44, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit:2 %store_ln45 = store i5 %select_ln44_1, i5 %num_ker

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit:3 %store_ln45 = store i5 %add_ln45, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:4 %br_ln45 = br void

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="128" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="129" name="output_conv1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_conv1"/></StgValue>
</port>
<port id="130" name="line_buffer_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buffer_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="line_buffer_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buffer_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="line_buffer_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buffer_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="bias_conv1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="bias_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="kernel_conv1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="kernel_conv1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="136" from="StgValue_135" to="i" fromId="135" toId="8">
</dataflow>
<dataflow id="137" from="StgValue_135" to="num_ker" fromId="135" toId="9">
</dataflow>
<dataflow id="138" from="StgValue_135" to="indvar_flatten" fromId="135" toId="10">
</dataflow>
<dataflow id="140" from="_ssdm_op_Read.ap_auto.i64" to="p_read_1" fromId="139" toId="11">
</dataflow>
<dataflow id="141" from="p_read" to="p_read_1" fromId="128" toId="11">
</dataflow>
<dataflow id="142" from="p_read_1" to="bitcast_ln53" fromId="11" toId="12">
</dataflow>
<dataflow id="144" from="StgValue_143" to="store_ln44" fromId="143" toId="13">
</dataflow>
<dataflow id="145" from="indvar_flatten" to="store_ln44" fromId="10" toId="13">
</dataflow>
<dataflow id="147" from="StgValue_146" to="store_ln44" fromId="146" toId="14">
</dataflow>
<dataflow id="148" from="num_ker" to="store_ln44" fromId="9" toId="14">
</dataflow>
<dataflow id="149" from="StgValue_146" to="store_ln44" fromId="146" toId="15">
</dataflow>
<dataflow id="150" from="i" to="store_ln44" fromId="8" toId="15">
</dataflow>
<dataflow id="151" from="num_ker" to="num_ker_1" fromId="9" toId="17">
</dataflow>
<dataflow id="152" from="indvar_flatten" to="indvar_flatten_load" fromId="10" toId="18">
</dataflow>
<dataflow id="153" from="num_ker_1" to="zext_ln44" fromId="17" toId="19">
</dataflow>
<dataflow id="154" from="num_ker_1" to="empty" fromId="17" toId="20">
</dataflow>
<dataflow id="156" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="p_shl" fromId="155" toId="21">
</dataflow>
<dataflow id="157" from="empty" to="p_shl" fromId="20" toId="21">
</dataflow>
<dataflow id="159" from="StgValue_158" to="p_shl" fromId="158" toId="21">
</dataflow>
<dataflow id="160" from="p_shl" to="p_shl_cast" fromId="21" toId="22">
</dataflow>
<dataflow id="161" from="p_shl_cast" to="empty_20" fromId="22" toId="23">
</dataflow>
<dataflow id="162" from="zext_ln44" to="empty_20" fromId="19" toId="23">
</dataflow>
<dataflow id="163" from="indvar_flatten_load" to="icmp_ln44" fromId="18" toId="24">
</dataflow>
<dataflow id="165" from="StgValue_164" to="icmp_ln44" fromId="164" toId="24">
</dataflow>
<dataflow id="166" from="indvar_flatten_load" to="add_ln44" fromId="18" toId="25">
</dataflow>
<dataflow id="168" from="StgValue_167" to="add_ln44" fromId="167" toId="25">
</dataflow>
<dataflow id="169" from="icmp_ln44" to="br_ln44" fromId="24" toId="26">
</dataflow>
<dataflow id="170" from="i" to="i_load" fromId="8" toId="27">
</dataflow>
<dataflow id="171" from="i_load" to="icmp_ln45" fromId="27" toId="28">
</dataflow>
<dataflow id="173" from="StgValue_172" to="icmp_ln45" fromId="172" toId="28">
</dataflow>
<dataflow id="174" from="icmp_ln45" to="select_ln44" fromId="28" toId="29">
</dataflow>
<dataflow id="175" from="StgValue_146" to="select_ln44" fromId="146" toId="29">
</dataflow>
<dataflow id="176" from="i_load" to="select_ln44" fromId="27" toId="29">
</dataflow>
<dataflow id="177" from="num_ker_1" to="add_ln44_9" fromId="17" toId="30">
</dataflow>
<dataflow id="179" from="StgValue_178" to="add_ln44_9" fromId="178" toId="30">
</dataflow>
<dataflow id="180" from="add_ln44_9" to="zext_ln44_1" fromId="30" toId="31">
</dataflow>
<dataflow id="181" from="add_ln44_9" to="empty_22" fromId="30" toId="32">
</dataflow>
<dataflow id="182" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="p_shl_mid1" fromId="155" toId="33">
</dataflow>
<dataflow id="183" from="empty_22" to="p_shl_mid1" fromId="32" toId="33">
</dataflow>
<dataflow id="184" from="StgValue_158" to="p_shl_mid1" fromId="158" toId="33">
</dataflow>
<dataflow id="185" from="p_shl_mid1" to="p_shl_cast_mid1" fromId="33" toId="34">
</dataflow>
<dataflow id="186" from="p_shl_cast_mid1" to="p_mid1" fromId="34" toId="35">
</dataflow>
<dataflow id="187" from="zext_ln44_1" to="p_mid1" fromId="31" toId="35">
</dataflow>
<dataflow id="188" from="icmp_ln45" to="select_ln44_1" fromId="28" toId="36">
</dataflow>
<dataflow id="189" from="add_ln44_9" to="select_ln44_1" fromId="30" toId="36">
</dataflow>
<dataflow id="190" from="num_ker_1" to="select_ln44_1" fromId="17" toId="36">
</dataflow>
<dataflow id="191" from="select_ln44_1" to="zext_ln44_2" fromId="36" toId="37">
</dataflow>
<dataflow id="192" from="bias_conv1" to="bias_conv1_addr" fromId="133" toId="38">
</dataflow>
<dataflow id="194" from="StgValue_193" to="bias_conv1_addr" fromId="193" toId="38">
</dataflow>
<dataflow id="195" from="zext_ln44_2" to="bias_conv1_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="196" from="bias_conv1_addr" to="bias_conv1_load" fromId="38" toId="39">
</dataflow>
<dataflow id="197" from="icmp_ln45" to="select_ln44_2" fromId="28" toId="40">
</dataflow>
<dataflow id="198" from="p_mid1" to="select_ln44_2" fromId="35" toId="40">
</dataflow>
<dataflow id="199" from="empty_20" to="select_ln44_2" fromId="23" toId="40">
</dataflow>
<dataflow id="200" from="select_ln44_2" to="zext_ln44_3" fromId="40" toId="41">
</dataflow>
<dataflow id="201" from="kernel_conv1" to="kernel_conv1_addr" fromId="134" toId="42">
</dataflow>
<dataflow id="202" from="StgValue_193" to="kernel_conv1_addr" fromId="193" toId="42">
</dataflow>
<dataflow id="203" from="zext_ln44_3" to="kernel_conv1_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="204" from="kernel_conv1_addr" to="kernel_conv1_load" fromId="42" toId="43">
</dataflow>
<dataflow id="205" from="select_ln44_2" to="add_ln44_1" fromId="40" toId="44">
</dataflow>
<dataflow id="207" from="StgValue_206" to="add_ln44_1" fromId="206" toId="44">
</dataflow>
<dataflow id="208" from="add_ln44_1" to="zext_ln44_4" fromId="44" toId="45">
</dataflow>
<dataflow id="209" from="kernel_conv1" to="kernel_conv1_addr_1" fromId="134" toId="46">
</dataflow>
<dataflow id="210" from="StgValue_193" to="kernel_conv1_addr_1" fromId="193" toId="46">
</dataflow>
<dataflow id="211" from="zext_ln44_4" to="kernel_conv1_addr_1" fromId="45" toId="46">
</dataflow>
<dataflow id="212" from="kernel_conv1_addr_1" to="kernel_conv1_load_1" fromId="46" toId="47">
</dataflow>
<dataflow id="213" from="select_ln44_2" to="add_ln44_2" fromId="40" toId="48">
</dataflow>
<dataflow id="215" from="StgValue_214" to="add_ln44_2" fromId="214" toId="48">
</dataflow>
<dataflow id="216" from="add_ln44_2" to="zext_ln44_5" fromId="48" toId="49">
</dataflow>
<dataflow id="217" from="kernel_conv1" to="kernel_conv1_addr_2" fromId="134" toId="50">
</dataflow>
<dataflow id="218" from="StgValue_193" to="kernel_conv1_addr_2" fromId="193" toId="50">
</dataflow>
<dataflow id="219" from="zext_ln44_5" to="kernel_conv1_addr_2" fromId="49" toId="50">
</dataflow>
<dataflow id="220" from="kernel_conv1_addr_2" to="kernel_conv1_load_2" fromId="50" toId="51">
</dataflow>
<dataflow id="221" from="select_ln44_2" to="add_ln44_3" fromId="40" toId="52">
</dataflow>
<dataflow id="223" from="StgValue_222" to="add_ln44_3" fromId="222" toId="52">
</dataflow>
<dataflow id="224" from="add_ln44_3" to="zext_ln44_6" fromId="52" toId="53">
</dataflow>
<dataflow id="225" from="kernel_conv1" to="kernel_conv1_addr_3" fromId="134" toId="54">
</dataflow>
<dataflow id="226" from="StgValue_193" to="kernel_conv1_addr_3" fromId="193" toId="54">
</dataflow>
<dataflow id="227" from="zext_ln44_6" to="kernel_conv1_addr_3" fromId="53" toId="54">
</dataflow>
<dataflow id="228" from="kernel_conv1_addr_3" to="kernel_conv1_load_3" fromId="54" toId="55">
</dataflow>
<dataflow id="229" from="select_ln44_2" to="add_ln44_4" fromId="40" toId="56">
</dataflow>
<dataflow id="231" from="StgValue_230" to="add_ln44_4" fromId="230" toId="56">
</dataflow>
<dataflow id="232" from="add_ln44_4" to="zext_ln44_7" fromId="56" toId="57">
</dataflow>
<dataflow id="233" from="kernel_conv1" to="kernel_conv1_addr_4" fromId="134" toId="58">
</dataflow>
<dataflow id="234" from="StgValue_193" to="kernel_conv1_addr_4" fromId="193" toId="58">
</dataflow>
<dataflow id="235" from="zext_ln44_7" to="kernel_conv1_addr_4" fromId="57" toId="58">
</dataflow>
<dataflow id="236" from="kernel_conv1_addr_4" to="kernel_conv1_load_4" fromId="58" toId="59">
</dataflow>
<dataflow id="237" from="select_ln44_2" to="add_ln44_5" fromId="40" toId="60">
</dataflow>
<dataflow id="239" from="StgValue_238" to="add_ln44_5" fromId="238" toId="60">
</dataflow>
<dataflow id="240" from="add_ln44_5" to="zext_ln44_8" fromId="60" toId="61">
</dataflow>
<dataflow id="241" from="kernel_conv1" to="kernel_conv1_addr_5" fromId="134" toId="62">
</dataflow>
<dataflow id="242" from="StgValue_193" to="kernel_conv1_addr_5" fromId="193" toId="62">
</dataflow>
<dataflow id="243" from="zext_ln44_8" to="kernel_conv1_addr_5" fromId="61" toId="62">
</dataflow>
<dataflow id="244" from="kernel_conv1_addr_5" to="kernel_conv1_load_5" fromId="62" toId="63">
</dataflow>
<dataflow id="245" from="select_ln44_2" to="add_ln44_6" fromId="40" toId="64">
</dataflow>
<dataflow id="247" from="StgValue_246" to="add_ln44_6" fromId="246" toId="64">
</dataflow>
<dataflow id="248" from="add_ln44_6" to="zext_ln44_9" fromId="64" toId="65">
</dataflow>
<dataflow id="249" from="kernel_conv1" to="kernel_conv1_addr_6" fromId="134" toId="66">
</dataflow>
<dataflow id="250" from="StgValue_193" to="kernel_conv1_addr_6" fromId="193" toId="66">
</dataflow>
<dataflow id="251" from="zext_ln44_9" to="kernel_conv1_addr_6" fromId="65" toId="66">
</dataflow>
<dataflow id="252" from="kernel_conv1_addr_6" to="kernel_conv1_load_6" fromId="66" toId="67">
</dataflow>
<dataflow id="253" from="select_ln44_2" to="add_ln44_7" fromId="40" toId="68">
</dataflow>
<dataflow id="255" from="StgValue_254" to="add_ln44_7" fromId="254" toId="68">
</dataflow>
<dataflow id="256" from="add_ln44_7" to="zext_ln44_10" fromId="68" toId="69">
</dataflow>
<dataflow id="257" from="kernel_conv1" to="kernel_conv1_addr_7" fromId="134" toId="70">
</dataflow>
<dataflow id="258" from="StgValue_193" to="kernel_conv1_addr_7" fromId="193" toId="70">
</dataflow>
<dataflow id="259" from="zext_ln44_10" to="kernel_conv1_addr_7" fromId="69" toId="70">
</dataflow>
<dataflow id="260" from="kernel_conv1_addr_7" to="kernel_conv1_load_7" fromId="70" toId="71">
</dataflow>
<dataflow id="261" from="select_ln44_2" to="add_ln44_8" fromId="40" toId="72">
</dataflow>
<dataflow id="263" from="StgValue_262" to="add_ln44_8" fromId="262" toId="72">
</dataflow>
<dataflow id="264" from="add_ln44_8" to="zext_ln44_11" fromId="72" toId="73">
</dataflow>
<dataflow id="265" from="kernel_conv1" to="kernel_conv1_addr_8" fromId="134" toId="74">
</dataflow>
<dataflow id="266" from="StgValue_193" to="kernel_conv1_addr_8" fromId="193" toId="74">
</dataflow>
<dataflow id="267" from="zext_ln44_11" to="kernel_conv1_addr_8" fromId="73" toId="74">
</dataflow>
<dataflow id="268" from="kernel_conv1_addr_8" to="kernel_conv1_load_8" fromId="74" toId="75">
</dataflow>
<dataflow id="269" from="select_ln44" to="cmp11" fromId="29" toId="76">
</dataflow>
<dataflow id="270" from="StgValue_146" to="cmp11" fromId="146" toId="76">
</dataflow>
<dataflow id="271" from="select_ln44" to="cmp13" fromId="29" toId="77">
</dataflow>
<dataflow id="273" from="StgValue_272" to="cmp13" fromId="272" toId="77">
</dataflow>
<dataflow id="274" from="cmp11" to="or_ln49" fromId="76" toId="78">
</dataflow>
<dataflow id="275" from="cmp13" to="or_ln49" fromId="77" toId="78">
</dataflow>
<dataflow id="277" from="convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_VITIS_LOOP_46_3" to="call_ln49" fromId="276" toId="79">
</dataflow>
<dataflow id="278" from="or_ln49" to="call_ln49" fromId="78" toId="79">
</dataflow>
<dataflow id="279" from="bitcast_ln53" to="call_ln49" fromId="12" toId="79">
</dataflow>
<dataflow id="280" from="line_buffer_1" to="call_ln49" fromId="131" toId="79">
</dataflow>
<dataflow id="281" from="line_buffer_0" to="call_ln49" fromId="130" toId="79">
</dataflow>
<dataflow id="282" from="line_buffer_2" to="call_ln49" fromId="132" toId="79">
</dataflow>
<dataflow id="284" from="_ssdm_op_PartSelect.i4.i5.i32.i32" to="tmp" fromId="283" toId="80">
</dataflow>
<dataflow id="285" from="select_ln44" to="tmp" fromId="29" toId="80">
</dataflow>
<dataflow id="286" from="StgValue_135" to="tmp" fromId="135" toId="80">
</dataflow>
<dataflow id="288" from="StgValue_287" to="tmp" fromId="287" toId="80">
</dataflow>
<dataflow id="289" from="tmp" to="icmp_ln56" fromId="80" toId="81">
</dataflow>
<dataflow id="291" from="StgValue_290" to="icmp_ln56" fromId="290" toId="81">
</dataflow>
<dataflow id="293" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="292" toId="83">
</dataflow>
<dataflow id="295" from="VITIS_LOOP_44_2_Push_pixel_str" to="specloopname_ln0" fromId="294" toId="83">
</dataflow>
<dataflow id="297" from="_ssdm_op_SpecLoopTripCount" to="empty_21" fromId="296" toId="84">
</dataflow>
<dataflow id="299" from="StgValue_298" to="empty_21" fromId="298" toId="84">
</dataflow>
<dataflow id="300" from="StgValue_298" to="empty_21" fromId="298" toId="84">
</dataflow>
<dataflow id="301" from="StgValue_298" to="empty_21" fromId="298" toId="84">
</dataflow>
<dataflow id="302" from="bias_conv1_addr" to="bias_conv1_load" fromId="38" toId="85">
</dataflow>
<dataflow id="303" from="kernel_conv1_addr" to="kernel_conv1_load" fromId="42" toId="86">
</dataflow>
<dataflow id="304" from="kernel_conv1_addr_1" to="kernel_conv1_load_1" fromId="46" toId="87">
</dataflow>
<dataflow id="305" from="kernel_conv1_addr_2" to="kernel_conv1_load_2" fromId="50" toId="88">
</dataflow>
<dataflow id="306" from="kernel_conv1_addr_3" to="kernel_conv1_load_3" fromId="54" toId="89">
</dataflow>
<dataflow id="307" from="kernel_conv1_addr_4" to="kernel_conv1_load_4" fromId="58" toId="90">
</dataflow>
<dataflow id="308" from="kernel_conv1_addr_5" to="kernel_conv1_load_5" fromId="62" toId="91">
</dataflow>
<dataflow id="309" from="kernel_conv1_addr_6" to="kernel_conv1_load_6" fromId="66" toId="92">
</dataflow>
<dataflow id="310" from="kernel_conv1_addr_7" to="kernel_conv1_load_7" fromId="70" toId="93">
</dataflow>
<dataflow id="311" from="kernel_conv1_addr_8" to="kernel_conv1_load_8" fromId="74" toId="94">
</dataflow>
<dataflow id="312" from="_ssdm_op_SpecLoopName" to="specloopname_ln46" fromId="292" toId="95">
</dataflow>
<dataflow id="314" from="empty" to="specloopname_ln46" fromId="313" toId="95">
</dataflow>
<dataflow id="315" from="convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_VITIS_LOOP_46_3" to="call_ln49" fromId="276" toId="96">
</dataflow>
<dataflow id="316" from="or_ln49" to="call_ln49" fromId="78" toId="96">
</dataflow>
<dataflow id="317" from="bitcast_ln53" to="call_ln49" fromId="12" toId="96">
</dataflow>
<dataflow id="318" from="line_buffer_1" to="call_ln49" fromId="131" toId="96">
</dataflow>
<dataflow id="319" from="line_buffer_0" to="call_ln49" fromId="130" toId="96">
</dataflow>
<dataflow id="320" from="line_buffer_2" to="call_ln49" fromId="132" toId="96">
</dataflow>
<dataflow id="321" from="icmp_ln56" to="br_ln56" fromId="81" toId="97">
</dataflow>
<dataflow id="323" from="StgValue_322" to="line_buffer_0_load" fromId="322" toId="98">
</dataflow>
<dataflow id="325" from="StgValue_324" to="line_buffer_1_load" fromId="324" toId="99">
</dataflow>
<dataflow id="327" from="StgValue_326" to="line_buffer_2_load" fromId="326" toId="100">
</dataflow>
<dataflow id="329" from="StgValue_328" to="line_buffer_0_load_1" fromId="328" toId="101">
</dataflow>
<dataflow id="331" from="StgValue_330" to="line_buffer_1_load_1" fromId="330" toId="102">
</dataflow>
<dataflow id="333" from="StgValue_332" to="line_buffer_2_load_1" fromId="332" toId="103">
</dataflow>
<dataflow id="334" from="StgValue_322" to="line_buffer_0_load" fromId="322" toId="104">
</dataflow>
<dataflow id="335" from="StgValue_324" to="line_buffer_1_load" fromId="324" toId="105">
</dataflow>
<dataflow id="336" from="StgValue_326" to="line_buffer_2_load" fromId="326" toId="106">
</dataflow>
<dataflow id="337" from="StgValue_328" to="line_buffer_0_load_1" fromId="328" toId="107">
</dataflow>
<dataflow id="338" from="StgValue_330" to="line_buffer_1_load_1" fromId="330" toId="108">
</dataflow>
<dataflow id="339" from="StgValue_332" to="line_buffer_2_load_1" fromId="332" toId="109">
</dataflow>
<dataflow id="341" from="convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_Shift_win_right" to="call_ln66" fromId="340" toId="110">
</dataflow>
<dataflow id="342" from="line_buffer_2_load_1" to="call_ln66" fromId="109" toId="110">
</dataflow>
<dataflow id="343" from="line_buffer_2_load" to="call_ln66" fromId="106" toId="110">
</dataflow>
<dataflow id="344" from="line_buffer_1_load_1" to="call_ln66" fromId="108" toId="110">
</dataflow>
<dataflow id="345" from="line_buffer_1_load" to="call_ln66" fromId="105" toId="110">
</dataflow>
<dataflow id="346" from="line_buffer_0_load_1" to="call_ln66" fromId="107" toId="110">
</dataflow>
<dataflow id="347" from="line_buffer_0_load" to="call_ln66" fromId="104" toId="110">
</dataflow>
<dataflow id="348" from="kernel_conv1_load" to="call_ln66" fromId="86" toId="110">
</dataflow>
<dataflow id="349" from="kernel_conv1_load_1" to="call_ln66" fromId="87" toId="110">
</dataflow>
<dataflow id="350" from="kernel_conv1_load_2" to="call_ln66" fromId="88" toId="110">
</dataflow>
<dataflow id="351" from="kernel_conv1_load_3" to="call_ln66" fromId="89" toId="110">
</dataflow>
<dataflow id="352" from="kernel_conv1_load_4" to="call_ln66" fromId="90" toId="110">
</dataflow>
<dataflow id="353" from="kernel_conv1_load_5" to="call_ln66" fromId="91" toId="110">
</dataflow>
<dataflow id="354" from="kernel_conv1_load_6" to="call_ln66" fromId="92" toId="110">
</dataflow>
<dataflow id="355" from="kernel_conv1_load_7" to="call_ln66" fromId="93" toId="110">
</dataflow>
<dataflow id="356" from="kernel_conv1_load_8" to="call_ln66" fromId="94" toId="110">
</dataflow>
<dataflow id="357" from="bias_conv1_load" to="call_ln66" fromId="85" toId="110">
</dataflow>
<dataflow id="358" from="output_conv1" to="call_ln66" fromId="129" toId="110">
</dataflow>
<dataflow id="359" from="line_buffer_0" to="call_ln66" fromId="130" toId="110">
</dataflow>
<dataflow id="360" from="line_buffer_1" to="call_ln66" fromId="131" toId="110">
</dataflow>
<dataflow id="361" from="line_buffer_2" to="call_ln66" fromId="132" toId="110">
</dataflow>
<dataflow id="362" from="convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_Shift_win_right" to="call_ln66" fromId="340" toId="111">
</dataflow>
<dataflow id="363" from="line_buffer_2_load_1" to="call_ln66" fromId="109" toId="111">
</dataflow>
<dataflow id="364" from="line_buffer_2_load" to="call_ln66" fromId="106" toId="111">
</dataflow>
<dataflow id="365" from="line_buffer_1_load_1" to="call_ln66" fromId="108" toId="111">
</dataflow>
<dataflow id="366" from="line_buffer_1_load" to="call_ln66" fromId="105" toId="111">
</dataflow>
<dataflow id="367" from="line_buffer_0_load_1" to="call_ln66" fromId="107" toId="111">
</dataflow>
<dataflow id="368" from="line_buffer_0_load" to="call_ln66" fromId="104" toId="111">
</dataflow>
<dataflow id="369" from="kernel_conv1_load" to="call_ln66" fromId="86" toId="111">
</dataflow>
<dataflow id="370" from="kernel_conv1_load_1" to="call_ln66" fromId="87" toId="111">
</dataflow>
<dataflow id="371" from="kernel_conv1_load_2" to="call_ln66" fromId="88" toId="111">
</dataflow>
<dataflow id="372" from="kernel_conv1_load_3" to="call_ln66" fromId="89" toId="111">
</dataflow>
<dataflow id="373" from="kernel_conv1_load_4" to="call_ln66" fromId="90" toId="111">
</dataflow>
<dataflow id="374" from="kernel_conv1_load_5" to="call_ln66" fromId="91" toId="111">
</dataflow>
<dataflow id="375" from="kernel_conv1_load_6" to="call_ln66" fromId="92" toId="111">
</dataflow>
<dataflow id="376" from="kernel_conv1_load_7" to="call_ln66" fromId="93" toId="111">
</dataflow>
<dataflow id="377" from="kernel_conv1_load_8" to="call_ln66" fromId="94" toId="111">
</dataflow>
<dataflow id="378" from="bias_conv1_load" to="call_ln66" fromId="85" toId="111">
</dataflow>
<dataflow id="379" from="output_conv1" to="call_ln66" fromId="129" toId="111">
</dataflow>
<dataflow id="380" from="line_buffer_0" to="call_ln66" fromId="130" toId="111">
</dataflow>
<dataflow id="381" from="line_buffer_1" to="call_ln66" fromId="131" toId="111">
</dataflow>
<dataflow id="382" from="line_buffer_2" to="call_ln66" fromId="132" toId="111">
</dataflow>
<dataflow id="383" from="select_ln44" to="add_ln45" fromId="29" toId="113">
</dataflow>
<dataflow id="384" from="StgValue_178" to="add_ln45" fromId="178" toId="113">
</dataflow>
<dataflow id="385" from="add_ln44" to="store_ln45" fromId="25" toId="114">
</dataflow>
<dataflow id="386" from="indvar_flatten" to="store_ln45" fromId="10" toId="114">
</dataflow>
<dataflow id="387" from="select_ln44_1" to="store_ln45" fromId="36" toId="115">
</dataflow>
<dataflow id="388" from="num_ker" to="store_ln45" fromId="9" toId="115">
</dataflow>
<dataflow id="389" from="add_ln45" to="store_ln45" fromId="113" toId="116">
</dataflow>
<dataflow id="390" from="i" to="store_ln45" fromId="8" toId="116">
</dataflow>
<dataflow id="391" from="icmp_ln44" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="392" from="icmp_ln56" to="StgValue_7" fromId="81" toId="7">
</dataflow>
<dataflow id="393" from="icmp_ln56" to="StgValue_3" fromId="81" toId="3">
</dataflow>
</dataflows>


</stg>
