{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721825703401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721825703403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 09:55:03 2024 " "Processing started: Wed Jul 24 09:55:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721825703403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721825703403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map vend -c vend --generate_functional_sim_netlist " "Command: quartus_map vend -c vend --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721825703404 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1721825703542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vend.vhd 2 1 " "Using design file vend.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vend-behav " "Found design unit 1: vend-behav" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703947 ""} { "Info" "ISGN_ENTITY_NAME" "1 vend " "Found entity 1: vend" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1721825703947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vend " "Elaborating entity \"vend\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1721825703951 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux regfile.vhd " "Entity \"mux\" obtained from \"regfile.vhd\" instead of from Quartus II megafunction library" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 90 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1721825703964 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 12 6 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 12 design units and 6 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behavioral " "Found design unit 1: flipflop-behavioral" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regist-structural " "Found design unit 2: regist-structural" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 decoder3x8-structural " "Found design unit 3: decoder3x8-structural" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 threestate-hardware " "Found design unit 4: threestate-hardware" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux-hardware " "Found design unit 5: mux-hardware" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 regfile-registerfile " "Found design unit 6: regfile-registerfile" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703964 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703964 ""} { "Info" "ISGN_ENTITY_NAME" "2 regist " "Found entity 2: regist" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703964 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder3x8 " "Found entity 3: decoder3x8" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703964 ""} { "Info" "ISGN_ENTITY_NAME" "4 threestate " "Found entity 4: threestate" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703964 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux " "Found entity 5: mux" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703964 ""} { "Info" "ISGN_ENTITY_NAME" "6 regfile " "Found entity 6: regfile" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721825703964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1721825703964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:u2 " "Elaborating entity \"regfile\" for hierarchy \"regfile:u2\"" {  } { { "vend.vhd" "u2" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721825703967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 regfile:u2\|decoder3x8:d0 " "Elaborating entity \"decoder3x8\" for hierarchy \"regfile:u2\|decoder3x8:d0\"" {  } { { "regfile.vhd" "d0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721825703974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist regfile:u2\|regist:r0 " "Elaborating entity \"regist\" for hierarchy \"regfile:u2\|regist:r0\"" {  } { { "regfile.vhd" "r0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721825703978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop regfile:u2\|regist:r0\|flipflop:ff0 " "Elaborating entity \"flipflop\" for hierarchy \"regfile:u2\|regist:r0\|flipflop:ff0\"" {  } { { "regfile.vhd" "ff0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721825703980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threestate regfile:u2\|threestate:t0 " "Elaborating entity \"threestate\" for hierarchy \"regfile:u2\|threestate:t0\"" {  } { { "regfile.vhd" "t0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721825703997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux regfile:u2\|mux:m " "Elaborating entity \"mux\" for hierarchy \"regfile:u2\|mux:m\"" {  } { { "regfile.vhd" "m" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721825704001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721825704112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 09:55:04 2024 " "Processing ended: Wed Jul 24 09:55:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721825704112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721825704112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721825704112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721825704112 ""}
