prefetching:0.0359713298932
register:0.035379085085
bus:0.030473045981
wrapper:0.0288889388415
core:0.0209254070342
prefetch:0.02029233464
cores:0.0200710491171
registers:0.0184586683769
pvci:0.0165650576848
bw:0.0142317404867
prefetched:0.0120732258098
internals:0.0116566031574
codec:0.0114435292049
noti:0.00780240627607
core3:0.00736224785993
peripheral:0.00706953845924
age:0.00706822591579
priority:0.00630038501513
core1:0.00613520654994
ocb:0.00613520654994
core2:0.00613520654994
ccd:0.00574241641329
deadline:0.00546638865656
wrappers:0.00522537382917
read:0.00506567441495
internal:0.00500976765028
vci:0.00468144376564
gcd2:0.00429464458496
gcd1:0.00429464458496
status:0.00428648411199
gates:0.00427954945844
consumption:0.00425546034649
energy:0.00416270183902
pfu:0.00416128334724
cation:0.00391152380885
lysecky:0.00388243137546
vol:0.00385974152891
schedule:0.00379188979138
update:0.00378753379964
md:0.00371508493506
camera:0.00365440789693
monotonic:0.00363219704257
stat:0.00361756649712
synopsys:0.003584040232
pf:0.00358101307407
vahid:0.00349288518483
cycles:0.00342307188087
dependency:0.00335409180553
singly:0.00326265163467
adjust:0.00319290538187
writes:0.00314406284501
updated:0.00307888614711
chip:0.00307339642514
schedulability:0.00293734208865
automation:0.00288792044998
electronic:0.00279728212621
interface:0.00256319802852
rst:0.00255044000004
volatile:0.00253761793808
wellings:0.00247841876321
bws:0.00245408261998
fifo:0.0024484683633
dependencies:0.00231597866617
utilization:0.00228882913376
strobes:0.00221853221455
wrp:0.00221853221455
heuristics:0.00220096183964
access:0.00219304918981
arcs:0.00206777074294
speci:0.00205625319162
d0:0.00200975916507
chart:0.00197426924201
controller:0.00193910036176
transitions:0.00193205803434
heuristic:0.00191339409858
standardizing:0.00190673719687
scheduling:0.00189884768598
executive:0.00188644153279
transition:0.00187629162429
constraint:0.00186008211059
nement:0.00184459713267
microwatts:0.00184056196498
go0:0.00184056196498
util:0.001792020116
guration:0.001792020116
petri:0.00177515383807
vhdl:0.00176949078182
res:0.00173805264543
socket:0.00173026285492
ns:0.00172257649928
assignment:0.00170449393906
burns:0.00169425481984
cycle:0.00168540211863
retarget:0.00166389916091
rdy:0.00166389916091
ci:0.00160109125508
prefetches:0.00158038682144
scheduled:0.00153556352623
preprocessor:0.00153131104354
overhead:0.00151946138074
sporadic:0.00150915322623
priorities:0.00150715450954
heap:0.00150715450954
synthesis:0.00148667922822
ag:0.00147649414224
ned:0.00145006739319
power:0.00144834398774
bias:0.00143589370545
retargeting:0.00143005289765
interfacing:0.00141559262545
digital:0.00139423787391
prototyping:0.00137494085184
nj:0.00137494085184
request:0.00137033387522
xed:0.00135581150489
write:0.0013451494159
penalty:0.00129675536947
vi:0.00129273357451
structured:0.00128725591715
summarizes:0.0012781656515
externally:0.00125914541796
response:0.00123606658531
simpli:0.00122819499766
15520:0.00122704130999
uart:0.00122704130999
strobing:0.00122704130999
79055:0.00122704130999
vsi:0.00122704130999
rtpf:0.00122704130999
vsia:0.00122704130999
inventra:0.00122704130999
frame:0.0012253302305
association:0.00121621643907
ed:0.00121527147135
wr:0.00120585549904
reads:0.00120263704926
external:0.00117862882574
incoming:0.00117393213193
updates:0.00114849457907
highest:0.00114234105235
minor:0.00110827628575
attributes:0.00110457636779
converter:0.00108755054489
rd:0.00107430392222
buffer:0.00106494406744
decompressor:0.00104032083681
peripherals:0.00104032083681
period:0.00102810694711
master:0.00102086214876
usefulness:0.0010175232423
codesign:0.00100637916883
s0:0.000969191841578
synthesizable:0.000953368598433
refreshing:0.000953368598433
gurations:0.000953368598433
integrated:0.000946242439938
go:0.00093419887496
protocol:0.000922915081817
mentor:0.000922298566334
buses:0.000914472532601
wires:0.000907493038565
strobe:0.000896010058001
compressor:0.000896010058001
nes:0.000896010058001
ri:0.000894053833191
embedded:0.000884229761273
penalties:0.000857327292706
10k:0.000835098179721
con:0.000821487637759
bridge:0.000814971940299
rate:0.000806382721987
eliminate:0.00080217258659
tradeoff:0.000801336448393
fig:0.000790595098027
initiated:0.000786015711253
outgoing:0.000783018624888
custom:0.000782590670087
acceptable:0.000781126009631
signi:0.000777490403211
idle:0.00077708864243
internally:0.000765646611572
accessed:0.00075567002948
dma:0.000754576613114
cs:0.000748241393028
accommodate:0.000745896487257
modi:0.000744161943077
miss:0.00074317197728
architecture:0.000739649163883
respond:0.00073824707112
di:0.000733653946548
cyclic:0.000729804748686
analog:0.000716697274738
addr:0.000716202614814
random:0.000709278165101
requests:0.000700913297234
classi:0.000699775244804
asserting:0.000692105141968
arbitration:0.000684756112731
ages:0.000684756112731
hours:0.000684021862819
bus wrapper:0.0390012024533
core s:0.0202694800783
the core:0.0177790431727
a core:0.0137802894714
update dependency:0.0134486905011
time prefetching:0.0127762559761
three cores:0.011431386926
the bus:0.0110159677359
register age:0.0100865178758
vol 7:0.00981716364324
a bus:0.00971945491113
be prefetched:0.00971396228754
the prefetch:0.00953449515815
status register:0.00942956218021
improved bus:0.00941408335079
wrapper performance:0.00941408335079
age constraint:0.00941408335079
the register:0.00940515652713
internal bus:0.00926604803579
noti cation:0.00920359091554
priority assignment:0.00905777040024
7 no:0.00887488205196
access time:0.0088482048388
a write:0.00880285365093
monotonic priority:0.00857135944207
prefetch unit:0.00832020192371
a register:0.00807728418301
core internals:0.00806921430068
bus wrappers:0.00806921430068
digital camera:0.00806921430068
prefetch register:0.00806921430068
the wrapper:0.00772418609631
no 1:0.00749767063706
prefetch registers:0.00739677977562
register set:0.00728547171565
energy consumption:0.00717347351819
register is:0.00697677956607
data register:0.00674930000473
the bw:0.00674930000473
dependency model:0.00672434525057
the ocb:0.00672434525057
prefetching for:0.00654971558302
systems vol:0.00649006755133
chip bus:0.00637040802461
real time:0.00634065826086
s internal:0.00626376794156
a bw:0.00613572727703
internal behavior:0.00613572727703
prefetching heuristic:0.00605191072551
random transitions:0.00605191072551
singly structured:0.00605191072551
bw w:0.00605191072551
non pvci:0.00605191072551
peripheral bus:0.00605191072551
electronic systems:0.00591393739006
a read:0.00586856910062
automation of:0.00553731107643
january 2002:0.00539468234169
and singly:0.00537947620045
w bw:0.00537947620045
no noti:0.00537947620045
2002 prefetching:0.00537947620045
and codec:0.00537947620045
dependency prefetching:0.00537947620045
core internal:0.00537947620045
1 january:0.00534144203166
time constraint:0.00530587623783
for improved:0.00520957572797
without prefetching:0.00520204567141
of electronic:0.00516946187713
a prefetch:0.00515464856298
the prefetching:0.00507307265652
the internals:0.00499212115423
our real:0.00495725823916
our update:0.00490858182162
lysecky and:0.0047070416754
and vahid:0.0047070416754
age constraints:0.0047070416754
pvci wrapper:0.0047070416754
the ccd:0.00468184110427
the vci:0.0046330240179
of prefetching:0.00454363888018
only access:0.00443744102598
on design:0.00442757620233
of registers:0.00436134653716
design automation:0.00434688592657
access no:0.00429500909392
each core:0.00429500909392
deadline monotonic:0.00428567972103
register access:0.00428567972103
prefetching to:0.00421743973335
register s:0.00416163653713
read only:0.00410888538939
rate monotonic:0.00408927499217
prefetching we:0.00405672134177
random transition:0.00403460715034
minor cycle:0.00403460715034
internal register:0.00403460715034
based schedulability:0.00403460715034
volatile update:0.00403460715034
to prefetch:0.00403238748179
the registers:0.00398802378699
register has:0.00396580659132
w o:0.003684897723
utilization based:0.00368143636622
o access:0.00368143636622
write to:0.00367224139676
cation and:0.00364143196999
on chip:0.00361980081571
data output:0.00354963117405
registers with:0.00353725082522
schedulability test:0.00347476801342
bw and:0.00347476801342
the peripheral:0.00347476801342
our prefetching:0.00347476801342
s internals:0.00336217262528
incoming random:0.00336217262528
virtual socket:0.00336217262528
codec cores:0.00336217262528
wrapper was:0.00336217262528
wellings 1997:0.00336217262528
these cores:0.00336217262528
interface association:0.00336217262528
update dependencies:0.00336217262528
go is:0.00332808076949
core we:0.00332808076949
performance penalty:0.00330729976679
read the:0.00322013133859
core with:0.00321425979078
only register:0.00321425979078
bus for:0.00321425979078
chart in:0.00321425979078
register with:0.00318054721613
response time:0.00310945649816
ccd and:0.00306786363851
wrapper to:0.00306786363851
the cores:0.00306786363851
wrapper with:0.00306786363851
and power:0.00306563172318
a process:0.00306176465846
bus and:0.00302029867834
registers that:0.00298612270545
is updated:0.00293841141315
the data:0.00293800182072
table vi:0.00291418868626
the prefetched:0.00291418868626
internal registers:0.00289564001118
and wellings:0.00289564001118
be scheduled:0.00286970339253
all registers:0.0028116264889
register i:0.00277340064124
interface behavior:0.00277340064124
synopsys design:0.00268973810023
cores were:0.00268973810023
w pf:0.00268973810023
the pvci:0.00268973810023
adjust core:0.00268973810023
general register:0.00268973810023
register d:0.00268973810023
o bw:0.00268973810023
o pf:0.00268973810023
register heap:0.00268973810023
updated randomly:0.00268973810023
ag noti:0.00268973810023
internals and:0.00268973810023
design compiler:0.00268973810023
gcd1 gcd2:0.00268973810023
wrapper version:0.00268973810023
12 summarizes:0.00268973810023
bw a:0.00268973810023
size overhead:0.00268973810023
in adjust:0.00268973810023
register d0:0.00268973810023
the adjust:0.00268973810023
gcd2 and:0.00268973810023
cores with:0.00268973810023
output register:0.00267854982565
prefetching algorithm:0.00267854982565
register update:0.00267854982565
register based:0.00267854982565
each register:0.00265293811891
and energy:0.00264124230293
socket interface:0.00260102283571
wrapper and:0.00260102283571
write only:0.00260102283571
the access:0.00254682923145
a schedule:0.00253990248764
the utilization:0.00253783331899
with prefetching:0.0025354508386
burns and:0.0025354508386
register data:0.0025354508386
the read:0.00251850457643
the status:0.00250804174057
the controller:0.0024920329015
prefetching on:0.00247862911958
register that:0.002456598482
three registers:0.00245429091081
prefetching technique:0.00245429091081
prefetching problem:0.00245429091081
cores we:0.00245429091081
the core s:0.0136093060209
a bus wrapper:0.0134314557629
real time prefetching:0.0134314557629
7 no 1:0.0113106995898
core s internal:0.0106037808655
systems vol 7:0.0103689950636
vol 7 no:0.0103689950636
improved bus wrapper:0.00989686214112
prefetching for improved:0.00989686214112
for improved bus:0.00989686214112
bus wrapper performance:0.00989686214112
the bus wrapper:0.00989686214112
1 january 2002:0.00981799694803
no 1 january:0.00942696213234
electronic systems vol:0.00942696213234
a core s:0.00918994341675
monotonic priority assignment:0.00912357822938
access time constraint:0.00848302469238
the core internals:0.00777610596802
on chip bus:0.0071286841062
the prefetch unit:0.0071286841062
update dependency model:0.00706918724365
design automation of:0.00647091141383
automation of electronic:0.00647091141383
of electronic systems:0.00647091141383
transactions on design:0.00647091141383
all three cores:0.00636226851929
register age constraint:0.00636226851929
of the core:0.00619794790507
our real time:0.00570223639337
our update dependency:0.00565534979492
from the core:0.00565534979492
january 2002 prefetching:0.00565534979492
w bw w:0.00565534979492
update dependency prefetching:0.00565534979492
and singly structured:0.00565534979492
2002 prefetching for:0.00565534979492
no noti cation:0.00565534979492
of a core:0.00552262328326
deadline monotonic priority:0.00518449753179
on design automation:0.00508023616151
to the bus:0.00503174200245
noti cation and:0.00494843107056
the core internal:0.00494843107056
access no noti:0.00494843107056
lysecky and vahid:0.00494843107056
cation and singly:0.00494843107056
register is updated:0.00490899847401
rate monotonic priority:0.00456178911469
the internal bus:0.00453643534031
the register age:0.00424151234619
read only access:0.00424151234619
into the prefetched:0.00424151234619
based schedulability test:0.00424151234619
the data register:0.00424151234619
utilization based schedulability:0.00424151234619
read the core:0.00424151234619
the access time:0.00416198978699
the on chip:0.00396614321866
to the core:0.00391162493662
register has the:0.00388837314884
i o access:0.00388837314884
the status register:0.00388837314884
a write to:0.00379135393075
chart in figure:0.00368174885551
and wellings 1997:0.00353459362183
bus wrapper was:0.00353459362183
the three cores:0.00353459362183
on the ocb:0.00353459362183
register access time:0.00353459362183
socket interface association:0.00353459362183
data output register:0.00353459362183
virtual socket interface:0.00353459362183
ccd and codec:0.00353459362183
the peripheral bus:0.00353459362183
bus wrapper with:0.00353459362183
and codec cores:0.00353459362183
s internal register:0.00353459362183
core internal bus:0.00353459362183
core s internals:0.00353459362183
the non pvci:0.00353459362183
the minor cycle:0.00353459362183
size and power:0.00353459362183
register age constraints:0.00353459362183
the utilization based:0.00353459362183
a core with:0.00353459362183
for each core:0.00324031095737
a register set:0.00324031095737
burns and wellings:0.00306812404626
acm transactions on:0.00299139811759
energy consumption in:0.00289585248995
their register age:0.00282767489746
w o pf:0.00282767489746
gcd2 and cs:0.00282767489746
bus wrapper without:0.00282767489746
response time analysis:0.00282767489746
prefetch register heap:0.00282767489746
only access no:0.00282767489746
noti cation in:0.00282767489746
the adjust core:0.00282767489746
figure 12 summarizes:0.00282767489746
register update dependency:0.00282767489746
gcd1 gcd2 and:0.00282767489746
the update dependency:0.00282767489746
a prefetch register:0.00282767489746
with a bw:0.00282767489746
cation in which:0.00282767489746
bw w pf:0.00282767489746
w o bw:0.00282767489746
heuristics and analysis:0.00282767489746
time process scheduling:0.00282767489746
bw w o:0.00282767489746
time prefetching to:0.00282767489746
incoming random transitions:0.00282767489746
ag noti cation:0.00282767489746
prefetching heuristic we:0.00282767489746
with incoming random:0.00282767489746
the prefetch registers:0.00282767489746
the register with:0.00282767489746
synopsys design compiler:0.00282767489746
non pvci wrapper:0.00282767489746
over the ocb:0.00282767489746
data input register:0.00282767489746
wrapper without prefetching:0.00282767489746
registers with incoming:0.00282767489746
the digital camera:0.00282767489746
can be prefetched:0.00277363605425
real time scheduling:0.00271345870578
for a write:0.00270810995054
figure 8 summarizes:0.00259224876589
from highest to:0.00259224876589
the prefetching problem:0.00259224876589
the register s:0.00259224876589
the data output:0.00259224876589
using a bus:0.00259224876589
power due to:0.00259224876589
the ccd and:0.00259224876589
number of cycles:0.00254871092605
to the prefetch:0.00245449923701
using real time:0.00245449923701
must be prefetched:0.00245449923701
highest to lowest:0.00245449923701
a status register:0.00245449923701
real time process:0.00245449923701
to be prefetched:0.00245449923701
in all three:0.0024121204219
of prefetching on:0.00235674053308
the register set:0.00235674053308
of a register:0.00233049952833
in energy consumption:0.00228089455735
the core and:0.00228089455735
equal to 1:0.00223540655702
a process must:0.0022189088434
the architecture for:0.0022189088434
we can see:0.00218240440237
register with the:0.00216648796043
registers gcd1 gcd2:0.0021207561731
status register s:0.0021207561731
write access no:0.0021207561731
that a register:0.0021207561731
cyclic executive approach:0.0021207561731
wrapper to the:0.0021207561731
impact of prefetching:0.0021207561731
one random transition:0.0021207561731
s internal status:0.0021207561731
possible types including:0.0021207561731
which the core:0.0021207561731
update at a:0.0021207561731
three cores the:0.0021207561731
time prefetching we:0.0021207561731
core without a:0.0021207561731
ccd preprocessor and:0.0021207561731
the bus wrappers:0.0021207561731
go is equal:0.0021207561731
the prefetched status:0.0021207561731
structured we refer:0.0021207561731
bws without prefetching:0.0021207561731
the prefetch register:0.0021207561731
of bus wrappers:0.0021207561731
in power due:0.0021207561731
the go register:0.0021207561731
read write access:0.0021207561731
codec and fifo:0.0021207561731
types including a:0.0021207561731
register set can:0.0021207561731
the write register:0.0021207561731
core s registers:0.0021207561731
and internal behavior:0.0021207561731
registers many cores:0.0021207561731
will be prefetched:0.0021207561731
minor cycle is:0.0021207561731
our prefetching algorithm:0.0021207561731
the bias register:0.0021207561731
using our real:0.0021207561731
bw a bus:0.0021207561731
contains three registers:0.0021207561731
to the bw:0.0021207561731
the period during:0.0021207561731
pvci wrapper version:0.0021207561731
core with a:0.0021207561731
