

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Mon Mar 11 15:45:42 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense_out
* Solution:       S5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  981|  981|  981|  981|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Dense_Loop_Flat_Loop  |  907|  907|        11|          3|          1|   300|    yes   |
        |- Sum_Loop              |   45|   45|        10|          4|          1|    10|    yes   |
        |- Prediction_Loop       |   23|   23|        15|          1|          1|    10|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 11
  * Pipeline-1: initiation interval (II) = 4, depth = 10
  * Pipeline-2: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 3
  Pipeline-0 : II = 3, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
  Pipeline-1 : II = 4, D = 10, States = { 14 15 16 17 18 19 20 21 22 23 }
  Pipeline-2 : II = 1, D = 15, States = { 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 14 
14 --> 24 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 14 
24 --> 25 
25 --> 40 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 25 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x float]* %fully_connected) nounwind, !map !7"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !13"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dense_array = alloca [10 x float], align 16" [dense_out/dense_out.cpp:13]   --->   Operation 44 'alloca' 'dense_array' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "br label %1" [dense_out/dense_out.cpp:16]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.2>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln16, %ifFalse ]" [dense_out/dense_out.cpp:16]   --->   Operation 46 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ 0, %0 ], [ %select_ln23_2, %ifFalse ]" [dense_out/dense_out.cpp:23]   --->   Operation 47 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %ifFalse ]"   --->   Operation 48 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %0 ], [ %w_sum, %ifFalse ]"   --->   Operation 49 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.66ns)   --->   "%icmp_ln16 = icmp eq i9 %indvar_flatten, -212" [dense_out/dense_out.cpp:16]   --->   Operation 50 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.82ns)   --->   "%add_ln16 = add i9 %indvar_flatten, 1" [dense_out/dense_out.cpp:16]   --->   Operation 51 'add' 'add_ln16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.preheader1.preheader, label %Flat_Loop" [dense_out/dense_out.cpp:16]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [dense_out/dense_out.cpp:16]   --->   Operation 53 'add' 'd' <Predicate = (!icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %f_0, -2" [dense_out/dense_out.cpp:21]   --->   Operation 54 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln16)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.21ns)   --->   "%select_ln23 = select i1 %icmp_ln21, i5 0, i5 %f_0" [dense_out/dense_out.cpp:23]   --->   Operation 55 'select' 'select_ln23' <Predicate = (!icmp_ln16)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.02ns)   --->   "%select_ln23_2 = select i1 %icmp_ln21, i4 %d, i4 %d_0" [dense_out/dense_out.cpp:23]   --->   Operation 56 'select' 'select_ln23_2' <Predicate = (!icmp_ln16)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %select_ln23_2 to i9" [dense_out/dense_out.cpp:22]   --->   Operation 57 'zext' 'zext_ln22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i5 %select_ln23 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 58 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln23, i3 0)" [dense_out/dense_out.cpp:23]   --->   Operation 59 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i8 %tmp_1 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 60 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln23, i1 false)" [dense_out/dense_out.cpp:23]   --->   Operation 61 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i6 %tmp_9 to i9" [dense_out/dense_out.cpp:23]   --->   Operation 62 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i9 %zext_ln23_3, %zext_ln23_2" [dense_out/dense_out.cpp:23]   --->   Operation 63 'add' 'add_ln23' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i9 %add_ln23, %zext_ln22" [dense_out/dense_out.cpp:23]   --->   Operation 64 'add' 'add_ln23_1' <Predicate = (!icmp_ln16)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i9 %add_ln23_1 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 65 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%dense_out_weights_ad = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln23_4" [dense_out/dense_out.cpp:23]   --->   Operation 66 'getelementptr' 'dense_out_weights_ad' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 67 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%fully_connected_addr = getelementptr [30 x float]* %fully_connected, i64 0, i64 %zext_ln23_1" [dense_out/dense_out.cpp:23]   --->   Operation 68 'getelementptr' 'fully_connected_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (2.32ns)   --->   "%fully_connected_load = load float* %fully_connected_addr, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 69 'load' 'fully_connected_load' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 70 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 71 [1/2] (2.32ns)   --->   "%fully_connected_load = load float* %fully_connected_addr, align 4" [dense_out/dense_out.cpp:23]   --->   Operation 71 'load' 'fully_connected_load' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 72 [2/2] (12.3ns)   --->   "%tmp_3 = fmul float %dense_out_weights_lo, %fully_connected_load" [dense_out/dense_out.cpp:23]   --->   Operation 72 'fmul' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 73 [1/2] (12.3ns)   --->   "%tmp_3 = fmul float %dense_out_weights_lo, %fully_connected_load" [dense_out/dense_out.cpp:23]   --->   Operation 73 'fmul' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.78ns)   --->   "%f = add i5 %select_ln23, 1" [dense_out/dense_out.cpp:21]   --->   Operation 74 'add' 'f' <Predicate = (!icmp_ln16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.2>
ST_5 : Operation 75 [1/1] (0.69ns)   --->   "%select_ln23_1 = select i1 %icmp_ln21, float 0.000000e+00, float %w_sum_0" [dense_out/dense_out.cpp:23]   --->   Operation 75 'select' 'select_ln23_1' <Predicate = (!icmp_ln16)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [4/4] (10.5ns)   --->   "%w_sum = fadd float %select_ln23_1, %tmp_3" [dense_out/dense_out.cpp:23]   --->   Operation 76 'fadd' 'w_sum' <Predicate = (!icmp_ln16)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.36ns)   --->   "%icmp_ln21_1 = icmp eq i5 %f, -2" [dense_out/dense_out.cpp:21]   --->   Operation 77 'icmp' 'icmp_ln21_1' <Predicate = (!icmp_ln16)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %ifTrue, label %ifFalse" [dense_out/dense_out.cpp:21]   --->   Operation 78 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 21.7>
ST_6 : Operation 79 [3/4] (10.5ns)   --->   "%w_sum = fadd float %select_ln23_1, %tmp_3" [dense_out/dense_out.cpp:23]   --->   Operation 79 'fadd' 'w_sum' <Predicate = (!icmp_ln16)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 21.7>
ST_7 : Operation 80 [2/4] (10.5ns)   --->   "%w_sum = fadd float %select_ln23_1, %tmp_3" [dense_out/dense_out.cpp:23]   --->   Operation 80 'fadd' 'w_sum' <Predicate = (!icmp_ln16)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 21.7>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %select_ln23_2 to i64" [dense_out/dense_out.cpp:23]   --->   Operation 81 'zext' 'zext_ln23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 82 [1/4] (10.5ns)   --->   "%w_sum = fadd float %select_ln23_1, %tmp_3" [dense_out/dense_out.cpp:23]   --->   Operation 82 'fadd' 'w_sum' <Predicate = (!icmp_ln16)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%dense_out_bias_addr = getelementptr inbounds [10 x float]* @dense_out_bias, i64 0, i64 %zext_ln23" [dense_out/dense_out.cpp:26]   --->   Operation 83 'getelementptr' 'dense_out_bias_addr' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 84 'load' 'dense_out_bias_load' <Predicate = (icmp_ln21_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 9 <SV = 8> <Delay = 13.7>
ST_9 : Operation 85 [1/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 85 'load' 'dense_out_bias_load' <Predicate = (icmp_ln21_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_9 : Operation 86 [4/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 86 'fadd' 'tmp_2' <Predicate = (icmp_ln21_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 87 [3/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 87 'fadd' 'tmp_2' <Predicate = (icmp_ln21_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 88 [2/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 88 'fadd' 'tmp_2' <Predicate = (icmp_ln21_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.8>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Dense_Loop_Flat_Loop)"   --->   Operation 89 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [dense_out/dense_out.cpp:22]   --->   Operation 91 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1) nounwind" [dense_out/dense_out.cpp:22]   --->   Operation 92 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:23]   --->   Operation 93 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1, i32 %tmp_8) nounwind" [dense_out/dense_out.cpp:25]   --->   Operation 94 'specregionend' 'empty_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 95 [1/4] (10.5ns)   --->   "%tmp_2 = fadd float %w_sum, %dense_out_bias_load" [dense_out/dense_out.cpp:26]   --->   Operation 95 'fadd' 'tmp_2' <Predicate = (icmp_ln21_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln23" [dense_out/dense_out.cpp:26]   --->   Operation 96 'getelementptr' 'dense_array_addr_1' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (2.32ns)   --->   "store float %tmp_2, float* %dense_array_addr_1, align 4" [dense_out/dense_out.cpp:26]   --->   Operation 97 'store' <Predicate = (icmp_ln21_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 98 'br' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 99 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 1.76>
ST_13 : Operation 100 [1/1] (1.76ns)   --->   "br label %.preheader1" [dense_out/dense_out.cpp:31]   --->   Operation 100 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 3> <Delay = 2.32>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ %sum, %Sum_Loop ], [ 0.000000e+00, %.preheader1.preheader ]"   --->   Operation 101 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %Sum_Loop ], [ 0, %.preheader1.preheader ]"   --->   Operation 102 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %i_0, -6" [dense_out/dense_out.cpp:31]   --->   Operation 103 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 104 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [dense_out/dense_out.cpp:31]   --->   Operation 105 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.preheader.preheader, label %Sum_Loop" [dense_out/dense_out.cpp:31]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %i_0 to i64" [dense_out/dense_out.cpp:33]   --->   Operation 107 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln33" [dense_out/dense_out.cpp:33]   --->   Operation 108 'getelementptr' 'dense_array_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 109 [2/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr, align 4" [dense_out/dense_out.cpp:33]   --->   Operation 109 'load' 'dense_array_load' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 15 <SV = 4> <Delay = 17.3>
ST_15 : Operation 110 [1/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr, align 4" [dense_out/dense_out.cpp:33]   --->   Operation 110 'load' 'dense_array_load' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 111 [5/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 111 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 5> <Delay = 15.0>
ST_16 : Operation 112 [4/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 112 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 6> <Delay = 15.0>
ST_17 : Operation 113 [3/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 113 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 7> <Delay = 15.0>
ST_18 : Operation 114 [2/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 114 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 8> <Delay = 15.0>
ST_19 : Operation 115 [1/5] (15.0ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense_out/dense_out.cpp:33]   --->   Operation 115 'fexp' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 9> <Delay = 10.5>
ST_20 : Operation 116 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 116 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 10.5>
ST_21 : Operation 117 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 117 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 10.5>
ST_22 : Operation 118 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 118 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 10.5>
ST_23 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [dense_out/dense_out.cpp:32]   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [dense_out/dense_out.cpp:32]   --->   Operation 120 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:33]   --->   Operation 121 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 122 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense_out/dense_out.cpp:33]   --->   Operation 122 'fadd' 'sum' <Predicate = (!icmp_ln31)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 123 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_4) nounwind" [dense_out/dense_out.cpp:34]   --->   Operation 123 'specregionend' 'empty_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader1" [dense_out/dense_out.cpp:31]   --->   Operation 124 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 24 <SV = 4> <Delay = 1.76>
ST_24 : Operation 125 [1/1] (1.76ns)   --->   "br label %.preheader" [dense_out/dense_out.cpp:37]   --->   Operation 125 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 5> <Delay = 2.32>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %Prediction_Loop ], [ 0, %.preheader.preheader ]"   --->   Operation 126 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (1.30ns)   --->   "%icmp_ln37 = icmp eq i4 %j_0, -6" [dense_out/dense_out.cpp:37]   --->   Operation 127 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 128 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [dense_out/dense_out.cpp:37]   --->   Operation 129 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %2, label %Prediction_Loop" [dense_out/dense_out.cpp:37]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %j_0 to i64" [dense_out/dense_out.cpp:39]   --->   Operation 131 'zext' 'zext_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln39" [dense_out/dense_out.cpp:39]   --->   Operation 132 'getelementptr' 'dense_array_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 133 [2/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_2, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 133 'load' 'dense_array_load_1' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 26 <SV = 6> <Delay = 17.3>
ST_26 : Operation 134 [1/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_2, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 134 'load' 'dense_array_load_1' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 135 [5/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 135 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 7> <Delay = 15.0>
ST_27 : Operation 136 [4/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 136 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 8> <Delay = 15.0>
ST_28 : Operation 137 [3/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 137 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 9> <Delay = 15.0>
ST_29 : Operation 138 [2/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 138 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 10> <Delay = 15.0>
ST_30 : Operation 139 [1/5] (15.0ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense_out/dense_out.cpp:39]   --->   Operation 139 'fexp' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 15.0> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 4> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 11> <Delay = 16.6>
ST_31 : Operation 140 [8/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 140 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 16.6>
ST_32 : Operation 141 [7/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 141 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 16.6>
ST_33 : Operation 142 [6/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 142 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 16.6>
ST_34 : Operation 143 [5/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 143 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 15> <Delay = 16.6>
ST_35 : Operation 144 [4/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 144 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 16> <Delay = 16.6>
ST_36 : Operation 145 [3/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 145 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 17> <Delay = 16.6>
ST_37 : Operation 146 [2/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 146 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 18> <Delay = 16.6>
ST_38 : Operation 147 [1/8] (16.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense_out/dense_out.cpp:39]   --->   Operation 147 'fdiv' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 19> <Delay = 2.32>
ST_39 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [dense_out/dense_out.cpp:38]   --->   Operation 148 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4) nounwind" [dense_out/dense_out.cpp:38]   --->   Operation 149 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dense_out/dense_out.cpp:39]   --->   Operation 150 'specpipeline' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 151 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 %zext_ln39" [dense_out/dense_out.cpp:39]   --->   Operation 151 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 152 [1/1] (2.32ns)   --->   "store float %tmp_6, float* %prediction_addr, align 4" [dense_out/dense_out.cpp:39]   --->   Operation 152 'store' <Predicate = (!icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 153 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_7) nounwind" [dense_out/dense_out.cpp:40]   --->   Operation 153 'specregionend' 'empty_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader" [dense_out/dense_out.cpp:37]   --->   Operation 154 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 40 <SV = 6> <Delay = 0.00>
ST_40 : Operation 155 [1/1] (0.00ns)   --->   "ret void" [dense_out/dense_out.cpp:41]   --->   Operation 155 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', dense_out/dense_out.cpp:16) with incoming values : ('add_ln16', dense_out/dense_out.cpp:16) [11]  (1.77 ns)

 <State 2>: 11.2ns
The critical path consists of the following:
	'phi' operation ('w_sum') with incoming values : ('w_sum', dense_out/dense_out.cpp:23) [14]  (0 ns)
	'select' operation ('select_ln23_1', dense_out/dense_out.cpp:23) [24]  (0.698 ns)
	'fadd' operation ('w_sum', dense_out/dense_out.cpp:23) [44]  (10.5 ns)

 <State 3>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_lo', dense_out/dense_out.cpp:23) on array 'dense_out_weights' [40]  (3.25 ns)
	'fmul' operation ('tmp_3', dense_out/dense_out.cpp:23) [43]  (12.4 ns)

 <State 4>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', dense_out/dense_out.cpp:23) [43]  (12.4 ns)

 <State 5>: 11.2ns
The critical path consists of the following:
	'select' operation ('select_ln23_1', dense_out/dense_out.cpp:23) [24]  (0.698 ns)
	'fadd' operation ('w_sum', dense_out/dense_out.cpp:23) [44]  (10.5 ns)

 <State 6>: 21.8ns
The critical path consists of the following:
	'fadd' operation ('w_sum', dense_out/dense_out.cpp:23) [44]  (10.5 ns)
	'phi' operation ('w_sum') with incoming values : ('w_sum', dense_out/dense_out.cpp:23) [14]  (0 ns)
	'select' operation ('select_ln23_1', dense_out/dense_out.cpp:23) [24]  (0.698 ns)
	'fadd' operation ('w_sum', dense_out/dense_out.cpp:23) [44]  (10.5 ns)

 <State 7>: 21.8ns
The critical path consists of the following:
	'fadd' operation ('w_sum', dense_out/dense_out.cpp:23) [44]  (10.5 ns)
	'phi' operation ('w_sum') with incoming values : ('w_sum', dense_out/dense_out.cpp:23) [14]  (0 ns)
	'select' operation ('select_ln23_1', dense_out/dense_out.cpp:23) [24]  (0.698 ns)
	'fadd' operation ('w_sum', dense_out/dense_out.cpp:23) [44]  (10.5 ns)

 <State 8>: 21.8ns
The critical path consists of the following:
	'fadd' operation ('w_sum', dense_out/dense_out.cpp:23) [44]  (10.5 ns)
	'phi' operation ('w_sum') with incoming values : ('w_sum', dense_out/dense_out.cpp:23) [14]  (0 ns)
	'select' operation ('select_ln23_1', dense_out/dense_out.cpp:23) [24]  (0.698 ns)
	'fadd' operation ('w_sum', dense_out/dense_out.cpp:23) [44]  (10.5 ns)

 <State 9>: 13.8ns
The critical path consists of the following:
	'load' operation ('dense_out_bias_load', dense_out/dense_out.cpp:26) on array 'dense_out_bias' [51]  (3.25 ns)
	'fadd' operation ('tmp_2', dense_out/dense_out.cpp:26) [52]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', dense_out/dense_out.cpp:26) [52]  (10.5 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', dense_out/dense_out.cpp:26) [52]  (10.5 ns)

 <State 12>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('tmp_2', dense_out/dense_out.cpp:26) [52]  (10.5 ns)
	'store' operation ('store_ln26', dense_out/dense_out.cpp:26) of variable 'tmp_2', dense_out/dense_out.cpp:26 on array 'dense_array', dense_out/dense_out.cpp:13 [54]  (2.32 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum') with incoming values : ('sum', dense_out/dense_out.cpp:33) [61]  (1.77 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dense_out/dense_out.cpp:31) [62]  (0 ns)
	'getelementptr' operation ('dense_array_addr', dense_out/dense_out.cpp:33) [72]  (0 ns)
	'load' operation ('dense_array_load', dense_out/dense_out.cpp:33) on array 'dense_array', dense_out/dense_out.cpp:13 [73]  (2.32 ns)

 <State 15>: 17.4ns
The critical path consists of the following:
	'load' operation ('dense_array_load', dense_out/dense_out.cpp:33) on array 'dense_array', dense_out/dense_out.cpp:13 [73]  (2.32 ns)
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [74]  (15.1 ns)

 <State 16>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [74]  (15.1 ns)

 <State 17>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [74]  (15.1 ns)

 <State 18>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [74]  (15.1 ns)

 <State 19>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense_out/dense_out.cpp:33) [74]  (15.1 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', dense_out/dense_out.cpp:33) [75]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', dense_out/dense_out.cpp:33) [75]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', dense_out/dense_out.cpp:33) [75]  (10.5 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum', dense_out/dense_out.cpp:33) [75]  (10.5 ns)

 <State 24>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', dense_out/dense_out.cpp:37) [81]  (1.77 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', dense_out/dense_out.cpp:37) [81]  (0 ns)
	'getelementptr' operation ('dense_array_addr_2', dense_out/dense_out.cpp:39) [91]  (0 ns)
	'load' operation ('dense_array_load_1', dense_out/dense_out.cpp:39) on array 'dense_array', dense_out/dense_out.cpp:13 [92]  (2.32 ns)

 <State 26>: 17.4ns
The critical path consists of the following:
	'load' operation ('dense_array_load_1', dense_out/dense_out.cpp:39) on array 'dense_array', dense_out/dense_out.cpp:13 [92]  (2.32 ns)
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [93]  (15.1 ns)

 <State 27>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [93]  (15.1 ns)

 <State 28>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [93]  (15.1 ns)

 <State 29>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [93]  (15.1 ns)

 <State 30>: 15.1ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', dense_out/dense_out.cpp:39) [93]  (15.1 ns)

 <State 31>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [94]  (16.6 ns)

 <State 32>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [94]  (16.6 ns)

 <State 33>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [94]  (16.6 ns)

 <State 34>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [94]  (16.6 ns)

 <State 35>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [94]  (16.6 ns)

 <State 36>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [94]  (16.6 ns)

 <State 37>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [94]  (16.6 ns)

 <State 38>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_6', dense_out/dense_out.cpp:39) [94]  (16.6 ns)

 <State 39>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prediction_addr', dense_out/dense_out.cpp:39) [95]  (0 ns)
	'store' operation ('store_ln39', dense_out/dense_out.cpp:39) of variable 'tmp_6', dense_out/dense_out.cpp:39 on array 'prediction' [96]  (2.32 ns)

 <State 40>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
