## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Fri Aug 31 14:59:09 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 14:59:09 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log int_div5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source int_div5.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source int_div5.tcl -notrace
Command: synth_design -top int_div5 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1266.355 ; gain = 80.895 ; free physical = 1646 ; free virtual = 9516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'int_div5' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.vhd:80]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 34 - type: integer 
	Parameter dout_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'int_div5_mul_32s_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:61' bound to instance 'int_div5_mul_32s_bkb_U1' of component 'int_div5_mul_32s_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.vhd:103]
INFO: [Synth 8-638] synthesizing module 'int_div5_mul_32s_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:77]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 34 - type: integer 
	Parameter dout_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'int_div5_mul_32s_bkb_MulnS_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:12' bound to instance 'int_div5_mul_32s_bkb_MulnS_0_U' of component 'int_div5_mul_32s_bkb_MulnS_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'int_div5_mul_32s_bkb_MulnS_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'int_div5_mul_32s_bkb_MulnS_0' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'int_div5_mul_32s_bkb' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'int_div5' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.vhd:25]
WARNING: [Synth 8-3331] design int_div5_mul_32s_bkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1311.980 ; gain = 126.520 ; free physical = 1658 ; free virtual = 9530
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1311.980 ; gain = 126.520 ; free physical = 1670 ; free virtual = 9529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1311.980 ; gain = 126.520 ; free physical = 1670 ; free virtual = 9529
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1659.449 ; gain = 1.000 ; free physical = 1408 ; free virtual = 9259
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.449 ; gain = 473.988 ; free physical = 1484 ; free virtual = 9338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.449 ; gain = 473.988 ; free physical = 1484 ; free virtual = 9338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.449 ; gain = 473.988 ; free physical = 1486 ; free virtual = 9340
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.449 ; gain = 473.988 ; free physical = 1477 ; free virtual = 9332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 7     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x35  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module int_div5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module int_div5_mul_32s_bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 5     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x35  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5_mul_32s_bkb.vhd:50]
DSP Report: Generating DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: operator int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: operator int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg, operation Mode is: (PCIN>>17)+(A''*BCIN'')'.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff1_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg.
DSP Report: register int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg.
DSP Report: operator int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg.
DSP Report: operator int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/tmp_product is absorbed into DSP int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg.
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[17]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[18]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[19]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[20]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[21]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[22]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[23]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[24]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[25]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[26]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[27]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[28]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[29]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[30]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[31]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[32]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[33]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[0]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[1]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[3]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[2]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[3]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[4]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[4]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[7]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[5]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[6]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[7]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[8]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[8]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[11]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[9]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[10]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[11]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[12]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[12]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[15]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[13]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[14]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[15]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[16]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[16] )
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[0]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[16]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[1]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[16]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[2]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[15]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[3]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[15]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[4]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[16]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[5]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[16]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[6]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[15]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[7]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[15]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[8]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[16]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[9]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[16]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[10]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[15]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[11]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[15]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[12]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[16]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[13]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[16]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[14]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[15]'
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[15]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17] )
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[35]' (FDE) to 'tmp_6_reg_115_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[36]' (FDE) to 'tmp_6_reg_115_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[37]' (FDE) to 'tmp_6_reg_115_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[38]' (FDE) to 'tmp_6_reg_115_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[39]' (FDE) to 'tmp_6_reg_115_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[40]' (FDE) to 'tmp_6_reg_115_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[41]' (FDE) to 'tmp_6_reg_115_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[42]' (FDE) to 'tmp_6_reg_115_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[43]' (FDE) to 'tmp_6_reg_115_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[44]' (FDE) to 'tmp_6_reg_115_reg[9]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[45]' (FDE) to 'tmp_6_reg_115_reg[10]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[46]' (FDE) to 'tmp_6_reg_115_reg[11]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[47]' (FDE) to 'tmp_6_reg_115_reg[12]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[48]' (FDE) to 'tmp_6_reg_115_reg[13]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[49]' (FDE) to 'tmp_6_reg_115_reg[14]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[50]' (FDE) to 'tmp_6_reg_115_reg[15]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[51]' (FDE) to 'tmp_6_reg_115_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[52]' (FDE) to 'tmp_6_reg_115_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[53]' (FDE) to 'tmp_6_reg_115_reg[18]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[54]' (FDE) to 'tmp_6_reg_115_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[55]' (FDE) to 'tmp_6_reg_115_reg[20]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[56]' (FDE) to 'tmp_6_reg_115_reg[21]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[57]' (FDE) to 'tmp_6_reg_115_reg[22]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[58]' (FDE) to 'tmp_6_reg_115_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[59]' (FDE) to 'tmp_6_reg_115_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[60]' (FDE) to 'tmp_6_reg_115_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[61]' (FDE) to 'tmp_6_reg_115_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[62]' (FDE) to 'tmp_6_reg_115_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[63]' (FDE) to 'tmp_6_reg_115_reg[28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[64]' (FDE) to 'tmp_6_reg_115_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/b_reg0_reg[16] )
INFO: [Synth 8-3886] merging instance 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[17]' (FD) to 'int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff0_reg[16] )
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[47]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[46]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[45]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[44]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[43]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[42]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[41]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[40]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[39]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[38]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[37]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[36]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[35]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[34]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[33]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[32]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[31]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[30]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[29]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[28]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[27]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[26]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[25]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[24]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[23]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[22]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[21]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[20]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[19]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[18]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff3_reg[17]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[47]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[46]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[45]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[44]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[43]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[42]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[41]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[40]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[39]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[38]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[37]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[36]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[35]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[34]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[33]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[32]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[31]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[30]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[29]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[28]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[27]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[26]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[25]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[24]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[23]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[22]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[21]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[20]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[19]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[18]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[17]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/a_reg0_reg[16]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/a_reg0_reg[15]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/a_reg0_reg[14]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/a_reg0_reg[13]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/a_reg0_reg[12]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/a_reg0_reg[11]) is unused and will be removed from module int_div5.
WARNING: [Synth 8-3332] Sequential element (int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/a_reg0_reg[10]) is unused and will be removed from module int_div5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1659.449 ; gain = 473.988 ; free physical = 1452 ; free virtual = 9322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|int_div5    | (A2*B2)'                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|int_div5    | (PCIN>>17)+(A''*B2)'     | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|int_div5    | (PCIN+(A''*B'')')'       | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|int_div5    | (PCIN>>17)+(A''*BCIN'')' | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1665.449 ; gain = 479.988 ; free physical = 1298 ; free virtual = 9169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1688.480 ; gain = 503.020 ; free physical = 1294 ; free virtual = 9165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1688.480 ; gain = 503.020 ; free physical = 1292 ; free virtual = 9164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1688.480 ; gain = 503.020 ; free physical = 1292 ; free virtual = 9164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1688.480 ; gain = 503.020 ; free physical = 1292 ; free virtual = 9164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1688.480 ; gain = 503.020 ; free physical = 1292 ; free virtual = 9164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1688.480 ; gain = 503.020 ; free physical = 1292 ; free virtual = 9164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1688.480 ; gain = 503.020 ; free physical = 1293 ; free virtual = 9165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1688.480 ; gain = 503.020 ; free physical = 1293 ; free virtual = 9165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|int_div5    | int_div5_mul_32s_bkb_U1/int_div5_mul_32s_bkb_MulnS_0_U/buff4_reg[16] | 3      | 17    | NO           | YES                | NO                | 17     | 0       | 
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    25|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_3 |     1|
|6     |LUT1      |    64|
|7     |LUT2      |     3|
|8     |LUT3      |    65|
|9     |LUT4      |     1|
|10    |LUT6      |     2|
|11    |SRL16E    |    17|
|12    |FDRE      |   216|
|13    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   398|
|2     |  int_div5_mul_32s_bkb_U1          |int_div5_mul_32s_bkb         |    70|
|3     |    int_div5_mul_32s_bkb_MulnS_0_U |int_div5_mul_32s_bkb_MulnS_0 |    70|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1688.480 ; gain = 503.020 ; free physical = 1293 ; free virtual = 9165
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 211 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1688.480 ; gain = 155.551 ; free physical = 1358 ; free virtual = 9229
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1688.488 ; gain = 503.020 ; free physical = 1358 ; free virtual = 9229
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1688.488 ; gain = 503.133 ; free physical = 1373 ; free virtual = 9245
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/project.runs/synth_1/int_div5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file int_div5_utilization_synth.rpt -pb int_div5_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1688.488 ; gain = 0.000 ; free physical = 1369 ; free virtual = 9248
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:00:01 2018...
[Fri Aug 31 15:00:01 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1185.465 ; gain = 0.000 ; free physical = 1944 ; free virtual = 9820
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/int_div5.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1458.797 ; gain = 273.332 ; free physical = 1667 ; free virtual = 9537
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1458.797 ; gain = 0.000 ; free physical = 1666 ; free virtual = 9535
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1928.379 ; gain = 469.582 ; free physical = 1274 ; free virtual = 9134
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 15:00:47 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 15:00:47 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log int_div5.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source int_div5.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source int_div5.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/project.runs/impl_1/int_div5.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 1097 ; free virtual = 8975
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1922.949 ; gain = 739.609 ; free physical = 379 ; free virtual = 8250
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1969.965 ; gain = 47.016 ; free physical = 379 ; free virtual = 8240

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: aa6d153a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1969.965 ; gain = 0.000 ; free physical = 380 ; free virtual = 8241

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: aa6d153a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1969.965 ; gain = 0.000 ; free physical = 404 ; free virtual = 8266
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: aa6d153a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1969.965 ; gain = 0.000 ; free physical = 404 ; free virtual = 8266
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12299e27b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1969.965 ; gain = 0.000 ; free physical = 404 ; free virtual = 8266
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12299e27b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1969.965 ; gain = 0.000 ; free physical = 404 ; free virtual = 8266
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f6f58e5b

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1969.965 ; gain = 0.000 ; free physical = 404 ; free virtual = 8265
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f6f58e5b

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1969.965 ; gain = 0.000 ; free physical = 404 ; free virtual = 8265
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1969.965 ; gain = 0.000 ; free physical = 404 ; free virtual = 8265
Ending Logic Optimization Task | Checksum: f6f58e5b

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1969.965 ; gain = 0.000 ; free physical = 404 ; free virtual = 8265

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f6f58e5b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1969.965 ; gain = 0.000 ; free physical = 404 ; free virtual = 8265

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f6f58e5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1969.965 ; gain = 0.000 ; free physical = 404 ; free virtual = 8265
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/project.runs/impl_1/int_div5_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file int_div5_drc_opted.rpt -pb int_div5_drc_opted.pb -rpx int_div5_drc_opted.rpx
Command: report_drc -file int_div5_drc_opted.rpt -pb int_div5_drc_opted.pb -rpx int_div5_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/project.runs/impl_1/int_div5_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.270 ; gain = 0.000 ; free physical = 355 ; free virtual = 8228
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4e373694

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1985.270 ; gain = 0.000 ; free physical = 355 ; free virtual = 8228
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.270 ; gain = 0.000 ; free physical = 355 ; free virtual = 8228

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9235c997

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1985.270 ; gain = 0.000 ; free physical = 368 ; free virtual = 8223

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b7d1ac6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2019.926 ; gain = 34.656 ; free physical = 367 ; free virtual = 8221

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b7d1ac6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2019.926 ; gain = 34.656 ; free physical = 367 ; free virtual = 8221
Phase 1 Placer Initialization | Checksum: b7d1ac6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2019.926 ; gain = 34.656 ; free physical = 367 ; free virtual = 8221

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 187f0d4e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2051.941 ; gain = 66.672 ; free physical = 364 ; free virtual = 8219

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2083.957 ; gain = 0.000 ; free physical = 349 ; free virtual = 8204

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 165df1301

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 349 ; free virtual = 8204
Phase 2 Global Placement | Checksum: 19067db79

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 349 ; free virtual = 8204

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19067db79

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 349 ; free virtual = 8204

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2236a25f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 348 ; free virtual = 8203

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b72228a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 348 ; free virtual = 8204

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b72228a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 348 ; free virtual = 8204

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c174ad3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 327 ; free virtual = 8200

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1768e2508

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 327 ; free virtual = 8200

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1768e2508

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 327 ; free virtual = 8200
Phase 3 Detail Placement | Checksum: 1768e2508

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 327 ; free virtual = 8200

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fcf2ce11

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fcf2ce11

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 325 ; free virtual = 8200
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.375. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 127eb1155

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 325 ; free virtual = 8200
Phase 4.1 Post Commit Optimization | Checksum: 127eb1155

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 325 ; free virtual = 8200

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 127eb1155

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 327 ; free virtual = 8201

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 127eb1155

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 327 ; free virtual = 8201

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e3ec7e52

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 327 ; free virtual = 8201
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e3ec7e52

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 327 ; free virtual = 8201
Ending Placer Task | Checksum: b97d3fde

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 345 ; free virtual = 8220
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2083.957 ; gain = 98.688 ; free physical = 345 ; free virtual = 8220
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2083.957 ; gain = 0.000 ; free physical = 334 ; free virtual = 8219
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/project.runs/impl_1/int_div5_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file int_div5_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2083.957 ; gain = 0.000 ; free physical = 321 ; free virtual = 8206
INFO: [runtcl-4] Executing : report_utilization -file int_div5_utilization_placed.rpt -pb int_div5_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2083.957 ; gain = 0.000 ; free physical = 333 ; free virtual = 8217
INFO: [runtcl-4] Executing : report_control_sets -verbose -file int_div5_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2083.957 ; gain = 0.000 ; free physical = 333 ; free virtual = 8217
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2083.957 ; gain = 0.000 ; free physical = 328 ; free virtual = 8213
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/project.runs/impl_1/int_div5_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6b46094a ConstDB: 0 ShapeSum: 4e373694 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "a[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 3b258ca3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2222.766 ; gain = 138.809 ; free physical = 124 ; free virtual = 8018
Post Restoration Checksum: NetGraph: cac9321 NumContArr: 2e78f982 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3b258ca3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2222.766 ; gain = 138.809 ; free physical = 124 ; free virtual = 8018

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3b258ca3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2238.766 ; gain = 154.809 ; free physical = 127 ; free virtual = 8000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3b258ca3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2238.766 ; gain = 154.809 ; free physical = 129 ; free virtual = 8000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12b444c58

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2249.586 ; gain = 165.629 ; free physical = 142 ; free virtual = 7999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.375  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1111827ee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2249.586 ; gain = 165.629 ; free physical = 141 ; free virtual = 7998

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 156c5c315

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2249.586 ; gain = 165.629 ; free physical = 132 ; free virtual = 7995

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.221  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1deacb944

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2249.586 ; gain = 165.629 ; free physical = 132 ; free virtual = 7995
Phase 4 Rip-up And Reroute | Checksum: 1deacb944

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2249.586 ; gain = 165.629 ; free physical = 132 ; free virtual = 7995

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1deacb944

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2249.586 ; gain = 165.629 ; free physical = 132 ; free virtual = 7995

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1deacb944

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2249.586 ; gain = 165.629 ; free physical = 132 ; free virtual = 7995
Phase 5 Delay and Skew Optimization | Checksum: 1deacb944

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2249.586 ; gain = 165.629 ; free physical = 132 ; free virtual = 7995

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fea261ec

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2249.586 ; gain = 165.629 ; free physical = 132 ; free virtual = 7995
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.221  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fea261ec

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2249.586 ; gain = 165.629 ; free physical = 132 ; free virtual = 7995
Phase 6 Post Hold Fix | Checksum: fea261ec

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2249.586 ; gain = 165.629 ; free physical = 132 ; free virtual = 7995

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0111503 %
  Global Horizontal Routing Utilization  = 0.0135976 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d52bf7dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2249.586 ; gain = 165.629 ; free physical = 132 ; free virtual = 7995

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d52bf7dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2251.586 ; gain = 167.629 ; free physical = 131 ; free virtual = 7994

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 277db1ead

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2251.586 ; gain = 167.629 ; free physical = 131 ; free virtual = 7994

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.221  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 277db1ead

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2251.586 ; gain = 167.629 ; free physical = 133 ; free virtual = 7996
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2251.586 ; gain = 167.629 ; free physical = 154 ; free virtual = 8017

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2251.586 ; gain = 167.629 ; free physical = 154 ; free virtual = 8017
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2251.586 ; gain = 0.000 ; free physical = 147 ; free virtual = 8011
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/project.runs/impl_1/int_div5_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file int_div5_drc_routed.rpt -pb int_div5_drc_routed.pb -rpx int_div5_drc_routed.rpx
Command: report_drc -file int_div5_drc_routed.rpt -pb int_div5_drc_routed.pb -rpx int_div5_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/project.runs/impl_1/int_div5_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file int_div5_methodology_drc_routed.rpt -pb int_div5_methodology_drc_routed.pb -rpx int_div5_methodology_drc_routed.rpx
Command: report_methodology -file int_div5_methodology_drc_routed.rpt -pb int_div5_methodology_drc_routed.pb -rpx int_div5_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivadoIntDiv/div5/impl/vhdl/project.runs/impl_1/int_div5_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file int_div5_power_routed.rpt -pb int_div5_power_summary_routed.pb -rpx int_div5_power_routed.rpx
Command: report_power -file int_div5_power_routed.rpt -pb int_div5_power_summary_routed.pb -rpx int_div5_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file int_div5_route_status.rpt -pb int_div5_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file int_div5_timing_summary_routed.rpt -pb int_div5_timing_summary_routed.pb -rpx int_div5_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file int_div5_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file int_div5_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file int_div5_bus_skew_routed.rpt -pb int_div5_bus_skew_routed.pb -rpx int_div5_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:02:21 2018...
[Fri Aug 31 15:02:21 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 1973.582 ; gain = 4.000 ; free physical = 1272 ; free virtual = 9119
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2082.895 ; gain = 0.000 ; free physical = 1159 ; free virtual = 9021
Restored from archive | CPU: 0.040000 secs | Memory: 0.489624 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2082.895 ; gain = 0.000 ; free physical = 1159 ; free virtual = 9021
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2138.922 ; gain = 56.027 ; free physical = 1152 ; free virtual = 9019


Implementation tool: Xilinx Vivado v.2018.2
Project:             vivadoIntDiv
Solution:            div5
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 15:02:22 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           61
LUT:            144
FF:             217
DSP:              4
BRAM:             0
SRL:              9
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.263
CP achieved post-implementation:    2.278
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:02:22 2018...
