module top_module (
    input clk,
    input reset,
    input [31:0] in,
    output [31:0] out
);
    reg [31:0] past_in; 

    always @(posedge clk) begin
        if (reset)
            out <= 32'b0;               
        else
            out <= out | (past_in & ~in);       // captures the bi 1 forever till reset i activated

        past_in <= in;  // stores the previous input
    end

endmodule
