<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>JESD204B and JESD204C IP Core Support Center</title>

    <link rel="stylesheet" href="/css/dk_PCI_express_IP_support_center.css">
    <link rel="stylesheet" href="/css/dk_nav_header.css">
    <link rel="stylesheet" href="/css/rushita_automotive.css">
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
        @media(max-width:767px){
            .mv_coman_btn{
                margin-top: 1rem;
            }
        }
        .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

<!-- --------------------------------------------------------------------- -->
<!-- <section>
    <nav class="mb_sub_nv">
        <div class="mv_breadcrumb">
            <ol class="mv_spark_breadcrumb_items">
                <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                <li><a href="">FPGA Product Support</a></li>
                <li><a href="">FPGA Support Resources</a></li>
                <li><a href="">FPGA IP Support</a></li>
                <li><p class="mb-0">JESD204B and JESD204C IP Core Support Center</p></li>
            </ol>
        </div>
    </nav>
</section> -->

<section class="m_ai_tdrop">
    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            Altera® FPGAs and Programmable Devices
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Products</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B8_FPGA_CPLD.html">FPGA Devices</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_overview.html">FPGA Software</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B11_intel_intellectual.html">FPGA IP</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B12_intel_fpga_develop.html">FPGA DEVKITs</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Product Support</a></li>
        </ul>
    </div>


    <div class="m_ai_shlash">/</div>
    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA Product Support
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support_FPGA_developer_center.html">FPGA Developer Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Documentation</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_and_product_support_collections.html">Devices and Product collections</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/FPGAs_programmable_devices_support_training.html">FPGA Technical Training</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/design_examples.html">FPGA Design Examples</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_licensing.html">FPGA Licensing Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Downloads</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Knowledge Base</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Support Resources</a></li>
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>

    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA Support Resources
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/system_architect_developer_center.html">System Architect Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_configuration_support_center.html">Device Configuration Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/board_developer_center.html">Board Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/FPGA_Design_Software_Resource_Centers.html">FPGA Design Software Resource Centers</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/developers_learn/embedded_software_developer_center.html">Embedded Software Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">HLS Compiler Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/DSP_IP_Support_Center.html">Digital Signal Processing (DSP) IP Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_FPGA_IP_Support.html">FPGA IP Support</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/power_solutions.html">Power Solutions Resources</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Programming_Support_Center.html">Programming Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/EDA_tool_support_resource_center.html">EDA Tool Support Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_FPGA_SDK_for_OpenCL_support_center.html">FPGA SDK for OpenCL™ - Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quality_and_reliability.html">FPGA Quality and Reliability</a></li>
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>

    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA IP Support
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/PCI_express_IP_support_center.html">PCI Express* IP Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/displayport_IP_support_center.html">DisplayPort IP Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">JESD204B and JESD204C IP Core Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/ethernet_support_center.html">Ethernet Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Interface IP Resources</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/ECC.html">EMIF Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/transceiver_PHY_IP_support_center.html">Transceiver PHY IP Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/10_Gbps_Ethernet_IP_Core_Resource_Center.html">10 Gbps Ethernet IP Core Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/PCI_Express_PCIE_IP_Core_resource_Center.html">PCI* Express (PCIE) IP Core Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/serial_digital_interface_ip_core_resource_center.html">Serial Digital Interface IP Core Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/serial_digital_interface_II_IP_support_center.html">Serial Digital Interface II IP Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/RapidIO_IP_Core_Resource_Center.html">RapidIO IP Core Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/intellectual_property_IP_evaluation_and_purchase.html">IP Evaluation and Purchase</a></li>
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>
    <div class="m_ai_httl">JESD204B and JESD204C IP Core Support Center</div>

</section>
<!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">JESD204B and JESD204C IP Core Support Center</h1>
            <p style="color: #fff;">The JESD204B and JESD204C FPGA IP core support center provides information on how to select, design, implement and debug JESD204B and JESD204C links. This page is organized into categories that align with a JESD204B and JESD204C system design flow from start to finish.</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#dk_device_and_ip_sec" class="text-dark text-decoration-none py-4 d-block">
                            1. Device and IP Selection		
                        </a>
                    </li>
                    <li>
                        <a href="#dk_design_flow_and_ip" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            2. Design Flow and IP Integration
                        </a>
                    </li>
                    <li>
                        <a href="#dk_board_design_and_power" class="text-dark text-decoration-none py-4 d-block">
                            3. Board Design and Power Management		
                        </a>
                    </li>
                    <li>
                        <a href="#dk_interoperability" class="text-dark text-decoration-none py-4 d-block">
                            4. Interoperability and Standards Testing	
                        </a>
                    </li>
                    <li>
                        <a href="#dk_design_examples" class="text-dark text-decoration-none py-4 d-block">
                            5. Design Examples and Reference Designs	
                        </a>
                    </li>
                    <li>
                        <a href="#dk_training_courses" class="text-dark text-decoration-none py-4 d-block">
                            6. Training Courses and Videos	
                        </a>
                    </li>
                    <li>
                        <a href="#dk_debug" class="text-dark text-decoration-none py-4 d-block">
                            7. Debug	
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    <section id="">
        <div style="padding: 1rem 0rem 2rem;">
            <div class="container">
                <p class="mb-2">The JESD204B and JESD204C IP Core Support Center provides resources for&nbsp;Agilex™ 7,&nbsp;Agilex™ 5, Stratix® 10, Arria® 10, and Cyclone® 10 devices.&nbsp;</p>
                <p class="mb-2">Get additional support for&nbsp;<a class="b_special_a1" href="">Agilex™ 7 FPGA Interface Protocol Design Journey</a>, and <a class="b_special_a1" href="">Agilex™ 5 FPGA Interface Protocol Design Journey</a>, step-by-step guided journeys for standard development flows surfacing the key critical resources and documentation.</p>
                <p class="mb-2">For other devices, search the following resources:&nbsp;<a class="b_special_a1" href="">Documentation</a>,&nbsp;<a class="b_special_a1" href="">Training Courses</a>,&nbsp;<a class="b_special_a1" href="">Videos</a>,&nbsp;<a class="b_special_a1" href="/vaidikhtml/mv_product/design_examples.html" title="FPGA Design Examples">Design Examples</a>, and&nbsp;<a class="b_special_a1" href="">Knowledge Base</a>.</p>
            </div>
        </div>
    </section>

    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <h2 style="font-weight:300;">Getting Started</h2>
                <p>&nbsp;</p>
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/darshit_image/jesd204b-flow-1_1920-1080.webp" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    
    <!---------------------------------- 1. Device and IP Selection ------------------------------>
    <section id="dk_device_and_ip_sec">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">1. Device and IP Selection</h2>
                <p><b>Which FPGA Family Should I Use?</b></p>
                <p class="mb-0">&nbsp;</p>
                <h4 style="font-weight: 300; padding-bottom: 1.5rem;">Table 1 - JESD204B FPGA IP Core Performance</h4>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th><b>Device Family</b></th>
                            <th><b>PMA Speed Grade</b></th>
                            <th><b>FPGA Fabric Speed Grade</b></th>
                            <th colspan="2"><b>Data Rate</b></th>
                            <th><b>Link Clock fMAX&nbsp;(MHz)</b></th>
                        </tr>   
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td colspan="3">&nbsp;</td>
                            <td><b>Enable Hard PCS (Gbps)</b></td>
                            <td><b>Enable Soft PCS (Gbps) 1</b></td>
                            <td>&nbsp;</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="5" height="100" width="217">Agilex™ 7 (F-Tile)</td>
                            <td rowspan="2" width="125">1</td>
                            <td width="135">-1</td>
                            <td width="120">Not supported</td>
                            <td width="129">2.0 to 20.0</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">-2</td>
                            <td width="120">Not supported</td>
                            <td width="129">2.0 to 19.2</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="2" height="40" width="125">2</td>
                            <td width="135">-2</td>
                            <td width="120">Not supported</td>
                            <td width="129">2.0 to 19.2</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">-3</td>
                            <td width="120">Not supported</td>
                            <td width="129">1.0 to 16.7</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="125">3</td>
                            <td width="135">-3</td>
                            <td width="120">Not supported</td>
                            <td width="129">2.0 to 16.7</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="3" height="90" width="217">Agilex™ 7 (E-Tile)</td>
                            <td width="125">2</td>
                            <td width="135">-2</td>
                            <td width="120">Not supported</td>
                            <td width="129">2.0 to 17.4</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="2" height="70" width="125">3</td>
                            <td width="135">-2</td>
                            <td width="120">Not supported</td>
                            <td width="129">2.0 to 17.4</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="35" width="135">-3</td>
                            <td width="120">Not supported</td>
                            <td width="129">2.0 to 16.0</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="3">Agilex™ 5 E-Series (Device Group B)</td>
                            <td>&nbsp;</td>
                            <td>-4</td>
                            <td>Not supported</td>
                            <td>15.50*</td>
                            <td>data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>&nbsp;</td>
                            <td>-5</td>
                            <td>Not supported</td>
                            <td>14.90*</td>
                            <td>data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>&nbsp;</td>
                            <td>-6</td>
                            <td>Not supported</td>
                            <td>12.70*</td>
                            <td>data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="7" height="245" width="217">Stratix®&nbsp;10&nbsp;(L-Tile and H-Tile)</td>
                            <td rowspan="2" width="125">1</td>
                            <td width="135">1</td>
                            <td width="120">2.0 to 12.0</td>
                            <td width="129">2.0 to 16.02</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="35" width="135">2</td>
                            <td width="120">2.0 to 12.0</td>
                            <td width="129">2.0 to 14.0</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="2" height="70" width="125">2</td>
                            <td width="135">1</td>
                            <td width="120">2.0 to 9.83</td>
                            <td width="129">2.0 to 16.02</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="35" width="135">2</td>
                            <td width="120">2.0 to 9.83</td>
                            <td width="129">2.0 to 14.0</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="3" height="105" width="125">3</td>
                            <td width="135">1</td>
                            <td width="120">2.0 to 9.83</td>
                            <td width="129">2.0 to 16.02</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="35" width="135">2</td>
                            <td width="120">2.0 to 9.83</td>
                            <td width="129">2.0 to 14.0</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="35" width="135">3</td>
                            <td width="120">2.0 to 9.83</td>
                            <td width="129">2.0 to 13.0</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="5" height="130" width="217">Stratix®&nbsp;10&nbsp;(E-Tile)</td>
                            <td rowspan="2" width="125">1</td>
                            <td width="135">1</td>
                            <td width="120">Not supported</td>
                            <td width="129">2.0 to 16.02</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="35" width="135">2</td>
                            <td width="120">Not supported</td>
                            <td width="129">2.0 to 14.0</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="2" height="40" width="125">2</td>
                            <td width="135">1</td>
                            <td width="120">Not supported</td>
                            <td width="129">2.0 to 16.02</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">2</td>
                            <td width="120">Not supported</td>
                            <td width="129">2.0 to 14.0</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="125">3</td>
                            <td width="135">3</td>
                            <td width="120">Not supported</td>
                            <td width="129">2.0 to 13.0</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="6" height="120" width="217">Arria®&nbsp;10</td>
                            <td width="125">1</td>
                            <td width="135">1</td>
                            <td width="120">2.0 to 12.0</td>
                            <td width="129">2.0 to 15.0 (<b>2</b>, <b>3</b>)</td>
                            <td width="100">data rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="2" height="40" width="125">2</td>
                            <td width="135">1</td>
                            <td width="120">2.0 to 12.0</td>
                            <td width="129">2.0 to 15.0 (<b>2</b>,&nbsp;<b>3</b>)</td>
                            <td width="100">data rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">2</td>
                            <td width="120">2.0 to 9.83</td>
                            <td width="129">2.0 to 15.0&nbsp;(<b>2</b>, <b>3</b>)</td>
                            <td width="100">data rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="2" height="40" width="125">3</td>
                            <td width="135">1</td>
                            <td width="120">2.0 to 12.0</td>
                            <td width="129">2.0 to 14.2&nbsp;(<b>2</b>, <b>4</b>)</td>
                            <td width="100">data rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">2</td>
                            <td width="120">2.0 to 9.83</td>
                            <td width="129">2.0 to 14.2&nbsp;(<b>2</b>, <b>5</b>)</td>
                            <td width="100">data rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="125">4</td>
                            <td width="135">3</td>
                            <td width="120">2.0 to 8.83</td>
                            <td width="129">2.0 to 12.5 (<b>6</b>)</td>
                            <td width="100">data rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="34" width="217" rowspan="2">Cyclone®&nbsp;10 GX</td>
                            <td width="125" rowspan="2">&lt;Any supported speed grade&gt;</td>
                            <td width="135">-5</td>
                            <td width="120">2.0 to 9.8</td>
                            <td width="129">2.0 to 9.8</td>
                            <td width="100">data rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>-6</td>
                            <td>2.0 to 6.25</td>
                            <td>2.0 to 9.8</td>
                            <td>data rate/40</td>
                        </tr>
                    </tbody>
                </table>

                <h4 style="font-weight: 300; padding-bottom: 1.5rem;">Table 2 - JESD204C FPGA IP Core Performance</h4>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th><b>Device Family</b></th>
                            <th><b>PMA Speed Grade</b></th>
                            <th><b>FPGA Fabric Speed Grade</b></th>
                            <th colspan="2"><b>Data Rate</b></th>
                            <th rowspan="2"><b>Link Clock fMAX&nbsp;(MHz)</b></th>
                        </tr>   
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td colspan="3">&nbsp;</td>
                            <td><b>Enable Hard PCS (Gbps)</b></td>
                            <td><b>Enable Soft PCS (Gbps)</b></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="6" height="120" width="217">Agilex™ 7 (F-Tile)</td>
                            <td rowspan="2" width="125">1</td>
                            <td width="135">-1</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 32.44032</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">-2</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 32.44032</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="3" height="60" width="125">2</td>
                            <td width="135">-1</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 28.8948*</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">-2</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 28.8948*</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">-3</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 24.33024</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="125">3</td>
                            <td width="135">-3</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 17.4</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="5" height="100" width="217">Agilex™ 7 (E-Tile)</td>
                            <td width="125">1</td>
                            <td width="135">-1</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 28.9</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="2" height="40" width="125">2</td>
                            <td width="135">-2</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 28.3</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">-3</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 25.6</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="2" height="40" width="125">3</td>
                            <td width="135">-2</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 17.4</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">-3</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 17.4</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="3">Agilex™ 5 E-Series (Device Group B)</td>
                            <td>&nbsp;</td>
                            <td>-4</td>
                            <td width="120">Not supported</td>
                            <td>17.16</td>
                            <td>data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>&nbsp;</td>
                            <td>-5</td>
                            <td width="120">Not supported</td>
                            <td>17.16</td>
                            <td>data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>&nbsp;</td>
                            <td>-6</td>
                            <td width="120">Not supported</td>
                            <td>17.16</td>
                            <td>data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="3">Agilex™ 5 E-Series (Device Group A) / D-Series</td>
                            <td>&nbsp;</td>
                            <td>-1</td>
                            <td width="120">Not supported</td>
                            <td>28.1</td>
                            <td>data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>&nbsp;</td>
                            <td>-2</td>
                            <td width="120">Not supported</td>
                            <td>28.1</td>
                            <td>data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>&nbsp;</td>
                            <td>-3</td>
                            <td width="120">Not supported</td>
                            <td>28.1</td>
                            <td>data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="7" height="140" width="217">Stratix®&nbsp;10&nbsp;(E-Tile)</td>
                            <td rowspan="2" width="125">1</td>
                            <td width="135">-1</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 28.9</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">-2</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 25.6</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="2" height="40" width="125">2</td>
                            <td width="135">-1</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 28.3</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">-2</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 25.6</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="3" height="60" width="125">3</td>
                            <td width="135">-1</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 17.4</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">-2</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 17.4</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="20" width="135">-3</td>
                            <td width="120">Not supported</td>
                            <td width="129">5 to 17.4</td>
                            <td width="100">data_rate/40</td>
                        </tr>
                    </tbody>
                </table>

                <p>&nbsp;*Maximum data rate may reduce with ECC enable. Please refer to <a class="b_special_a1" href="">Agilex™ 5 FPGAs and SoCs Device Data Sheet </a>for more information.</p>
                <p class="mb-2">1. Select Enable Soft PCS to achieve maximum data rate. For the TX IP core, enabling soft PCS incurs an additional 3–8% increase in resource utilization. For the RX IP core, enabling soft PCS incurs an additional 10–20% increase in resource utilization.</p>
                <p class="mb-2">2. Refer to the Arria® 10 and Stratix® 10 Device Datasheet for the maximum data rate supported across transceiver speed grades and transceiver power supply operating conditions.</p>
                <p class="mb-2">3. When using Soft PCS mode at 15.0 Gbps, the timing margin is very limited. You are advised to enable high fitter effort, register duplication, and register retiming to improve timing performance.</p>
                <p class="mb-2">4. For Arria® 10 GX 160, SX 160, GX 220 and SX 220 devices, the supported data rate is up to 12.288 Gbps.</p>
                <p class="mb-2">5. For Arria® 10 GX 160, SX 160, GX 220 and SX 220 devices, the supported data rate is 11.0 Gbps.</p>
                <p class="mb-2">6. For Arria® 10 GX 160, SX 160, GX 220 and SX 220 devices, the supported data rate is 10.0 Gbps.</p>
            </div>
        </div>
    </section>
    <!-- ------------------ 2. Design Flow and IP Integration  ------------------->

    <section id="dk_design_flow_and_ip">
        <div style="padding: 1rem 0rem 2rem;">
            <div class="container">
                <h2 style="font-weight: 350;">2. Design Flow and IP Integration</h2>
                <p class="mb-2"><b>Where Can I Find Information on IP integration?</b></p>
                <p><b>Agilex™ 7 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">AN 901: Implementing Analog-to-Digital Converter Dual Link Design with Agilex™ 7 FPGA E-Tile JESD204C RX IP</a></li>
                    <li><a class="b_special_a1" href="">AN 967: Multiple Device Synchronization in Digital Phased Array System</a></li>
                </ul>
                <p class="mb-2"><b>Stratix® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">AN804: Implementing Synchronized ADC Multi-link Designs with Stratix® 10 JESD204B RX IP Core</a></li>
                    <li><a class="b_special_a1" href="">AN804: Implementing Unsynchronized ADC Multi-link Designs with Stratix® 10 JESD204B RX IP Core</a></li>
                </ul>
                <p class="mb-2"><b>Arria® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">AN803: Implementing Synchronized ADC Multi-link Designs with Arria® 10 JESD204B RX IP Core</a></li>
                    <li><a class="b_special_a1" href="">AN803: Implementing Unsynchronized ADC Multi-link Designs with Arria® 10 JESD204B RX IP Core</a></li>
                    <li><a class="b_special_a1" href="">AN 814: Arria® 10 Two x8-Lane JESD204B (Duplex) IP Cores Multi-Device Synchronization Reference Design</a></li>
                </ul>
            </div>
        </div>
    </section>

    <!-- -----------------------------  3. Board Design and Power Management  -------------------- -->

    <section id="dk_board_design_and_power">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 300;">3. Board Design and Power Management</h2>
                <p class="mb-2"><b>Pin Connection Guidelines</b></p>
                <p class="mb-2"><b>Agilex™ 7 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Agilex™ 5 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 5 FPGAs and SoCs&nbsp;Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Stratix® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 GX, MX, TX and SX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Arria® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 GX, GT, and SX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Cyclone® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-2">&nbsp;</p>

                <p class="mb-2"><b>Schematic Review</b></p>
                <p class="mb-2"><b>Agilex™ 7&nbsp;Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 Device Schematic Review Worksheet</a></li>
                </ul>
                <p class="mb-2"><b>Agilex™ 5 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 5 Device Schematic Review Worksheet</a></li>
                </ul>
                <p class="mb-2"><b>Stratix® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 Device Schematic Review Worksheet</a></li>
                </ul>
                <p class="mb-2"><b>Cyclone® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Schematic Review Worksheet</a></li>
                </ul>
                <p class="mb-2"><b>Arria® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 GX, GT, and SX Schematic Review Worksheet</a></li>
                </ul>

                <p class="mb-2">&nbsp;</p>

                <p><b>Board Design Guidelines</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 Device Family High-Speed Serial Interface Signal Integrity Design Guidelines</a></li>
                    <li><a class="b_special_a1" href="">AN 886: Agilex™ 7 Device Design Guidelines</a></li>
                    <li><a class="b_special_a1" href="">Agilex™ 5 FPGAs and SoCs&nbsp;Device Design Guidelines</a></li>
                    <li><a class="b_special_a1" href="">AN 766: Stratix® 10 Devices, High-Speed Signal Interface Layout Design Guideline</a></li>
                    <li><a class="b_special_a1" href="">AN 613: PCB Stackup Design Considerations for FPGAs</a></li>
                    <li><a class="b_special_a1" href="">AN 114: Board Design Guidelines for Intel® Programmable Device Packages</a></li>
                    <li><a class="b_special_a1" href="">Board Design Guidelines Solutions</a></li>
                    <li><a class="b_special_a1" href="">Board Layout Test</a></li>
                </ul>

                <p class="mb-2">&nbsp;</p>

                <p><b>Power Management</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 Power Management User Guide</a></li>
                    <li><a class="b_special_a1" href="">Agilex™ 5 FPGAs and SoCs&nbsp;Power Management User Guide</a></li>
                    <li><a class="b_special_a1" href="">AN 910: Agilex™ 7 Power Distribution Network Design Guidelines</a></li>
                    <li><a class="b_special_a1" href="/vaidikhtml/mv_product/early_power_estimator.html">Early Power Estimator (EPE) and Power Analyzer</a></li>
                    <li><a class="b_special_a1" href="">AN 750: Using the FPGA PDN Tool to Optimize Your Power Delivery Network Design</a></li>
                    <li><a class="b_special_a1" href="">Device-Specific Power Deliver Network (PDN) Tool 2.0 User Guide</a></li>
                </ul>

                <p class="mb-2">&nbsp;</p>

                <p class="mb-2"><b>Thermal Power Management</b></p>
                <p class="mb-2"><b>Agilex™ 7 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">AN 944: Thermal Modeling for Agilex™ 7 FPGAs with the FPGA Power and Thermal Calculator</a></li>
                </ul>
                <p class="mb-2"><b>Stratix® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">AN 787: Stratix® 10 Thermal Modeling and Management</a></li>
                </ul>

                <p class="mb-2">&nbsp;</p>

                <p class="mb-2"><b>Power Sequencing</b></p>
                <p><b>Agilex</b>™<b> 7, Agilex™ 5, Stratix® 10, Cyclone® 10, and Arria® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">AN 692: Power Sequencing Considerations for Cyclone® 10 GX, Arria® 10, Stratix® 10,&nbsp;Agilex™ 5&nbsp;and Agilex™ 7 Devices</a></li>
                </ul>

            </div>
    </section>

    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------------4. Interoperability and Standards Testing ------------------------->
    <section id="dk_interoperability">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-4">4. Interoperability and Standards Testing</h2>
                <p class="mb-2"><b>JESD204B FPGA IP Hardware Checkout Reports</b></p>
                <p class="mb-2"><b>Agilex™ 7 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">AN 976: JESD204C FPGA IP and ADI AD9081 MxFE* DAC Interoperability Report for Agilex™ 7 F-Tile Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 876: JESD204C FPGA IP and ADI AD9081 MxFE* ADC Interoperability Report for Agilex™ F-Tile Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 960: JESD204C FPGA IP and ADI AD9081 MxFE* ADC Interoperability Report for Agilex™ 7 E-Tile Devices</a></li>
                </ul>
                <p class="mb-2"><b>Stratix® 10 Devices</b></p>
                <p class="mb-2" style="margin-left: 40.0px;"><b>JESD204B</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">AN 905: JESD204B FPGA IP and ADI AD9213 Interoperability Report for Stratix® 10 Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 915: JESD204B FPGA IP and ADI AD9208 Interoperability Report for Stratix® 10 E-Tile Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 890: JESD204B FPGA IP and ADI AD9174 Interoperability Report for Stratix® 10 L-Tile Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 823: FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Stratix® 10 Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 832: FPGA JESD204B IP Core and ADI AD9208 Hardware Checkout Report for Stratix® 10 Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 833: Stratix 10® GX 16-Lane RX JESD204B-ADC12DJ3200 Interoperability Reference Design</a></li>
                </ul>
                <p class="mb-2" style="margin-left: 40.0px;"><b>JESD204C</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">AN 909: JESD204C FPGA IP and TI ADC12DJ5200RF Interoperability Report for Stratix® 10 Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 916: JESD204C FPGA IP and ADI AD9081/AD9082 MxFE* Interoperability Report for Stratix® 10 E-Tile Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 927: JESD204C FPGA IP and ADI AD9081 MxFE* ADC Interoperability Report for Stratix® 10 E-Tile Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 949: JESD204C FPGA IP and ADI AD9081 MxFE* DAC Interoperability Report for Stratix® 10 E-Tile Devices</a></li>
                </ul>
                <p class="mb-2"><b>Arria® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">AN 710: FPGA JESD204B MegaCore Function and ADI AD9680 Hardware Checkout Report</a></li>
                    <li><a class="b_special_a1" href="">AN 712: FPGA JESD204B MegaCore Function and ADI AD9625 Hardware Checkout Report</a></li>
                    <li><a class="b_special_a1" href="">AN 749: FPGA JESD204B IP Core and ADI AD9144 Hardware Checkout Report</a></li>
                    <li><a class="b_special_a1" href="">AN 753: FPGA JESD204B IP Core and ADI AD6676 Hardware Checkout Report</a></li>
                    <li><a class="b_special_a1" href="">AN 779: FPGA JESD204B IP Core and ADI AD9691 Hardware Checkout Report</a></li>
                    <li><a class="b_special_a1" href="">AN 785: FPGA JESD204B IP Core and ADI AD9162 Hardware Checkout Report</a></li>
                    <li><a class="b_special_a1" href="">AN 792: FPGA JESD204B IP Core and ADI AD9371 Hardware Checkout Report</a></li>
                    <li><a class="b_special_a1" href="">AN 810: FPGA JESD204B IP Core and ADI AD9208 Hardware Checkout Report</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 5. Design Examples and Reference Designs ------------------------->
    <section id="dk_design_examples">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-4">5. Design Examples and Reference Designs</h2>
                <h3 style="font-weight: 300; padding-bottom: 1.5rem;">Table -3: Consolidated JESD204B/C Resources</h3>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th colspan="2">&nbsp;</th>
                            <th><b>JESD204B FPGA IP</b></th>
                            <th><b>JESD204C FPGA IP</b></th>
                            <th><b>F-Tile JESD204C FPGA IP</b></th>
                            <th><b>F-Tile JESD204B FPGA IP</b></th>
                            <th><b>GTS JESD204C FPGA IP</b></th>
                        </tr>   
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td height="52" width="150"><b>IP User Guide</b></td>
                            <td width="100"><b>General</b></td>
                            <td width="260"><a class="b_special_a1" href="">JESD204B FPGA IP User Guide</a></td>
                            <td width="260"><a class="b_special_a1" href="">JESD204C FPGA IP User Guide</a></td>
                            <td width="260"><a class="b_special_a1" href="">F-Tile JESD204C FPGA IP User Guide</a></td>
                            <td width="260"><a class="b_special_a1" href="">F-Tile JESD204B FPGA IP User Guide</a></td>
                            <td><a class="b_special_a1" href="" title="GTS JESD204C FPGA IP User Guide">GTS JESD204C FPGA IP User Guide</a></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="6" height="325" width="150"><b>Design Example User Guide</b></td>
                            <td width="170"><b>Agilex™ 7</b></td>
                            <td width="180"><a class="b_special_a1" href="">JESD204B Agilex™ FPGA IP Design Example User Guide</a></td>
                            <td width="200"><a class="b_special_a1" href="">JESD204C Agilex™ FPGA IP Design Example User Guide</a></td>
                            <td width="200"><a class="b_special_a1" href="">F-Tile JESD204C FPGA IP Design Example User Guide</a></td>
                            <td width="200"><a class="b_special_a1" href="">F-Tile JESD204B FPGA IP Design Example User Guide</a></td>
                            <td>&nbsp;</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><b>Agilex™ 5</b></td>
                            <td>&nbsp;</td>
                            <td>&nbsp;</td>
                            <td>&nbsp;</td>
                            <td>&nbsp;</td>
                            <td><a class="b_special_a1" href="" title="GTS JESD204C FPGA IP Design Example User Guide">GTS JESD204C FPGA IP Design Example User Guide</a></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="58" width="86"><b>Stratix® 10</b></td>
                            <td width="180"><a class="b_special_a1" href="">JESD204B Stratix® 10 FPGA IP Design Example User Guide</a></td>
                            <td width="180"><a class="b_special_a1" href="">JESD204C Stratix® 10 FPGA IP Design Example User Guide</a></td>
                            <td width="180" rowspan="4">&nbsp;</td>
                            <td width="180" rowspan="4">&nbsp;</td>
                            <td rowspan="4">&nbsp;</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="62" width="86"><b>Cyclone® 10</b></td>
                            <td width="180"><a class="b_special_a1" href="">JESD204B Cyclone® 10 GX FPGA IP Design Example User Guide</a></td>
                            <td width="180" rowspan="3">&nbsp;</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="62" width="86"><b>Arria® 10</b></td>
                            <td width="180"><a class="b_special_a1" href="">JESD204B Arria® 10 FPGA IP Design Example User Guide</a></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td height="81" width="86"><b>Standard</b></td>
                            <td width="180"><a class="b_special_a1" href="">JESD204B FPGA IP Design Example User Guide: Quartus® Prime Standard Edition</a></td>
                        </tr>
                    </tbody>
                </table>

            </div>
        </div>
    </section>

    <!-------------------------------- 6. Training Courses and Videos ------------------------->

    <section id="dk_training_courses">
        <div class="container">
            <h2 style="font-weight: 350;">6. Training Courses and Videos</h2>

            <div class="row" style="padding: 1.5rem 0rem;">
                <div class="col-md-8">
                    <h3 class="mb-0" style="font-weight: 300;">FPGA Technical Training</h3>
                </div>
                <div class="col-md-4" style="text-align: end;">
                    <a class="mv_coman_btn" href="">Additional Training Videos</a>
                </div>
            </div>

            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th class="medium-column"><p><b>Video Title</b></p></th>
                        <th class="medium-column"><p><b>Description</b></p></th>
                    </tr>   
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td width="50%" class="medium-column"><p><a class="b_special_a1" href="">JESD204B MegaCore IP Overview</a></p></td>
                            <td class="medium-column"><p>This online course provides a broad overview of the JESD204B FPGA IP core. For better understanding of all the terms and concepts used in the course, we begin with a discussion of the relevant portions of the JESD204B interface specification, and followed by a presentation of some of the important features of the JESD204B FPGA IP core. Finally, a data flow of the system is used to describe the functional details of the core.</p></td>
                        </tr>
                    </tbody>
            </table>

            <div class="row" style="padding: 1.5rem 0rem;">
                <div class="col-md-8">
                    <h3 class="mb-0" style="font-weight: 300;">FPGA Quick Videos</h3>
                </div>
                <div class="col-md-4" style="text-align: end;">
                    <a class="mv_coman_btn" href="">Additional Quick Videos</a>
                </div>
            </div>

            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th class="medium-column"><p><b>Video Title</b></p></th>
                        <th class="medium-column"><p><b>Description</b></p></th>
                    </tr>   
                </thead>
                <tbody>
                    <tr class="data" data-category-id="">
                        <td><a class="b_special_a1" href="">Agilex™ 7 FPGA F-Tile JESD204C Demo Video</a></td>
                        <td>The JESD204B/C standards have been supported on several generations of FPGAs. Watch this demo on how JESD204C works on an Agilex™ 7 FPGA.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="50%" class="medium-column"><p><a class="b_special_a1" href="">Arria® 10 interface to ADI 9144 using JESD204B IP</a></p></td>
                        <td class="medium-column"><p>Learn about the interoperability of JESD204B FPGA IP core on the Arria® 10 FPGA with the AD9144 converter from Analog Devices Inc. (ADI).</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="50%" class="medium-column"><p><a class="b_special_a1" href="">How to interoperate ADI AD9680 with FPGA JESD204B IP Core on Stratix® V FPGA</a></p></td>
                        <td class="medium-column"><p>Get a step-by-step guide on how to set up the hardware, configure the analog-to-digital converter, and configure the JESD204B FPGA IP core.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="50%" class="medium-column"><p><a class="b_special_a1" href="">How to interoperate ADI AD9680 with FPGA JESD204B IP on Stratix® V</a></p></td>
                        <td class="medium-column"><p>Get a step-by-step guide on how to set up the hardware, configure the analog-to-digital converter, and configure the JESD204B FPGA IP core.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="50%" class="medium-column"><p><a class="b_special_a1" href="">How to interoperate TI DAC37J84 with FPGA JESD204B MegaCore on Stratix® V FPGA</a></p></td>
                        <td class="medium-column"><p>Learn about the interoperability of JESD204B FPGA IP core on the Stratix® V FPGA with the DAC37J84 converter from Texas Instruments.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="50%" class="medium-column"><p><a class="b_special_a1" href="">JESD204B FPGA IP Quick Start Video</a></p></td>
                        <td class="medium-column"><p>Learn about JESD204B standard and the JESD204B FPGA IP solution. Find out how you can easily create a design example that works on hardware.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="50%" class="medium-column"><p><a class="b_special_a1" href="">JESD204B FPGA IP Demonstration</a></p></td>
                        <td class="medium-column"><p>Learn about the interoperability of JESD204B FPGA IP core on the Arria® V FPGA with the DAC37J84 converter from Texas Instruments.</p></td>
                    </tr>
                    </tbody>
            </table>

        </div>
    </section>

    <!---------------------------------- 7. Debug  ------------------------------------>

    <section id="dk_debug">
        <div class="container">
            <h2 class="mb-4" style="font-weight: 350;">7. Debug</h2>
            <h3 style="font-weight: 300;">Tools</h3>

            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th width="50%">Document Title</th>
                        <th width="50%">Description</th>
                    </tr>   
                </thead>
                <tbody>
                    <tr class="data" data-category-id="">
                        <td width="50%"><p><a class="b_special_a1" href="">FTA JESD204B SYNCN Signal Not De-asserted Issue</a></p></td>
                        <td width="50%">The objective of this debug FTA example is to help troubleshoot and identify issue related to Altera JESD204B IP Core and resolve it effectively.</td>
                    </tr>
                </tbody>
            </table>

            <h3 class="mb-4" style="font-weight: 300;">User Guides</h3>

            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th class="small-column">Document Title</th>
                        <th class="medium-column">Supported devices</th>
                        <th class="medium-column">Description</th>
                    </tr>   
                </thead>
                <tbody>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><a title="JESD204B FPGA IP User Guide - Chapter 6: JESD204B IP Core Debug Guidelines" class="b_special_a1" href="">JESD204B FPGA IP User Guide - Chapter 6: JESD204B IP Core Debug Guidelines</a></td>
                        <td class="medium-column"><b>Agilex™ 7,&nbsp;Stratix® 10,&nbsp;Arria® 10,&nbsp;Cyclone® 10 GX,&nbsp;Stratix®&nbsp;V,&nbsp;Arria®&nbsp;V,&nbsp;Cyclone® V</b></td>
                        <td class="medium-column">These guidelines assist you in debugging JESD204B link issues.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><a title="JESD204B FPGA IP Overview" class="b_special_a1" href="/darshit/dk_product/JESD204_FPGA_IP.html">JESD204B FPGA IP Overview</a></td>
                        <td class="medium-column"><b>Agilex™ 9, Agilex ™ 7,&nbsp;Agilex™ 5</b></td>
                        <td class="medium-column">The JEDEC committee created the JESD204 data converter serial interface standard to standardize and reduce the number of data inputs/outputs between high-speed data converters and other devices, such as FPGAs.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><a title="AN 871: Quick Guide for Arria® 10 and Cyclone® 10 GX Transceiver High-Speed Link Tuning" class="b_special_a1" href="">AN 871: Quick Guide for Arria® 10 and Cyclone® 10 GX Transceiver High-Speed Link Tuning</a></td>
                        <td class="medium-column"><b>Arria® 10,&nbsp;Cyclone® 10 GX</b></td>
                        <td class="medium-column">If high channel loss causes bit error rates (BER) higher than the protocol target BER, you must tune your high-speed links to find optimum equalization values.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><a title="Ethernet Link Inspector User Guide for Stratix® 10 Devices" class="b_special_a1" href="">Ethernet Link Inspector User Guide for Stratix® 10 Devices</a></td>
                        <td class="medium-column"><b>Stratix® 10</b></td>
                        <td class="medium-column">The Ethernet Link Inspector is an inspection tool that can continuously monitor an Ethernet link that contains an Ethernet IP, which includes Ethernet lane alignment status, clock data recover (CDR) lock, media access controller (MAC) statistics, Forward Error Correction (FEC) statistics, and others.</td>
                    </tr>
                </tbody>
            </table>

            <h3 class="mb-4" style="font-weight: 300;">Intellectual Property (IP) Core Release Notes</h3>

            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th class="small-column">Document Title</th>
                        <th class="medium-column">Supported devices</th>
                        <th class="medium-column">Description</th>
                    </tr>   
                </thead>
                <tbody>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><a title="JESD204B FPGA IP Core Release Notes" class="b_special_a1" href="">JESD204B FPGA IP Core Release Notes</a></td>
                        <td class="medium-column"><b>Agilex ™ 7,&nbsp;Stratix® 10,&nbsp;Stratix® V,&nbsp;Arria® 10,&nbsp;Arria® V,&nbsp;Cyclone® 10 GX,&nbsp;Cyclone® V</b></td>
                        <td class="medium-column">The JESD204B FPGA IP release notes list the changes made in a particular release.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><a title="F-Tile JESD204B FPGA IP Release Notes" class="b_special_a1" href="">F-Tile JESD204B FPGA IP Release Notes</a></td>
                        <td class="medium-column"><b>Agilex™ 7</b></td>
                        <td class="medium-column">The F-Tile JESD204B FPGA IP release notes list the changes made in a particular release.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><a title="F-Tile JESD204C FPGA IP Release Notes" class="b_special_a1" href="">F-Tile JESD204C FPGA IP Release Notes</a></td>
                        <td class="medium-column"><b>Agilex™ 7</b></td>
                        <td class="medium-column">Lists the changes made in the F-Tile JESD204C FPGA IP in a particular Quartus® Prime software release.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><a title="GTS JESD204C FPGA IP Release Notes: E-Series Devices" class="b_special_a1" href="">GTS JESD204C FPGA IP Release Notes: E-Series Devices</a></td>
                        <td class="medium-column"><b>Agilex™ 5</b></td>
                        <td class="medium-column">Lists the changes made in the GTS JESD204C Intel® FPGA IP in a particular Quartus® Prime software release.</td>
                    </tr>
                </tbody>
            </table>

            <h3 class="mb-4" style="font-weight: 300;">Additional Resources
            </h3>

            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>Document Title</th>
                        <th>Supported devices<br><br></th>
                        <th class="medium-column">Description</th>
                    </tr>   
                </thead>
                <tbody>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><p><a title="E-Tile Transceiver PHY User Guide" class="b_special_a1" href="">E-Tile Transceiver PHY User Guide</a></p>
                            <p><a title="PHY Lite for Parallel Interfaces FPGA IP User Guide" class="b_special_a1" href="">PHY Lite for Parallel Interfaces FPGA IP User Guide</a></p>
                        </td>
                        <td class="medium-column"><p><b>Agilex™ 7,&nbsp;Stratix® 10</b></p>
                            <p><b>Agilex™ 7,&nbsp;Agilex™ 5,&nbsp;<span style="background-color: transparent;">Stratix® 10,&nbsp;Arria® 10,&nbsp;Cyclone® 10 GX</span></b></p>
                        </td>
                        <td class="medium-column"><p>The&nbsp;PHY Lite for Parallel Interfaces&nbsp;Intel® FPGA IP&nbsp;is suitable for simple parallel interfaces.</p>
                            <p>You can use this solution to interface with protocols such as DDR2, LPDDR2, LPDDR, TCAM, Flash, ONFI (synchronous mode), and mobile DDR.</p>
                        </td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><a title="F-tile Architecture and PMA and FEC Direct PHY IP User Guide" class="b_special_a1" href="">F-tile Architecture and PMA and FEC Direct PHY IP User Guide</a></td>
                        <td class="medium-column"><b>Agilex™ 7</b></td>
                        <td class="medium-column">This user guide describes architecture and implementation details for the F-Tile building blocks, physical (PHY) layer IP, PLLs, and clock networks.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><a title="Cyclone® 10 GX Transceiver PHY User Guide" class="b_special_a1" href="">Cyclone® 10 GX Transceiver PHY User Guide</a></td>
                        <td class="medium-column"><b>Cyclone® 10</b></td>
                        <td class="medium-column">This user guide provides details about the&nbsp;Intel® Cyclone® 10 GX&nbsp;transceiver physical (PHY) layer architecture, PLLs, clock networks, and transceiver PHY IP core.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><a title="Arria® 10 Transceiver PHY User Guide	" class="b_special_a1" href="">Arria® 10 Transceiver PHY User Guide</a></td>
                        <td class="medium-column"><b>Arria® 10</b></td>
                        <td class="medium-column">This user guide provides details about the&nbsp;Arria® 10&nbsp;transceiver physical (PHY) layer architecture, PLLs, clock networks, and transceiver PHY IP.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="small-column"><a title="L- and H-Tile Transceiver PHY User Guide" class="b_special_a1" href="">L- and H-Tile Transceiver PHY User Guide</a></td>
                        <td class="medium-column"><b>Stratix® 10</b></td>
                        <td class="medium-column">The E-tile is a 24-channel, PAM4/NRZ dual-mode transceiver tile that is used in multiple variants of the&nbsp;Stratix® 10&nbsp;and&nbsp;Agilex™ 7&nbsp;device families.</td>
                    </tr>
                </tbody>
            </table>

            <p class="mb-2"><b>Knowledge Base Solution</b></p>
            <ul>
                <li><a class="b_special_a1" href="">Search the Knowledge Base (Agilex™ 7 Devices)</a></li>
                <li><a class="b_special_a1" href="">Search the Knowledge Base (Agilex™ 5 Devices)</a></li>
                <li><a class="b_special_a1" href="">Search the Knowledge Base (Stratix® 10 Devices)</a></li>
                <li><a class="b_special_a1" href="">Search the Knowledge Base (Cyclone® 10 Devices)</a></li>
                <li><a class="b_special_a1" href="">Search the Knowledge Base (Arria® 10 Devices)</a></li>
            </ul>

        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->


    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Use the 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content dk_Cyclone_fmc">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/jesd204b-flow-1_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ----------------------------------------------------------------------------- -->

    </body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>