{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728914961340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728914961340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 17:09:21 2024 " "Processing started: Mon Oct 14 17:09:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728914961340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914961340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part -c part " "Command: quartus_map --read_settings_files=on --write_settings_files=off part -c part" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914961340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728914961619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728914961619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/material/third year/first term/arch/arch-labs/lab2/rtl/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /material/third year/first term/arch/arch-labs/lab2/rtl/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-rtl " "Found design unit 1: Mux2-rtl" {  } { { "../RTL/mux.vhd" "" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/RTL/mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914967190 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "../RTL/mux.vhd" "" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/RTL/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914967190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914967190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/material/third year/first term/arch/arch-labs/lab2/rtl/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /material/third year/first term/arch/arch-labs/lab2/rtl/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "../RTL/full_adder.vhd" "" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/RTL/full_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914967191 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../RTL/full_adder.vhd" "" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/RTL/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914967191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914967191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/material/third year/first term/arch/arch-labs/lab2/entities/part.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /material/third year/first term/arch/arch-labs/lab2/entities/part.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 part " "Found entity 1: part" {  } { { "../Entities/part.vhd" "" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Entities/part.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914967192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914967192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/material/third year/first term/arch/arch-labs/lab2/behavioral/part_d.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /material/third year/first term/arch/arch-labs/lab2/behavioral/part_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part-behavioral_d " "Found design unit 1: part-behavioral_d" {  } { { "../Behavioral/part_d.vhd" "" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/part_d.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914967193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914967193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/material/third year/first term/arch/arch-labs/lab2/behavioral/part_c.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /material/third year/first term/arch/arch-labs/lab2/behavioral/part_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part-behavioral_c " "Found design unit 1: part-behavioral_c" {  } { { "../Behavioral/part_c.vhd" "" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/part_c.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914967194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914967194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/material/third year/first term/arch/arch-labs/lab2/behavioral/part_b.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /material/third year/first term/arch/arch-labs/lab2/behavioral/part_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part-behavioral_b " "Found design unit 1: part-behavioral_b" {  } { { "../Behavioral/part_b.vhd" "" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/part_b.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914967195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914967195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/material/third year/first term/arch/arch-labs/lab2/behavioral/part_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /material/third year/first term/arch/arch-labs/lab2/behavioral/part_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part-behavioral_a " "Found design unit 1: part-behavioral_a" {  } { { "../Behavioral/part_a.vhd" "" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/part_a.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914967196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914967196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/material/third year/first term/arch/arch-labs/lab2/behavioral/nbit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /material/third year/first term/arch/arch-labs/lab2/behavioral/nbit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitFullAdder-behavioral " "Found design unit 1: nBitFullAdder-behavioral" {  } { { "../Behavioral/nbit_full_adder.vhd" "" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/nbit_full_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914967197 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitFullAdder " "Found entity 1: nBitFullAdder" {  } { { "../Behavioral/nbit_full_adder.vhd" "" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/nbit_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914967197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914967197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/material/third year/first term/arch/arch-labs/lab2/behavioral/alu.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /material/third year/first term/arch/arch-labs/lab2/behavioral/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part-alu " "Found design unit 1: part-alu" {  } { { "../Behavioral/alu.vhd" "" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/alu.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728914967199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914967199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part " "Elaborating entity \"part\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728914967220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "part part:iPart_a A:behavioral_a " "Elaborating entity \"part\" using architecture \"A:behavioral_a\" for hierarchy \"part:iPart_a\"" {  } { { "../Behavioral/alu.vhd" "iPart_a" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/alu.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914967227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBitFullAdder part:iPart_a\|nBitFullAdder:ifullAdder A:behavioral " "Elaborating entity \"nBitFullAdder\" using architecture \"A:behavioral\" for hierarchy \"part:iPart_a\|nBitFullAdder:ifullAdder\"" {  } { { "../Behavioral/part_a.vhd" "ifullAdder" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/part_a.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914967231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FullAdder part:iPart_a\|nBitFullAdder:ifullAdder\|FullAdder:\\gen_full_adders:0:ifulladder A:rtl " "Elaborating entity \"FullAdder\" using architecture \"A:rtl\" for hierarchy \"part:iPart_a\|nBitFullAdder:ifullAdder\|FullAdder:\\gen_full_adders:0:ifulladder\"" {  } { { "../Behavioral/nbit_full_adder.vhd" "\\gen_full_adders:0:ifulladder" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/nbit_full_adder.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914967242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "part part:iPart_b A:behavioral_b " "Elaborating entity \"part\" using architecture \"A:behavioral_b\" for hierarchy \"part:iPart_b\"" {  } { { "../Behavioral/alu.vhd" "iPart_b" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/alu.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914967245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2 part:iPart_b\|Mux2:iMux2 A:rtl " "Elaborating entity \"Mux2\" using architecture \"A:rtl\" for hierarchy \"part:iPart_b\|Mux2:iMux2\"" {  } { { "../Behavioral/part_b.vhd" "iMux2" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/part_b.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914967249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "part part:iPart_c A:behavioral_c " "Elaborating entity \"part\" using architecture \"A:behavioral_c\" for hierarchy \"part:iPart_c\"" {  } { { "../Behavioral/alu.vhd" "iPart_c" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/alu.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914967250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "part part:iPart_d A:behavioral_d " "Elaborating entity \"part\" using architecture \"A:behavioral_d\" for hierarchy \"part:iPart_d\"" {  } { { "../Behavioral/alu.vhd" "iPart_d" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/alu.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914967255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2 Mux2:ipart_output A:rtl " "Elaborating entity \"Mux2\" using architecture \"A:rtl\" for hierarchy \"Mux2:ipart_output\"" {  } { { "../Behavioral/alu.vhd" "ipart_output" { Text "D:/Material/Third Year/First Term/ARCH/Arch-Labs/Lab2/Behavioral/alu.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914967259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728914967689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728914967881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728914967881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728914967902 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728914967902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728914967902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728914967902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728914967911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 17:09:27 2024 " "Processing ended: Mon Oct 14 17:09:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728914967911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728914967911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728914967911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728914967911 ""}
