ram[0] = 35'b0000101 00000 11110 0000000000000000 00;// addi
ram[1] = 35'b0000101 00000 11101 0000000000100000 00;// addi
ram[2] = 35'b0001001 0000000000000000000000000011;// j
//main
ram[3] = 35'b0000001 11101 00001 000000000000000001;// lw
ram[4] = 35'b0000101 00000 00010 0000000000000011 00;// addi
ram[5] = 35'b0000000 00000 00010 00001 00000 00000000;// add
ram[6] = 35'b0000010 11101 00001 000000000000000001;// sw
ram[7] = 35'b0000001 11101 00011 000000000000000010;// lw
ram[8] = 35'b0000101 00000 00100 0000000000000101 00;// addi
ram[9] = 35'b0000000 00000 00100 00011 00000 00000000;// add
ram[10] = 35'b0000010 11101 00011 000000000000000010;// sw
ram[11] = 35'b0000001 11101 00101 000000000000000001;// lw
ram[12] = 35'b0000001 11101 00110 000000000000000010;// lw
ram[13] = 35'b0001000 00101 00110 0000000000011001 00;// bgeq
ram[14] = 35'b0000001 11101 00111 000000000000000010;// lw
ram[15] = 35'b0000101 00000 01000 0000000000000010 00;// addi
ram[16] = 35'b0000111 00111 01000 0000000000011000 01;// bne
ram[17] = 35'b0000001 11101 01001 000000000000000001;// lw
ram[18] = 35'b0000001 11101 01010 000000000000000001;// lw
ram[19] = 35'b0000001 11101 01011 000000000000000010;// lw
ram[20] = 35'b0000000 01010 01011 01100 00000 00000010;// mult
ram[21] = 35'b0000000 00000 01100 01001 00000 00000000;// add
ram[22] = 35'b0000010 11101 01001 000000000000000001;// sw
ram[23] = 35'b0001001 0000000000000000000000011000;// j
//L1
//L2
ram[24] = 35'b0001001 0000000000000000000000011001;// j
//L0
//L3
ram[25] = 35'b0000001 11101 01101 000000000000000001;// lw
ram[26] = 35'b0000000 00000 01101 10011 00000 00000000;// add
ram[27] = 35'b0000100 10011 00000000000000000000000;// out
ram[28] = 35'b0000101 00000 01110 0000000000000001 00;// addi
ram[29] = 35'b0000000 00000 01110 11111 00000 00000000;// add
ram[30] = 35'b0001001 0000000000000000000000100000;// j
ram[31] = 35'b0001001 0000000000000000000000100000;// j
//end
ram[32] = 35'b0001111 00000 00000 00000 00000 00000000;// hlt
