// Seed: 1324220264
module module_0 #(
    parameter id_7 = 32'd21,
    parameter id_8 = 32'd62
) (
    input supply1 id_0
    , _id_7,
    output wand id_1,
    input supply0 id_2,
    output wor id_3,
    input supply1 id_4,
    input supply0 id_5
);
  parameter id_8 = 1;
  assign id_1 = id_4;
  parameter id_9 = 1'b0;
  wire [id_7 : id_8] id_10;
endmodule
module module_1 #(
    parameter id_10 = 32'd53,
    parameter id_9  = 32'd92
) (
    output logic id_0,
    input wire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5[id_10 : id_9],
    input wand id_6,
    input supply0 id_7,
    output uwire id_8,
    input wire _id_9,
    output wire _id_10
);
  logic id_12 = 1 & id_6;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_4,
      id_8,
      id_4,
      id_5
  );
  assign modCall_1.id_2 = 0;
  final id_0 <= -1;
endmodule
