Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 28 17:02:35 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Real_Top_timing_summary_routed.rpt -pb Real_Top_timing_summary_routed.pb -rpx Real_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Real_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (179)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (118)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (179)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/bit_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/bit_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/bit_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top_stopwatch/U_Btn_Clear_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top_stopwatch/U_Btn_Hour_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top_stopwatch/U_Btn_Min_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top_stopwatch/U_Btn_Run_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_top_stopwatch/U_Btn_Sec_DB/r_1khz_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_univ_cu/u_uart_cu/mode_sel_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_univ_cu/u_uart_cu/mode_sel_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (118)
--------------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.742        0.000                      0                  698        0.096        0.000                      0                  698        3.750        0.000                       0                   457  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.742        0.000                      0                  698        0.096        0.000                      0                  698        3.750        0.000                       0                   457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 2.556ns (36.612%)  route 4.425ns (63.388%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.549     5.070    u_DHT11_module/u_sen/clk
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.665     6.192    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.829 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.063    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.386 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[1]
                         net (fo=7, routed)           0.620     8.005    u_DHT11_module/u_sen/p_1_in[14]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.306     8.311 f  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.647     8.958    u_DHT11_module/u_sen/data0[14]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.082 f  u_DHT11_module/u_sen/data_reg_i_3/O
                         net (fo=3, routed)           0.914     9.996    u_DHT11_module/u_sen/data_reg_i_3_n_0
    SLICE_X39Y28         LUT4 (Prop_lut4_I3_O)        0.150    10.146 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           1.000    11.146    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_4_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.326    11.472 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.580    12.052    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1_n_0
    SLICE_X39Y28         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.433    14.774    u_DHT11_module/u_sen/clk
    SLICE_X39Y28         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.794    u_DHT11_module/u_sen/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 2.556ns (36.612%)  route 4.425ns (63.388%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.549     5.070    u_DHT11_module/u_sen/clk
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.665     6.192    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.829 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.063    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.386 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[1]
                         net (fo=7, routed)           0.620     8.005    u_DHT11_module/u_sen/p_1_in[14]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.306     8.311 f  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.647     8.958    u_DHT11_module/u_sen/data0[14]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.082 f  u_DHT11_module/u_sen/data_reg_i_3/O
                         net (fo=3, routed)           0.914     9.996    u_DHT11_module/u_sen/data_reg_i_3_n_0
    SLICE_X39Y28         LUT4 (Prop_lut4_I3_O)        0.150    10.146 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           1.000    11.146    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_4_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.326    11.472 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.580    12.052    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1_n_0
    SLICE_X39Y28         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.433    14.774    u_DHT11_module/u_sen/clk
    SLICE_X39Y28         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.794    u_DHT11_module/u_sen/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 2.556ns (37.633%)  route 4.236ns (62.367%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.549     5.070    u_DHT11_module/u_sen/clk
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.665     6.192    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.829 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.063    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.386 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[1]
                         net (fo=7, routed)           0.620     8.005    u_DHT11_module/u_sen/p_1_in[14]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.306     8.311 f  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.647     8.958    u_DHT11_module/u_sen/data0[14]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.082 f  u_DHT11_module/u_sen/data_reg_i_3/O
                         net (fo=3, routed)           0.914     9.996    u_DHT11_module/u_sen/data_reg_i_3_n_0
    SLICE_X39Y28         LUT4 (Prop_lut4_I3_O)        0.150    10.146 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           1.000    11.146    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_4_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.326    11.472 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    11.862    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1_n_0
    SLICE_X38Y28         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.433    14.774    u_DHT11_module/u_sen/clk
    SLICE_X38Y28         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X38Y28         FDCE (Setup_fdce_C_CE)      -0.169    14.830    u_DHT11_module/u_sen/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 2.556ns (37.633%)  route 4.236ns (62.367%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.549     5.070    u_DHT11_module/u_sen/clk
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.665     6.192    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.829 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.063    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.386 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[1]
                         net (fo=7, routed)           0.620     8.005    u_DHT11_module/u_sen/p_1_in[14]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.306     8.311 f  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_15/O
                         net (fo=2, routed)           0.647     8.958    u_DHT11_module/u_sen/data0[14]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.082 f  u_DHT11_module/u_sen/data_reg_i_3/O
                         net (fo=3, routed)           0.914     9.996    u_DHT11_module/u_sen/data_reg_i_3_n_0
    SLICE_X39Y28         LUT4 (Prop_lut4_I3_O)        0.150    10.146 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           1.000    11.146    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_4_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.326    11.472 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    11.862    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1_n_0
    SLICE_X38Y28         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.433    14.774    u_DHT11_module/u_sen/clk
    SLICE_X38Y28         FDCE                                         r  u_DHT11_module/u_sen/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X38Y28         FDCE (Setup_fdce_C_CE)      -0.169    14.830    u_DHT11_module/u_sen/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/data_reg_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 2.470ns (42.551%)  route 3.335ns (57.449%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.549     5.070    u_DHT11_module/u_sen/clk
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.665     6.192    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.829 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.063    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.282 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.782     8.064    u_DHT11_module/u_sen/p_1_in[13]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.321     8.385 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_24/O
                         net (fo=1, routed)           0.306     8.691    u_DHT11_module/u_sen/data0[13]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.326     9.017 f  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.453     9.471    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.595 f  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_5/O
                         net (fo=2, routed)           0.745    10.340    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_5_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.153    10.493 r  u_DHT11_module/u_sen/data_reg_i_1/O
                         net (fo=1, routed)           0.382    10.875    u_DHT11_module/u_sen/data_reg_i_1_n_0
    SLICE_X40Y29         FDPE                                         r  u_DHT11_module/u_sen/data_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.436    14.777    u_DHT11_module/u_sen/clk
    SLICE_X40Y29         FDPE                                         r  u_DHT11_module/u_sen/data_reg_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X40Y29         FDPE (Setup_fdpe_C_CE)      -0.408    14.594    u_DHT11_module/u_sen/data_reg_reg
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/tick_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 2.441ns (40.391%)  route 3.602ns (59.609%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.549     5.070    u_DHT11_module/u_sen/clk
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.665     6.192    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.829 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.063    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.282 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.782     8.064    u_DHT11_module/u_sen/p_1_in[13]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.321     8.385 f  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_24/O
                         net (fo=1, routed)           0.306     8.691    u_DHT11_module/u_sen/data0[13]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.326     9.017 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.732     9.750    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.874 r  u_DHT11_module/u_sen/tick_count[14]_i_2/O
                         net (fo=15, routed)          1.116    10.990    u_DHT11_module/u_sen/tick_count[14]_i_2_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.114 r  u_DHT11_module/u_sen/tick_count[1]_i_1/O
                         net (fo=1, routed)           0.000    11.114    u_DHT11_module/u_sen/tick_count[1]_i_1_n_0
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.433    14.774    u_DHT11_module/u_sen/clk
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X44Y26         FDCE (Setup_fdce_C_D)        0.029    15.064    u_DHT11_module/u_sen/tick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/tick_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.441ns (41.336%)  route 3.464ns (58.664%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.549     5.070    u_DHT11_module/u_sen/clk
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.665     6.192    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.829 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.063    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.282 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.782     8.064    u_DHT11_module/u_sen/p_1_in[13]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.321     8.385 f  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_24/O
                         net (fo=1, routed)           0.306     8.691    u_DHT11_module/u_sen/data0[13]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.326     9.017 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.732     9.750    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.874 r  u_DHT11_module/u_sen/tick_count[14]_i_2/O
                         net (fo=15, routed)          0.978    10.851    u_DHT11_module/u_sen/tick_count[14]_i_2_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.975 r  u_DHT11_module/u_sen/tick_count[13]_i_1/O
                         net (fo=1, routed)           0.000    10.975    u_DHT11_module/u_sen/tick_count[13]_i_1_n_0
    SLICE_X43Y29         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.436    14.777    u_DHT11_module/u_sen/clk
    SLICE_X43Y29         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[13]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X43Y29         FDCE (Setup_fdce_C_D)        0.031    15.033    u_DHT11_module/u_sen/tick_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/tick_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 2.441ns (41.598%)  route 3.427ns (58.402%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.549     5.070    u_DHT11_module/u_sen/clk
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.665     6.192    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.829 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.063    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.282 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.782     8.064    u_DHT11_module/u_sen/p_1_in[13]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.321     8.385 f  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_24/O
                         net (fo=1, routed)           0.306     8.691    u_DHT11_module/u_sen/data0[13]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.326     9.017 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.732     9.750    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.874 r  u_DHT11_module/u_sen/tick_count[14]_i_2/O
                         net (fo=15, routed)          0.941    10.814    u_DHT11_module/u_sen/tick_count[14]_i_2_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.938 r  u_DHT11_module/u_sen/tick_count[14]_i_1/O
                         net (fo=1, routed)           0.000    10.938    u_DHT11_module/u_sen/tick_count[14]_i_1_n_0
    SLICE_X45Y27         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.434    14.775    u_DHT11_module/u_sen/clk
    SLICE_X45Y27         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[14]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y27         FDCE (Setup_fdce_C_D)        0.029    15.043    u_DHT11_module/u_sen/tick_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 2.441ns (41.731%)  route 3.408ns (58.269%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.549     5.070    u_DHT11_module/u_sen/clk
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.665     6.192    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.829 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.063    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.282 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.782     8.064    u_DHT11_module/u_sen/p_1_in[13]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.321     8.385 f  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_24/O
                         net (fo=1, routed)           0.306     8.691    u_DHT11_module/u_sen/data0[13]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.326     9.017 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.732     9.750    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.874 r  u_DHT11_module/u_sen/tick_count[14]_i_2/O
                         net (fo=15, routed)          0.922    10.796    u_DHT11_module/u_sen/tick_count[14]_i_2_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.920 r  u_DHT11_module/u_sen/tick_count[3]_i_1/O
                         net (fo=1, routed)           0.000    10.920    u_DHT11_module/u_sen/tick_count[3]_i_1_n_0
    SLICE_X43Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.432    14.773    u_DHT11_module/u_sen/clk
    SLICE_X43Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[3]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.029    15.027    u_DHT11_module/u_sen/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 u_DHT11_module/u_sen/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_DHT11_module/u_sen/tick_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 2.441ns (41.475%)  route 3.444ns (58.525%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.549     5.070    u_DHT11_module/u_sen/clk
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  u_DHT11_module/u_sen/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.665     6.192    u_DHT11_module/u_sen/tick_count[1]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.829 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.829    u_DHT11_module/u_sen/next1_inferred__0/i__carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.946 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.946    u_DHT11_module/u_sen/next1_inferred__0/i__carry__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.063 r  u_DHT11_module/u_sen/next1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.063    u_DHT11_module/u_sen/next1_inferred__0/i__carry__1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.282 f  u_DHT11_module/u_sen/next1_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.782     8.064    u_DHT11_module/u_sen/p_1_in[13]
    SLICE_X44Y29         LUT3 (Prop_lut3_I0_O)        0.321     8.385 f  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_24/O
                         net (fo=1, routed)           0.306     8.691    u_DHT11_module/u_sen/data0[13]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.326     9.017 r  u_DHT11_module/u_sen/FSM_sequential_state[3]_i_13/O
                         net (fo=2, routed)           0.732     9.750    u_DHT11_module/u_sen/FSM_sequential_state[3]_i_13_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.874 r  u_DHT11_module/u_sen/tick_count[14]_i_2/O
                         net (fo=15, routed)          0.958    10.832    u_DHT11_module/u_sen/tick_count[14]_i_2_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.956 r  u_DHT11_module/u_sen/tick_count[2]_i_1/O
                         net (fo=1, routed)           0.000    10.956    u_DHT11_module/u_sen/tick_count[2]_i_1_n_0
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.433    14.774    u_DHT11_module/u_sen/clk
    SLICE_X44Y26         FDCE                                         r  u_DHT11_module/u_sen/tick_count_reg[2]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X44Y26         FDCE (Setup_fdce_C_D)        0.031    15.066    u_DHT11_module/u_sen/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -10.956    
  -------------------------------------------------------------------
                         slack                                  4.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.055%)  route 0.299ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.559     1.442    U_UART/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.299     1.882    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.827     1.954    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X30Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.786    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.055%)  route 0.299ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.559     1.442    U_UART/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.299     1.882    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.827     1.954    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X30Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.786    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.055%)  route 0.299ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.559     1.442    U_UART/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.299     1.882    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.827     1.954    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X30Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.786    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.055%)  route 0.299ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.559     1.442    U_UART/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.299     1.882    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.827     1.954    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X30Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.786    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.055%)  route 0.299ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.559     1.442    U_UART/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.299     1.882    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.827     1.954    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X30Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.786    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.055%)  route 0.299ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.559     1.442    U_UART/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.299     1.882    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.827     1.954    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X30Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.786    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.055%)  route 0.299ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.559     1.442    U_UART/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.299     1.882    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X30Y35         RAMS32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.827     1.954    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y35         RAMS32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X30Y35         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.786    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.055%)  route 0.299ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.559     1.442    U_UART/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.299     1.882    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X30Y35         RAMS32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.827     1.954    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y35         RAMS32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X30Y35         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.786    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.570%)  route 0.127ns (47.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.559     1.442    U_UART/U_Uart_FSM/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X32Y34         FDCE                                         r  U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[0]/Q
                         net (fo=8, routed)           0.127     1.710    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/DIA0
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.827     1.954    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X30Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.604    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.915%)  route 0.125ns (47.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.559     1.442    U_UART/U_Uart_FSM/U_Uart_rx/clk_IBUF_BUFG
    SLICE_X32Y34         FDCE                                         r  U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[1]/Q
                         net (fo=8, routed)           0.125     1.709    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/DIA1
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.827     1.954    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y35         RAMD32                                       r  U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X30Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.577    U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X37Y31   U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y34   U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y34   U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y34   U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y34   U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y34   U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y36   U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X31Y34   U_UART/U_Uart_FSM/U_Uart_rx/rx_data_reg_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X46Y14   u_HC_SR04_module/U_senor_cu/tick_count_reg[0]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y35   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y35   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y35   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y34   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y35   U_UART/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK



