// Seed: 3827722545
module module_0 (
    input wor id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri id_3,
    input uwire id_4,
    input supply0 id_5,
    input wire id_6,
    output wor id_7,
    input tri1 id_8,
    output tri id_9,
    input wand id_10,
    output supply1 id_11
    , id_14,
    output tri1 id_12
);
  wire id_15;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd58
) (
    output supply0 id_0,
    input tri id_1,
    output tri id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wand id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output wire id_9,
    input uwire _id_10
);
  assign {-1} = id_10;
  parameter id_12 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_7,
      id_7,
      id_1,
      id_6,
      id_8,
      id_3,
      id_8,
      id_3,
      id_8,
      id_9
  );
  logic [id_10 : -1] id_13;
endmodule
