// Seed: 1281933393
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input wor id_2
    , id_4
);
  assign id_1 = 1;
  assign module_1.id_3 = 0;
  always @(posedge id_4) begin : LABEL_0
  end
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input wor id_4,
    input tri0 id_5,
    input wand id_6,
    input wand id_7
    , id_17,
    input uwire id_8,
    input uwire id_9,
    input wire id_10,
    output supply0 id_11,
    output supply1 id_12,
    input uwire id_13,
    output wand id_14,
    output tri id_15
);
  assign id_12 = -1 ? 1 : -1'b0;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3
  );
endmodule
