// Seed: 388764752
module module_0 (
    input uwire id_0,
    input tri id_1,
    input tri id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri0 id_9
);
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    output supply1 id_5,
    output wire id_6,
    output wire id_7,
    input wor id_8
    , id_28,
    input supply1 id_9,
    output wor id_10,
    input wor id_11,
    input supply0 id_12,
    input tri id_13,
    output tri0 id_14,
    input tri0 id_15
    , id_29,
    input tri0 id_16,
    input wire id_17,
    input tri1 id_18
    , id_30,
    input wire id_19,
    input uwire id_20,
    input tri0 id_21,
    output supply1 id_22,
    input wor id_23,
    input wor id_24,
    output tri0 id_25,
    input tri1 id_26
);
  wire id_31;
  module_0(
      id_8, id_1, id_13, id_11, id_13, id_12, id_8, id_21, id_23, id_16
  );
endmodule
