# Digital-Logic-and-Machine-State-Design
Course work from the class Digital Logic and Machine State Design, focussing on learning Verilog.

Labs 1-3 were tutorial labs, no code was written.
