# VLSI

This repo contains different experiments using RTL-Verilog 
