{"vcs1":{"timestamp_begin":1728881311.542738562, "rt":2.69, "ut":0.73, "st":0.32}}
{"vcselab":{"timestamp_begin":1728881314.316570518, "rt":2.11, "ut":0.25, "st":0.22}}
{"link":{"timestamp_begin":1728881316.502065093, "rt":0.33, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728881310.885809808}
{"VCS_COMP_START_TIME": 1728881310.885809808}
{"VCS_COMP_END_TIME": 1728881325.395443901}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332232}}
{"stitch_vcselab": {"peak_mem": 231520}}
