<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ddr3_hdmi_ov5640</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>cmos_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cmos_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CMOS_RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ov5640_capture</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>970722c9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ov5640_capture</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>970722c9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_scl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_sda</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_pclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_href</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_active</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_clk_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>capture_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>cmos_cfg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>cmos_data_capture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>cmos_wr_driver.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>coms_capture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_415a936b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>cmos_cfg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>cmos_data_capture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>cmos_wr_driver.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>coms_capture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ddr3_hdmi_ov5640_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ov5640_capture_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ddr3_hdmi_ov5640_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ov5640_capture_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>MircoPhase</xilinx:vendorDisplayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-03-10T08:12:00Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253617c_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b584ae_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9fe955_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19673d99_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de4bd13_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa2f7a3_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@994b6eb_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52733980_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112da3ab_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afb6203_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b12dc5_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7647883c_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59df91c1_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b73765_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556da219_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb142ce_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120c2222_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659c2c7e_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67dc0107_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84610eb_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273e1989_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202c4ccf_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14588986_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1636259e_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7053521e_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6297eac_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65be0f5d_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcff0eb_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610df2ca_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3d04ed_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6471f35a_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddb19cc_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cad3664_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff37c4c_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b3bbc0_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3883c7ad_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df4c16c_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5eeedc_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41cf792e_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd1bea1_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb3d788_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a09c44e_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc834b8_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69dedf6_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d62b2d1_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e1bc0f_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbb7488_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d595301_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7516f82d_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13eab9a_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bbf0f7d_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a2b556_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3705f328_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1276a57e_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cff718_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a249ecf_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a00d15_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8441ea2_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71650ee1_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a16175_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0c337a_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538b5d76_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363d9189_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4d5d90_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b484604_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1090ee54_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c43e74_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6d9fc9_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652b0e8f_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213ea89f_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d9e585_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e3b0d4_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25572509_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2683f892_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c1f837_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1c5fd2_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6f0be8_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d99e73_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14fa831f_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc20d2f_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d87c24_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cdfb1c1_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f310d4d_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6823390a_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418ff1e5_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79051dd6_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd1628f_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e8d5da_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560b5e31_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e150870_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ed5ba9_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c5bea_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512c89f3_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42734253_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760ff2fa_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495da7dd_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136a98e3_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661366bf_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5003b32e_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445cd718_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c43f63_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597508be_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f074e98_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a4d8b0_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4116d4f0_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347d7128_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3c8a0f_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696d52de_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70de348d_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae0669a_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607c974c_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bac6e3f_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153e5d7_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3995e319_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3711ab44_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b711218_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10999a5e_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689e7399_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0a0f54_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125b372b_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699ae177_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3ec4e3_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea905dd_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141597bb_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6152f2f7_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2616a826_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddf97f2_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bae1f0b_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c46bb9_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627923d5_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2099ca_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/ov5640/vivado/ip_repo/cmos_data_capture</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="fd0bf211"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a30952b4"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="458d9d25"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="eeed259f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
