verilog xil_defaultlib  \
"../../../bd/cus_m_axi_s_128_ultra/ipshared/5f70/s2p.v" \
"../../../bd/cus_m_axi_s_128_ultra/ip/cus_m_axi_s_128_ultra_step_to_pulse_0_0/sim/cus_m_axi_s_128_ultra_step_to_pulse_0_0.v" \
"../../../bd/cus_m_axi_s_128_ultra/ip/cus_m_axi_s_128_ultra_step_to_pulse_0_1/sim/cus_m_axi_s_128_ultra_step_to_pulse_0_1.v" \

sv xil_defaultlib  \
"../../../bd/cus_m_axi_s_128_ultra/ipshared/f9a3/axi_counter.sv" \
"../../../bd/cus_m_axi_s_128_ultra/ipshared/f9a3/mread_master.sv" \
"../../../bd/cus_m_axi_s_128_ultra/ip/cus_m_axi_s_128_ultra_mread_master_ultra_0_0/sim/cus_m_axi_s_128_ultra_mread_master_ultra_0_0.sv" \
"../../../bd/cus_m_axi_s_128_ultra/ipshared/b5fc/s_wr_master.sv" \
"../../../bd/cus_m_axi_s_128_ultra/ip/cus_m_axi_s_128_ultra_swr_engine_0_0/sim/cus_m_axi_s_128_ultra_swr_engine_0_0.sv" \

verilog xil_defaultlib  \
"../../../bd/cus_m_axi_s_128_ultra/sim/cus_m_axi_s_128_ultra.v" \

verilog xil_defaultlib "glbl.v"

nosort
