
****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/Kishore_Sir_Project/dma_testing/dma_testing.runs/impl_1/.Xil/Vivado-40404-Sanchitslaptop/dc_drv.0/dc/debug_ip_core.tcl
# set_param tcl.collectionResultDisplayLimit 0
# set_param project.singleFileAddWarning.threshold 0
# set_param synth.enableIncremental 0
# set_param xicom.use_bs_reader 1
# set_param chipscope.flow 0
# set_param synth.rodin.xdcFlow false
# set script_paths d:/Kishore_Sir_Project/dma_testing/dma_testing.runs/impl_1/.Xil/Vivado-40404-Sanchitslaptop/dbg_hub_CV.0/out/get_cs_ip.tcl
# foreach script_path $script_paths { 
#     source $script_path
#     lappend debug_ip_vlnv $ip_vlnv 
#     lappend debug_ip_module_name $ip_module_name
#     lappend debug_params $params
#     lappend debug_output_xci $output_xci
#     lappend debug_output_dcp $output_dcp
#     lappend debug_output_dir $output_dir
#     lappend debug_synth_opts $synth_opts
#     lappend debug_xdc_files $xdc_files
# }
## set_param tcl.collectionResultDisplayLimit 0
## set_param project.singleFileAddWarning.threshold 0
## set_param synth.enableIncremental 0
## set_param xicom.use_bs_reader 1
## set_param chipscope.flow 0
## set part xc7z010clg400-1
## set board_part_repo_paths {}
## set board_part digilentinc.com:zybo:part0:2.0
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:xsdbm:3.0
## set ip_module_name dbg_hub
## set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_EN_BSCANID_VEC} {false} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {false} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {1}}}
## set output_xci d:/Kishore_Sir_Project/dma_testing/dma_testing.runs/impl_1/.Xil/Vivado-40404-Sanchitslaptop/dbg_hub_CV.0/out/result.xci
## set output_dcp d:/Kishore_Sir_Project/dma_testing/dma_testing.runs/impl_1/.Xil/Vivado-40404-Sanchitslaptop/dbg_hub_CV.0/out/result.dcp
## set output_dir d:/Kishore_Sir_Project/dma_testing/dma_testing.runs/impl_1/.Xil/Vivado-40404-Sanchitslaptop/dbg_hub_CV.0/out
## set ip_repo_paths D:/Kishore_Sir_Project/IP_repo
## set ip_output_repo D:/Kishore_Sir_Project/dma_testing/dma_testing.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
# set debug_ip_repo_paths $ip_repo_paths
# set debug_ip_output_repo $ip_output_repo
# set debug_ip_cache_permissions $ip_cache_permissions
# set debug_oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set jobs 8
# source {D:/Xilinx/Vivado/2018.2/scripts/ip/ipxchipscope.tcl}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/Kishore_Sir_Project/dma_testing/dma_testing.runs/impl_1/.Xil/Vivado-40404-Sanchitslaptop/dc_drv.0/dc'
