Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:12:52 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/HLS_accel_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 2.454ns (40.202%)  route 3.650ns (59.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.973     0.973    bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ap_clk
    RAMB18_X1Y18         RAMB18E1                                     r  bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/DOADO[7]
                         net (fo=11, routed)          3.650     7.077    bd_0_i/hls_inst/inst/a_32_U_n_3
    DSP48_X3Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y20          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.536     7.353    bd_0_i/hls_inst/inst/temp_63_reg_10318_reg
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 2.454ns (40.202%)  route 3.650ns (59.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.973     0.973    bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ap_clk
    RAMB18_X1Y18         RAMB18E1                                     r  bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/DOADO[7]
                         net (fo=11, routed)          3.650     7.077    bd_0_i/hls_inst/inst/a_32_U_n_3
    DSP48_X3Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y20          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.536     7.353    bd_0_i/hls_inst/inst/temp_63_reg_10318_reg
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_10_U/HLS_accel_a_0_ram_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 0.642ns (6.878%)  route 8.693ns (93.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y44         FDRE                                         r  bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel_rd_reg/Q
                         net (fo=49, routed)          1.613     3.104    bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/INPUT_STREAM_data_V_0_sel
    SLICE_X55Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.228 r  bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/ram_reg_i_4__8/O
                         net (fo=20, routed)          7.080    10.308    bd_0_i/hls_inst/inst/a_10_U/HLS_accel_a_0_ram_U/DIADI[4]
    RAMB18_X4Y42         RAMB18E1                                     r  bd_0_i/hls_inst/inst/a_10_U/HLS_accel_a_0_ram_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.924    10.924    bd_0_i/hls_inst/inst/a_10_U/HLS_accel_a_0_ram_U/ap_clk
    RAMB18_X4Y42         RAMB18E1                                     r  bd_0_i/hls_inst/inst/a_10_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X4Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/a_10_U/HLS_accel_a_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_20_U/HLS_accel_a_0_ram_U/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 0.642ns (6.900%)  route 8.663ns (93.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y44         FDRE                                         r  bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel_rd_reg/Q
                         net (fo=49, routed)          1.417     2.908    bd_0_i/hls_inst/inst/b_20_U/HLS_accel_a_0_ram_U/INPUT_STREAM_data_V_0_sel
    SLICE_X56Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.032 r  bd_0_i/hls_inst/inst/b_20_U/HLS_accel_a_0_ram_U/ram_reg_i_3__12/O
                         net (fo=40, routed)          7.246    10.278    bd_0_i/hls_inst/inst/b_20_U/HLS_accel_a_0_ram_U/DIADI[5]
    RAMB18_X2Y46         RAMB18E1                                     r  bd_0_i/hls_inst/inst/b_20_U/HLS_accel_a_0_ram_U/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.924    10.924    bd_0_i/hls_inst/inst/b_20_U/HLS_accel_a_0_ram_U/ap_clk
    RAMB18_X2Y46         RAMB18E1                                     r  bd_0_i/hls_inst/inst/b_20_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/b_20_U/HLS_accel_a_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 2.454ns (41.031%)  route 3.527ns (58.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.973     0.973    bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ap_clk
    RAMB18_X1Y18         RAMB18E1                                     r  bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/DOADO[7]
                         net (fo=11, routed)          3.527     6.954    bd_0_i/hls_inst/inst/a_32_U_n_3
    DSP48_X3Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y20          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.536     7.353    bd_0_i/hls_inst/inst/temp_63_reg_10318_reg
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 2.454ns (41.031%)  route 3.527ns (58.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.973     0.973    bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ap_clk
    RAMB18_X1Y18         RAMB18E1                                     r  bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/DOADO[7]
                         net (fo=11, routed)          3.527     6.954    bd_0_i/hls_inst/inst/a_32_U_n_3
    DSP48_X3Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y20          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.536     7.353    bd_0_i/hls_inst/inst/temp_63_reg_10318_reg
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_15_U/HLS_accel_a_0_ram_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 0.642ns (6.933%)  route 8.618ns (93.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y44         FDRE                                         r  bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel_rd_reg/Q
                         net (fo=49, routed)          1.613     3.104    bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/INPUT_STREAM_data_V_0_sel
    SLICE_X55Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.228 r  bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/ram_reg_i_4__8/O
                         net (fo=20, routed)          7.005    10.233    bd_0_i/hls_inst/inst/b_15_U/HLS_accel_a_0_ram_U/DIADI[4]
    RAMB18_X2Y43         RAMB18E1                                     r  bd_0_i/hls_inst/inst/b_15_U/HLS_accel_a_0_ram_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.924    10.924    bd_0_i/hls_inst/inst/b_15_U/HLS_accel_a_0_ram_U/ap_clk
    RAMB18_X2Y43         RAMB18E1                                     r  bd_0_i/hls_inst/inst/b_15_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X2Y43         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/b_15_U/HLS_accel_a_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_22_cast_reg_8567_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_12_U/HLS_accel_a_0_ram_U/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 0.456ns (5.109%)  route 8.469ns (94.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_22_cast_reg_8567_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tmp_22_cast_reg_8567_reg[8]/Q
                         net (fo=33, routed)          8.469     9.898    bd_0_i/hls_inst/inst/b_12_U/HLS_accel_a_0_ram_U/ADDRBWRADDR[8]
    RAMB18_X3Y36         RAMB18E1                                     r  bd_0_i/hls_inst/inst/b_12_U/HLS_accel_a_0_ram_U/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.924    10.924    bd_0_i/hls_inst/inst/b_12_U/HLS_accel_a_0_ram_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  bd_0_i/hls_inst/inst/b_12_U/HLS_accel_a_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/b_12_U/HLS_accel_a_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 0.642ns (6.960%)  route 8.582ns (93.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y44         FDRE                                         r  bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel_rd_reg/Q
                         net (fo=49, routed)          1.613     3.104    bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/INPUT_STREAM_data_V_0_sel
    SLICE_X55Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.228 r  bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/ram_reg_i_4__8/O
                         net (fo=20, routed)          6.969    10.197    bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/DIADI[4]
    RAMB18_X4Y43         RAMB18E1                                     r  bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.924    10.924    bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/ap_clk
    RAMB18_X4Y43         RAMB18E1                                     r  bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X4Y43         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/b_10_U/HLS_accel_a_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 2.454ns (41.571%)  route 3.449ns (58.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.973     0.973    bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ap_clk
    RAMB18_X1Y18         RAMB18E1                                     r  bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/a_32_U/HLS_accel_a_0_ram_U/ram_reg/DOADO[7]
                         net (fo=11, routed)          3.449     6.876    bd_0_i/hls_inst/inst/a_32_U_n_3
    DSP48_X3Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X3Y20          DSP48E1                                      r  bd_0_i/hls_inst/inst/temp_63_reg_10318_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y20          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.536     7.353    bd_0_i/hls_inst/inst/temp_63_reg_10318_reg
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.477    




