module clk_div_tb;
    reg clk,rst;
    wire clk_div;
clk_div v1 (
        .clk(clk),
        .rst(rst),
  .clk_out(clk_out)
    );
initial begin
        clk = 0;
        forever #10 clk = ~clk;
    end
    initial begin
      $monitor("%0t\t%b\t%b\t%b", $time, clk, rst, clk_out);
        rst = 1;        
        #25;
        rst = 0;        
        #2000;
     $finish;
    end
  initial begin
    $dumpfile("sv.vcd");
    $dumpvars;
  end
endmodule


