


ARM Macro Assembler    Page 1 


    1 00000000 400FE050 
                       SYSCTL_RIS
                               EQU              0x400fe050
    2 00000000 400FE060 
                       SYSCTL_RCC
                               EQU              0x400fe060
    3 00000000 400FE070 
                       SYSCTL_RCC2
                               EQU              0x400fe070
    4 00000000         
    5 00000000                 AREA             initpll, CODE, READONLY
    6 00000000                 THUMB
    7 00000000         
    8 00000000                 EXPORT           init_pll
    9 00000000         init_pll
                               PROC
   10 00000000         
   11 00000000 4914            LDR              R1,=SYSCTL_RCC2
   12 00000002 6808            LDR              R0,[R1]
   13 00000004 F040 4000       ORR              R0,#0x80000000 ;configure the s
                                                            ystem to use rcc2 
   14 00000008 F440 6000       ORR              R0,#0x00000800 ;bypass pll whil
                                                            e initializing
   15 0000000C 6008            STR              R0,[R1]
   16 0000000E         
   17 0000000E 4912            LDR              R1,=SYSCTL_RCC
   18 00000010 6808            LDR              R0,[R1]
   19 00000012 F420 60F8       BIC              R0,#0x7C0   ;clear xtal field
   20 00000016 F440 60A8       ORR              R0,#0x540   ;configure for 16mh
                                                            z crystal
   21 0000001A 6008            STR              R0,[R1]
   22 0000001C         
   23 0000001C 490D            LDR              R1,=SYSCTL_RCC2
   24 0000001E 6808            LDR              R0,[R1]
   25 00000020 F020 0070       BIC              R0,#0x70    ;clear oscillator s
                                                            ource field
   26 00000024 F040 0000       ORR              R0,#0x0     ;configure for main
                                                             oscillator source
   27 00000028         
   28 00000028 F420 5000       BIC              R0,#0x2000  ;activate pll by cl
                                                            earing pwrdwn
   29 0000002C F040 4080       ORR              R0,#0x40000000 ;use 400mhz pll
   30 00000030 F020 50FE       BIC              R0,#0x1FC00000 ;clear sysdiv2 f
                                                            ield
   31 00000034 F040 70E0       ORR              R0,#0x01C00000 ;set divisor to 
                                                            8(sysdiv2: 7) for 5
                                                            0mhz
   32 00000038 6008            STR              R0,[R1]
   33 0000003A         
   34 0000003A 4908            LDR              R1,=SYSCTL_RIS
   35 0000003C         check_pll_ready
   36 0000003C 6808            LDR              R0,[R1]
   37 0000003E F000 0040       AND              R0,#0x40    ;wait for pll to lo
                                                            ck by checking pllr
                                                            is
   38 00000042 2840            CMP              R0,#0x40
   39 00000044 D1FA            BNE              check_pll_ready
   40 00000046         
   41 00000046 4903            LDR              R1,=SYSCTL_RCC2



ARM Macro Assembler    Page 2 


   42 00000048 6808            LDR              R0,[R1]
   43 0000004A F420 6000       BIC              R0,#0x800
   44 0000004E 6008            STR              R0,[R1]
   45 00000050         
   46 00000050 4770            BX               LR
   47 00000052                 ENDP
   48 00000052 00 00           ALIGN
   49 00000054                 END
              400FE070 
              400FE060 
              400FE050 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\init_pll.d -o.\objects\init_pll.o -I.\RTE\_Target_1 -
IC:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v5\AR
M\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA
 526" --predefine="TM4C123GH6PM SETA 1" --list=.\listings\init_pll.lst init_pll
.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

check_pll_ready 0000003C

Symbol: check_pll_ready
   Definitions
      At line 35 in file init_pll.s
   Uses
      At line 39 in file init_pll.s
Comment: check_pll_ready used once
init_pll 00000000

Symbol: init_pll
   Definitions
      At line 9 in file init_pll.s
   Uses
      At line 8 in file init_pll.s
Comment: init_pll used once
initpll 00000000

Symbol: initpll
   Definitions
      At line 5 in file init_pll.s
   Uses
      None
Comment: initpll unused
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

SYSCTL_RCC 400FE060

Symbol: SYSCTL_RCC
   Definitions
      At line 2 in file init_pll.s
   Uses
      At line 17 in file init_pll.s
Comment: SYSCTL_RCC used once
SYSCTL_RCC2 400FE070

Symbol: SYSCTL_RCC2
   Definitions
      At line 3 in file init_pll.s
   Uses
      At line 11 in file init_pll.s
      At line 23 in file init_pll.s
      At line 41 in file init_pll.s

SYSCTL_RIS 400FE050

Symbol: SYSCTL_RIS
   Definitions
      At line 1 in file init_pll.s
   Uses
      At line 34 in file init_pll.s
Comment: SYSCTL_RIS used once
3 symbols
342 symbols in table
