// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "06/26/2017 16:21:24"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Square_adder_test (
	seg_0,
	CLOCK_50,
	reset,
	seg_1,
	seg_2,
	seg_3,
	seg_4,
	seg_5);
output 	[6:0] seg_0;
input 	CLOCK_50;
input 	reset;
output 	[6:0] seg_1;
output 	[6:0] seg_2;
output 	[6:0] seg_3;
output 	[6:0] seg_4;
output 	[6:0] seg_5;

// Design Ports Information
// seg_0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|sq_signal|Mult0~24 ;
wire \inst|sq_signal|Mult0~25 ;
wire \inst|sq_signal|Mult0~26 ;
wire \inst|sq_signal|Mult0~27 ;
wire \inst|sq_signal|Mult0~28 ;
wire \inst|sq_signal|Mult0~29 ;
wire \inst|sq_signal|Mult0~30 ;
wire \inst|sq_signal|Mult0~31 ;
wire \inst|sq_signal|Mult0~32 ;
wire \inst|sq_signal|Mult0~33 ;
wire \inst|sq_signal|Mult0~34 ;
wire \inst|sq_signal|Mult0~35 ;
wire \inst|sq_signal|Mult0~36 ;
wire \inst|sq_signal|Mult0~37 ;
wire \inst|sq_signal|Mult0~38 ;
wire \inst|sq_signal|Mult0~39 ;
wire \inst|sq_signal|Mult0~40 ;
wire \inst|sq_signal|Mult0~41 ;
wire \inst|sq_signal|Mult0~42 ;
wire \inst|sq_signal|Mult0~43 ;
wire \inst|sq_signal|Mult0~44 ;
wire \inst|sq_signal|Mult0~45 ;
wire \inst|sq_signal|Mult0~46 ;
wire \inst|sq_signal|Mult0~47 ;
wire \inst|sq_signal|Mult0~48 ;
wire \inst|sq_signal|Mult0~49 ;
wire \inst|sq_signal|Mult0~50 ;
wire \inst|sq_signal|Mult0~51 ;
wire \inst|sq_signal|Mult0~52 ;
wire \inst|sq_signal|Mult0~53 ;
wire \inst|sq_signal|Mult0~54 ;
wire \inst|sq_signal|Mult0~55 ;
wire \inst|sq_signal|Mult0~56 ;
wire \inst|sq_signal|Mult0~57 ;
wire \inst|sq_signal|Mult0~58 ;
wire \inst|sq_signal|Mult0~59 ;
wire \inst|sq_signal|Mult0~60 ;
wire \inst|sq_signal|Mult0~61 ;
wire \inst|sq_signal|Mult0~62 ;
wire \inst|sq_signal|Mult0~63 ;
wire \inst|sq_signal|Mult0~64 ;
wire \inst|sq_signal|Mult0~65 ;
wire \inst|sq_signal|Mult0~66 ;
wire \inst|sq_signal|Mult0~67 ;
wire \inst|sq_signal|Mult0~68 ;
wire \inst|sq_signal|Mult0~69 ;
wire \inst|sq_signal|Mult0~70 ;
wire \inst|sq_signal|Mult0~71 ;
wire \inst|sq_signal|Mult1~88 ;
wire \inst|sq_signal|Mult1~89 ;
wire \inst|sq_signal|Mult1~90 ;
wire \inst|sq_signal|Mult1~91 ;
wire \inst|sq_signal|Mult1~92 ;
wire \inst|sq_signal|Mult1~93 ;
wire \inst|sq_signal|Mult1~94 ;
wire \inst|sq_signal|Mult1~95 ;
wire \inst|sq_signal|Mult1~96 ;
wire \inst|sq_signal|Mult1~97 ;
wire \inst|sq_signal|Mult1~98 ;
wire \inst|sq_signal|Mult1~99 ;
wire \inst|sq_signal|Mult1~100 ;
wire \inst|sq_signal|Mult1~101 ;
wire \inst|sq_signal|Mult1~102 ;
wire \inst|sq_signal|Mult1~103 ;
wire \inst|sq_signal|Mult1~104 ;
wire \inst|sq_signal|Mult1~105 ;
wire \inst|sq_signal|Mult1~106 ;
wire \inst|sq_signal|Mult1~107 ;
wire \inst|sq_signal|Mult1~108 ;
wire \inst|sq_signal|Mult1~109 ;
wire \inst|sq_signal|Mult1~110 ;
wire \inst|sq_signal|Mult1~111 ;
wire \inst|sq_signal|Mult1~112 ;
wire \inst|sq_signal|Mult1~113 ;
wire \inst|sq_signal|Mult1~114 ;
wire \inst|sq_signal|Mult1~115 ;
wire \inst|sq_signal|Mult1~116 ;
wire \inst|sq_signal|Mult1~117 ;
wire \inst|sq_signal|Mult1~118 ;
wire \inst|sq_signal|Mult1~119 ;
wire \inst|sq_signal|Mult1~120 ;
wire \inst|sq_signal|Mult1~121 ;
wire \inst|sq_signal|Mult1~122 ;
wire \inst|sq_signal|Mult1~123 ;
wire \inst|sq_signal|Mult1~124 ;
wire \inst|sq_signal|Mult1~125 ;
wire \inst|sq_signal|Mult1~126 ;
wire \inst|sq_signal|Mult1~127 ;
wire \inst|sq_signal|Mult1~128 ;
wire \inst|sq_signal|Mult1~129 ;
wire \inst|sq_signal|Mult1~130 ;
wire \inst|sq_signal|Mult1~131 ;
wire \inst|sq_signal|Mult1~132 ;
wire \inst|sq_signal|Mult1~133 ;
wire \inst|sq_signal|Mult1~134 ;
wire \inst|sq_signal|Mult1~135 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \reset~input_o ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \inst|clock|Add0~53_sumout ;
wire \inst|clock|Add0~54 ;
wire \inst|clock|Add0~57_sumout ;
wire \inst|clock|counter[1]~DUPLICATE_q ;
wire \inst|clock|Add0~58 ;
wire \inst|clock|Add0~61_sumout ;
wire \inst|clock|Add0~62 ;
wire \inst|clock|Add0~65_sumout ;
wire \inst|clock|Add0~66 ;
wire \inst|clock|Add0~69_sumout ;
wire \inst|clock|Add0~70 ;
wire \inst|clock|Add0~1_sumout ;
wire \inst|clock|Equal0~0_combout ;
wire \inst|clock|Equal0~2_combout ;
wire \inst|clock|counter[8]~DUPLICATE_q ;
wire \inst|clock|Add0~46 ;
wire \inst|clock|Add0~41_sumout ;
wire \inst|clock|Add0~42 ;
wire \inst|clock|Add0~97_sumout ;
wire \inst|clock|Equal0~3_combout ;
wire \inst|clock|Equal0~4_combout ;
wire \inst|clock|Add0~2 ;
wire \inst|clock|Add0~25_sumout ;
wire \inst|clock|Add0~26 ;
wire \inst|clock|Add0~73_sumout ;
wire \inst|clock|Add0~74 ;
wire \inst|clock|Add0~77_sumout ;
wire \inst|clock|Add0~78 ;
wire \inst|clock|Add0~21_sumout ;
wire \inst|clock|Add0~22 ;
wire \inst|clock|Add0~81_sumout ;
wire \inst|clock|Add0~82 ;
wire \inst|clock|Add0~17_sumout ;
wire \inst|clock|Add0~18 ;
wire \inst|clock|Add0~13_sumout ;
wire \inst|clock|Add0~14 ;
wire \inst|clock|Add0~85_sumout ;
wire \inst|clock|Add0~86 ;
wire \inst|clock|Add0~9_sumout ;
wire \inst|clock|Add0~10 ;
wire \inst|clock|Add0~5_sumout ;
wire \inst|clock|Add0~6 ;
wire \inst|clock|Add0~49_sumout ;
wire \inst|clock|Add0~50 ;
wire \inst|clock|Add0~89_sumout ;
wire \inst|clock|Add0~90 ;
wire \inst|clock|Add0~93_sumout ;
wire \inst|clock|Add0~94 ;
wire \inst|clock|Add0~45_sumout ;
wire \inst|clock|Add0~98 ;
wire \inst|clock|Add0~33_sumout ;
wire \inst|clock|Add0~34 ;
wire \inst|clock|Add0~29_sumout ;
wire \inst|clock|Add0~30 ;
wire \inst|clock|Add0~37_sumout ;
wire \inst|clock|Equal0~1_combout ;
wire \inst|clock|clk_out~0_combout ;
wire \inst|clock|clk_out~q ;
wire \inst|counter_1|count_8[0]~0_combout ;
wire \inst|counter_1|count_2[0]~DUPLICATE_q ;
wire \inst|counter_1|count_2[0]~1_combout ;
wire \inst|counter_1|count_2[1]~0_combout ;
wire \inst|counter_1|Equal0~0_combout ;
wire \inst|counter_1|Add2~1_sumout ;
wire \inst|counter_1|count_8[1]~feeder_combout ;
wire \inst|counter_1|Add2~2 ;
wire \inst|counter_1|Add2~5_sumout ;
wire \inst|counter_1|count_8[2]~feeder_combout ;
wire \inst|counter_1|count_8[2]~DUPLICATE_q ;
wire \inst|counter_1|Add2~6 ;
wire \inst|counter_1|Add2~9_sumout ;
wire \inst|s0|WideOr0~0_combout ;
wire \inst|s0|WideOr1~0_combout ;
wire \inst|s0|WideOr2~0_combout ;
wire \inst|s0|WideOr3~0_combout ;
wire \inst|s0|WideOr4~0_combout ;
wire \inst|s0|WideOr5~0_combout ;
wire \inst|s0|WideOr6~0_combout ;
wire \inst|counter_1|Add2~10 ;
wire \inst|counter_1|Add2~13_sumout ;
wire \inst|counter_1|count_8[4]~DUPLICATE_q ;
wire \inst|counter_1|Add2~14 ;
wire \inst|counter_1|Add2~17_sumout ;
wire \inst|counter_1|count_8[5]~feeder_combout ;
wire \inst|counter_1|count_8[5]~DUPLICATE_q ;
wire \inst|counter_1|Add2~18 ;
wire \inst|counter_1|Add2~21_sumout ;
wire \inst|counter_1|Add2~22 ;
wire \inst|counter_1|Add2~25_sumout ;
wire \inst|counter_1|count_8[7]~DUPLICATE_q ;
wire \inst|s1|WideOr0~0_combout ;
wire \inst|s1|WideOr1~0_combout ;
wire \inst|s1|WideOr2~0_combout ;
wire \inst|s1|WideOr3~0_combout ;
wire \inst|s1|WideOr4~0_combout ;
wire \inst|s1|WideOr5~0_combout ;
wire \inst|s1|WideOr6~0_combout ;
wire \inst|counter_1|clk_out~feeder_combout ;
wire \inst|counter_1|clk_out~q ;
wire \inst|counter_1|Equal1~0_combout ;
wire \inst|counter_1|Equal1~1_combout ;
wire \inst|counter_1|flag~q ;
wire \inst|counter_1|alclr~0_combout ;
wire \inst|counter_1|alclr~q ;
wire \inst|sq_signal|adder_out[1]~DUPLICATE_q ;
wire \inst|sq_signal|Mult1~73 ;
wire \inst|sq_signal|Mult0~9 ;
wire \inst|sq_signal|Mult0~8_resulta ;
wire \inst|sq_signal|Mult1~72_resulta ;
wire \inst|sq_signal|Mult1~1_sumout ;
wire \inst|sq_signal|Mult1~2 ;
wire \inst|sq_signal|Mult1~3 ;
wire \inst|sq_signal|Mult1~5_sumout ;
wire \inst|sq_signal|Mult1~74 ;
wire \inst|sq_signal|Mult0~10 ;
wire \inst|sq_signal|Mult1~6 ;
wire \inst|sq_signal|Mult1~7 ;
wire \inst|sq_signal|Mult1~9_sumout ;
wire \inst|sq_signal|Mult0~11 ;
wire \inst|sq_signal|Mult1~75 ;
wire \inst|sq_signal|Mult1~10 ;
wire \inst|sq_signal|Mult1~11 ;
wire \inst|sq_signal|Mult1~13_sumout ;
wire \inst|sq_signal|adder_out[3]~DUPLICATE_q ;
wire \inst|s2|WideOr0~0_combout ;
wire \inst|s2|WideOr1~0_combout ;
wire \inst|s2|WideOr2~0_combout ;
wire \inst|s2|WideOr3~0_combout ;
wire \inst|s2|WideOr4~0_combout ;
wire \inst|s2|WideOr5~0_combout ;
wire \inst|s2|WideOr6~0_combout ;
wire \inst|sq_signal|Mult1~79 ;
wire \inst|sq_signal|Mult0~15 ;
wire \inst|sq_signal|Mult0~14 ;
wire \inst|sq_signal|Mult1~78 ;
wire \inst|sq_signal|Mult0~13 ;
wire \inst|sq_signal|Mult1~77 ;
wire \inst|sq_signal|Mult1~76 ;
wire \inst|sq_signal|Mult0~12 ;
wire \inst|sq_signal|Mult1~14 ;
wire \inst|sq_signal|Mult1~15 ;
wire \inst|sq_signal|Mult1~17_sumout ;
wire \inst|sq_signal|adder_out[4]~DUPLICATE_q ;
wire \inst|sq_signal|Mult1~18 ;
wire \inst|sq_signal|Mult1~19 ;
wire \inst|sq_signal|Mult1~21_sumout ;
wire \inst|sq_signal|adder_out[5]~DUPLICATE_q ;
wire \inst|sq_signal|Mult1~22 ;
wire \inst|sq_signal|Mult1~23 ;
wire \inst|sq_signal|Mult1~25_sumout ;
wire \inst|sq_signal|Mult1~26 ;
wire \inst|sq_signal|Mult1~27 ;
wire \inst|sq_signal|Mult1~29_sumout ;
wire \inst|s3|WideOr0~0_combout ;
wire \inst|sq_signal|adder_out[6]~DUPLICATE_q ;
wire \inst|s3|WideOr1~0_combout ;
wire \inst|s3|WideOr2~0_combout ;
wire \inst|s3|WideOr3~0_combout ;
wire \inst|s3|WideOr4~0_combout ;
wire \inst|s3|WideOr5~0_combout ;
wire \inst|s3|WideOr6~0_combout ;
wire \inst|sq_signal|Mult0~17 ;
wire \inst|sq_signal|Mult1~81 ;
wire \inst|sq_signal|Mult0~16 ;
wire \inst|sq_signal|Mult1~80 ;
wire \inst|sq_signal|Mult1~30 ;
wire \inst|sq_signal|Mult1~31 ;
wire \inst|sq_signal|Mult1~33_sumout ;
wire \inst|sq_signal|Mult1~34 ;
wire \inst|sq_signal|Mult1~35 ;
wire \inst|sq_signal|Mult1~37_sumout ;
wire \inst|sq_signal|Mult0~19 ;
wire \inst|sq_signal|Mult1~83 ;
wire \inst|sq_signal|Mult0~18 ;
wire \inst|sq_signal|Mult1~82 ;
wire \inst|sq_signal|Mult1~38 ;
wire \inst|sq_signal|Mult1~39 ;
wire \inst|sq_signal|Mult1~41_sumout ;
wire \inst|sq_signal|Mult1~42 ;
wire \inst|sq_signal|Mult1~43 ;
wire \inst|sq_signal|Mult1~45_sumout ;
wire \inst|sq_signal|adder_out[11]~DUPLICATE_q ;
wire \inst|sq_signal|adder_out[8]~DUPLICATE_q ;
wire \inst|s4|WideOr0~0_combout ;
wire \inst|s4|WideOr1~0_combout ;
wire \inst|s4|WideOr2~0_combout ;
wire \inst|s4|WideOr3~0_combout ;
wire \inst|s4|WideOr4~0_combout ;
wire \inst|s4|WideOr5~0_combout ;
wire \inst|s4|WideOr6~0_combout ;
wire \inst|sq_signal|Mult0~22 ;
wire \inst|sq_signal|Mult1~86 ;
wire \inst|sq_signal|Mult0~21 ;
wire \inst|sq_signal|Mult1~85 ;
wire \inst|sq_signal|Mult0~20 ;
wire \inst|sq_signal|Mult1~84 ;
wire \inst|sq_signal|Mult1~46 ;
wire \inst|sq_signal|Mult1~47 ;
wire \inst|sq_signal|Mult1~49_sumout ;
wire \inst|sq_signal|Mult1~50 ;
wire \inst|sq_signal|Mult1~51 ;
wire \inst|sq_signal|Mult1~53_sumout ;
wire \inst|sq_signal|adder_out[13]~DUPLICATE_q ;
wire \inst|sq_signal|Mult1~54 ;
wire \inst|sq_signal|Mult1~55 ;
wire \inst|sq_signal|Mult1~57_sumout ;
wire \inst|sq_signal|adder_out[15]~DUPLICATE_q ;
wire \inst|sq_signal|Mult0~23 ;
wire \inst|sq_signal|Mult1~87 ;
wire \inst|sq_signal|Mult1~58 ;
wire \inst|sq_signal|Mult1~59 ;
wire \inst|sq_signal|Mult1~61_sumout ;
wire \inst|s5|WideOr0~0_combout ;
wire \inst|s5|WideOr1~0_combout ;
wire \inst|s5|WideOr2~0_combout ;
wire \inst|s5|WideOr3~0_combout ;
wire \inst|sq_signal|adder_out[12]~DUPLICATE_q ;
wire \inst|s5|WideOr4~0_combout ;
wire \inst|s5|WideOr5~0_combout ;
wire \inst|s5|WideOr6~0_combout ;
wire [24:0] \inst|clock|counter ;
wire [6:0] \inst|s4|out ;
wire [6:0] \inst|s0|out ;
wire [6:0] \inst|s3|out ;
wire [0:0] \inst2|pll_inst|altera_pll_i|fboutclk_wire ;
wire [6:0] \inst|s1|out ;
wire [1:0] \inst|counter_1|count_2 ;
wire [6:0] \inst|s2|out ;
wire [0:0] \inst2|pll_inst|altera_pll_i|outclk_wire ;
wire [31:0] \inst|sq_signal|adder_out ;
wire [6:0] \inst|s5|out ;
wire [7:0] \inst|counter_1|count_8 ;

wire [63:0] \inst|sq_signal|Mult0~8_RESULTA_bus ;
wire [63:0] \inst|sq_signal|Mult1~72_RESULTA_bus ;
wire [7:0] \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \inst|sq_signal|Mult0~8_resulta  = \inst|sq_signal|Mult0~8_RESULTA_bus [0];
assign \inst|sq_signal|Mult0~9  = \inst|sq_signal|Mult0~8_RESULTA_bus [1];
assign \inst|sq_signal|Mult0~10  = \inst|sq_signal|Mult0~8_RESULTA_bus [2];
assign \inst|sq_signal|Mult0~11  = \inst|sq_signal|Mult0~8_RESULTA_bus [3];
assign \inst|sq_signal|Mult0~12  = \inst|sq_signal|Mult0~8_RESULTA_bus [4];
assign \inst|sq_signal|Mult0~13  = \inst|sq_signal|Mult0~8_RESULTA_bus [5];
assign \inst|sq_signal|Mult0~14  = \inst|sq_signal|Mult0~8_RESULTA_bus [6];
assign \inst|sq_signal|Mult0~15  = \inst|sq_signal|Mult0~8_RESULTA_bus [7];
assign \inst|sq_signal|Mult0~16  = \inst|sq_signal|Mult0~8_RESULTA_bus [8];
assign \inst|sq_signal|Mult0~17  = \inst|sq_signal|Mult0~8_RESULTA_bus [9];
assign \inst|sq_signal|Mult0~18  = \inst|sq_signal|Mult0~8_RESULTA_bus [10];
assign \inst|sq_signal|Mult0~19  = \inst|sq_signal|Mult0~8_RESULTA_bus [11];
assign \inst|sq_signal|Mult0~20  = \inst|sq_signal|Mult0~8_RESULTA_bus [12];
assign \inst|sq_signal|Mult0~21  = \inst|sq_signal|Mult0~8_RESULTA_bus [13];
assign \inst|sq_signal|Mult0~22  = \inst|sq_signal|Mult0~8_RESULTA_bus [14];
assign \inst|sq_signal|Mult0~23  = \inst|sq_signal|Mult0~8_RESULTA_bus [15];
assign \inst|sq_signal|Mult0~24  = \inst|sq_signal|Mult0~8_RESULTA_bus [16];
assign \inst|sq_signal|Mult0~25  = \inst|sq_signal|Mult0~8_RESULTA_bus [17];
assign \inst|sq_signal|Mult0~26  = \inst|sq_signal|Mult0~8_RESULTA_bus [18];
assign \inst|sq_signal|Mult0~27  = \inst|sq_signal|Mult0~8_RESULTA_bus [19];
assign \inst|sq_signal|Mult0~28  = \inst|sq_signal|Mult0~8_RESULTA_bus [20];
assign \inst|sq_signal|Mult0~29  = \inst|sq_signal|Mult0~8_RESULTA_bus [21];
assign \inst|sq_signal|Mult0~30  = \inst|sq_signal|Mult0~8_RESULTA_bus [22];
assign \inst|sq_signal|Mult0~31  = \inst|sq_signal|Mult0~8_RESULTA_bus [23];
assign \inst|sq_signal|Mult0~32  = \inst|sq_signal|Mult0~8_RESULTA_bus [24];
assign \inst|sq_signal|Mult0~33  = \inst|sq_signal|Mult0~8_RESULTA_bus [25];
assign \inst|sq_signal|Mult0~34  = \inst|sq_signal|Mult0~8_RESULTA_bus [26];
assign \inst|sq_signal|Mult0~35  = \inst|sq_signal|Mult0~8_RESULTA_bus [27];
assign \inst|sq_signal|Mult0~36  = \inst|sq_signal|Mult0~8_RESULTA_bus [28];
assign \inst|sq_signal|Mult0~37  = \inst|sq_signal|Mult0~8_RESULTA_bus [29];
assign \inst|sq_signal|Mult0~38  = \inst|sq_signal|Mult0~8_RESULTA_bus [30];
assign \inst|sq_signal|Mult0~39  = \inst|sq_signal|Mult0~8_RESULTA_bus [31];
assign \inst|sq_signal|Mult0~40  = \inst|sq_signal|Mult0~8_RESULTA_bus [32];
assign \inst|sq_signal|Mult0~41  = \inst|sq_signal|Mult0~8_RESULTA_bus [33];
assign \inst|sq_signal|Mult0~42  = \inst|sq_signal|Mult0~8_RESULTA_bus [34];
assign \inst|sq_signal|Mult0~43  = \inst|sq_signal|Mult0~8_RESULTA_bus [35];
assign \inst|sq_signal|Mult0~44  = \inst|sq_signal|Mult0~8_RESULTA_bus [36];
assign \inst|sq_signal|Mult0~45  = \inst|sq_signal|Mult0~8_RESULTA_bus [37];
assign \inst|sq_signal|Mult0~46  = \inst|sq_signal|Mult0~8_RESULTA_bus [38];
assign \inst|sq_signal|Mult0~47  = \inst|sq_signal|Mult0~8_RESULTA_bus [39];
assign \inst|sq_signal|Mult0~48  = \inst|sq_signal|Mult0~8_RESULTA_bus [40];
assign \inst|sq_signal|Mult0~49  = \inst|sq_signal|Mult0~8_RESULTA_bus [41];
assign \inst|sq_signal|Mult0~50  = \inst|sq_signal|Mult0~8_RESULTA_bus [42];
assign \inst|sq_signal|Mult0~51  = \inst|sq_signal|Mult0~8_RESULTA_bus [43];
assign \inst|sq_signal|Mult0~52  = \inst|sq_signal|Mult0~8_RESULTA_bus [44];
assign \inst|sq_signal|Mult0~53  = \inst|sq_signal|Mult0~8_RESULTA_bus [45];
assign \inst|sq_signal|Mult0~54  = \inst|sq_signal|Mult0~8_RESULTA_bus [46];
assign \inst|sq_signal|Mult0~55  = \inst|sq_signal|Mult0~8_RESULTA_bus [47];
assign \inst|sq_signal|Mult0~56  = \inst|sq_signal|Mult0~8_RESULTA_bus [48];
assign \inst|sq_signal|Mult0~57  = \inst|sq_signal|Mult0~8_RESULTA_bus [49];
assign \inst|sq_signal|Mult0~58  = \inst|sq_signal|Mult0~8_RESULTA_bus [50];
assign \inst|sq_signal|Mult0~59  = \inst|sq_signal|Mult0~8_RESULTA_bus [51];
assign \inst|sq_signal|Mult0~60  = \inst|sq_signal|Mult0~8_RESULTA_bus [52];
assign \inst|sq_signal|Mult0~61  = \inst|sq_signal|Mult0~8_RESULTA_bus [53];
assign \inst|sq_signal|Mult0~62  = \inst|sq_signal|Mult0~8_RESULTA_bus [54];
assign \inst|sq_signal|Mult0~63  = \inst|sq_signal|Mult0~8_RESULTA_bus [55];
assign \inst|sq_signal|Mult0~64  = \inst|sq_signal|Mult0~8_RESULTA_bus [56];
assign \inst|sq_signal|Mult0~65  = \inst|sq_signal|Mult0~8_RESULTA_bus [57];
assign \inst|sq_signal|Mult0~66  = \inst|sq_signal|Mult0~8_RESULTA_bus [58];
assign \inst|sq_signal|Mult0~67  = \inst|sq_signal|Mult0~8_RESULTA_bus [59];
assign \inst|sq_signal|Mult0~68  = \inst|sq_signal|Mult0~8_RESULTA_bus [60];
assign \inst|sq_signal|Mult0~69  = \inst|sq_signal|Mult0~8_RESULTA_bus [61];
assign \inst|sq_signal|Mult0~70  = \inst|sq_signal|Mult0~8_RESULTA_bus [62];
assign \inst|sq_signal|Mult0~71  = \inst|sq_signal|Mult0~8_RESULTA_bus [63];

assign \inst|sq_signal|Mult1~72_resulta  = \inst|sq_signal|Mult1~72_RESULTA_bus [0];
assign \inst|sq_signal|Mult1~73  = \inst|sq_signal|Mult1~72_RESULTA_bus [1];
assign \inst|sq_signal|Mult1~74  = \inst|sq_signal|Mult1~72_RESULTA_bus [2];
assign \inst|sq_signal|Mult1~75  = \inst|sq_signal|Mult1~72_RESULTA_bus [3];
assign \inst|sq_signal|Mult1~76  = \inst|sq_signal|Mult1~72_RESULTA_bus [4];
assign \inst|sq_signal|Mult1~77  = \inst|sq_signal|Mult1~72_RESULTA_bus [5];
assign \inst|sq_signal|Mult1~78  = \inst|sq_signal|Mult1~72_RESULTA_bus [6];
assign \inst|sq_signal|Mult1~79  = \inst|sq_signal|Mult1~72_RESULTA_bus [7];
assign \inst|sq_signal|Mult1~80  = \inst|sq_signal|Mult1~72_RESULTA_bus [8];
assign \inst|sq_signal|Mult1~81  = \inst|sq_signal|Mult1~72_RESULTA_bus [9];
assign \inst|sq_signal|Mult1~82  = \inst|sq_signal|Mult1~72_RESULTA_bus [10];
assign \inst|sq_signal|Mult1~83  = \inst|sq_signal|Mult1~72_RESULTA_bus [11];
assign \inst|sq_signal|Mult1~84  = \inst|sq_signal|Mult1~72_RESULTA_bus [12];
assign \inst|sq_signal|Mult1~85  = \inst|sq_signal|Mult1~72_RESULTA_bus [13];
assign \inst|sq_signal|Mult1~86  = \inst|sq_signal|Mult1~72_RESULTA_bus [14];
assign \inst|sq_signal|Mult1~87  = \inst|sq_signal|Mult1~72_RESULTA_bus [15];
assign \inst|sq_signal|Mult1~88  = \inst|sq_signal|Mult1~72_RESULTA_bus [16];
assign \inst|sq_signal|Mult1~89  = \inst|sq_signal|Mult1~72_RESULTA_bus [17];
assign \inst|sq_signal|Mult1~90  = \inst|sq_signal|Mult1~72_RESULTA_bus [18];
assign \inst|sq_signal|Mult1~91  = \inst|sq_signal|Mult1~72_RESULTA_bus [19];
assign \inst|sq_signal|Mult1~92  = \inst|sq_signal|Mult1~72_RESULTA_bus [20];
assign \inst|sq_signal|Mult1~93  = \inst|sq_signal|Mult1~72_RESULTA_bus [21];
assign \inst|sq_signal|Mult1~94  = \inst|sq_signal|Mult1~72_RESULTA_bus [22];
assign \inst|sq_signal|Mult1~95  = \inst|sq_signal|Mult1~72_RESULTA_bus [23];
assign \inst|sq_signal|Mult1~96  = \inst|sq_signal|Mult1~72_RESULTA_bus [24];
assign \inst|sq_signal|Mult1~97  = \inst|sq_signal|Mult1~72_RESULTA_bus [25];
assign \inst|sq_signal|Mult1~98  = \inst|sq_signal|Mult1~72_RESULTA_bus [26];
assign \inst|sq_signal|Mult1~99  = \inst|sq_signal|Mult1~72_RESULTA_bus [27];
assign \inst|sq_signal|Mult1~100  = \inst|sq_signal|Mult1~72_RESULTA_bus [28];
assign \inst|sq_signal|Mult1~101  = \inst|sq_signal|Mult1~72_RESULTA_bus [29];
assign \inst|sq_signal|Mult1~102  = \inst|sq_signal|Mult1~72_RESULTA_bus [30];
assign \inst|sq_signal|Mult1~103  = \inst|sq_signal|Mult1~72_RESULTA_bus [31];
assign \inst|sq_signal|Mult1~104  = \inst|sq_signal|Mult1~72_RESULTA_bus [32];
assign \inst|sq_signal|Mult1~105  = \inst|sq_signal|Mult1~72_RESULTA_bus [33];
assign \inst|sq_signal|Mult1~106  = \inst|sq_signal|Mult1~72_RESULTA_bus [34];
assign \inst|sq_signal|Mult1~107  = \inst|sq_signal|Mult1~72_RESULTA_bus [35];
assign \inst|sq_signal|Mult1~108  = \inst|sq_signal|Mult1~72_RESULTA_bus [36];
assign \inst|sq_signal|Mult1~109  = \inst|sq_signal|Mult1~72_RESULTA_bus [37];
assign \inst|sq_signal|Mult1~110  = \inst|sq_signal|Mult1~72_RESULTA_bus [38];
assign \inst|sq_signal|Mult1~111  = \inst|sq_signal|Mult1~72_RESULTA_bus [39];
assign \inst|sq_signal|Mult1~112  = \inst|sq_signal|Mult1~72_RESULTA_bus [40];
assign \inst|sq_signal|Mult1~113  = \inst|sq_signal|Mult1~72_RESULTA_bus [41];
assign \inst|sq_signal|Mult1~114  = \inst|sq_signal|Mult1~72_RESULTA_bus [42];
assign \inst|sq_signal|Mult1~115  = \inst|sq_signal|Mult1~72_RESULTA_bus [43];
assign \inst|sq_signal|Mult1~116  = \inst|sq_signal|Mult1~72_RESULTA_bus [44];
assign \inst|sq_signal|Mult1~117  = \inst|sq_signal|Mult1~72_RESULTA_bus [45];
assign \inst|sq_signal|Mult1~118  = \inst|sq_signal|Mult1~72_RESULTA_bus [46];
assign \inst|sq_signal|Mult1~119  = \inst|sq_signal|Mult1~72_RESULTA_bus [47];
assign \inst|sq_signal|Mult1~120  = \inst|sq_signal|Mult1~72_RESULTA_bus [48];
assign \inst|sq_signal|Mult1~121  = \inst|sq_signal|Mult1~72_RESULTA_bus [49];
assign \inst|sq_signal|Mult1~122  = \inst|sq_signal|Mult1~72_RESULTA_bus [50];
assign \inst|sq_signal|Mult1~123  = \inst|sq_signal|Mult1~72_RESULTA_bus [51];
assign \inst|sq_signal|Mult1~124  = \inst|sq_signal|Mult1~72_RESULTA_bus [52];
assign \inst|sq_signal|Mult1~125  = \inst|sq_signal|Mult1~72_RESULTA_bus [53];
assign \inst|sq_signal|Mult1~126  = \inst|sq_signal|Mult1~72_RESULTA_bus [54];
assign \inst|sq_signal|Mult1~127  = \inst|sq_signal|Mult1~72_RESULTA_bus [55];
assign \inst|sq_signal|Mult1~128  = \inst|sq_signal|Mult1~72_RESULTA_bus [56];
assign \inst|sq_signal|Mult1~129  = \inst|sq_signal|Mult1~72_RESULTA_bus [57];
assign \inst|sq_signal|Mult1~130  = \inst|sq_signal|Mult1~72_RESULTA_bus [58];
assign \inst|sq_signal|Mult1~131  = \inst|sq_signal|Mult1~72_RESULTA_bus [59];
assign \inst|sq_signal|Mult1~132  = \inst|sq_signal|Mult1~72_RESULTA_bus [60];
assign \inst|sq_signal|Mult1~133  = \inst|sq_signal|Mult1~72_RESULTA_bus [61];
assign \inst|sq_signal|Mult1~134  = \inst|sq_signal|Mult1~72_RESULTA_bus [62];
assign \inst|sq_signal|Mult1~135  = \inst|sq_signal|Mult1~72_RESULTA_bus [63];

assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \seg_0[6]~output (
	.i(\inst|s0|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_0[6]),
	.obar());
// synopsys translate_off
defparam \seg_0[6]~output .bus_hold = "false";
defparam \seg_0[6]~output .open_drain_output = "false";
defparam \seg_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \seg_0[5]~output (
	.i(\inst|s0|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_0[5]),
	.obar());
// synopsys translate_off
defparam \seg_0[5]~output .bus_hold = "false";
defparam \seg_0[5]~output .open_drain_output = "false";
defparam \seg_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \seg_0[4]~output (
	.i(\inst|s0|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_0[4]),
	.obar());
// synopsys translate_off
defparam \seg_0[4]~output .bus_hold = "false";
defparam \seg_0[4]~output .open_drain_output = "false";
defparam \seg_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \seg_0[3]~output (
	.i(\inst|s0|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_0[3]),
	.obar());
// synopsys translate_off
defparam \seg_0[3]~output .bus_hold = "false";
defparam \seg_0[3]~output .open_drain_output = "false";
defparam \seg_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \seg_0[2]~output (
	.i(\inst|s0|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_0[2]),
	.obar());
// synopsys translate_off
defparam \seg_0[2]~output .bus_hold = "false";
defparam \seg_0[2]~output .open_drain_output = "false";
defparam \seg_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \seg_0[1]~output (
	.i(\inst|s0|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_0[1]),
	.obar());
// synopsys translate_off
defparam \seg_0[1]~output .bus_hold = "false";
defparam \seg_0[1]~output .open_drain_output = "false";
defparam \seg_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \seg_0[0]~output (
	.i(\inst|s0|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_0[0]),
	.obar());
// synopsys translate_off
defparam \seg_0[0]~output .bus_hold = "false";
defparam \seg_0[0]~output .open_drain_output = "false";
defparam \seg_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \seg_1[6]~output (
	.i(\inst|s1|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[6]),
	.obar());
// synopsys translate_off
defparam \seg_1[6]~output .bus_hold = "false";
defparam \seg_1[6]~output .open_drain_output = "false";
defparam \seg_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \seg_1[5]~output (
	.i(\inst|s1|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[5]),
	.obar());
// synopsys translate_off
defparam \seg_1[5]~output .bus_hold = "false";
defparam \seg_1[5]~output .open_drain_output = "false";
defparam \seg_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \seg_1[4]~output (
	.i(\inst|s1|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[4]),
	.obar());
// synopsys translate_off
defparam \seg_1[4]~output .bus_hold = "false";
defparam \seg_1[4]~output .open_drain_output = "false";
defparam \seg_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \seg_1[3]~output (
	.i(\inst|s1|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[3]),
	.obar());
// synopsys translate_off
defparam \seg_1[3]~output .bus_hold = "false";
defparam \seg_1[3]~output .open_drain_output = "false";
defparam \seg_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \seg_1[2]~output (
	.i(\inst|s1|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[2]),
	.obar());
// synopsys translate_off
defparam \seg_1[2]~output .bus_hold = "false";
defparam \seg_1[2]~output .open_drain_output = "false";
defparam \seg_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \seg_1[1]~output (
	.i(\inst|s1|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[1]),
	.obar());
// synopsys translate_off
defparam \seg_1[1]~output .bus_hold = "false";
defparam \seg_1[1]~output .open_drain_output = "false";
defparam \seg_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \seg_1[0]~output (
	.i(\inst|s1|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[0]),
	.obar());
// synopsys translate_off
defparam \seg_1[0]~output .bus_hold = "false";
defparam \seg_1[0]~output .open_drain_output = "false";
defparam \seg_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \seg_2[6]~output (
	.i(\inst|s2|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[6]),
	.obar());
// synopsys translate_off
defparam \seg_2[6]~output .bus_hold = "false";
defparam \seg_2[6]~output .open_drain_output = "false";
defparam \seg_2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \seg_2[5]~output (
	.i(\inst|s2|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[5]),
	.obar());
// synopsys translate_off
defparam \seg_2[5]~output .bus_hold = "false";
defparam \seg_2[5]~output .open_drain_output = "false";
defparam \seg_2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \seg_2[4]~output (
	.i(\inst|s2|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[4]),
	.obar());
// synopsys translate_off
defparam \seg_2[4]~output .bus_hold = "false";
defparam \seg_2[4]~output .open_drain_output = "false";
defparam \seg_2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \seg_2[3]~output (
	.i(\inst|s2|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[3]),
	.obar());
// synopsys translate_off
defparam \seg_2[3]~output .bus_hold = "false";
defparam \seg_2[3]~output .open_drain_output = "false";
defparam \seg_2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \seg_2[2]~output (
	.i(\inst|s2|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[2]),
	.obar());
// synopsys translate_off
defparam \seg_2[2]~output .bus_hold = "false";
defparam \seg_2[2]~output .open_drain_output = "false";
defparam \seg_2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \seg_2[1]~output (
	.i(\inst|s2|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[1]),
	.obar());
// synopsys translate_off
defparam \seg_2[1]~output .bus_hold = "false";
defparam \seg_2[1]~output .open_drain_output = "false";
defparam \seg_2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \seg_2[0]~output (
	.i(\inst|s2|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[0]),
	.obar());
// synopsys translate_off
defparam \seg_2[0]~output .bus_hold = "false";
defparam \seg_2[0]~output .open_drain_output = "false";
defparam \seg_2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \seg_3[6]~output (
	.i(\inst|s3|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[6]),
	.obar());
// synopsys translate_off
defparam \seg_3[6]~output .bus_hold = "false";
defparam \seg_3[6]~output .open_drain_output = "false";
defparam \seg_3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \seg_3[5]~output (
	.i(\inst|s3|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[5]),
	.obar());
// synopsys translate_off
defparam \seg_3[5]~output .bus_hold = "false";
defparam \seg_3[5]~output .open_drain_output = "false";
defparam \seg_3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \seg_3[4]~output (
	.i(\inst|s3|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[4]),
	.obar());
// synopsys translate_off
defparam \seg_3[4]~output .bus_hold = "false";
defparam \seg_3[4]~output .open_drain_output = "false";
defparam \seg_3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \seg_3[3]~output (
	.i(\inst|s3|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[3]),
	.obar());
// synopsys translate_off
defparam \seg_3[3]~output .bus_hold = "false";
defparam \seg_3[3]~output .open_drain_output = "false";
defparam \seg_3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \seg_3[2]~output (
	.i(\inst|s3|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[2]),
	.obar());
// synopsys translate_off
defparam \seg_3[2]~output .bus_hold = "false";
defparam \seg_3[2]~output .open_drain_output = "false";
defparam \seg_3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \seg_3[1]~output (
	.i(\inst|s3|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[1]),
	.obar());
// synopsys translate_off
defparam \seg_3[1]~output .bus_hold = "false";
defparam \seg_3[1]~output .open_drain_output = "false";
defparam \seg_3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \seg_3[0]~output (
	.i(\inst|s3|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[0]),
	.obar());
// synopsys translate_off
defparam \seg_3[0]~output .bus_hold = "false";
defparam \seg_3[0]~output .open_drain_output = "false";
defparam \seg_3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \seg_4[6]~output (
	.i(\inst|s4|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[6]),
	.obar());
// synopsys translate_off
defparam \seg_4[6]~output .bus_hold = "false";
defparam \seg_4[6]~output .open_drain_output = "false";
defparam \seg_4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \seg_4[5]~output (
	.i(\inst|s4|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[5]),
	.obar());
// synopsys translate_off
defparam \seg_4[5]~output .bus_hold = "false";
defparam \seg_4[5]~output .open_drain_output = "false";
defparam \seg_4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \seg_4[4]~output (
	.i(\inst|s4|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[4]),
	.obar());
// synopsys translate_off
defparam \seg_4[4]~output .bus_hold = "false";
defparam \seg_4[4]~output .open_drain_output = "false";
defparam \seg_4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \seg_4[3]~output (
	.i(\inst|s4|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[3]),
	.obar());
// synopsys translate_off
defparam \seg_4[3]~output .bus_hold = "false";
defparam \seg_4[3]~output .open_drain_output = "false";
defparam \seg_4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \seg_4[2]~output (
	.i(\inst|s4|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[2]),
	.obar());
// synopsys translate_off
defparam \seg_4[2]~output .bus_hold = "false";
defparam \seg_4[2]~output .open_drain_output = "false";
defparam \seg_4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \seg_4[1]~output (
	.i(\inst|s4|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[1]),
	.obar());
// synopsys translate_off
defparam \seg_4[1]~output .bus_hold = "false";
defparam \seg_4[1]~output .open_drain_output = "false";
defparam \seg_4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \seg_4[0]~output (
	.i(\inst|s4|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[0]),
	.obar());
// synopsys translate_off
defparam \seg_4[0]~output .bus_hold = "false";
defparam \seg_4[0]~output .open_drain_output = "false";
defparam \seg_4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \seg_5[6]~output (
	.i(\inst|s5|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_5[6]),
	.obar());
// synopsys translate_off
defparam \seg_5[6]~output .bus_hold = "false";
defparam \seg_5[6]~output .open_drain_output = "false";
defparam \seg_5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \seg_5[5]~output (
	.i(\inst|s5|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_5[5]),
	.obar());
// synopsys translate_off
defparam \seg_5[5]~output .bus_hold = "false";
defparam \seg_5[5]~output .open_drain_output = "false";
defparam \seg_5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \seg_5[4]~output (
	.i(\inst|s5|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_5[4]),
	.obar());
// synopsys translate_off
defparam \seg_5[4]~output .bus_hold = "false";
defparam \seg_5[4]~output .open_drain_output = "false";
defparam \seg_5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \seg_5[3]~output (
	.i(\inst|s5|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_5[3]),
	.obar());
// synopsys translate_off
defparam \seg_5[3]~output .bus_hold = "false";
defparam \seg_5[3]~output .open_drain_output = "false";
defparam \seg_5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \seg_5[2]~output (
	.i(\inst|s5|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_5[2]),
	.obar());
// synopsys translate_off
defparam \seg_5[2]~output .bus_hold = "false";
defparam \seg_5[2]~output .open_drain_output = "false";
defparam \seg_5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \seg_5[1]~output (
	.i(\inst|s5|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_5[1]),
	.obar());
// synopsys translate_off
defparam \seg_5[1]~output .bus_hold = "false";
defparam \seg_5[1]~output .open_drain_output = "false";
defparam \seg_5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \seg_5[0]~output (
	.i(\inst|s5|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_5[0]),
	.obar());
// synopsys translate_off
defparam \seg_5[0]~output .bus_hold = "false";
defparam \seg_5[0]~output .open_drain_output = "false";
defparam \seg_5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\inst2|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\reset~input_o ),
	.pfden(gnd),
	.refclkin(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\inst2|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "600 ps";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst2|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 30;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "5.0 mhz";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\inst2|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N0
cyclonev_lcell_comb \inst|clock|Add0~53 (
// Equation(s):
// \inst|clock|Add0~53_sumout  = SUM(( \inst|clock|counter [0] ) + ( VCC ) + ( !VCC ))
// \inst|clock|Add0~54  = CARRY(( \inst|clock|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~53_sumout ),
	.cout(\inst|clock|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~53 .extended_lut = "off";
defparam \inst|clock|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N1
dffeas \inst|clock|counter[0] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[0] .is_wysiwyg = "true";
defparam \inst|clock|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N3
cyclonev_lcell_comb \inst|clock|Add0~57 (
// Equation(s):
// \inst|clock|Add0~57_sumout  = SUM(( \inst|clock|counter[1]~DUPLICATE_q  ) + ( VCC ) + ( \inst|clock|Add0~54  ))
// \inst|clock|Add0~58  = CARRY(( \inst|clock|counter[1]~DUPLICATE_q  ) + ( VCC ) + ( \inst|clock|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~57_sumout ),
	.cout(\inst|clock|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~57 .extended_lut = "off";
defparam \inst|clock|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N4
dffeas \inst|clock|counter[1]~DUPLICATE (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|clock|counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N6
cyclonev_lcell_comb \inst|clock|Add0~61 (
// Equation(s):
// \inst|clock|Add0~61_sumout  = SUM(( \inst|clock|counter [2] ) + ( VCC ) + ( \inst|clock|Add0~58  ))
// \inst|clock|Add0~62  = CARRY(( \inst|clock|counter [2] ) + ( VCC ) + ( \inst|clock|Add0~58  ))

	.dataa(gnd),
	.datab(!\inst|clock|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~61_sumout ),
	.cout(\inst|clock|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~61 .extended_lut = "off";
defparam \inst|clock|Add0~61 .lut_mask = 64'h0000000000003333;
defparam \inst|clock|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N8
dffeas \inst|clock|counter[2] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[2] .is_wysiwyg = "true";
defparam \inst|clock|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N9
cyclonev_lcell_comb \inst|clock|Add0~65 (
// Equation(s):
// \inst|clock|Add0~65_sumout  = SUM(( \inst|clock|counter [3] ) + ( VCC ) + ( \inst|clock|Add0~62  ))
// \inst|clock|Add0~66  = CARRY(( \inst|clock|counter [3] ) + ( VCC ) + ( \inst|clock|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~65_sumout ),
	.cout(\inst|clock|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~65 .extended_lut = "off";
defparam \inst|clock|Add0~65 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N10
dffeas \inst|clock|counter[3] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[3] .is_wysiwyg = "true";
defparam \inst|clock|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N12
cyclonev_lcell_comb \inst|clock|Add0~69 (
// Equation(s):
// \inst|clock|Add0~69_sumout  = SUM(( \inst|clock|counter [4] ) + ( VCC ) + ( \inst|clock|Add0~66  ))
// \inst|clock|Add0~70  = CARRY(( \inst|clock|counter [4] ) + ( VCC ) + ( \inst|clock|Add0~66  ))

	.dataa(gnd),
	.datab(!\inst|clock|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~69_sumout ),
	.cout(\inst|clock|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~69 .extended_lut = "off";
defparam \inst|clock|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \inst|clock|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N14
dffeas \inst|clock|counter[4] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[4] .is_wysiwyg = "true";
defparam \inst|clock|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N15
cyclonev_lcell_comb \inst|clock|Add0~1 (
// Equation(s):
// \inst|clock|Add0~1_sumout  = SUM(( \inst|clock|counter [5] ) + ( VCC ) + ( \inst|clock|Add0~70  ))
// \inst|clock|Add0~2  = CARRY(( \inst|clock|counter [5] ) + ( VCC ) + ( \inst|clock|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~1_sumout ),
	.cout(\inst|clock|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~1 .extended_lut = "off";
defparam \inst|clock|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N51
cyclonev_lcell_comb \inst|clock|Equal0~0 (
// Equation(s):
// \inst|clock|Equal0~0_combout  = ( !\inst|clock|counter [11] & ( !\inst|clock|counter [6] & ( (!\inst|clock|counter [14] & (!\inst|clock|counter [9] & (!\inst|clock|counter [15] & !\inst|clock|counter [12]))) ) ) )

	.dataa(!\inst|clock|counter [14]),
	.datab(!\inst|clock|counter [9]),
	.datac(!\inst|clock|counter [15]),
	.datad(!\inst|clock|counter [12]),
	.datae(!\inst|clock|counter [11]),
	.dataf(!\inst|clock|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|clock|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Equal0~0 .extended_lut = "off";
defparam \inst|clock|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \inst|clock|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N5
dffeas \inst|clock|counter[1] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[1] .is_wysiwyg = "true";
defparam \inst|clock|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N36
cyclonev_lcell_comb \inst|clock|Equal0~2 (
// Equation(s):
// \inst|clock|Equal0~2_combout  = ( !\inst|clock|counter [7] & ( !\inst|clock|counter [2] & ( (!\inst|clock|counter [1] & (!\inst|clock|counter [3] & (!\inst|clock|counter [0] & !\inst|clock|counter [4]))) ) ) )

	.dataa(!\inst|clock|counter [1]),
	.datab(!\inst|clock|counter [3]),
	.datac(!\inst|clock|counter [0]),
	.datad(!\inst|clock|counter [4]),
	.datae(!\inst|clock|counter [7]),
	.dataf(!\inst|clock|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|clock|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Equal0~2 .extended_lut = "off";
defparam \inst|clock|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \inst|clock|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N25
dffeas \inst|clock|counter[8]~DUPLICATE (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|clock|counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N27
cyclonev_lcell_comb \inst|clock|Add0~45 (
// Equation(s):
// \inst|clock|Add0~45_sumout  = SUM(( \inst|clock|counter [19] ) + ( VCC ) + ( \inst|clock|Add0~94  ))
// \inst|clock|Add0~46  = CARRY(( \inst|clock|counter [19] ) + ( VCC ) + ( \inst|clock|Add0~94  ))

	.dataa(!\inst|clock|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~45_sumout ),
	.cout(\inst|clock|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~45 .extended_lut = "off";
defparam \inst|clock|Add0~45 .lut_mask = 64'h0000000000005555;
defparam \inst|clock|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N30
cyclonev_lcell_comb \inst|clock|Add0~41 (
// Equation(s):
// \inst|clock|Add0~41_sumout  = SUM(( \inst|clock|counter [20] ) + ( VCC ) + ( \inst|clock|Add0~46  ))
// \inst|clock|Add0~42  = CARRY(( \inst|clock|counter [20] ) + ( VCC ) + ( \inst|clock|Add0~46  ))

	.dataa(gnd),
	.datab(!\inst|clock|counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~41_sumout ),
	.cout(\inst|clock|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~41 .extended_lut = "off";
defparam \inst|clock|Add0~41 .lut_mask = 64'h0000000000003333;
defparam \inst|clock|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N32
dffeas \inst|clock|counter[20] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[20] .is_wysiwyg = "true";
defparam \inst|clock|counter[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N33
cyclonev_lcell_comb \inst|clock|Add0~97 (
// Equation(s):
// \inst|clock|Add0~97_sumout  = SUM(( \inst|clock|counter [21] ) + ( VCC ) + ( \inst|clock|Add0~42  ))
// \inst|clock|Add0~98  = CARRY(( \inst|clock|counter [21] ) + ( VCC ) + ( \inst|clock|Add0~42  ))

	.dataa(!\inst|clock|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~97_sumout ),
	.cout(\inst|clock|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~97 .extended_lut = "off";
defparam \inst|clock|Add0~97 .lut_mask = 64'h0000000000005555;
defparam \inst|clock|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N35
dffeas \inst|clock|counter[21] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[21] .is_wysiwyg = "true";
defparam \inst|clock|counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N54
cyclonev_lcell_comb \inst|clock|Equal0~3 (
// Equation(s):
// \inst|clock|Equal0~3_combout  = ( !\inst|clock|counter [17] & ( !\inst|clock|counter [21] & ( (!\inst|clock|counter [10] & (!\inst|clock|counter [13] & (!\inst|clock|counter [18] & !\inst|clock|counter[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\inst|clock|counter [10]),
	.datab(!\inst|clock|counter [13]),
	.datac(!\inst|clock|counter [18]),
	.datad(!\inst|clock|counter[8]~DUPLICATE_q ),
	.datae(!\inst|clock|counter [17]),
	.dataf(!\inst|clock|counter [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|clock|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Equal0~3 .extended_lut = "off";
defparam \inst|clock|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \inst|clock|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N42
cyclonev_lcell_comb \inst|clock|Equal0~4 (
// Equation(s):
// \inst|clock|Equal0~4_combout  = ( \inst|clock|Equal0~3_combout  & ( (\inst|clock|Equal0~1_combout  & (!\inst|clock|counter [5] & (\inst|clock|Equal0~0_combout  & \inst|clock|Equal0~2_combout ))) ) )

	.dataa(!\inst|clock|Equal0~1_combout ),
	.datab(!\inst|clock|counter [5]),
	.datac(!\inst|clock|Equal0~0_combout ),
	.datad(!\inst|clock|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\inst|clock|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|clock|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Equal0~4 .extended_lut = "off";
defparam \inst|clock|Equal0~4 .lut_mask = 64'h0000000000040004;
defparam \inst|clock|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N17
dffeas \inst|clock|counter[5] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[5] .is_wysiwyg = "true";
defparam \inst|clock|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N18
cyclonev_lcell_comb \inst|clock|Add0~25 (
// Equation(s):
// \inst|clock|Add0~25_sumout  = SUM(( \inst|clock|counter [6] ) + ( VCC ) + ( \inst|clock|Add0~2  ))
// \inst|clock|Add0~26  = CARRY(( \inst|clock|counter [6] ) + ( VCC ) + ( \inst|clock|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~25_sumout ),
	.cout(\inst|clock|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~25 .extended_lut = "off";
defparam \inst|clock|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N20
dffeas \inst|clock|counter[6] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[6] .is_wysiwyg = "true";
defparam \inst|clock|counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N21
cyclonev_lcell_comb \inst|clock|Add0~73 (
// Equation(s):
// \inst|clock|Add0~73_sumout  = SUM(( \inst|clock|counter [7] ) + ( VCC ) + ( \inst|clock|Add0~26  ))
// \inst|clock|Add0~74  = CARRY(( \inst|clock|counter [7] ) + ( VCC ) + ( \inst|clock|Add0~26  ))

	.dataa(!\inst|clock|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~73_sumout ),
	.cout(\inst|clock|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~73 .extended_lut = "off";
defparam \inst|clock|Add0~73 .lut_mask = 64'h0000000000005555;
defparam \inst|clock|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N23
dffeas \inst|clock|counter[7] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[7] .is_wysiwyg = "true";
defparam \inst|clock|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N24
cyclonev_lcell_comb \inst|clock|Add0~77 (
// Equation(s):
// \inst|clock|Add0~77_sumout  = SUM(( \inst|clock|counter [8] ) + ( VCC ) + ( \inst|clock|Add0~74  ))
// \inst|clock|Add0~78  = CARRY(( \inst|clock|counter [8] ) + ( VCC ) + ( \inst|clock|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~77_sumout ),
	.cout(\inst|clock|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~77 .extended_lut = "off";
defparam \inst|clock|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N26
dffeas \inst|clock|counter[8] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[8] .is_wysiwyg = "true";
defparam \inst|clock|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N27
cyclonev_lcell_comb \inst|clock|Add0~21 (
// Equation(s):
// \inst|clock|Add0~21_sumout  = SUM(( \inst|clock|counter [9] ) + ( VCC ) + ( \inst|clock|Add0~78  ))
// \inst|clock|Add0~22  = CARRY(( \inst|clock|counter [9] ) + ( VCC ) + ( \inst|clock|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~21_sumout ),
	.cout(\inst|clock|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~21 .extended_lut = "off";
defparam \inst|clock|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N28
dffeas \inst|clock|counter[9] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[9] .is_wysiwyg = "true";
defparam \inst|clock|counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N0
cyclonev_lcell_comb \inst|clock|Add0~81 (
// Equation(s):
// \inst|clock|Add0~81_sumout  = SUM(( \inst|clock|counter [10] ) + ( VCC ) + ( \inst|clock|Add0~22  ))
// \inst|clock|Add0~82  = CARRY(( \inst|clock|counter [10] ) + ( VCC ) + ( \inst|clock|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~81_sumout ),
	.cout(\inst|clock|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~81 .extended_lut = "off";
defparam \inst|clock|Add0~81 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N2
dffeas \inst|clock|counter[10] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[10] .is_wysiwyg = "true";
defparam \inst|clock|counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N3
cyclonev_lcell_comb \inst|clock|Add0~17 (
// Equation(s):
// \inst|clock|Add0~17_sumout  = SUM(( \inst|clock|counter [11] ) + ( VCC ) + ( \inst|clock|Add0~82  ))
// \inst|clock|Add0~18  = CARRY(( \inst|clock|counter [11] ) + ( VCC ) + ( \inst|clock|Add0~82  ))

	.dataa(!\inst|clock|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~17_sumout ),
	.cout(\inst|clock|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~17 .extended_lut = "off";
defparam \inst|clock|Add0~17 .lut_mask = 64'h0000000000005555;
defparam \inst|clock|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N5
dffeas \inst|clock|counter[11] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[11] .is_wysiwyg = "true";
defparam \inst|clock|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N6
cyclonev_lcell_comb \inst|clock|Add0~13 (
// Equation(s):
// \inst|clock|Add0~13_sumout  = SUM(( \inst|clock|counter [12] ) + ( VCC ) + ( \inst|clock|Add0~18  ))
// \inst|clock|Add0~14  = CARRY(( \inst|clock|counter [12] ) + ( VCC ) + ( \inst|clock|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~13_sumout ),
	.cout(\inst|clock|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~13 .extended_lut = "off";
defparam \inst|clock|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N7
dffeas \inst|clock|counter[12] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[12] .is_wysiwyg = "true";
defparam \inst|clock|counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N9
cyclonev_lcell_comb \inst|clock|Add0~85 (
// Equation(s):
// \inst|clock|Add0~85_sumout  = SUM(( \inst|clock|counter [13] ) + ( VCC ) + ( \inst|clock|Add0~14  ))
// \inst|clock|Add0~86  = CARRY(( \inst|clock|counter [13] ) + ( VCC ) + ( \inst|clock|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~85_sumout ),
	.cout(\inst|clock|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~85 .extended_lut = "off";
defparam \inst|clock|Add0~85 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N11
dffeas \inst|clock|counter[13] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[13] .is_wysiwyg = "true";
defparam \inst|clock|counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N12
cyclonev_lcell_comb \inst|clock|Add0~9 (
// Equation(s):
// \inst|clock|Add0~9_sumout  = SUM(( \inst|clock|counter [14] ) + ( VCC ) + ( \inst|clock|Add0~86  ))
// \inst|clock|Add0~10  = CARRY(( \inst|clock|counter [14] ) + ( VCC ) + ( \inst|clock|Add0~86  ))

	.dataa(gnd),
	.datab(!\inst|clock|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~9_sumout ),
	.cout(\inst|clock|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~9 .extended_lut = "off";
defparam \inst|clock|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \inst|clock|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N13
dffeas \inst|clock|counter[14] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[14] .is_wysiwyg = "true";
defparam \inst|clock|counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N15
cyclonev_lcell_comb \inst|clock|Add0~5 (
// Equation(s):
// \inst|clock|Add0~5_sumout  = SUM(( \inst|clock|counter [15] ) + ( VCC ) + ( \inst|clock|Add0~10  ))
// \inst|clock|Add0~6  = CARRY(( \inst|clock|counter [15] ) + ( VCC ) + ( \inst|clock|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~5_sumout ),
	.cout(\inst|clock|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~5 .extended_lut = "off";
defparam \inst|clock|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N17
dffeas \inst|clock|counter[15] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[15] .is_wysiwyg = "true";
defparam \inst|clock|counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N18
cyclonev_lcell_comb \inst|clock|Add0~49 (
// Equation(s):
// \inst|clock|Add0~49_sumout  = SUM(( \inst|clock|counter [16] ) + ( VCC ) + ( \inst|clock|Add0~6  ))
// \inst|clock|Add0~50  = CARRY(( \inst|clock|counter [16] ) + ( VCC ) + ( \inst|clock|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~49_sumout ),
	.cout(\inst|clock|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~49 .extended_lut = "off";
defparam \inst|clock|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N20
dffeas \inst|clock|counter[16] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[16] .is_wysiwyg = "true";
defparam \inst|clock|counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N21
cyclonev_lcell_comb \inst|clock|Add0~89 (
// Equation(s):
// \inst|clock|Add0~89_sumout  = SUM(( \inst|clock|counter [17] ) + ( VCC ) + ( \inst|clock|Add0~50  ))
// \inst|clock|Add0~90  = CARRY(( \inst|clock|counter [17] ) + ( VCC ) + ( \inst|clock|Add0~50  ))

	.dataa(!\inst|clock|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~89_sumout ),
	.cout(\inst|clock|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~89 .extended_lut = "off";
defparam \inst|clock|Add0~89 .lut_mask = 64'h0000000000005555;
defparam \inst|clock|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N23
dffeas \inst|clock|counter[17] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[17] .is_wysiwyg = "true";
defparam \inst|clock|counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N24
cyclonev_lcell_comb \inst|clock|Add0~93 (
// Equation(s):
// \inst|clock|Add0~93_sumout  = SUM(( \inst|clock|counter [18] ) + ( VCC ) + ( \inst|clock|Add0~90  ))
// \inst|clock|Add0~94  = CARRY(( \inst|clock|counter [18] ) + ( VCC ) + ( \inst|clock|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~93_sumout ),
	.cout(\inst|clock|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~93 .extended_lut = "off";
defparam \inst|clock|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N26
dffeas \inst|clock|counter[18] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[18] .is_wysiwyg = "true";
defparam \inst|clock|counter[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N29
dffeas \inst|clock|counter[19] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[19] .is_wysiwyg = "true";
defparam \inst|clock|counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N36
cyclonev_lcell_comb \inst|clock|Add0~33 (
// Equation(s):
// \inst|clock|Add0~33_sumout  = SUM(( \inst|clock|counter [22] ) + ( VCC ) + ( \inst|clock|Add0~98  ))
// \inst|clock|Add0~34  = CARRY(( \inst|clock|counter [22] ) + ( VCC ) + ( \inst|clock|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~33_sumout ),
	.cout(\inst|clock|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~33 .extended_lut = "off";
defparam \inst|clock|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N38
dffeas \inst|clock|counter[22] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[22] .is_wysiwyg = "true";
defparam \inst|clock|counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N39
cyclonev_lcell_comb \inst|clock|Add0~29 (
// Equation(s):
// \inst|clock|Add0~29_sumout  = SUM(( \inst|clock|counter [23] ) + ( VCC ) + ( \inst|clock|Add0~34  ))
// \inst|clock|Add0~30  = CARRY(( \inst|clock|counter [23] ) + ( VCC ) + ( \inst|clock|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|clock|counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~29_sumout ),
	.cout(\inst|clock|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~29 .extended_lut = "off";
defparam \inst|clock|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \inst|clock|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N41
dffeas \inst|clock|counter[23] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[23] .is_wysiwyg = "true";
defparam \inst|clock|counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N42
cyclonev_lcell_comb \inst|clock|Add0~37 (
// Equation(s):
// \inst|clock|Add0~37_sumout  = SUM(( \inst|clock|counter [24] ) + ( VCC ) + ( \inst|clock|Add0~30  ))

	.dataa(gnd),
	.datab(!\inst|clock|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|clock|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|clock|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Add0~37 .extended_lut = "off";
defparam \inst|clock|Add0~37 .lut_mask = 64'h0000000000003333;
defparam \inst|clock|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N44
dffeas \inst|clock|counter[24] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|clock|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|clock|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|counter[24] .is_wysiwyg = "true";
defparam \inst|clock|counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N48
cyclonev_lcell_comb \inst|clock|Equal0~1 (
// Equation(s):
// \inst|clock|Equal0~1_combout  = ( !\inst|clock|counter [22] & ( !\inst|clock|counter [20] & ( (!\inst|clock|counter [19] & (!\inst|clock|counter [23] & (!\inst|clock|counter [16] & !\inst|clock|counter [24]))) ) ) )

	.dataa(!\inst|clock|counter [19]),
	.datab(!\inst|clock|counter [23]),
	.datac(!\inst|clock|counter [16]),
	.datad(!\inst|clock|counter [24]),
	.datae(!\inst|clock|counter [22]),
	.dataf(!\inst|clock|counter [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|clock|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|clock|Equal0~1 .extended_lut = "off";
defparam \inst|clock|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \inst|clock|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N33
cyclonev_lcell_comb \inst|clock|clk_out~0 (
// Equation(s):
// \inst|clock|clk_out~0_combout  = ( \inst|clock|Equal0~2_combout  & ( \inst|clock|clk_out~q  & ( (!\inst|clock|Equal0~1_combout ) # ((!\inst|clock|Equal0~3_combout ) # ((!\inst|clock|Equal0~0_combout ) # (\inst|clock|counter [5]))) ) ) ) # ( 
// !\inst|clock|Equal0~2_combout  & ( \inst|clock|clk_out~q  ) ) # ( \inst|clock|Equal0~2_combout  & ( !\inst|clock|clk_out~q  & ( (\inst|clock|Equal0~1_combout  & (\inst|clock|Equal0~3_combout  & (!\inst|clock|counter [5] & \inst|clock|Equal0~0_combout ))) 
// ) ) )

	.dataa(!\inst|clock|Equal0~1_combout ),
	.datab(!\inst|clock|Equal0~3_combout ),
	.datac(!\inst|clock|counter [5]),
	.datad(!\inst|clock|Equal0~0_combout ),
	.datae(!\inst|clock|Equal0~2_combout ),
	.dataf(!\inst|clock|clk_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|clock|clk_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|clock|clk_out~0 .extended_lut = "off";
defparam \inst|clock|clk_out~0 .lut_mask = 64'h00000010FFFFFFEF;
defparam \inst|clock|clk_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N41
dffeas \inst|clock|clk_out (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|clock|clk_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock|clk_out .is_wysiwyg = "true";
defparam \inst|clock|clk_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N36
cyclonev_lcell_comb \inst|counter_1|count_8[0]~0 (
// Equation(s):
// \inst|counter_1|count_8[0]~0_combout  = ( !\inst|counter_1|count_8 [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|counter_1|count_8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|counter_1|count_8[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|count_8[0]~0 .extended_lut = "off";
defparam \inst|counter_1|count_8[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst|counter_1|count_8[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N31
dffeas \inst|counter_1|count_2[0]~DUPLICATE (
	.clk(\inst|clock|clk_out~q ),
	.d(gnd),
	.asdata(\inst|counter_1|count_2[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_2[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_2[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|counter_1|count_2[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N45
cyclonev_lcell_comb \inst|counter_1|count_2[0]~1 (
// Equation(s):
// \inst|counter_1|count_2[0]~1_combout  = ( !\inst|counter_1|count_2[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|counter_1|count_2[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|counter_1|count_2[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|count_2[0]~1 .extended_lut = "off";
defparam \inst|counter_1|count_2[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst|counter_1|count_2[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N32
dffeas \inst|counter_1|count_2[0] (
	.clk(\inst|clock|clk_out~q ),
	.d(gnd),
	.asdata(\inst|counter_1|count_2[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_2[0] .is_wysiwyg = "true";
defparam \inst|counter_1|count_2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N0
cyclonev_lcell_comb \inst|counter_1|count_2[1]~0 (
// Equation(s):
// \inst|counter_1|count_2[1]~0_combout  = ( \inst|counter_1|count_2 [0] & ( !\inst|counter_1|count_2 [1] ) ) # ( !\inst|counter_1|count_2 [0] & ( \inst|counter_1|count_2 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|counter_1|count_2 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|counter_1|count_2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|counter_1|count_2[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|count_2[1]~0 .extended_lut = "off";
defparam \inst|counter_1|count_2[1]~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \inst|counter_1|count_2[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N55
dffeas \inst|counter_1|count_2[1] (
	.clk(\inst|clock|clk_out~q ),
	.d(gnd),
	.asdata(\inst|counter_1|count_2[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_2[1] .is_wysiwyg = "true";
defparam \inst|counter_1|count_2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N57
cyclonev_lcell_comb \inst|counter_1|Equal0~0 (
// Equation(s):
// \inst|counter_1|Equal0~0_combout  = ( !\inst|counter_1|count_2 [1] & ( !\inst|counter_1|count_2[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|counter_1|count_2 [1]),
	.dataf(!\inst|counter_1|count_2[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|counter_1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|Equal0~0 .extended_lut = "off";
defparam \inst|counter_1|Equal0~0 .lut_mask = 64'hFFFF000000000000;
defparam \inst|counter_1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N25
dffeas \inst|counter_1|count_8[0] (
	.clk(\inst|clock|clk_out~q ),
	.d(gnd),
	.asdata(\inst|counter_1|count_8[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_8[0] .is_wysiwyg = "true";
defparam \inst|counter_1|count_8[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N0
cyclonev_lcell_comb \inst|counter_1|Add2~1 (
// Equation(s):
// \inst|counter_1|Add2~1_sumout  = SUM(( \inst|counter_1|count_8 [0] ) + ( \inst|counter_1|count_8 [1] ) + ( !VCC ))
// \inst|counter_1|Add2~2  = CARRY(( \inst|counter_1|count_8 [0] ) + ( \inst|counter_1|count_8 [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|counter_1|count_8 [1]),
	.datad(!\inst|counter_1|count_8 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|counter_1|Add2~1_sumout ),
	.cout(\inst|counter_1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|Add2~1 .extended_lut = "off";
defparam \inst|counter_1|Add2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \inst|counter_1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N24
cyclonev_lcell_comb \inst|counter_1|count_8[1]~feeder (
// Equation(s):
// \inst|counter_1|count_8[1]~feeder_combout  = \inst|counter_1|Add2~1_sumout 

	.dataa(!\inst|counter_1|Add2~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|counter_1|count_8[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|count_8[1]~feeder .extended_lut = "off";
defparam \inst|counter_1|count_8[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|counter_1|count_8[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N26
dffeas \inst|counter_1|count_8[1] (
	.clk(\inst|clock|clk_out~q ),
	.d(\inst|counter_1|count_8[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_8[1] .is_wysiwyg = "true";
defparam \inst|counter_1|count_8[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N3
cyclonev_lcell_comb \inst|counter_1|Add2~5 (
// Equation(s):
// \inst|counter_1|Add2~5_sumout  = SUM(( \inst|counter_1|count_8[2]~DUPLICATE_q  ) + ( GND ) + ( \inst|counter_1|Add2~2  ))
// \inst|counter_1|Add2~6  = CARRY(( \inst|counter_1|count_8[2]~DUPLICATE_q  ) + ( GND ) + ( \inst|counter_1|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|counter_1|count_8[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|counter_1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|counter_1|Add2~5_sumout ),
	.cout(\inst|counter_1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|Add2~5 .extended_lut = "off";
defparam \inst|counter_1|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|counter_1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N57
cyclonev_lcell_comb \inst|counter_1|count_8[2]~feeder (
// Equation(s):
// \inst|counter_1|count_8[2]~feeder_combout  = \inst|counter_1|Add2~5_sumout 

	.dataa(!\inst|counter_1|Add2~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|counter_1|count_8[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|count_8[2]~feeder .extended_lut = "off";
defparam \inst|counter_1|count_8[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|counter_1|count_8[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N59
dffeas \inst|counter_1|count_8[2]~DUPLICATE (
	.clk(\inst|clock|clk_out~q ),
	.d(\inst|counter_1|count_8[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_8[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_8[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|counter_1|count_8[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N6
cyclonev_lcell_comb \inst|counter_1|Add2~9 (
// Equation(s):
// \inst|counter_1|Add2~9_sumout  = SUM(( \inst|counter_1|count_8 [3] ) + ( GND ) + ( \inst|counter_1|Add2~6  ))
// \inst|counter_1|Add2~10  = CARRY(( \inst|counter_1|count_8 [3] ) + ( GND ) + ( \inst|counter_1|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|counter_1|count_8 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|counter_1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|counter_1|Add2~9_sumout ),
	.cout(\inst|counter_1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|Add2~9 .extended_lut = "off";
defparam \inst|counter_1|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|counter_1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N14
dffeas \inst|counter_1|count_8[3] (
	.clk(\inst|clock|clk_out~q ),
	.d(gnd),
	.asdata(\inst|counter_1|Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_8 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_8[3] .is_wysiwyg = "true";
defparam \inst|counter_1|count_8[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N39
cyclonev_lcell_comb \inst|s0|WideOr0~0 (
// Equation(s):
// \inst|s0|WideOr0~0_combout  = ( \inst|counter_1|count_8 [0] & ( (!\inst|counter_1|count_8 [3] & (!\inst|counter_1|count_8[2]~DUPLICATE_q  $ (\inst|counter_1|count_8 [1]))) ) ) # ( !\inst|counter_1|count_8 [0] & ( (!\inst|counter_1|count_8 [1] & 
// (!\inst|counter_1|count_8[2]~DUPLICATE_q  $ (\inst|counter_1|count_8 [3]))) ) )

	.dataa(!\inst|counter_1|count_8[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|counter_1|count_8 [1]),
	.datad(!\inst|counter_1|count_8 [3]),
	.datae(gnd),
	.dataf(!\inst|counter_1|count_8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s0|WideOr0~0 .extended_lut = "off";
defparam \inst|s0|WideOr0~0 .lut_mask = 64'hA050A050A500A500;
defparam \inst|s0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N40
dffeas \inst|s0|out[6] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s0|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s0|out[6] .is_wysiwyg = "true";
defparam \inst|s0|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N39
cyclonev_lcell_comb \inst|s0|WideOr1~0 (
// Equation(s):
// \inst|s0|WideOr1~0_combout  = ( \inst|counter_1|count_8 [1] & ( (!\inst|counter_1|count_8 [3] & ((!\inst|counter_1|count_8[2]~DUPLICATE_q ) # (\inst|counter_1|count_8 [0]))) ) ) # ( !\inst|counter_1|count_8 [1] & ( (\inst|counter_1|count_8 [0] & 
// (!\inst|counter_1|count_8[2]~DUPLICATE_q  $ (\inst|counter_1|count_8 [3]))) ) )

	.dataa(!\inst|counter_1|count_8[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|counter_1|count_8 [0]),
	.datad(!\inst|counter_1|count_8 [3]),
	.datae(!\inst|counter_1|count_8 [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s0|WideOr1~0 .extended_lut = "off";
defparam \inst|s0|WideOr1~0 .lut_mask = 64'h0A05AF000A05AF00;
defparam \inst|s0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y9_N40
dffeas \inst|s0|out[5] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s0|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s0|out[5] .is_wysiwyg = "true";
defparam \inst|s0|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N30
cyclonev_lcell_comb \inst|s0|WideOr2~0 (
// Equation(s):
// \inst|s0|WideOr2~0_combout  = ( \inst|counter_1|count_8 [1] & ( \inst|counter_1|count_8 [0] & ( !\inst|counter_1|count_8 [3] ) ) ) # ( !\inst|counter_1|count_8 [1] & ( \inst|counter_1|count_8 [0] & ( (!\inst|counter_1|count_8[2]~DUPLICATE_q ) # 
// (!\inst|counter_1|count_8 [3]) ) ) ) # ( !\inst|counter_1|count_8 [1] & ( !\inst|counter_1|count_8 [0] & ( (\inst|counter_1|count_8[2]~DUPLICATE_q  & !\inst|counter_1|count_8 [3]) ) ) )

	.dataa(!\inst|counter_1|count_8[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|counter_1|count_8 [3]),
	.datad(gnd),
	.datae(!\inst|counter_1|count_8 [1]),
	.dataf(!\inst|counter_1|count_8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s0|WideOr2~0 .extended_lut = "off";
defparam \inst|s0|WideOr2~0 .lut_mask = 64'h50500000FAFAF0F0;
defparam \inst|s0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y9_N31
dffeas \inst|s0|out[4] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s0|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s0|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s0|out[4] .is_wysiwyg = "true";
defparam \inst|s0|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N27
cyclonev_lcell_comb \inst|s0|WideOr3~0 (
// Equation(s):
// \inst|s0|WideOr3~0_combout  = ( \inst|counter_1|count_8 [1] & ( \inst|counter_1|count_8 [0] & ( \inst|counter_1|count_8[2]~DUPLICATE_q  ) ) ) # ( !\inst|counter_1|count_8 [1] & ( \inst|counter_1|count_8 [0] & ( (!\inst|counter_1|count_8[2]~DUPLICATE_q  & 
// !\inst|counter_1|count_8 [3]) ) ) ) # ( \inst|counter_1|count_8 [1] & ( !\inst|counter_1|count_8 [0] & ( (!\inst|counter_1|count_8[2]~DUPLICATE_q  & \inst|counter_1|count_8 [3]) ) ) ) # ( !\inst|counter_1|count_8 [1] & ( !\inst|counter_1|count_8 [0] & ( 
// (\inst|counter_1|count_8[2]~DUPLICATE_q  & !\inst|counter_1|count_8 [3]) ) ) )

	.dataa(!\inst|counter_1|count_8[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|counter_1|count_8 [3]),
	.datae(!\inst|counter_1|count_8 [1]),
	.dataf(!\inst|counter_1|count_8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s0|WideOr3~0 .extended_lut = "off";
defparam \inst|s0|WideOr3~0 .lut_mask = 64'h550000AAAA005555;
defparam \inst|s0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y9_N28
dffeas \inst|s0|out[3] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s0|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s0|out[3] .is_wysiwyg = "true";
defparam \inst|s0|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N9
cyclonev_lcell_comb \inst|s0|WideOr4~0 (
// Equation(s):
// \inst|s0|WideOr4~0_combout  = ( \inst|counter_1|count_8[2]~DUPLICATE_q  & ( (\inst|counter_1|count_8 [3] & ((!\inst|counter_1|count_8 [0]) # (\inst|counter_1|count_8 [1]))) ) ) # ( !\inst|counter_1|count_8[2]~DUPLICATE_q  & ( (!\inst|counter_1|count_8 [3] 
// & (!\inst|counter_1|count_8 [0] & \inst|counter_1|count_8 [1])) ) )

	.dataa(!\inst|counter_1|count_8 [3]),
	.datab(gnd),
	.datac(!\inst|counter_1|count_8 [0]),
	.datad(!\inst|counter_1|count_8 [1]),
	.datae(!\inst|counter_1|count_8[2]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s0|WideOr4~0 .extended_lut = "off";
defparam \inst|s0|WideOr4~0 .lut_mask = 64'h00A0505500A05055;
defparam \inst|s0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y9_N10
dffeas \inst|s0|out[2] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s0|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s0|out[2] .is_wysiwyg = "true";
defparam \inst|s0|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N0
cyclonev_lcell_comb \inst|s0|WideOr5~0 (
// Equation(s):
// \inst|s0|WideOr5~0_combout  = ( \inst|counter_1|count_8 [1] & ( \inst|counter_1|count_8 [0] & ( \inst|counter_1|count_8 [3] ) ) ) # ( !\inst|counter_1|count_8 [1] & ( \inst|counter_1|count_8 [0] & ( (\inst|counter_1|count_8[2]~DUPLICATE_q  & 
// !\inst|counter_1|count_8 [3]) ) ) ) # ( \inst|counter_1|count_8 [1] & ( !\inst|counter_1|count_8 [0] & ( \inst|counter_1|count_8[2]~DUPLICATE_q  ) ) ) # ( !\inst|counter_1|count_8 [1] & ( !\inst|counter_1|count_8 [0] & ( 
// (\inst|counter_1|count_8[2]~DUPLICATE_q  & \inst|counter_1|count_8 [3]) ) ) )

	.dataa(!\inst|counter_1|count_8[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|counter_1|count_8 [3]),
	.datad(gnd),
	.datae(!\inst|counter_1|count_8 [1]),
	.dataf(!\inst|counter_1|count_8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s0|WideOr5~0 .extended_lut = "off";
defparam \inst|s0|WideOr5~0 .lut_mask = 64'h0505555550500F0F;
defparam \inst|s0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y9_N1
dffeas \inst|s0|out[1] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s0|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s0|out[1] .is_wysiwyg = "true";
defparam \inst|s0|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N18
cyclonev_lcell_comb \inst|s0|WideOr6~0 (
// Equation(s):
// \inst|s0|WideOr6~0_combout  = ( \inst|counter_1|count_8[2]~DUPLICATE_q  & ( \inst|counter_1|count_8 [0] & ( (!\inst|counter_1|count_8 [1] & \inst|counter_1|count_8 [3]) ) ) ) # ( !\inst|counter_1|count_8[2]~DUPLICATE_q  & ( \inst|counter_1|count_8 [0] & ( 
// !\inst|counter_1|count_8 [1] $ (\inst|counter_1|count_8 [3]) ) ) ) # ( \inst|counter_1|count_8[2]~DUPLICATE_q  & ( !\inst|counter_1|count_8 [0] & ( (!\inst|counter_1|count_8 [1] & !\inst|counter_1|count_8 [3]) ) ) )

	.dataa(!\inst|counter_1|count_8 [1]),
	.datab(gnd),
	.datac(!\inst|counter_1|count_8 [3]),
	.datad(gnd),
	.datae(!\inst|counter_1|count_8[2]~DUPLICATE_q ),
	.dataf(!\inst|counter_1|count_8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s0|WideOr6~0 .extended_lut = "off";
defparam \inst|s0|WideOr6~0 .lut_mask = 64'h0000A0A0A5A50A0A;
defparam \inst|s0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y9_N19
dffeas \inst|s0|out[0] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s0|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s0|out[0] .is_wysiwyg = "true";
defparam \inst|s0|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N9
cyclonev_lcell_comb \inst|counter_1|Add2~13 (
// Equation(s):
// \inst|counter_1|Add2~13_sumout  = SUM(( \inst|counter_1|count_8[4]~DUPLICATE_q  ) + ( GND ) + ( \inst|counter_1|Add2~10  ))
// \inst|counter_1|Add2~14  = CARRY(( \inst|counter_1|count_8[4]~DUPLICATE_q  ) + ( GND ) + ( \inst|counter_1|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|counter_1|count_8[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|counter_1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|counter_1|Add2~13_sumout ),
	.cout(\inst|counter_1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|Add2~13 .extended_lut = "off";
defparam \inst|counter_1|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|counter_1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N56
dffeas \inst|counter_1|count_8[4]~DUPLICATE (
	.clk(\inst|clock|clk_out~q ),
	.d(gnd),
	.asdata(\inst|counter_1|Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_8[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_8[4]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|counter_1|count_8[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N12
cyclonev_lcell_comb \inst|counter_1|Add2~17 (
// Equation(s):
// \inst|counter_1|Add2~17_sumout  = SUM(( \inst|counter_1|count_8[5]~DUPLICATE_q  ) + ( GND ) + ( \inst|counter_1|Add2~14  ))
// \inst|counter_1|Add2~18  = CARRY(( \inst|counter_1|count_8[5]~DUPLICATE_q  ) + ( GND ) + ( \inst|counter_1|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|counter_1|count_8[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|counter_1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|counter_1|Add2~17_sumout ),
	.cout(\inst|counter_1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|Add2~17 .extended_lut = "off";
defparam \inst|counter_1|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|counter_1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N27
cyclonev_lcell_comb \inst|counter_1|count_8[5]~feeder (
// Equation(s):
// \inst|counter_1|count_8[5]~feeder_combout  = ( \inst|counter_1|Add2~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|counter_1|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|counter_1|count_8[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|count_8[5]~feeder .extended_lut = "off";
defparam \inst|counter_1|count_8[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|counter_1|count_8[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N29
dffeas \inst|counter_1|count_8[5]~DUPLICATE (
	.clk(\inst|clock|clk_out~q ),
	.d(\inst|counter_1|count_8[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_8[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_8[5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|counter_1|count_8[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N15
cyclonev_lcell_comb \inst|counter_1|Add2~21 (
// Equation(s):
// \inst|counter_1|Add2~21_sumout  = SUM(( \inst|counter_1|count_8 [6] ) + ( GND ) + ( \inst|counter_1|Add2~18  ))
// \inst|counter_1|Add2~22  = CARRY(( \inst|counter_1|count_8 [6] ) + ( GND ) + ( \inst|counter_1|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|counter_1|count_8 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|counter_1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|counter_1|Add2~21_sumout ),
	.cout(\inst|counter_1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|Add2~21 .extended_lut = "off";
defparam \inst|counter_1|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|counter_1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N2
dffeas \inst|counter_1|count_8[6] (
	.clk(\inst|clock|clk_out~q ),
	.d(gnd),
	.asdata(\inst|counter_1|Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_8 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_8[6] .is_wysiwyg = "true";
defparam \inst|counter_1|count_8[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y9_N28
dffeas \inst|counter_1|count_8[5] (
	.clk(\inst|clock|clk_out~q ),
	.d(\inst|counter_1|count_8[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_8 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_8[5] .is_wysiwyg = "true";
defparam \inst|counter_1|count_8[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y9_N23
dffeas \inst|counter_1|count_8[7] (
	.clk(\inst|clock|clk_out~q ),
	.d(gnd),
	.asdata(\inst|counter_1|Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_8 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_8[7] .is_wysiwyg = "true";
defparam \inst|counter_1|count_8[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N18
cyclonev_lcell_comb \inst|counter_1|Add2~25 (
// Equation(s):
// \inst|counter_1|Add2~25_sumout  = SUM(( \inst|counter_1|count_8 [7] ) + ( GND ) + ( \inst|counter_1|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|counter_1|count_8 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|counter_1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|counter_1|Add2~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|Add2~25 .extended_lut = "off";
defparam \inst|counter_1|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst|counter_1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N22
dffeas \inst|counter_1|count_8[7]~DUPLICATE (
	.clk(\inst|clock|clk_out~q ),
	.d(gnd),
	.asdata(\inst|counter_1|Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_8[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_8[7]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|counter_1|count_8[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N33
cyclonev_lcell_comb \inst|s1|WideOr0~0 (
// Equation(s):
// \inst|s1|WideOr0~0_combout  = ( \inst|counter_1|count_8[7]~DUPLICATE_q  & ( (\inst|counter_1|count_8 [6] & (!\inst|counter_1|count_8 [5] & !\inst|counter_1|count_8[4]~DUPLICATE_q )) ) ) # ( !\inst|counter_1|count_8[7]~DUPLICATE_q  & ( 
// (!\inst|counter_1|count_8 [6] & (!\inst|counter_1|count_8 [5])) # (\inst|counter_1|count_8 [6] & (\inst|counter_1|count_8 [5] & \inst|counter_1|count_8[4]~DUPLICATE_q )) ) )

	.dataa(!\inst|counter_1|count_8 [6]),
	.datab(!\inst|counter_1|count_8 [5]),
	.datac(gnd),
	.datad(!\inst|counter_1|count_8[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|counter_1|count_8[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s1|WideOr0~0 .extended_lut = "off";
defparam \inst|s1|WideOr0~0 .lut_mask = 64'h8899889944004400;
defparam \inst|s1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N35
dffeas \inst|s1|out[6] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s1|out[6] .is_wysiwyg = "true";
defparam \inst|s1|out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N30
cyclonev_lcell_comb \inst|s1|WideOr1~0 (
// Equation(s):
// \inst|s1|WideOr1~0_combout  = ( \inst|counter_1|count_8[7]~DUPLICATE_q  & ( (\inst|counter_1|count_8 [6] & (!\inst|counter_1|count_8 [5] & \inst|counter_1|count_8[4]~DUPLICATE_q )) ) ) # ( !\inst|counter_1|count_8[7]~DUPLICATE_q  & ( 
// (!\inst|counter_1|count_8 [6] & ((\inst|counter_1|count_8[4]~DUPLICATE_q ) # (\inst|counter_1|count_8 [5]))) # (\inst|counter_1|count_8 [6] & (\inst|counter_1|count_8 [5] & \inst|counter_1|count_8[4]~DUPLICATE_q )) ) )

	.dataa(!\inst|counter_1|count_8 [6]),
	.datab(!\inst|counter_1|count_8 [5]),
	.datac(gnd),
	.datad(!\inst|counter_1|count_8[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|counter_1|count_8[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s1|WideOr1~0 .extended_lut = "off";
defparam \inst|s1|WideOr1~0 .lut_mask = 64'h22BB22BB00440044;
defparam \inst|s1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N31
dffeas \inst|s1|out[5] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s1|out[5] .is_wysiwyg = "true";
defparam \inst|s1|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N36
cyclonev_lcell_comb \inst|s1|WideOr2~0 (
// Equation(s):
// \inst|s1|WideOr2~0_combout  = ( \inst|counter_1|count_8[7]~DUPLICATE_q  & ( (!\inst|counter_1|count_8 [5] & (!\inst|counter_1|count_8 [6] & \inst|counter_1|count_8[4]~DUPLICATE_q )) ) ) # ( !\inst|counter_1|count_8[7]~DUPLICATE_q  & ( 
// ((!\inst|counter_1|count_8 [5] & \inst|counter_1|count_8 [6])) # (\inst|counter_1|count_8[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\inst|counter_1|count_8 [5]),
	.datac(!\inst|counter_1|count_8 [6]),
	.datad(!\inst|counter_1|count_8[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|counter_1|count_8[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s1|WideOr2~0 .extended_lut = "off";
defparam \inst|s1|WideOr2~0 .lut_mask = 64'h0CFF0CFF00C000C0;
defparam \inst|s1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N37
dffeas \inst|s1|out[4] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s1|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s1|out[4] .is_wysiwyg = "true";
defparam \inst|s1|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N48
cyclonev_lcell_comb \inst|s1|WideOr3~0 (
// Equation(s):
// \inst|s1|WideOr3~0_combout  = ( \inst|counter_1|count_8[7]~DUPLICATE_q  & ( (\inst|counter_1|count_8 [5] & (!\inst|counter_1|count_8 [6] $ (\inst|counter_1|count_8[4]~DUPLICATE_q ))) ) ) # ( !\inst|counter_1|count_8[7]~DUPLICATE_q  & ( 
// (!\inst|counter_1|count_8 [5] & (!\inst|counter_1|count_8 [6] $ (!\inst|counter_1|count_8[4]~DUPLICATE_q ))) # (\inst|counter_1|count_8 [5] & (\inst|counter_1|count_8 [6] & \inst|counter_1|count_8[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\inst|counter_1|count_8 [5]),
	.datac(!\inst|counter_1|count_8 [6]),
	.datad(!\inst|counter_1|count_8[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|counter_1|count_8[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s1|WideOr3~0 .extended_lut = "off";
defparam \inst|s1|WideOr3~0 .lut_mask = 64'h0CC30CC330033003;
defparam \inst|s1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N49
dffeas \inst|s1|out[3] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s1|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s1|out[3] .is_wysiwyg = "true";
defparam \inst|s1|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N51
cyclonev_lcell_comb \inst|s1|WideOr4~0 (
// Equation(s):
// \inst|s1|WideOr4~0_combout  = ( \inst|counter_1|count_8 [6] & ( (\inst|counter_1|count_8[7]~DUPLICATE_q  & ((!\inst|counter_1|count_8[4]~DUPLICATE_q ) # (\inst|counter_1|count_8 [5]))) ) ) # ( !\inst|counter_1|count_8 [6] & ( (\inst|counter_1|count_8 [5] 
// & (!\inst|counter_1|count_8[7]~DUPLICATE_q  & !\inst|counter_1|count_8[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\inst|counter_1|count_8 [5]),
	.datac(!\inst|counter_1|count_8[7]~DUPLICATE_q ),
	.datad(!\inst|counter_1|count_8[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|counter_1|count_8 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s1|WideOr4~0 .extended_lut = "off";
defparam \inst|s1|WideOr4~0 .lut_mask = 64'h300030000F030F03;
defparam \inst|s1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N52
dffeas \inst|s1|out[2] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s1|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s1|out[2] .is_wysiwyg = "true";
defparam \inst|s1|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N42
cyclonev_lcell_comb \inst|s1|WideOr5~0 (
// Equation(s):
// \inst|s1|WideOr5~0_combout  = ( \inst|counter_1|count_8[7]~DUPLICATE_q  & ( (!\inst|counter_1|count_8[4]~DUPLICATE_q  & ((\inst|counter_1|count_8 [6]))) # (\inst|counter_1|count_8[4]~DUPLICATE_q  & (\inst|counter_1|count_8 [5])) ) ) # ( 
// !\inst|counter_1|count_8[7]~DUPLICATE_q  & ( (\inst|counter_1|count_8 [6] & (!\inst|counter_1|count_8 [5] $ (!\inst|counter_1|count_8[4]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\inst|counter_1|count_8 [5]),
	.datac(!\inst|counter_1|count_8 [6]),
	.datad(!\inst|counter_1|count_8[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|counter_1|count_8[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s1|WideOr5~0 .extended_lut = "off";
defparam \inst|s1|WideOr5~0 .lut_mask = 64'h030C030C0F330F33;
defparam \inst|s1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N43
dffeas \inst|s1|out[1] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s1|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s1|out[1] .is_wysiwyg = "true";
defparam \inst|s1|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N45
cyclonev_lcell_comb \inst|s1|WideOr6~0 (
// Equation(s):
// \inst|s1|WideOr6~0_combout  = ( \inst|counter_1|count_8 [6] & ( (!\inst|counter_1|count_8 [5] & (!\inst|counter_1|count_8[7]~DUPLICATE_q  $ (\inst|counter_1|count_8[4]~DUPLICATE_q ))) ) ) # ( !\inst|counter_1|count_8 [6] & ( 
// (\inst|counter_1|count_8[4]~DUPLICATE_q  & (!\inst|counter_1|count_8 [5] $ (\inst|counter_1|count_8[7]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\inst|counter_1|count_8 [5]),
	.datac(!\inst|counter_1|count_8[7]~DUPLICATE_q ),
	.datad(!\inst|counter_1|count_8[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|counter_1|count_8 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s1|WideOr6~0 .extended_lut = "off";
defparam \inst|s1|WideOr6~0 .lut_mask = 64'h00C300C3C00CC00C;
defparam \inst|s1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N46
dffeas \inst|s1|out[0] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s1|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s1|out[0] .is_wysiwyg = "true";
defparam \inst|s1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N36
cyclonev_lcell_comb \inst|counter_1|clk_out~feeder (
// Equation(s):
// \inst|counter_1|clk_out~feeder_combout  = \inst|counter_1|count_2 [1]

	.dataa(gnd),
	.datab(!\inst|counter_1|count_2 [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|counter_1|clk_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|clk_out~feeder .extended_lut = "off";
defparam \inst|counter_1|clk_out~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|counter_1|clk_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N38
dffeas \inst|counter_1|clk_out (
	.clk(\inst|clock|clk_out~q ),
	.d(\inst|counter_1|clk_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|clk_out .is_wysiwyg = "true";
defparam \inst|counter_1|clk_out .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y9_N55
dffeas \inst|counter_1|count_8[4] (
	.clk(\inst|clock|clk_out~q ),
	.d(gnd),
	.asdata(\inst|counter_1|Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_8 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_8[4] .is_wysiwyg = "true";
defparam \inst|counter_1|count_8[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y9_N58
dffeas \inst|counter_1|count_8[2] (
	.clk(\inst|clock|clk_out~q ),
	.d(\inst|counter_1|count_8[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|count_8 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|count_8[2] .is_wysiwyg = "true";
defparam \inst|counter_1|count_8[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N15
cyclonev_lcell_comb \inst|counter_1|Equal1~0 (
// Equation(s):
// \inst|counter_1|Equal1~0_combout  = ( \inst|counter_1|count_8 [3] & ( \inst|counter_1|count_8 [1] & ( (\inst|counter_1|count_8 [0] & \inst|counter_1|count_8 [2]) ) ) )

	.dataa(gnd),
	.datab(!\inst|counter_1|count_8 [0]),
	.datac(gnd),
	.datad(!\inst|counter_1|count_8 [2]),
	.datae(!\inst|counter_1|count_8 [3]),
	.dataf(!\inst|counter_1|count_8 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|counter_1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|Equal1~0 .extended_lut = "off";
defparam \inst|counter_1|Equal1~0 .lut_mask = 64'h0000000000000033;
defparam \inst|counter_1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N30
cyclonev_lcell_comb \inst|counter_1|Equal1~1 (
// Equation(s):
// \inst|counter_1|Equal1~1_combout  = ( \inst|counter_1|count_8 [6] & ( \inst|counter_1|Equal1~0_combout  & ( (!\inst|counter_1|count_8 [5]) # ((!\inst|counter_1|count_8[7]~DUPLICATE_q ) # (!\inst|counter_1|count_8 [4])) ) ) ) # ( !\inst|counter_1|count_8 
// [6] & ( \inst|counter_1|Equal1~0_combout  ) ) # ( \inst|counter_1|count_8 [6] & ( !\inst|counter_1|Equal1~0_combout  ) ) # ( !\inst|counter_1|count_8 [6] & ( !\inst|counter_1|Equal1~0_combout  ) )

	.dataa(!\inst|counter_1|count_8 [5]),
	.datab(!\inst|counter_1|count_8[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|counter_1|count_8 [4]),
	.datae(!\inst|counter_1|count_8 [6]),
	.dataf(!\inst|counter_1|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|counter_1|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|Equal1~1 .extended_lut = "off";
defparam \inst|counter_1|Equal1~1 .lut_mask = 64'hFFFFFFFFFFFFFFEE;
defparam \inst|counter_1|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N32
dffeas \inst|counter_1|flag (
	.clk(\inst|clock|clk_out~q ),
	.d(\inst|counter_1|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|counter_1|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|flag .is_wysiwyg = "true";
defparam \inst|counter_1|flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N15
cyclonev_lcell_comb \inst|counter_1|alclr~0 (
// Equation(s):
// \inst|counter_1|alclr~0_combout  = ( !\inst|counter_1|flag~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|counter_1|flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|counter_1|alclr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|counter_1|alclr~0 .extended_lut = "off";
defparam \inst|counter_1|alclr~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst|counter_1|alclr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y8_N17
dffeas \inst|counter_1|alclr (
	.clk(\inst|clock|clk_out~q ),
	.d(\inst|counter_1|alclr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|counter_1|alclr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|counter_1|alclr .is_wysiwyg = "true";
defparam \inst|counter_1|alclr .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N34
dffeas \inst|sq_signal|adder_out[1]~DUPLICATE (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~5_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: DSP_X86_Y10_N0
cyclonev_mac \inst|sq_signal|Mult1~72 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!
\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,\inst|counter_1|count_8 [6],\inst|counter_1|count_8 [5],\inst|counter_1|count_8 [4],\inst|counter_1|count_8 [3],
\inst|counter_1|count_8[2]~DUPLICATE_q ,\inst|counter_1|count_8 [1],\inst|counter_1|count_8 [0],vcc}),
	.ay({!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!
\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,\inst|counter_1|count_8 [6],\inst|counter_1|count_8 [5],\inst|counter_1|count_8 [4],\inst|counter_1|count_8 [3],
\inst|counter_1|count_8[2]~DUPLICATE_q ,\inst|counter_1|count_8 [1],\inst|counter_1|count_8 [0],vcc}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\inst|counter_1|clk_out~q }),
	.aclr({gnd,\inst|counter_1|alclr~q }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\inst|sq_signal|Mult1~72_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \inst|sq_signal|Mult1~72 .accumulate_clock = "none";
defparam \inst|sq_signal|Mult1~72 .ax_clock = "0";
defparam \inst|sq_signal|Mult1~72 .ax_width = 18;
defparam \inst|sq_signal|Mult1~72 .ay_scan_in_clock = "0";
defparam \inst|sq_signal|Mult1~72 .ay_scan_in_width = 18;
defparam \inst|sq_signal|Mult1~72 .ay_use_scan_in = "false";
defparam \inst|sq_signal|Mult1~72 .az_clock = "none";
defparam \inst|sq_signal|Mult1~72 .bx_clock = "none";
defparam \inst|sq_signal|Mult1~72 .by_clock = "none";
defparam \inst|sq_signal|Mult1~72 .by_use_scan_in = "false";
defparam \inst|sq_signal|Mult1~72 .bz_clock = "none";
defparam \inst|sq_signal|Mult1~72 .coef_a_0 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_a_1 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_a_2 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_a_3 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_a_4 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_a_5 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_a_6 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_a_7 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_b_0 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_b_1 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_b_2 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_b_3 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_b_4 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_b_5 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_b_6 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_b_7 = 0;
defparam \inst|sq_signal|Mult1~72 .coef_sel_a_clock = "none";
defparam \inst|sq_signal|Mult1~72 .coef_sel_b_clock = "none";
defparam \inst|sq_signal|Mult1~72 .delay_scan_out_ay = "false";
defparam \inst|sq_signal|Mult1~72 .delay_scan_out_by = "false";
defparam \inst|sq_signal|Mult1~72 .enable_double_accum = "false";
defparam \inst|sq_signal|Mult1~72 .load_const_clock = "none";
defparam \inst|sq_signal|Mult1~72 .load_const_value = 0;
defparam \inst|sq_signal|Mult1~72 .mode_sub_location = 0;
defparam \inst|sq_signal|Mult1~72 .negate_clock = "none";
defparam \inst|sq_signal|Mult1~72 .operand_source_max = "input";
defparam \inst|sq_signal|Mult1~72 .operand_source_may = "input";
defparam \inst|sq_signal|Mult1~72 .operand_source_mbx = "input";
defparam \inst|sq_signal|Mult1~72 .operand_source_mby = "input";
defparam \inst|sq_signal|Mult1~72 .operation_mode = "m18x18_full";
defparam \inst|sq_signal|Mult1~72 .output_clock = "none";
defparam \inst|sq_signal|Mult1~72 .preadder_subtract_a = "false";
defparam \inst|sq_signal|Mult1~72 .preadder_subtract_b = "false";
defparam \inst|sq_signal|Mult1~72 .result_a_width = 64;
defparam \inst|sq_signal|Mult1~72 .signed_max = "false";
defparam \inst|sq_signal|Mult1~72 .signed_may = "false";
defparam \inst|sq_signal|Mult1~72 .signed_mbx = "false";
defparam \inst|sq_signal|Mult1~72 .signed_mby = "false";
defparam \inst|sq_signal|Mult1~72 .sub_clock = "none";
defparam \inst|sq_signal|Mult1~72 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y8_N0
cyclonev_mac \inst|sq_signal|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!
\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,\inst|counter_1|count_8 [6],\inst|counter_1|count_8 [5],\inst|counter_1|count_8 [4],\inst|counter_1|count_8 [3],
\inst|counter_1|count_8[2]~DUPLICATE_q ,\inst|counter_1|count_8 [1],\inst|counter_1|count_8 [0],vcc}),
	.ay({!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!
\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,!\inst|counter_1|count_8[7]~DUPLICATE_q ,\inst|counter_1|count_8 [6],\inst|counter_1|count_8 [5],\inst|counter_1|count_8 [4],\inst|counter_1|count_8 [3],
\inst|counter_1|count_8[2]~DUPLICATE_q ,\inst|counter_1|count_8 [1],\inst|counter_1|count_8 [0],vcc}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\inst|counter_1|clk_out~q }),
	.aclr({gnd,\inst|counter_1|alclr~q }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\inst|sq_signal|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \inst|sq_signal|Mult0~8 .accumulate_clock = "none";
defparam \inst|sq_signal|Mult0~8 .ax_clock = "0";
defparam \inst|sq_signal|Mult0~8 .ax_width = 18;
defparam \inst|sq_signal|Mult0~8 .ay_scan_in_clock = "0";
defparam \inst|sq_signal|Mult0~8 .ay_scan_in_width = 18;
defparam \inst|sq_signal|Mult0~8 .ay_use_scan_in = "false";
defparam \inst|sq_signal|Mult0~8 .az_clock = "none";
defparam \inst|sq_signal|Mult0~8 .bx_clock = "none";
defparam \inst|sq_signal|Mult0~8 .by_clock = "none";
defparam \inst|sq_signal|Mult0~8 .by_use_scan_in = "false";
defparam \inst|sq_signal|Mult0~8 .bz_clock = "none";
defparam \inst|sq_signal|Mult0~8 .coef_a_0 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_a_1 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_a_2 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_a_3 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_a_4 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_a_5 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_a_6 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_a_7 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_b_0 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_b_1 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_b_2 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_b_3 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_b_4 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_b_5 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_b_6 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_b_7 = 0;
defparam \inst|sq_signal|Mult0~8 .coef_sel_a_clock = "none";
defparam \inst|sq_signal|Mult0~8 .coef_sel_b_clock = "none";
defparam \inst|sq_signal|Mult0~8 .delay_scan_out_ay = "false";
defparam \inst|sq_signal|Mult0~8 .delay_scan_out_by = "false";
defparam \inst|sq_signal|Mult0~8 .enable_double_accum = "false";
defparam \inst|sq_signal|Mult0~8 .load_const_clock = "none";
defparam \inst|sq_signal|Mult0~8 .load_const_value = 0;
defparam \inst|sq_signal|Mult0~8 .mode_sub_location = 0;
defparam \inst|sq_signal|Mult0~8 .negate_clock = "none";
defparam \inst|sq_signal|Mult0~8 .operand_source_max = "input";
defparam \inst|sq_signal|Mult0~8 .operand_source_may = "input";
defparam \inst|sq_signal|Mult0~8 .operand_source_mbx = "input";
defparam \inst|sq_signal|Mult0~8 .operand_source_mby = "input";
defparam \inst|sq_signal|Mult0~8 .operation_mode = "m18x18_full";
defparam \inst|sq_signal|Mult0~8 .output_clock = "none";
defparam \inst|sq_signal|Mult0~8 .preadder_subtract_a = "false";
defparam \inst|sq_signal|Mult0~8 .preadder_subtract_b = "false";
defparam \inst|sq_signal|Mult0~8 .result_a_width = 64;
defparam \inst|sq_signal|Mult0~8 .signed_max = "false";
defparam \inst|sq_signal|Mult0~8 .signed_may = "false";
defparam \inst|sq_signal|Mult0~8 .signed_mbx = "false";
defparam \inst|sq_signal|Mult0~8 .signed_mby = "false";
defparam \inst|sq_signal|Mult0~8 .sub_clock = "none";
defparam \inst|sq_signal|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N30
cyclonev_lcell_comb \inst|sq_signal|Mult1~1 (
// Equation(s):
// \inst|sq_signal|Mult1~1_sumout  = SUM(( !\inst|sq_signal|adder_out [0] $ (!\inst|sq_signal|Mult0~8_resulta  $ (\inst|sq_signal|Mult1~72_resulta )) ) + ( !VCC ) + ( !VCC ))
// \inst|sq_signal|Mult1~2  = CARRY(( !\inst|sq_signal|adder_out [0] $ (!\inst|sq_signal|Mult0~8_resulta  $ (\inst|sq_signal|Mult1~72_resulta )) ) + ( !VCC ) + ( !VCC ))
// \inst|sq_signal|Mult1~3  = SHARE((!\inst|sq_signal|adder_out [0] & (\inst|sq_signal|Mult0~8_resulta  & \inst|sq_signal|Mult1~72_resulta )) # (\inst|sq_signal|adder_out [0] & ((\inst|sq_signal|Mult1~72_resulta ) # (\inst|sq_signal|Mult0~8_resulta ))))

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [0]),
	.datac(!\inst|sq_signal|Mult0~8_resulta ),
	.datad(!\inst|sq_signal|Mult1~72_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~1_sumout ),
	.cout(\inst|sq_signal|Mult1~2 ),
	.shareout(\inst|sq_signal|Mult1~3 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~1 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~1 .lut_mask = 64'h0000033F00003CC3;
defparam \inst|sq_signal|Mult1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y10_N32
dffeas \inst|sq_signal|adder_out[0] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~1_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[0] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N33
cyclonev_lcell_comb \inst|sq_signal|Mult1~5 (
// Equation(s):
// \inst|sq_signal|Mult1~5_sumout  = SUM(( !\inst|sq_signal|adder_out[1]~DUPLICATE_q  $ (!\inst|sq_signal|Mult1~73  $ (\inst|sq_signal|Mult0~9 )) ) + ( \inst|sq_signal|Mult1~3  ) + ( \inst|sq_signal|Mult1~2  ))
// \inst|sq_signal|Mult1~6  = CARRY(( !\inst|sq_signal|adder_out[1]~DUPLICATE_q  $ (!\inst|sq_signal|Mult1~73  $ (\inst|sq_signal|Mult0~9 )) ) + ( \inst|sq_signal|Mult1~3  ) + ( \inst|sq_signal|Mult1~2  ))
// \inst|sq_signal|Mult1~7  = SHARE((!\inst|sq_signal|adder_out[1]~DUPLICATE_q  & (\inst|sq_signal|Mult1~73  & \inst|sq_signal|Mult0~9 )) # (\inst|sq_signal|adder_out[1]~DUPLICATE_q  & ((\inst|sq_signal|Mult0~9 ) # (\inst|sq_signal|Mult1~73 ))))

	.dataa(!\inst|sq_signal|adder_out[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|sq_signal|Mult1~73 ),
	.datad(!\inst|sq_signal|Mult0~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~2 ),
	.sharein(\inst|sq_signal|Mult1~3 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~5_sumout ),
	.cout(\inst|sq_signal|Mult1~6 ),
	.shareout(\inst|sq_signal|Mult1~7 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~5 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~5 .lut_mask = 64'h0000055F00005AA5;
defparam \inst|sq_signal|Mult1~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y10_N35
dffeas \inst|sq_signal|adder_out[1] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~5_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[1] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N36
cyclonev_lcell_comb \inst|sq_signal|Mult1~9 (
// Equation(s):
// \inst|sq_signal|Mult1~9_sumout  = SUM(( !\inst|sq_signal|adder_out [2] $ (!\inst|sq_signal|Mult1~74  $ (\inst|sq_signal|Mult0~10 )) ) + ( \inst|sq_signal|Mult1~7  ) + ( \inst|sq_signal|Mult1~6  ))
// \inst|sq_signal|Mult1~10  = CARRY(( !\inst|sq_signal|adder_out [2] $ (!\inst|sq_signal|Mult1~74  $ (\inst|sq_signal|Mult0~10 )) ) + ( \inst|sq_signal|Mult1~7  ) + ( \inst|sq_signal|Mult1~6  ))
// \inst|sq_signal|Mult1~11  = SHARE((!\inst|sq_signal|adder_out [2] & (\inst|sq_signal|Mult1~74  & \inst|sq_signal|Mult0~10 )) # (\inst|sq_signal|adder_out [2] & ((\inst|sq_signal|Mult0~10 ) # (\inst|sq_signal|Mult1~74 ))))

	.dataa(!\inst|sq_signal|adder_out [2]),
	.datab(gnd),
	.datac(!\inst|sq_signal|Mult1~74 ),
	.datad(!\inst|sq_signal|Mult0~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~6 ),
	.sharein(\inst|sq_signal|Mult1~7 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~9_sumout ),
	.cout(\inst|sq_signal|Mult1~10 ),
	.shareout(\inst|sq_signal|Mult1~11 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~9 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~9 .lut_mask = 64'h0000055F00005AA5;
defparam \inst|sq_signal|Mult1~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y10_N38
dffeas \inst|sq_signal|adder_out[2] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~9_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[2] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N41
dffeas \inst|sq_signal|adder_out[3] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~13_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[3] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N39
cyclonev_lcell_comb \inst|sq_signal|Mult1~13 (
// Equation(s):
// \inst|sq_signal|Mult1~13_sumout  = SUM(( !\inst|sq_signal|adder_out [3] $ (!\inst|sq_signal|Mult0~11  $ (\inst|sq_signal|Mult1~75 )) ) + ( \inst|sq_signal|Mult1~11  ) + ( \inst|sq_signal|Mult1~10  ))
// \inst|sq_signal|Mult1~14  = CARRY(( !\inst|sq_signal|adder_out [3] $ (!\inst|sq_signal|Mult0~11  $ (\inst|sq_signal|Mult1~75 )) ) + ( \inst|sq_signal|Mult1~11  ) + ( \inst|sq_signal|Mult1~10  ))
// \inst|sq_signal|Mult1~15  = SHARE((!\inst|sq_signal|adder_out [3] & (\inst|sq_signal|Mult0~11  & \inst|sq_signal|Mult1~75 )) # (\inst|sq_signal|adder_out [3] & ((\inst|sq_signal|Mult1~75 ) # (\inst|sq_signal|Mult0~11 ))))

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [3]),
	.datac(!\inst|sq_signal|Mult0~11 ),
	.datad(!\inst|sq_signal|Mult1~75 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~10 ),
	.sharein(\inst|sq_signal|Mult1~11 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~13_sumout ),
	.cout(\inst|sq_signal|Mult1~14 ),
	.shareout(\inst|sq_signal|Mult1~15 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~13 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~13 .lut_mask = 64'h0000033F00003CC3;
defparam \inst|sq_signal|Mult1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y10_N40
dffeas \inst|sq_signal|adder_out[3]~DUPLICATE (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~13_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N3
cyclonev_lcell_comb \inst|s2|WideOr0~0 (
// Equation(s):
// \inst|s2|WideOr0~0_combout  = ( \inst|sq_signal|adder_out[3]~DUPLICATE_q  & ( (!\inst|sq_signal|adder_out [1] & (!\inst|sq_signal|adder_out [0] & \inst|sq_signal|adder_out [2])) ) ) # ( !\inst|sq_signal|adder_out[3]~DUPLICATE_q  & ( 
// (!\inst|sq_signal|adder_out [1] & ((!\inst|sq_signal|adder_out [2]))) # (\inst|sq_signal|adder_out [1] & (\inst|sq_signal|adder_out [0] & \inst|sq_signal|adder_out [2])) ) )

	.dataa(!\inst|sq_signal|adder_out [1]),
	.datab(gnd),
	.datac(!\inst|sq_signal|adder_out [0]),
	.datad(!\inst|sq_signal|adder_out [2]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s2|WideOr0~0 .extended_lut = "off";
defparam \inst|s2|WideOr0~0 .lut_mask = 64'hAA05AA0500A000A0;
defparam \inst|s2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N4
dffeas \inst|s2|out[6] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s2|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s2|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s2|out[6] .is_wysiwyg = "true";
defparam \inst|s2|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N6
cyclonev_lcell_comb \inst|s2|WideOr1~0 (
// Equation(s):
// \inst|s2|WideOr1~0_combout  = ( \inst|sq_signal|adder_out [0] & ( !\inst|sq_signal|adder_out[3]~DUPLICATE_q  $ (((!\inst|sq_signal|adder_out [1] & \inst|sq_signal|adder_out [2]))) ) ) # ( !\inst|sq_signal|adder_out [0] & ( 
// (!\inst|sq_signal|adder_out[3]~DUPLICATE_q  & (\inst|sq_signal|adder_out [1] & !\inst|sq_signal|adder_out [2])) ) )

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out[3]~DUPLICATE_q ),
	.datac(!\inst|sq_signal|adder_out [1]),
	.datad(!\inst|sq_signal|adder_out [2]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s2|WideOr1~0 .extended_lut = "off";
defparam \inst|s2|WideOr1~0 .lut_mask = 64'h0C000C00CC3CCC3C;
defparam \inst|s2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N7
dffeas \inst|s2|out[5] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s2|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s2|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s2|out[5] .is_wysiwyg = "true";
defparam \inst|s2|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N12
cyclonev_lcell_comb \inst|s2|WideOr2~0 (
// Equation(s):
// \inst|s2|WideOr2~0_combout  = ( \inst|sq_signal|adder_out [0] & ( (!\inst|sq_signal|adder_out[3]~DUPLICATE_q ) # ((!\inst|sq_signal|adder_out [1] & !\inst|sq_signal|adder_out [2])) ) ) # ( !\inst|sq_signal|adder_out [0] & ( (!\inst|sq_signal|adder_out [1] 
// & (!\inst|sq_signal|adder_out[3]~DUPLICATE_q  & \inst|sq_signal|adder_out [2])) ) )

	.dataa(!\inst|sq_signal|adder_out [1]),
	.datab(!\inst|sq_signal|adder_out[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|sq_signal|adder_out [2]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s2|WideOr2~0 .extended_lut = "off";
defparam \inst|s2|WideOr2~0 .lut_mask = 64'h00880088EECCEECC;
defparam \inst|s2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N13
dffeas \inst|s2|out[4] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s2|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s2|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s2|out[4] .is_wysiwyg = "true";
defparam \inst|s2|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N18
cyclonev_lcell_comb \inst|s2|WideOr3~0 (
// Equation(s):
// \inst|s2|WideOr3~0_combout  = ( \inst|sq_signal|adder_out [0] & ( (!\inst|sq_signal|adder_out [1] & (!\inst|sq_signal|adder_out[3]~DUPLICATE_q  & !\inst|sq_signal|adder_out [2])) # (\inst|sq_signal|adder_out [1] & ((\inst|sq_signal|adder_out [2]))) ) ) # 
// ( !\inst|sq_signal|adder_out [0] & ( (!\inst|sq_signal|adder_out [1] & (!\inst|sq_signal|adder_out[3]~DUPLICATE_q  & \inst|sq_signal|adder_out [2])) # (\inst|sq_signal|adder_out [1] & (\inst|sq_signal|adder_out[3]~DUPLICATE_q  & !\inst|sq_signal|adder_out 
// [2])) ) )

	.dataa(!\inst|sq_signal|adder_out [1]),
	.datab(!\inst|sq_signal|adder_out[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|sq_signal|adder_out [2]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s2|WideOr3~0 .extended_lut = "off";
defparam \inst|s2|WideOr3~0 .lut_mask = 64'h1188118888558855;
defparam \inst|s2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N20
dffeas \inst|s2|out[3] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s2|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s2|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s2|out[3] .is_wysiwyg = "true";
defparam \inst|s2|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N21
cyclonev_lcell_comb \inst|s2|WideOr4~0 (
// Equation(s):
// \inst|s2|WideOr4~0_combout  = ( \inst|sq_signal|adder_out [0] & ( (\inst|sq_signal|adder_out [1] & (\inst|sq_signal|adder_out[3]~DUPLICATE_q  & \inst|sq_signal|adder_out [2])) ) ) # ( !\inst|sq_signal|adder_out [0] & ( 
// (!\inst|sq_signal|adder_out[3]~DUPLICATE_q  & (\inst|sq_signal|adder_out [1] & !\inst|sq_signal|adder_out [2])) # (\inst|sq_signal|adder_out[3]~DUPLICATE_q  & ((\inst|sq_signal|adder_out [2]))) ) )

	.dataa(!\inst|sq_signal|adder_out [1]),
	.datab(!\inst|sq_signal|adder_out[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|sq_signal|adder_out [2]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s2|WideOr4~0 .extended_lut = "off";
defparam \inst|s2|WideOr4~0 .lut_mask = 64'h4433443300110011;
defparam \inst|s2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N22
dffeas \inst|s2|out[2] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s2|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s2|out[2] .is_wysiwyg = "true";
defparam \inst|s2|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N15
cyclonev_lcell_comb \inst|s2|WideOr5~0 (
// Equation(s):
// \inst|s2|WideOr5~0_combout  = ( \inst|sq_signal|adder_out [0] & ( (!\inst|sq_signal|adder_out [1] & (!\inst|sq_signal|adder_out[3]~DUPLICATE_q  & \inst|sq_signal|adder_out [2])) # (\inst|sq_signal|adder_out [1] & (\inst|sq_signal|adder_out[3]~DUPLICATE_q 
// )) ) ) # ( !\inst|sq_signal|adder_out [0] & ( (\inst|sq_signal|adder_out [2] & ((\inst|sq_signal|adder_out[3]~DUPLICATE_q ) # (\inst|sq_signal|adder_out [1]))) ) )

	.dataa(!\inst|sq_signal|adder_out [1]),
	.datab(!\inst|sq_signal|adder_out[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|sq_signal|adder_out [2]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s2|WideOr5~0 .extended_lut = "off";
defparam \inst|s2|WideOr5~0 .lut_mask = 64'h0077007711991199;
defparam \inst|s2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N16
dffeas \inst|s2|out[1] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s2|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s2|out[1] .is_wysiwyg = "true";
defparam \inst|s2|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N9
cyclonev_lcell_comb \inst|s2|WideOr6~0 (
// Equation(s):
// \inst|s2|WideOr6~0_combout  = ( \inst|sq_signal|adder_out [0] & ( (!\inst|sq_signal|adder_out [1] & (!\inst|sq_signal|adder_out[3]~DUPLICATE_q  $ (\inst|sq_signal|adder_out [2]))) # (\inst|sq_signal|adder_out [1] & 
// (\inst|sq_signal|adder_out[3]~DUPLICATE_q  & !\inst|sq_signal|adder_out [2])) ) ) # ( !\inst|sq_signal|adder_out [0] & ( (!\inst|sq_signal|adder_out [1] & (!\inst|sq_signal|adder_out[3]~DUPLICATE_q  & \inst|sq_signal|adder_out [2])) ) )

	.dataa(!\inst|sq_signal|adder_out [1]),
	.datab(!\inst|sq_signal|adder_out[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|sq_signal|adder_out [2]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s2|WideOr6~0 .extended_lut = "off";
defparam \inst|s2|WideOr6~0 .lut_mask = 64'h0088008899229922;
defparam \inst|s2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N11
dffeas \inst|s2|out[0] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s2|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s2|out[0] .is_wysiwyg = "true";
defparam \inst|s2|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N42
cyclonev_lcell_comb \inst|sq_signal|Mult1~17 (
// Equation(s):
// \inst|sq_signal|Mult1~17_sumout  = SUM(( !\inst|sq_signal|adder_out[4]~DUPLICATE_q  $ (!\inst|sq_signal|Mult1~76  $ (\inst|sq_signal|Mult0~12 )) ) + ( \inst|sq_signal|Mult1~15  ) + ( \inst|sq_signal|Mult1~14  ))
// \inst|sq_signal|Mult1~18  = CARRY(( !\inst|sq_signal|adder_out[4]~DUPLICATE_q  $ (!\inst|sq_signal|Mult1~76  $ (\inst|sq_signal|Mult0~12 )) ) + ( \inst|sq_signal|Mult1~15  ) + ( \inst|sq_signal|Mult1~14  ))
// \inst|sq_signal|Mult1~19  = SHARE((!\inst|sq_signal|adder_out[4]~DUPLICATE_q  & (\inst|sq_signal|Mult1~76  & \inst|sq_signal|Mult0~12 )) # (\inst|sq_signal|adder_out[4]~DUPLICATE_q  & ((\inst|sq_signal|Mult0~12 ) # (\inst|sq_signal|Mult1~76 ))))

	.dataa(!\inst|sq_signal|adder_out[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|sq_signal|Mult1~76 ),
	.datad(!\inst|sq_signal|Mult0~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~14 ),
	.sharein(\inst|sq_signal|Mult1~15 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~17_sumout ),
	.cout(\inst|sq_signal|Mult1~18 ),
	.shareout(\inst|sq_signal|Mult1~19 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~17 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~17 .lut_mask = 64'h0000055F00005AA5;
defparam \inst|sq_signal|Mult1~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y10_N43
dffeas \inst|sq_signal|adder_out[4]~DUPLICATE (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~17_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N45
cyclonev_lcell_comb \inst|sq_signal|Mult1~21 (
// Equation(s):
// \inst|sq_signal|Mult1~21_sumout  = SUM(( !\inst|sq_signal|Mult0~13  $ (!\inst|sq_signal|Mult1~77  $ (\inst|sq_signal|adder_out[5]~DUPLICATE_q )) ) + ( \inst|sq_signal|Mult1~19  ) + ( \inst|sq_signal|Mult1~18  ))
// \inst|sq_signal|Mult1~22  = CARRY(( !\inst|sq_signal|Mult0~13  $ (!\inst|sq_signal|Mult1~77  $ (\inst|sq_signal|adder_out[5]~DUPLICATE_q )) ) + ( \inst|sq_signal|Mult1~19  ) + ( \inst|sq_signal|Mult1~18  ))
// \inst|sq_signal|Mult1~23  = SHARE((!\inst|sq_signal|Mult0~13  & (\inst|sq_signal|Mult1~77  & \inst|sq_signal|adder_out[5]~DUPLICATE_q )) # (\inst|sq_signal|Mult0~13  & ((\inst|sq_signal|adder_out[5]~DUPLICATE_q ) # (\inst|sq_signal|Mult1~77 ))))

	.dataa(gnd),
	.datab(!\inst|sq_signal|Mult0~13 ),
	.datac(!\inst|sq_signal|Mult1~77 ),
	.datad(!\inst|sq_signal|adder_out[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~18 ),
	.sharein(\inst|sq_signal|Mult1~19 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~21_sumout ),
	.cout(\inst|sq_signal|Mult1~22 ),
	.shareout(\inst|sq_signal|Mult1~23 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~21 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~21 .lut_mask = 64'h0000033F00003CC3;
defparam \inst|sq_signal|Mult1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y10_N47
dffeas \inst|sq_signal|adder_out[5]~DUPLICATE (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~21_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N48
cyclonev_lcell_comb \inst|sq_signal|Mult1~25 (
// Equation(s):
// \inst|sq_signal|Mult1~25_sumout  = SUM(( !\inst|sq_signal|adder_out [6] $ (!\inst|sq_signal|Mult0~14  $ (\inst|sq_signal|Mult1~78 )) ) + ( \inst|sq_signal|Mult1~23  ) + ( \inst|sq_signal|Mult1~22  ))
// \inst|sq_signal|Mult1~26  = CARRY(( !\inst|sq_signal|adder_out [6] $ (!\inst|sq_signal|Mult0~14  $ (\inst|sq_signal|Mult1~78 )) ) + ( \inst|sq_signal|Mult1~23  ) + ( \inst|sq_signal|Mult1~22  ))
// \inst|sq_signal|Mult1~27  = SHARE((!\inst|sq_signal|adder_out [6] & (\inst|sq_signal|Mult0~14  & \inst|sq_signal|Mult1~78 )) # (\inst|sq_signal|adder_out [6] & ((\inst|sq_signal|Mult1~78 ) # (\inst|sq_signal|Mult0~14 ))))

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [6]),
	.datac(!\inst|sq_signal|Mult0~14 ),
	.datad(!\inst|sq_signal|Mult1~78 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~22 ),
	.sharein(\inst|sq_signal|Mult1~23 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~25_sumout ),
	.cout(\inst|sq_signal|Mult1~26 ),
	.shareout(\inst|sq_signal|Mult1~27 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~25 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \inst|sq_signal|Mult1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y10_N49
dffeas \inst|sq_signal|adder_out[6] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~25_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[6] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N51
cyclonev_lcell_comb \inst|sq_signal|Mult1~29 (
// Equation(s):
// \inst|sq_signal|Mult1~29_sumout  = SUM(( !\inst|sq_signal|adder_out [7] $ (!\inst|sq_signal|Mult1~79  $ (\inst|sq_signal|Mult0~15 )) ) + ( \inst|sq_signal|Mult1~27  ) + ( \inst|sq_signal|Mult1~26  ))
// \inst|sq_signal|Mult1~30  = CARRY(( !\inst|sq_signal|adder_out [7] $ (!\inst|sq_signal|Mult1~79  $ (\inst|sq_signal|Mult0~15 )) ) + ( \inst|sq_signal|Mult1~27  ) + ( \inst|sq_signal|Mult1~26  ))
// \inst|sq_signal|Mult1~31  = SHARE((!\inst|sq_signal|adder_out [7] & (\inst|sq_signal|Mult1~79  & \inst|sq_signal|Mult0~15 )) # (\inst|sq_signal|adder_out [7] & ((\inst|sq_signal|Mult0~15 ) # (\inst|sq_signal|Mult1~79 ))))

	.dataa(!\inst|sq_signal|adder_out [7]),
	.datab(gnd),
	.datac(!\inst|sq_signal|Mult1~79 ),
	.datad(!\inst|sq_signal|Mult0~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~26 ),
	.sharein(\inst|sq_signal|Mult1~27 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~29_sumout ),
	.cout(\inst|sq_signal|Mult1~30 ),
	.shareout(\inst|sq_signal|Mult1~31 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~29 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~29 .lut_mask = 64'h0000055F00005AA5;
defparam \inst|sq_signal|Mult1~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y10_N53
dffeas \inst|sq_signal|adder_out[7] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~29_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[7] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N44
dffeas \inst|sq_signal|adder_out[4] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~17_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[4] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N46
dffeas \inst|sq_signal|adder_out[5] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~21_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[5] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N0
cyclonev_lcell_comb \inst|s3|WideOr0~0 (
// Equation(s):
// \inst|s3|WideOr0~0_combout  = ( \inst|sq_signal|adder_out [4] & ( \inst|sq_signal|adder_out [5] & ( (!\inst|sq_signal|adder_out [7] & \inst|sq_signal|adder_out [6]) ) ) ) # ( \inst|sq_signal|adder_out [4] & ( !\inst|sq_signal|adder_out [5] & ( 
// (!\inst|sq_signal|adder_out [7] & !\inst|sq_signal|adder_out [6]) ) ) ) # ( !\inst|sq_signal|adder_out [4] & ( !\inst|sq_signal|adder_out [5] & ( !\inst|sq_signal|adder_out [7] $ (\inst|sq_signal|adder_out [6]) ) ) )

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [7]),
	.datac(!\inst|sq_signal|adder_out [6]),
	.datad(gnd),
	.datae(!\inst|sq_signal|adder_out [4]),
	.dataf(!\inst|sq_signal|adder_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s3|WideOr0~0 .extended_lut = "off";
defparam \inst|s3|WideOr0~0 .lut_mask = 64'hC3C3C0C000000C0C;
defparam \inst|s3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N1
dffeas \inst|s3|out[6] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s3|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s3|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s3|out[6] .is_wysiwyg = "true";
defparam \inst|s3|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N50
dffeas \inst|sq_signal|adder_out[6]~DUPLICATE (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~25_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N0
cyclonev_lcell_comb \inst|s3|WideOr1~0 (
// Equation(s):
// \inst|s3|WideOr1~0_combout  = ( \inst|sq_signal|adder_out [7] & ( (\inst|sq_signal|adder_out [4] & (\inst|sq_signal|adder_out[6]~DUPLICATE_q  & !\inst|sq_signal|adder_out [5])) ) ) # ( !\inst|sq_signal|adder_out [7] & ( (!\inst|sq_signal|adder_out [4] & 
// (!\inst|sq_signal|adder_out[6]~DUPLICATE_q  & \inst|sq_signal|adder_out [5])) # (\inst|sq_signal|adder_out [4] & ((!\inst|sq_signal|adder_out[6]~DUPLICATE_q ) # (\inst|sq_signal|adder_out [5]))) ) )

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [4]),
	.datac(!\inst|sq_signal|adder_out[6]~DUPLICATE_q ),
	.datad(!\inst|sq_signal|adder_out [5]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s3|WideOr1~0 .extended_lut = "off";
defparam \inst|s3|WideOr1~0 .lut_mask = 64'h30F330F303000300;
defparam \inst|s3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N1
dffeas \inst|s3|out[5] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s3|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s3|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s3|out[5] .is_wysiwyg = "true";
defparam \inst|s3|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N42
cyclonev_lcell_comb \inst|s3|WideOr2~0 (
// Equation(s):
// \inst|s3|WideOr2~0_combout  = ( \inst|sq_signal|adder_out [4] & ( \inst|sq_signal|adder_out [5] & ( !\inst|sq_signal|adder_out [7] ) ) ) # ( \inst|sq_signal|adder_out [4] & ( !\inst|sq_signal|adder_out [5] & ( (!\inst|sq_signal|adder_out [7]) # 
// (!\inst|sq_signal|adder_out [6]) ) ) ) # ( !\inst|sq_signal|adder_out [4] & ( !\inst|sq_signal|adder_out [5] & ( (!\inst|sq_signal|adder_out [7] & \inst|sq_signal|adder_out [6]) ) ) )

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [7]),
	.datac(!\inst|sq_signal|adder_out [6]),
	.datad(gnd),
	.datae(!\inst|sq_signal|adder_out [4]),
	.dataf(!\inst|sq_signal|adder_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s3|WideOr2~0 .extended_lut = "off";
defparam \inst|s3|WideOr2~0 .lut_mask = 64'h0C0CFCFC0000CCCC;
defparam \inst|s3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N43
dffeas \inst|s3|out[4] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s3|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s3|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s3|out[4] .is_wysiwyg = "true";
defparam \inst|s3|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N24
cyclonev_lcell_comb \inst|s3|WideOr3~0 (
// Equation(s):
// \inst|s3|WideOr3~0_combout  = ( \inst|sq_signal|adder_out [7] & ( (\inst|sq_signal|adder_out [5] & (!\inst|sq_signal|adder_out [4] $ (\inst|sq_signal|adder_out[6]~DUPLICATE_q ))) ) ) # ( !\inst|sq_signal|adder_out [7] & ( (!\inst|sq_signal|adder_out [4] & 
// (\inst|sq_signal|adder_out[6]~DUPLICATE_q  & !\inst|sq_signal|adder_out [5])) # (\inst|sq_signal|adder_out [4] & (!\inst|sq_signal|adder_out[6]~DUPLICATE_q  $ (\inst|sq_signal|adder_out [5]))) ) )

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [4]),
	.datac(!\inst|sq_signal|adder_out[6]~DUPLICATE_q ),
	.datad(!\inst|sq_signal|adder_out [5]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s3|WideOr3~0 .extended_lut = "off";
defparam \inst|s3|WideOr3~0 .lut_mask = 64'h3C033C0300C300C3;
defparam \inst|s3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N25
dffeas \inst|s3|out[3] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s3|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s3|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s3|out[3] .is_wysiwyg = "true";
defparam \inst|s3|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N36
cyclonev_lcell_comb \inst|s3|WideOr4~0 (
// Equation(s):
// \inst|s3|WideOr4~0_combout  = ( \inst|sq_signal|adder_out [7] & ( (\inst|sq_signal|adder_out [6] & ((!\inst|sq_signal|adder_out [4]) # (\inst|sq_signal|adder_out [5]))) ) ) # ( !\inst|sq_signal|adder_out [7] & ( (\inst|sq_signal|adder_out [5] & 
// (!\inst|sq_signal|adder_out [6] & !\inst|sq_signal|adder_out [4])) ) )

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [5]),
	.datac(!\inst|sq_signal|adder_out [6]),
	.datad(!\inst|sq_signal|adder_out [4]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s3|WideOr4~0 .extended_lut = "off";
defparam \inst|s3|WideOr4~0 .lut_mask = 64'h300030000F030F03;
defparam \inst|s3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N37
dffeas \inst|s3|out[2] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s3|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s3|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s3|out[2] .is_wysiwyg = "true";
defparam \inst|s3|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N27
cyclonev_lcell_comb \inst|s3|WideOr5~0 (
// Equation(s):
// \inst|s3|WideOr5~0_combout  = ( \inst|sq_signal|adder_out [7] & ( (!\inst|sq_signal|adder_out [4] & (\inst|sq_signal|adder_out[6]~DUPLICATE_q )) # (\inst|sq_signal|adder_out [4] & ((\inst|sq_signal|adder_out [5]))) ) ) # ( !\inst|sq_signal|adder_out [7] & 
// ( (\inst|sq_signal|adder_out[6]~DUPLICATE_q  & (!\inst|sq_signal|adder_out [4] $ (!\inst|sq_signal|adder_out [5]))) ) )

	.dataa(!\inst|sq_signal|adder_out[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|sq_signal|adder_out [4]),
	.datad(!\inst|sq_signal|adder_out [5]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s3|WideOr5~0 .extended_lut = "off";
defparam \inst|s3|WideOr5~0 .lut_mask = 64'h05500550505F505F;
defparam \inst|s3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N28
dffeas \inst|s3|out[1] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s3|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s3|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s3|out[1] .is_wysiwyg = "true";
defparam \inst|s3|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N9
cyclonev_lcell_comb \inst|s3|WideOr6~0 (
// Equation(s):
// \inst|s3|WideOr6~0_combout  = ( \inst|sq_signal|adder_out [7] & ( \inst|sq_signal|adder_out [5] & ( (\inst|sq_signal|adder_out [4] & !\inst|sq_signal|adder_out [6]) ) ) ) # ( \inst|sq_signal|adder_out [7] & ( !\inst|sq_signal|adder_out [5] & ( 
// (\inst|sq_signal|adder_out [4] & \inst|sq_signal|adder_out [6]) ) ) ) # ( !\inst|sq_signal|adder_out [7] & ( !\inst|sq_signal|adder_out [5] & ( !\inst|sq_signal|adder_out [4] $ (!\inst|sq_signal|adder_out [6]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|sq_signal|adder_out [4]),
	.datad(!\inst|sq_signal|adder_out [6]),
	.datae(!\inst|sq_signal|adder_out [7]),
	.dataf(!\inst|sq_signal|adder_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s3|WideOr6~0 .extended_lut = "off";
defparam \inst|s3|WideOr6~0 .lut_mask = 64'h0FF0000F00000F00;
defparam \inst|s3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N10
dffeas \inst|s3|out[0] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s3|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s3|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s3|out[0] .is_wysiwyg = "true";
defparam \inst|s3|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N54
cyclonev_lcell_comb \inst|sq_signal|Mult1~33 (
// Equation(s):
// \inst|sq_signal|Mult1~33_sumout  = SUM(( !\inst|sq_signal|adder_out [8] $ (!\inst|sq_signal|Mult0~16  $ (\inst|sq_signal|Mult1~80 )) ) + ( \inst|sq_signal|Mult1~31  ) + ( \inst|sq_signal|Mult1~30  ))
// \inst|sq_signal|Mult1~34  = CARRY(( !\inst|sq_signal|adder_out [8] $ (!\inst|sq_signal|Mult0~16  $ (\inst|sq_signal|Mult1~80 )) ) + ( \inst|sq_signal|Mult1~31  ) + ( \inst|sq_signal|Mult1~30  ))
// \inst|sq_signal|Mult1~35  = SHARE((!\inst|sq_signal|adder_out [8] & (\inst|sq_signal|Mult0~16  & \inst|sq_signal|Mult1~80 )) # (\inst|sq_signal|adder_out [8] & ((\inst|sq_signal|Mult1~80 ) # (\inst|sq_signal|Mult0~16 ))))

	.dataa(!\inst|sq_signal|adder_out [8]),
	.datab(gnd),
	.datac(!\inst|sq_signal|Mult0~16 ),
	.datad(!\inst|sq_signal|Mult1~80 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~30 ),
	.sharein(\inst|sq_signal|Mult1~31 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~33_sumout ),
	.cout(\inst|sq_signal|Mult1~34 ),
	.shareout(\inst|sq_signal|Mult1~35 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~33 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~33 .lut_mask = 64'h0000055F00005AA5;
defparam \inst|sq_signal|Mult1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y10_N55
dffeas \inst|sq_signal|adder_out[8] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~33_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[8] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N57
cyclonev_lcell_comb \inst|sq_signal|Mult1~37 (
// Equation(s):
// \inst|sq_signal|Mult1~37_sumout  = SUM(( !\inst|sq_signal|Mult0~17  $ (!\inst|sq_signal|adder_out [9] $ (\inst|sq_signal|Mult1~81 )) ) + ( \inst|sq_signal|Mult1~35  ) + ( \inst|sq_signal|Mult1~34  ))
// \inst|sq_signal|Mult1~38  = CARRY(( !\inst|sq_signal|Mult0~17  $ (!\inst|sq_signal|adder_out [9] $ (\inst|sq_signal|Mult1~81 )) ) + ( \inst|sq_signal|Mult1~35  ) + ( \inst|sq_signal|Mult1~34  ))
// \inst|sq_signal|Mult1~39  = SHARE((!\inst|sq_signal|Mult0~17  & (\inst|sq_signal|adder_out [9] & \inst|sq_signal|Mult1~81 )) # (\inst|sq_signal|Mult0~17  & ((\inst|sq_signal|Mult1~81 ) # (\inst|sq_signal|adder_out [9]))))

	.dataa(gnd),
	.datab(!\inst|sq_signal|Mult0~17 ),
	.datac(!\inst|sq_signal|adder_out [9]),
	.datad(!\inst|sq_signal|Mult1~81 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~34 ),
	.sharein(\inst|sq_signal|Mult1~35 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~37_sumout ),
	.cout(\inst|sq_signal|Mult1~38 ),
	.shareout(\inst|sq_signal|Mult1~39 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~37 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~37 .lut_mask = 64'h0000033F00003CC3;
defparam \inst|sq_signal|Mult1~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y10_N59
dffeas \inst|sq_signal|adder_out[9] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~37_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[9] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N4
dffeas \inst|sq_signal|adder_out[11] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~45_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[11] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N0
cyclonev_lcell_comb \inst|sq_signal|Mult1~41 (
// Equation(s):
// \inst|sq_signal|Mult1~41_sumout  = SUM(( !\inst|sq_signal|adder_out [10] $ (!\inst|sq_signal|Mult0~18  $ (\inst|sq_signal|Mult1~82 )) ) + ( \inst|sq_signal|Mult1~39  ) + ( \inst|sq_signal|Mult1~38  ))
// \inst|sq_signal|Mult1~42  = CARRY(( !\inst|sq_signal|adder_out [10] $ (!\inst|sq_signal|Mult0~18  $ (\inst|sq_signal|Mult1~82 )) ) + ( \inst|sq_signal|Mult1~39  ) + ( \inst|sq_signal|Mult1~38  ))
// \inst|sq_signal|Mult1~43  = SHARE((!\inst|sq_signal|adder_out [10] & (\inst|sq_signal|Mult0~18  & \inst|sq_signal|Mult1~82 )) # (\inst|sq_signal|adder_out [10] & ((\inst|sq_signal|Mult1~82 ) # (\inst|sq_signal|Mult0~18 ))))

	.dataa(!\inst|sq_signal|adder_out [10]),
	.datab(gnd),
	.datac(!\inst|sq_signal|Mult0~18 ),
	.datad(!\inst|sq_signal|Mult1~82 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~38 ),
	.sharein(\inst|sq_signal|Mult1~39 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~41_sumout ),
	.cout(\inst|sq_signal|Mult1~42 ),
	.shareout(\inst|sq_signal|Mult1~43 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~41 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~41 .lut_mask = 64'h0000055F00005AA5;
defparam \inst|sq_signal|Mult1~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y9_N2
dffeas \inst|sq_signal|adder_out[10] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~41_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[10] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N3
cyclonev_lcell_comb \inst|sq_signal|Mult1~45 (
// Equation(s):
// \inst|sq_signal|Mult1~45_sumout  = SUM(( !\inst|sq_signal|adder_out [11] $ (!\inst|sq_signal|Mult0~19  $ (\inst|sq_signal|Mult1~83 )) ) + ( \inst|sq_signal|Mult1~43  ) + ( \inst|sq_signal|Mult1~42  ))
// \inst|sq_signal|Mult1~46  = CARRY(( !\inst|sq_signal|adder_out [11] $ (!\inst|sq_signal|Mult0~19  $ (\inst|sq_signal|Mult1~83 )) ) + ( \inst|sq_signal|Mult1~43  ) + ( \inst|sq_signal|Mult1~42  ))
// \inst|sq_signal|Mult1~47  = SHARE((!\inst|sq_signal|adder_out [11] & (\inst|sq_signal|Mult0~19  & \inst|sq_signal|Mult1~83 )) # (\inst|sq_signal|adder_out [11] & ((\inst|sq_signal|Mult1~83 ) # (\inst|sq_signal|Mult0~19 ))))

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [11]),
	.datac(!\inst|sq_signal|Mult0~19 ),
	.datad(!\inst|sq_signal|Mult1~83 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~42 ),
	.sharein(\inst|sq_signal|Mult1~43 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~45_sumout ),
	.cout(\inst|sq_signal|Mult1~46 ),
	.shareout(\inst|sq_signal|Mult1~47 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~45 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~45 .lut_mask = 64'h0000033F00003CC3;
defparam \inst|sq_signal|Mult1~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y9_N5
dffeas \inst|sq_signal|adder_out[11]~DUPLICATE (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~45_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[11]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N56
dffeas \inst|sq_signal|adder_out[8]~DUPLICATE (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~33_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N42
cyclonev_lcell_comb \inst|s4|WideOr0~0 (
// Equation(s):
// \inst|s4|WideOr0~0_combout  = ( \inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( (!\inst|sq_signal|adder_out[11]~DUPLICATE_q  & (!\inst|sq_signal|adder_out [9] $ (\inst|sq_signal|adder_out [10]))) ) ) # ( !\inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( 
// (!\inst|sq_signal|adder_out [9] & (!\inst|sq_signal|adder_out[11]~DUPLICATE_q  $ (\inst|sq_signal|adder_out [10]))) ) )

	.dataa(!\inst|sq_signal|adder_out [9]),
	.datab(!\inst|sq_signal|adder_out[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|sq_signal|adder_out [10]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s4|WideOr0~0 .extended_lut = "off";
defparam \inst|s4|WideOr0~0 .lut_mask = 64'h8822882288448844;
defparam \inst|s4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N44
dffeas \inst|s4|out[6] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s4|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s4|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s4|out[6] .is_wysiwyg = "true";
defparam \inst|s4|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N45
cyclonev_lcell_comb \inst|s4|WideOr1~0 (
// Equation(s):
// \inst|s4|WideOr1~0_combout  = ( \inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( !\inst|sq_signal|adder_out[11]~DUPLICATE_q  $ (((!\inst|sq_signal|adder_out [9] & \inst|sq_signal|adder_out [10]))) ) ) # ( !\inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( 
// (\inst|sq_signal|adder_out [9] & (!\inst|sq_signal|adder_out[11]~DUPLICATE_q  & !\inst|sq_signal|adder_out [10])) ) )

	.dataa(!\inst|sq_signal|adder_out [9]),
	.datab(!\inst|sq_signal|adder_out[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|sq_signal|adder_out [10]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s4|WideOr1~0 .extended_lut = "off";
defparam \inst|s4|WideOr1~0 .lut_mask = 64'h44004400CC66CC66;
defparam \inst|s4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N46
dffeas \inst|s4|out[5] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s4|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s4|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s4|out[5] .is_wysiwyg = "true";
defparam \inst|s4|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N51
cyclonev_lcell_comb \inst|s4|WideOr2~0 (
// Equation(s):
// \inst|s4|WideOr2~0_combout  = ( \inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( (!\inst|sq_signal|adder_out[11]~DUPLICATE_q ) # ((!\inst|sq_signal|adder_out [9] & !\inst|sq_signal|adder_out [10])) ) ) # ( !\inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( 
// (!\inst|sq_signal|adder_out [9] & (!\inst|sq_signal|adder_out[11]~DUPLICATE_q  & \inst|sq_signal|adder_out [10])) ) )

	.dataa(!\inst|sq_signal|adder_out [9]),
	.datab(!\inst|sq_signal|adder_out[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|sq_signal|adder_out [10]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s4|WideOr2~0 .extended_lut = "off";
defparam \inst|s4|WideOr2~0 .lut_mask = 64'h00880088EECCEECC;
defparam \inst|s4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N52
dffeas \inst|s4|out[4] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s4|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s4|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s4|out[4] .is_wysiwyg = "true";
defparam \inst|s4|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N57
cyclonev_lcell_comb \inst|s4|WideOr3~0 (
// Equation(s):
// \inst|s4|WideOr3~0_combout  = ( \inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( (!\inst|sq_signal|adder_out [9] & (!\inst|sq_signal|adder_out[11]~DUPLICATE_q  & !\inst|sq_signal|adder_out [10])) # (\inst|sq_signal|adder_out [9] & ((\inst|sq_signal|adder_out 
// [10]))) ) ) # ( !\inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( (!\inst|sq_signal|adder_out[11]~DUPLICATE_q  & (!\inst|sq_signal|adder_out [9] & \inst|sq_signal|adder_out [10])) # (\inst|sq_signal|adder_out[11]~DUPLICATE_q  & (\inst|sq_signal|adder_out [9] 
// & !\inst|sq_signal|adder_out [10])) ) )

	.dataa(!\inst|sq_signal|adder_out[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|sq_signal|adder_out [9]),
	.datad(!\inst|sq_signal|adder_out [10]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s4|WideOr3~0 .extended_lut = "off";
defparam \inst|s4|WideOr3~0 .lut_mask = 64'h05A005A0A00FA00F;
defparam \inst|s4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N58
dffeas \inst|s4|out[3] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s4|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s4|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s4|out[3] .is_wysiwyg = "true";
defparam \inst|s4|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N48
cyclonev_lcell_comb \inst|s4|WideOr4~0 (
// Equation(s):
// \inst|s4|WideOr4~0_combout  = ( \inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( (\inst|sq_signal|adder_out [9] & (\inst|sq_signal|adder_out[11]~DUPLICATE_q  & \inst|sq_signal|adder_out [10])) ) ) # ( !\inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( 
// (!\inst|sq_signal|adder_out[11]~DUPLICATE_q  & (\inst|sq_signal|adder_out [9] & !\inst|sq_signal|adder_out [10])) # (\inst|sq_signal|adder_out[11]~DUPLICATE_q  & ((\inst|sq_signal|adder_out [10]))) ) )

	.dataa(!\inst|sq_signal|adder_out [9]),
	.datab(!\inst|sq_signal|adder_out[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|sq_signal|adder_out [10]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s4|WideOr4~0 .extended_lut = "off";
defparam \inst|s4|WideOr4~0 .lut_mask = 64'h4433443300110011;
defparam \inst|s4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N49
dffeas \inst|s4|out[2] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s4|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s4|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s4|out[2] .is_wysiwyg = "true";
defparam \inst|s4|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N27
cyclonev_lcell_comb \inst|s4|WideOr5~0 (
// Equation(s):
// \inst|s4|WideOr5~0_combout  = ( \inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( (!\inst|sq_signal|adder_out[11]~DUPLICATE_q  & (!\inst|sq_signal|adder_out [9] & \inst|sq_signal|adder_out [10])) # (\inst|sq_signal|adder_out[11]~DUPLICATE_q  & 
// (\inst|sq_signal|adder_out [9])) ) ) # ( !\inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( (\inst|sq_signal|adder_out [10] & ((\inst|sq_signal|adder_out [9]) # (\inst|sq_signal|adder_out[11]~DUPLICATE_q ))) ) )

	.dataa(!\inst|sq_signal|adder_out[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|sq_signal|adder_out [9]),
	.datad(!\inst|sq_signal|adder_out [10]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s4|WideOr5~0 .extended_lut = "off";
defparam \inst|s4|WideOr5~0 .lut_mask = 64'h005F005F05A505A5;
defparam \inst|s4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N28
dffeas \inst|s4|out[1] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s4|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s4|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s4|out[1] .is_wysiwyg = "true";
defparam \inst|s4|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N54
cyclonev_lcell_comb \inst|s4|WideOr6~0 (
// Equation(s):
// \inst|s4|WideOr6~0_combout  = ( \inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( (!\inst|sq_signal|adder_out[11]~DUPLICATE_q  & (!\inst|sq_signal|adder_out [9] & !\inst|sq_signal|adder_out [10])) # (\inst|sq_signal|adder_out[11]~DUPLICATE_q  & 
// (!\inst|sq_signal|adder_out [9] $ (!\inst|sq_signal|adder_out [10]))) ) ) # ( !\inst|sq_signal|adder_out[8]~DUPLICATE_q  & ( (!\inst|sq_signal|adder_out[11]~DUPLICATE_q  & (!\inst|sq_signal|adder_out [9] & \inst|sq_signal|adder_out [10])) ) )

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out[11]~DUPLICATE_q ),
	.datac(!\inst|sq_signal|adder_out [9]),
	.datad(!\inst|sq_signal|adder_out [10]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s4|WideOr6~0 .extended_lut = "off";
defparam \inst|s4|WideOr6~0 .lut_mask = 64'h00C000C0C330C330;
defparam \inst|s4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N55
dffeas \inst|s4|out[0] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s4|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s4|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s4|out[0] .is_wysiwyg = "true";
defparam \inst|s4|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N6
cyclonev_lcell_comb \inst|sq_signal|Mult1~49 (
// Equation(s):
// \inst|sq_signal|Mult1~49_sumout  = SUM(( !\inst|sq_signal|Mult0~20  $ (!\inst|sq_signal|Mult1~84  $ (\inst|sq_signal|adder_out [12])) ) + ( \inst|sq_signal|Mult1~47  ) + ( \inst|sq_signal|Mult1~46  ))
// \inst|sq_signal|Mult1~50  = CARRY(( !\inst|sq_signal|Mult0~20  $ (!\inst|sq_signal|Mult1~84  $ (\inst|sq_signal|adder_out [12])) ) + ( \inst|sq_signal|Mult1~47  ) + ( \inst|sq_signal|Mult1~46  ))
// \inst|sq_signal|Mult1~51  = SHARE((!\inst|sq_signal|Mult0~20  & (\inst|sq_signal|Mult1~84  & \inst|sq_signal|adder_out [12])) # (\inst|sq_signal|Mult0~20  & ((\inst|sq_signal|adder_out [12]) # (\inst|sq_signal|Mult1~84 ))))

	.dataa(!\inst|sq_signal|Mult0~20 ),
	.datab(gnd),
	.datac(!\inst|sq_signal|Mult1~84 ),
	.datad(!\inst|sq_signal|adder_out [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~46 ),
	.sharein(\inst|sq_signal|Mult1~47 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~49_sumout ),
	.cout(\inst|sq_signal|Mult1~50 ),
	.shareout(\inst|sq_signal|Mult1~51 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~49 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~49 .lut_mask = 64'h0000055F00005AA5;
defparam \inst|sq_signal|Mult1~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y9_N8
dffeas \inst|sq_signal|adder_out[12] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~49_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[12] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N9
cyclonev_lcell_comb \inst|sq_signal|Mult1~53 (
// Equation(s):
// \inst|sq_signal|Mult1~53_sumout  = SUM(( !\inst|sq_signal|adder_out[13]~DUPLICATE_q  $ (!\inst|sq_signal|Mult0~21  $ (\inst|sq_signal|Mult1~85 )) ) + ( \inst|sq_signal|Mult1~51  ) + ( \inst|sq_signal|Mult1~50  ))
// \inst|sq_signal|Mult1~54  = CARRY(( !\inst|sq_signal|adder_out[13]~DUPLICATE_q  $ (!\inst|sq_signal|Mult0~21  $ (\inst|sq_signal|Mult1~85 )) ) + ( \inst|sq_signal|Mult1~51  ) + ( \inst|sq_signal|Mult1~50  ))
// \inst|sq_signal|Mult1~55  = SHARE((!\inst|sq_signal|adder_out[13]~DUPLICATE_q  & (\inst|sq_signal|Mult0~21  & \inst|sq_signal|Mult1~85 )) # (\inst|sq_signal|adder_out[13]~DUPLICATE_q  & ((\inst|sq_signal|Mult1~85 ) # (\inst|sq_signal|Mult0~21 ))))

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out[13]~DUPLICATE_q ),
	.datac(!\inst|sq_signal|Mult0~21 ),
	.datad(!\inst|sq_signal|Mult1~85 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~50 ),
	.sharein(\inst|sq_signal|Mult1~51 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~53_sumout ),
	.cout(\inst|sq_signal|Mult1~54 ),
	.shareout(\inst|sq_signal|Mult1~55 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~53 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~53 .lut_mask = 64'h0000033F00003CC3;
defparam \inst|sq_signal|Mult1~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y9_N11
dffeas \inst|sq_signal|adder_out[13]~DUPLICATE (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~53_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[13]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N12
cyclonev_lcell_comb \inst|sq_signal|Mult1~57 (
// Equation(s):
// \inst|sq_signal|Mult1~57_sumout  = SUM(( !\inst|sq_signal|adder_out [14] $ (!\inst|sq_signal|Mult0~22  $ (\inst|sq_signal|Mult1~86 )) ) + ( \inst|sq_signal|Mult1~55  ) + ( \inst|sq_signal|Mult1~54  ))
// \inst|sq_signal|Mult1~58  = CARRY(( !\inst|sq_signal|adder_out [14] $ (!\inst|sq_signal|Mult0~22  $ (\inst|sq_signal|Mult1~86 )) ) + ( \inst|sq_signal|Mult1~55  ) + ( \inst|sq_signal|Mult1~54  ))
// \inst|sq_signal|Mult1~59  = SHARE((!\inst|sq_signal|adder_out [14] & (\inst|sq_signal|Mult0~22  & \inst|sq_signal|Mult1~86 )) # (\inst|sq_signal|adder_out [14] & ((\inst|sq_signal|Mult1~86 ) # (\inst|sq_signal|Mult0~22 ))))

	.dataa(!\inst|sq_signal|adder_out [14]),
	.datab(gnd),
	.datac(!\inst|sq_signal|Mult0~22 ),
	.datad(!\inst|sq_signal|Mult1~86 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~54 ),
	.sharein(\inst|sq_signal|Mult1~55 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~57_sumout ),
	.cout(\inst|sq_signal|Mult1~58 ),
	.shareout(\inst|sq_signal|Mult1~59 ));
// synopsys translate_off
defparam \inst|sq_signal|Mult1~57 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~57 .lut_mask = 64'h0000055F00005AA5;
defparam \inst|sq_signal|Mult1~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y9_N14
dffeas \inst|sq_signal|adder_out[14] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~57_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[14] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N10
dffeas \inst|sq_signal|adder_out[13] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~53_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[13] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N17
dffeas \inst|sq_signal|adder_out[15]~DUPLICATE (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~61_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[15]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N15
cyclonev_lcell_comb \inst|sq_signal|Mult1~61 (
// Equation(s):
// \inst|sq_signal|Mult1~61_sumout  = SUM(( !\inst|sq_signal|adder_out[15]~DUPLICATE_q  $ (!\inst|sq_signal|Mult0~23  $ (\inst|sq_signal|Mult1~87 )) ) + ( \inst|sq_signal|Mult1~59  ) + ( \inst|sq_signal|Mult1~58  ))

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out[15]~DUPLICATE_q ),
	.datac(!\inst|sq_signal|Mult0~23 ),
	.datad(!\inst|sq_signal|Mult1~87 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|sq_signal|Mult1~58 ),
	.sharein(\inst|sq_signal|Mult1~59 ),
	.combout(),
	.sumout(\inst|sq_signal|Mult1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|sq_signal|Mult1~61 .extended_lut = "off";
defparam \inst|sq_signal|Mult1~61 .lut_mask = 64'h0000000000003CC3;
defparam \inst|sq_signal|Mult1~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X85_Y9_N16
dffeas \inst|sq_signal|adder_out[15] (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~61_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[15] .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N18
cyclonev_lcell_comb \inst|s5|WideOr0~0 (
// Equation(s):
// \inst|s5|WideOr0~0_combout  = ( \inst|sq_signal|adder_out [12] & ( (!\inst|sq_signal|adder_out [15] & (!\inst|sq_signal|adder_out [14] $ (\inst|sq_signal|adder_out [13]))) ) ) # ( !\inst|sq_signal|adder_out [12] & ( (!\inst|sq_signal|adder_out [13] & 
// (!\inst|sq_signal|adder_out [14] $ (\inst|sq_signal|adder_out [15]))) ) )

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [14]),
	.datac(!\inst|sq_signal|adder_out [13]),
	.datad(!\inst|sq_signal|adder_out [15]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s5|WideOr0~0 .extended_lut = "off";
defparam \inst|s5|WideOr0~0 .lut_mask = 64'hC030C030C300C300;
defparam \inst|s5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N19
dffeas \inst|s5|out[6] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s5|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s5|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s5|out[6] .is_wysiwyg = "true";
defparam \inst|s5|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N21
cyclonev_lcell_comb \inst|s5|WideOr1~0 (
// Equation(s):
// \inst|s5|WideOr1~0_combout  = ( \inst|sq_signal|adder_out [12] & ( !\inst|sq_signal|adder_out [15] $ (((\inst|sq_signal|adder_out [14] & !\inst|sq_signal|adder_out[13]~DUPLICATE_q ))) ) ) # ( !\inst|sq_signal|adder_out [12] & ( (!\inst|sq_signal|adder_out 
// [14] & (\inst|sq_signal|adder_out[13]~DUPLICATE_q  & !\inst|sq_signal|adder_out [15])) ) )

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [14]),
	.datac(!\inst|sq_signal|adder_out[13]~DUPLICATE_q ),
	.datad(!\inst|sq_signal|adder_out [15]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s5|WideOr1~0 .extended_lut = "off";
defparam \inst|s5|WideOr1~0 .lut_mask = 64'h0C000C00CF30CF30;
defparam \inst|s5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N23
dffeas \inst|s5|out[5] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s5|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s5|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s5|out[5] .is_wysiwyg = "true";
defparam \inst|s5|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N24
cyclonev_lcell_comb \inst|s5|WideOr2~0 (
// Equation(s):
// \inst|s5|WideOr2~0_combout  = ( \inst|sq_signal|adder_out [12] & ( (!\inst|sq_signal|adder_out [15]) # ((!\inst|sq_signal|adder_out [14] & !\inst|sq_signal|adder_out [13])) ) ) # ( !\inst|sq_signal|adder_out [12] & ( (\inst|sq_signal|adder_out [14] & 
// (!\inst|sq_signal|adder_out [13] & !\inst|sq_signal|adder_out [15])) ) )

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [14]),
	.datac(!\inst|sq_signal|adder_out [13]),
	.datad(!\inst|sq_signal|adder_out [15]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s5|WideOr2~0 .extended_lut = "off";
defparam \inst|s5|WideOr2~0 .lut_mask = 64'h30003000FFC0FFC0;
defparam \inst|s5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N25
dffeas \inst|s5|out[4] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s5|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s5|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s5|out[4] .is_wysiwyg = "true";
defparam \inst|s5|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N39
cyclonev_lcell_comb \inst|s5|WideOr3~0 (
// Equation(s):
// \inst|s5|WideOr3~0_combout  = ( \inst|sq_signal|adder_out [12] & ( (!\inst|sq_signal|adder_out [13] & (!\inst|sq_signal|adder_out [14] & !\inst|sq_signal|adder_out [15])) # (\inst|sq_signal|adder_out [13] & (\inst|sq_signal|adder_out [14])) ) ) # ( 
// !\inst|sq_signal|adder_out [12] & ( (!\inst|sq_signal|adder_out [13] & (\inst|sq_signal|adder_out [14] & !\inst|sq_signal|adder_out [15])) # (\inst|sq_signal|adder_out [13] & (!\inst|sq_signal|adder_out [14] & \inst|sq_signal|adder_out [15])) ) )

	.dataa(!\inst|sq_signal|adder_out [13]),
	.datab(gnd),
	.datac(!\inst|sq_signal|adder_out [14]),
	.datad(!\inst|sq_signal|adder_out [15]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s5|WideOr3~0 .extended_lut = "off";
defparam \inst|s5|WideOr3~0 .lut_mask = 64'h0A500A50A505A505;
defparam \inst|s5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N41
dffeas \inst|s5|out[3] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s5|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s5|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s5|out[3] .is_wysiwyg = "true";
defparam \inst|s5|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N7
dffeas \inst|sq_signal|adder_out[12]~DUPLICATE (
	.clk(\inst|counter_1|clk_out~q ),
	.d(\inst|sq_signal|Mult1~49_sumout ),
	.asdata(vcc),
	.clrn(!\inst|counter_1|alclr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|sq_signal|adder_out[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|sq_signal|adder_out[12]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|sq_signal|adder_out[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N33
cyclonev_lcell_comb \inst|s5|WideOr4~0 (
// Equation(s):
// \inst|s5|WideOr4~0_combout  = ( \inst|sq_signal|adder_out[12]~DUPLICATE_q  & ( (\inst|sq_signal|adder_out [13] & (\inst|sq_signal|adder_out [14] & \inst|sq_signal|adder_out [15])) ) ) # ( !\inst|sq_signal|adder_out[12]~DUPLICATE_q  & ( 
// (!\inst|sq_signal|adder_out [14] & (\inst|sq_signal|adder_out [13] & !\inst|sq_signal|adder_out [15])) # (\inst|sq_signal|adder_out [14] & ((\inst|sq_signal|adder_out [15]))) ) )

	.dataa(!\inst|sq_signal|adder_out [13]),
	.datab(gnd),
	.datac(!\inst|sq_signal|adder_out [14]),
	.datad(!\inst|sq_signal|adder_out [15]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s5|WideOr4~0 .extended_lut = "off";
defparam \inst|s5|WideOr4~0 .lut_mask = 64'h500F500F00050005;
defparam \inst|s5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N34
dffeas \inst|s5|out[2] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s5|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s5|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s5|out[2] .is_wysiwyg = "true";
defparam \inst|s5|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N30
cyclonev_lcell_comb \inst|s5|WideOr5~0 (
// Equation(s):
// \inst|s5|WideOr5~0_combout  = ( \inst|sq_signal|adder_out [12] & ( (!\inst|sq_signal|adder_out [13] & (\inst|sq_signal|adder_out [14] & !\inst|sq_signal|adder_out [15])) # (\inst|sq_signal|adder_out [13] & ((\inst|sq_signal|adder_out [15]))) ) ) # ( 
// !\inst|sq_signal|adder_out [12] & ( (\inst|sq_signal|adder_out [14] & ((\inst|sq_signal|adder_out [15]) # (\inst|sq_signal|adder_out [13]))) ) )

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [14]),
	.datac(!\inst|sq_signal|adder_out [13]),
	.datad(!\inst|sq_signal|adder_out [15]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s5|WideOr5~0 .extended_lut = "off";
defparam \inst|s5|WideOr5~0 .lut_mask = 64'h03330333300F300F;
defparam \inst|s5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N32
dffeas \inst|s5|out[1] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s5|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s5|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s5|out[1] .is_wysiwyg = "true";
defparam \inst|s5|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N36
cyclonev_lcell_comb \inst|s5|WideOr6~0 (
// Equation(s):
// \inst|s5|WideOr6~0_combout  = ( \inst|sq_signal|adder_out [12] & ( (!\inst|sq_signal|adder_out [14] & (!\inst|sq_signal|adder_out [13] $ (\inst|sq_signal|adder_out [15]))) # (\inst|sq_signal|adder_out [14] & (!\inst|sq_signal|adder_out [13] & 
// \inst|sq_signal|adder_out [15])) ) ) # ( !\inst|sq_signal|adder_out [12] & ( (\inst|sq_signal|adder_out [14] & (!\inst|sq_signal|adder_out [13] & !\inst|sq_signal|adder_out [15])) ) )

	.dataa(gnd),
	.datab(!\inst|sq_signal|adder_out [14]),
	.datac(!\inst|sq_signal|adder_out [13]),
	.datad(!\inst|sq_signal|adder_out [15]),
	.datae(gnd),
	.dataf(!\inst|sq_signal|adder_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|s5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|s5|WideOr6~0 .extended_lut = "off";
defparam \inst|s5|WideOr6~0 .lut_mask = 64'h30003000C03CC03C;
defparam \inst|s5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N37
dffeas \inst|s5|out[0] (
	.clk(\inst2|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|s5|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|s5|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|s5|out[0] .is_wysiwyg = "true";
defparam \inst|s5|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
