$date
	Thu Jan 15 13:36:01 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parameterizedCounter_tb $end
$var wire 8 ! count_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ load_en $end
$var reg 1 % reset_n $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 8 & data_in [7:0] $end
$var wire 1 $ load_en $end
$var wire 1 % reset_n $end
$var reg 8 ' count_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
0%
0$
b0 #
0"
bx !
$end
#5
b0 !
b0 '
1"
#10
0"
#15
1%
1"
#20
0"
#25
b1 !
b1 '
1"
#30
0"
#35
b10 !
b10 '
1"
#40
0"
#45
b11 !
b11 '
1"
#50
0"
#55
b100 !
b100 '
1"
#60
0"
#65
b101 !
b101 '
1"
#70
0"
#75
b110 !
b110 '
1$
1"
#80
0"
#85
b111 !
b111 '
0$
1"
#90
0"
#95
b1000 !
b1000 '
1"
#100
0"
#105
b1001 !
b1001 '
1"
#110
0"
#115
b1010 !
b1010 '
1"
#120
0"
#125
b111000 !
b111000 '
b111000 #
b111000 &
1$
1"
#130
0"
#135
0$
1"
#140
0"
#145
b111001 !
b111001 '
1"
#150
0"
#155
b111010 !
b111010 '
1"
#160
0"
#165
b111011 !
b111011 '
1"
#170
0"
#175
b111100 !
b111100 '
1"
#180
0"
#185
b11111111 !
b11111111 '
b11111111 #
b11111111 &
1$
1"
#190
0"
#195
0$
1"
#200
0"
#205
b0 !
b0 '
1"
#210
0"
#215
b1 !
b1 '
1"
#220
0"
#225
b0 !
b0 '
0%
1"
#230
0"
#235
1"
#240
0"
#245
b1 !
b1 '
1%
1"
#250
0"
#255
b10 !
b10 '
1"
#260
0"
#265
b11 !
b11 '
1"
#270
0"
#275
b100 !
b100 '
1"
#280
0"
#285
b101 !
b101 '
1"
