# Asynchronous-and-Synchronous-FIFO
Designed Synchronous and Asynchronous FIFO in Verilog HDL and verified the design using a simple testbench. January  2026
