# VHDL-project
implementation of simple calculator in digital logic circuit level using VHDL. 
  - project instruction : [2022_TermProject_설계설명서_v1.pdf]
  - project code : [project2*] (all the files)
  - project report : 202111133_201811185_Final_report

We verify this system using logisim.
In addition, we also verify this system using real FPGA. 
It works very well.

If you have any questions, feel free to contact me. 
Email : jhss4475@dgist.ac.kr
