Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Alex/Desktop/2.5.1/Dmux.vhd" in Library work.
Architecture behavioral of Entity dmux is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/2.5.1/Mux2.vhd" in Library work.
Architecture dataflow of Entity mux2 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/2.5.1/reg_8.vhd" in Library work.
Architecture behavioral of Entity reg_8 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/2.5.1/Multiplicador.vhd" in Library work.
Architecture behavioral of Entity multiplicador is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/2.5.1/Conv_8.vhd" in Library work.
Architecture behavioral of Entity conv_8 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/2.5.1/Conv_14.vhd" in Library work.
Architecture behavioral of Entity conv_14 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/2.5.1/reg_4.vhd" in Library work.
Architecture behavioral of Entity reg_4 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/2.5.1/Mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/2.5.1/BCD7.vhd" in Library work.
Architecture dataflow of Entity bcd7 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/2.5.1/FSM.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Alex/Desktop/2.5.1/Datapath.vhd" in Library work.
Architecture behavioral of Entity datapath is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/2.5.1/TOP.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Datapath> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Dmux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux2> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <reg_8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Multiplicador> in library <work> (architecture <behavioral>) with generics.
	n = 8

Analyzing hierarchy for entity <Conv_8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Conv_14> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg_4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <BCD7> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <behavioral>).
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing Entity <FSM> in library <work> (Architecture <behavioral>).
Entity <FSM> analyzed. Unit <FSM> generated.

Analyzing Entity <Datapath> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Alex/Desktop/2.5.1/Datapath.vhd" line 220: Unconnected output port 'dout' of component 'Conv_8'.
WARNING:Xst:753 - "C:/Users/Alex/Desktop/2.5.1/Datapath.vhd" line 229: Unconnected output port 'dout' of component 'Conv_14'.
WARNING:Xst:753 - "C:/Users/Alex/Desktop/2.5.1/Datapath.vhd" line 320: Unconnected output port 's' of component 'BCD7'.
Entity <Datapath> analyzed. Unit <Datapath> generated.

Analyzing Entity <Dmux> in library <work> (Architecture <behavioral>).
Entity <Dmux> analyzed. Unit <Dmux> generated.

Analyzing Entity <Mux2> in library <work> (Architecture <dataflow>).
Entity <Mux2> analyzed. Unit <Mux2> generated.

Analyzing Entity <reg_8> in library <work> (Architecture <behavioral>).
Entity <reg_8> analyzed. Unit <reg_8> generated.

Analyzing generic Entity <Multiplicador> in library <work> (Architecture <behavioral>).
	n = 8
Entity <Multiplicador> analyzed. Unit <Multiplicador> generated.

Analyzing Entity <Conv_8> in library <work> (Architecture <behavioral>).
Entity <Conv_8> analyzed. Unit <Conv_8> generated.

Analyzing Entity <Conv_14> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/Users/Alex/Desktop/2.5.1/Conv_14.vhd" line 89: Width mismatch. <s<29:26>> has a width of 4 bits but assigned expression is 3-bit wide.
WARNING:Xst:1610 - "C:/Users/Alex/Desktop/2.5.1/Conv_14.vhd" line 89: Width mismatch. <s<29:26>> has a width of 4 bits but assigned expression is 3-bit wide.
Entity <Conv_14> analyzed. Unit <Conv_14> generated.

Analyzing Entity <reg_4> in library <work> (Architecture <behavioral>).
Entity <reg_4> analyzed. Unit <reg_4> generated.

Analyzing Entity <Mux> in library <work> (Architecture <dataflow>).
Entity <Mux> analyzed. Unit <Mux> generated.

Analyzing Entity <BCD7> in library <work> (Architecture <dataflow>).
Entity <BCD7> analyzed. Unit <BCD7> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FSM>.
    Related source file is "C:/Users/Alex/Desktop/2.5.1/FSM.vhd".
WARNING:Xst:647 - Input <enter3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <smux2> equivalent to <sdmux> has been removed
    Found finite state machine <FSM_0> for signal <bufer1>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | bufer1$cmp_eq0000         (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <bufer2>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | bufer2$cmp_eq0000         (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bufer3>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | bufer3$cmp_eq0000         (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <current_state>.
    Found 1-bit register for signal <sdmux>.
    Found 3-bit register for signal <mux_ctr>.
    Found 4-bit register for signal <current_state>.
    Found 4-bit register for signal <next_state>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <FSM> synthesized.


Synthesizing Unit <Dmux>.
    Related source file is "C:/Users/Alex/Desktop/2.5.1/Dmux.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <o1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <o2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Dmux> synthesized.


Synthesizing Unit <Mux2>.
    Related source file is "C:/Users/Alex/Desktop/2.5.1/Mux2.vhd".
Unit <Mux2> synthesized.


Synthesizing Unit <reg_8>.
    Related source file is "C:/Users/Alex/Desktop/2.5.1/reg_8.vhd".
    Found 8-bit register for signal <bufer>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_8> synthesized.


Synthesizing Unit <Multiplicador>.
    Related source file is "C:/Users/Alex/Desktop/2.5.1/Multiplicador.vhd".
WARNING:Xst:646 - Signal <o_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit register for signal <s>.
    Found 14-bit adder for signal <s$add0000> created at line 100.
    Found 14-bit adder for signal <s$addsub0000> created at line 100.
    Found 14-bit adder for signal <s$addsub0001> created at line 100.
    Found 14-bit adder for signal <s$addsub0002> created at line 100.
    Found 14-bit adder for signal <s$addsub0003> created at line 100.
    Found 14-bit adder for signal <s$addsub0004> created at line 100.
    Found 1-bit xor2 for signal <signo$xor0000> created at line 64.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <Multiplicador> synthesized.


Synthesizing Unit <Conv_8>.
    Related source file is "C:/Users/Alex/Desktop/2.5.1/Conv_8.vhd".
    Found 5-bit comparator greater for signal <s_10$cmp_gt0000> created at line 65.
    Found 5-bit comparator greater for signal <s_10$cmp_gt0001> created at line 65.
    Found 5-bit comparator greater for signal <s_10$cmp_gt0002> created at line 65.
    Found 5-bit comparator greater for signal <s_10$cmp_gt0003> created at line 65.
    Found 4-bit adder for signal <s_10_7$add0000> created at line 66.
    Found 4-bit adder for signal <s_10_7$add0001> created at line 66.
    Found 4-bit adder for signal <s_10_7$add0002> created at line 66.
    Found 4-bit adder for signal <s_10_7$add0003> created at line 66.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0000> created at line 70.
    Found 4-bit adder for signal <s_14_11$add0000> created at line 71.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <Conv_8> synthesized.


Synthesizing Unit <Conv_14>.
    Related source file is "C:/Users/Alex/Desktop/2.5.1/Conv_14.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <overflow>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0000> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0001> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0002> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0003> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0004> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0005> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0006> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0000> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0001> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0002> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0003> created at line 73.
    Found 4-bit adder for signal <s_17_14$add0000> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0001> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0002> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0003> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0004> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0005> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0006> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0007> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0008> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0009> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0010> created at line 74.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0000> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0001> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0002> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0003> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0004> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0005> created at line 78.
    Found 5-bit comparator greater for signal <s_20$cmp_gt0000> created at line 78.
    Found 5-bit comparator greater for signal <s_20$cmp_gt0001> created at line 78.
    Found 4-bit adder for signal <s_21_18$add0000> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0001> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0002> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0003> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0004> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0005> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0006> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0007> created at line 79.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0000> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0001> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0002> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0003> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0004> created at line 83.
    Found 4-bit adder for signal <s_25_22$add0000> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0001> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0002> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0003> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0004> created at line 84.
    Found 5-bit comparator greater for signal <s_28$cmp_gt0000> created at line 88.
    Found 5-bit comparator greater for signal <s_28$cmp_gt0001> created at line 88.
    Found 3-bit adder for signal <s_29_26$add0000> created at line 89.
    Found 3-bit adder for signal <s_29_26$add0001> created at line 89.
    Summary:
	inferred  26 Adder/Subtractor(s).
	inferred  26 Comparator(s).
Unit <Conv_14> synthesized.


Synthesizing Unit <reg_4>.
    Related source file is "C:/Users/Alex/Desktop/2.5.1/reg_4.vhd".
    Found 4-bit register for signal <bufer>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reg_4> synthesized.


Synthesizing Unit <Mux>.
    Related source file is "C:/Users/Alex/Desktop/2.5/Mux.vhd".
    Found 8x4-bit ROM for signal <dig_ctr>.
    Found 4-bit 8-to-1 multiplexer for signal <y>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <Mux> synthesized.


Synthesizing Unit <BCD7>.
    Related source file is "C:/Users/Alex/Desktop/2.5.1/BCD7.vhd".
WARNING:Xst:1305 - Output <s> is never assigned. Tied to value 0000.
    Found 16x7-bit ROM for signal <led>.
    Summary:
	inferred   1 ROM(s).
Unit <BCD7> synthesized.


Synthesizing Unit <Datapath>.
    Related source file is "C:/Users/Alex/Desktop/2.5.1/Datapath.vhd".
WARNING:Xst:1305 - Output <signo> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <signo_i2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <signo_i1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <segment_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <reg_48_i> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <Datapath> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "C:/Users/Alex/Desktop/2.5.1/TOP.vhd".
Unit <TOP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 37
 14-bit adder                                          : 6
 3-bit adder                                           : 2
 4-bit adder                                           : 29
# Registers                                            : 14
 1-bit register                                        : 1
 15-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 9
 8-bit register                                        : 2
# Latches                                              : 3
 1-bit latch                                           : 1
 8-bit latch                                           : 2
# Comparators                                          : 31
 5-bit comparator greater                              : 31
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Inst_FSM/bufer3/FSM> on signal <bufer3[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_FSM/bufer2/FSM> on signal <bufer2[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_FSM/bufer1/FSM> on signal <bufer1[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------
WARNING:Xst:1710 - FF/Latch <bufer_1> (without init value) has a constant value of 0 in block <reg_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bufer_2> (without init value) has a constant value of 0 in block <reg_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bufer_3> (without init value) has a constant value of 0 in block <reg_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <bufer_7> of sequential type is unconnected in block <reg_81>.
WARNING:Xst:2677 - Node <bufer_7> of sequential type is unconnected in block <reg_82>.
WARNING:Xst:2677 - Node <s_14> of sequential type is unconnected in block <multipli>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 37
 14-bit adder                                          : 6
 3-bit adder                                           : 2
 4-bit adder                                           : 29
# Registers                                            : 71
 Flip-Flops                                            : 71
# Latches                                              : 3
 1-bit latch                                           : 1
 8-bit latch                                           : 2
# Comparators                                          : 31
 5-bit comparator greater                              : 31
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <reg_8> ...

Optimizing unit <Multiplicador> ...

Optimizing unit <Conv_8> ...

Optimizing unit <Conv_14> ...

Optimizing unit <FSM> ...

Optimizing unit <Datapath> ...
WARNING:Xst:1710 - FF/Latch <Inst_Datapath/reg_43/bufer_1> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Datapath/reg_43/bufer_2> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Datapath/reg_43/bufer_3> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_Datapath/multipli/s_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_Datapath/reg_81/bufer_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_Datapath/reg_82/bufer_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_Datapath/dmux_2/o2_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <Inst_Datapath/dmux_2/o1_7> of sequential type is unconnected in block <TOP>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 8.
FlipFlop Inst_Datapath/multipli/s_10 has been replicated 1 time(s)
FlipFlop Inst_Datapath/multipli/s_11 has been replicated 1 time(s)
FlipFlop Inst_Datapath/multipli/s_12 has been replicated 1 time(s)
FlipFlop Inst_Datapath/multipli/s_13 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 434
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 40
#      LUT2_D                      : 9
#      LUT2_L                      : 2
#      LUT3                        : 57
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 197
#      LUT4_D                      : 20
#      LUT4_L                      : 8
#      MULT_AND                    : 4
#      MUXCY                       : 21
#      MUXF5                       : 43
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 94
#      FD                          : 23
#      FDC                         : 42
#      FDE                         : 10
#      FDP                         : 1
#      FDS                         : 3
#      LD                          : 7
#      LD_1                        : 7
#      LDCP                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 10
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      177  out of   1920     9%  
 Number of Slice Flip Flops:             93  out of   3840     2%  
 Number of 4 input LUTs:                337  out of   3840     8%  
 Number of IOs:                          26
 Number of bonded IOBs:                  24  out of    173    13%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                      | Load  |
-----------------------------------+--------------------------------------------+-------+
clk                                | BUFGP                                      | 79    |
Inst_Datapath/multipli/s_11        | NONE(Inst_Datapath/convertidor_14/overflow)| 1     |
Inst_FSM/sdmux                     | NONE(Inst_Datapath/dmux_2/o2_0)            | 14    |
-----------------------------------+--------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
Control Signal                                                                                           | Buffer(FF name)                            | Load  |
---------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
reset                                                                                                    | IBUF                                       | 43    |
Inst_Datapath/convertidor_14/overflow_0_not0000(Inst_Datapath/convertidor_14/overflow_0_not00001_INV_0:O)| NONE(Inst_Datapath/convertidor_14/overflow)| 1     |
Inst_Datapath/multipli/s_12(Inst_Datapath/multipli/s_12:Q)                                               | NONE(Inst_Datapath/convertidor_14/overflow)| 1     |
---------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 15.208ns (Maximum Frequency: 65.756MHz)
   Minimum input arrival time before clock: 3.178ns
   Maximum output required time after clock: 10.642ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 15.208ns (frequency: 65.756MHz)
  Total number of paths / destination ports: 1470516 / 78
-------------------------------------------------------------------------
Delay:               15.208ns (Levels of Logic = 13)
  Source:            Inst_Datapath/multipli/s_10_1 (FF)
  Destination:       Inst_Datapath/reg_47/bufer_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_Datapath/multipli/s_10_1 to Inst_Datapath/reg_47/bufer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.626   1.201  Inst_Datapath/multipli/s_10_1 (Inst_Datapath/multipli/s_10_1)
     LUT4:I0->O            2   0.479   0.915  Inst_Datapath/convertidor_14/s_15_mux000311_SW1 (N120)
     LUT4:I1->O            1   0.479   0.000  Inst_Datapath/convertidor_14/s_16_mux00031_F (N211)
     MUXF5:I0->O          12   0.314   1.009  Inst_Datapath/convertidor_14/s_16_mux00031 (Inst_Datapath/convertidor_14/Madd_s_17_14_add0004_lut<3>)
     LUT4:I2->O            2   0.479   0.804  Inst_Datapath/convertidor_14/s_16_mux00051_SW0 (N132)
     LUT4:I2->O            1   0.479   0.000  Inst_Datapath/convertidor_14/s_17_mux00071_SW1_F (N217)
     MUXF5:I0->O           1   0.314   0.851  Inst_Datapath/convertidor_14/s_17_mux00071_SW1 (N130)
     LUT3:I1->O            5   0.479   0.953  Inst_Datapath/convertidor_14/s_17_mux00071 (Inst_Datapath/convertidor_14/Madd_s_21_18_add0005_cy<0>)
     LUT4:I1->O            1   0.479   0.000  Inst_Datapath/convertidor_14/s_21_mux00051_SW1_F (N209)
     MUXF5:I0->O           1   0.314   0.851  Inst_Datapath/convertidor_14/s_21_mux00051_SW1 (N71)
     LUT3:I1->O            9   0.479   0.955  Inst_Datapath/convertidor_14/s_21_mux00051 (Inst_Datapath/convertidor_14/Madd_s_25_22_add0003_cy<0>)
     MUXF5:S->O            4   0.540   0.949  Inst_Datapath/convertidor_14/Madd_s_29_26_add0001_cy<1>11_SW0 (N42)
     LUT4_L:I1->LO         1   0.479   0.123  Inst_Datapath/convertidor_14/s_28_cmp_gt000136 (Inst_Datapath/convertidor_14/s_28_cmp_gt0001)
     LUT4:I3->O            1   0.479   0.000  Inst_Datapath/convertidor_14/s_27_mux00011 (Inst_Datapath/millares_i2<2>)
     FDC:D                     0.176          Inst_Datapath/reg_47/bufer_2
    ----------------------------------------
    Total                     15.208ns (6.595ns logic, 8.613ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Offset:              3.178ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Inst_FSM/next_state_3 (FF)
  Destination Clock: clk rising

  Data Path: reset to Inst_FSM/next_state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   0.715   1.808  reset_IBUF (Inst_Datapath/reg_41/clr_n_inv)
     LUT4:I1->O            1   0.479   0.000  Inst_FSM/next_state_mux0002<0>1 (Inst_FSM/next_state_mux0002<0>)
     FD:D                      0.176          Inst_FSM/next_state_3
    ----------------------------------------
    Total                      3.178ns (1.370ns logic, 1.808ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_FSM/sdmux'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              1.636ns (Levels of Logic = 1)
  Source:            din<0> (PAD)
  Destination:       Inst_Datapath/dmux_2/o2_0 (LATCH)
  Destination Clock: Inst_FSM/sdmux falling

  Data Path: din<0> to Inst_Datapath/dmux_2/o2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  din_0_IBUF (din_0_IBUF)
     LD:D                      0.176          Inst_Datapath/dmux_2/o2_0
    ----------------------------------------
    Total                      1.636ns (0.891ns logic, 0.745ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Datapath/multipli/s_11'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            Inst_Datapath/convertidor_14/overflow (LATCH)
  Destination:       overflow (PAD)
  Source Clock:      Inst_Datapath/multipli/s_11 falling

  Data Path: Inst_Datapath/convertidor_14/overflow to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.551   0.681  Inst_Datapath/convertidor_14/overflow (Inst_Datapath/convertidor_14/overflow)
     OBUF:I->O                 4.909          overflow_OBUF (overflow)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 383 / 11
-------------------------------------------------------------------------
Offset:              10.642ns (Levels of Logic = 5)
  Source:            Inst_FSM/mux_ctr_0 (FF)
  Destination:       segments<6> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_FSM/mux_ctr_0 to segments<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             22   0.626   1.655  Inst_FSM/mux_ctr_0 (Inst_FSM/mux_ctr_0)
     LUT3:I0->O            1   0.479   0.000  Inst_Datapath/multiplexor/Mmux_y_52 (Inst_Datapath/multiplexor/Mmux_y_52)
     MUXF5:I0->O           1   0.314   0.000  Inst_Datapath/multiplexor/Mmux_y_3_f5_0 (Inst_Datapath/multiplexor/Mmux_y_3_f51)
     MUXF6:I1->O           7   0.298   1.201  Inst_Datapath/multiplexor/Mmux_y_2_f6_0 (Inst_Datapath/current_data<1>1)
     LUT4:I0->O            1   0.479   0.681  Inst_Datapath/decodificador/Mrom_led21 (segments_2_OBUF)
     OBUF:I->O                 4.909          segments_2_OBUF (segments<2>)
    ----------------------------------------
    Total                     10.642ns (7.105ns logic, 3.537ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.83 secs
 
--> 

Total memory usage is 271172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    1 (   0 filtered)

