Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: XCVR_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "XCVR_TOP.prj"

---- Target Parameters
Target Device                      : xc6vhx380tff1923-2
Output File Name                   : "XCVR_TOP.ngc"

---- Source Options
Top Module Name                    : XCVR_TOP

---- Target Options
LUT Combining                      : auto
Add Generic Clock Buffer(BUFG)     : 32

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1

---- Other Options
Cores Search Directories           : {c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12/implement}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/chipscope_icon.vhd" into library work
Parsing entity <chipscope_icon>.
Parsing architecture <chipscope_icon_a> of entity <chipscope_icon>.
Parsing VHDL file "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/chipscope_ila.vhd" into library work
Parsing entity <chipscope_ila>.
Parsing architecture <chipscope_ila_a> of entity <chipscope_ila>.
Parsing VHDL file "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12/example_design/frame_gen.vhd" into library work
Parsing entity <FRAME_GEN>.
Parsing architecture <RTL> of entity <frame_gen>.
Parsing VHDL file "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12/example_design/frame_check.vhd" into library work
Parsing entity <FRAME_CHECK>.
Parsing architecture <RTL> of entity <frame_check>.
Parsing VHDL file "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12/example_design/v6_gtxwizard_v1_12_top.vhd" into library work
Parsing entity <v6_gtxwizard_v1_12_top>.
Parsing architecture <RTL> of entity <v6_gtxwizard_v1_12_top>.
Parsing VHDL file "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12_gtx.vhd" into library work
Parsing entity <v6_gtxwizard_v1_12_gtx>.
Parsing architecture <RTL> of entity <v6_gtxwizard_v1_12_gtx>.
Parsing VHDL file "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12.vhd" into library work
Parsing entity <v6_gtxwizard_v1_12>.
Parsing architecture <RTL> of entity <v6_gtxwizard_v1_12>.
Parsing VHDL file "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/DataStruct_param_def_header.vhd" into library work
Parsing package <DataStruct_param_def_header>.
Parsing VHDL file "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/lane_up_condition_checker.vhd" into library work
Parsing entity <lane_up_condition_checker>.
Parsing architecture <Behavioral> of entity <lane_up_condition_checker>.
Parsing VHDL file "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/traffical.vhd" into library work
Parsing entity <traffic>.
Parsing architecture <top> of entity <traffic>.
Parsing VHDL file "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/n_in_1_out_and_gate.vhd" into library work
Parsing entity <n_in_1_out_and_gate>.
Parsing architecture <n_in_1_out_and_gate_RTL> of entity <n_in_1_out_and_gate>.
Parsing VHDL file "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/frame_gen.vhd" into library work
Parsing entity <frame_gen>.
WARNING:HDLCompiler:685 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/frame_gen.vhd" Line 9: Overwriting existing primary unit frame_gen
Parsing architecture <RTL> of entity <frame_gen>.
Parsing VHDL file "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/frame_check.vhd" into library work
Parsing entity <frame_check>.
WARNING:HDLCompiler:685 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/frame_check.vhd" Line 9: Overwriting existing primary unit frame_check
Parsing architecture <RTL> of entity <frame_check>.
Parsing VHDL file "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" into library work
Parsing entity <XCVR_8B10B_interconnect>.
Parsing architecture <XCVR_8B10B_interconnect_Top> of entity <xcvr_8b10b_interconnect>.
WARNING:HDLCompiler:946 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" Line 539: Actual for formal port gtx0_rxenchansync_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" Line 606: Actual for formal port gtx1_rxenchansync_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" Line 673: Actual for formal port gtx2_rxenchansync_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" Line 740: Actual for formal port gtx3_rxenchansync_in is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/clock_divider.vhd" into library work
Parsing entity <clock_divider>.
Parsing architecture <clock_divider_RTL> of entity <clock_divider>.
Parsing VHDL file "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_top.vhd" into library work
Parsing entity <XCVR_TOP>.
Parsing architecture <XCVR_TOP_connect> of entity <xcvr_top>.
WARNING:HDLCompiler:946 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_top.vhd" Line 128: Actual for formal port r is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <XCVR_TOP> (architecture <XCVR_TOP_connect>) from library <work>.

Elaborating entity <XCVR_8B10B_interconnect> (architecture <XCVR_8B10B_interconnect_Top>) from library <work>.
WARNING:HDLCompiler:871 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" Line 91: Using initial value ("00","00","00","00") for rx_err_detec_ch since it is never assigned

Elaborating entity <v6_gtxwizard_v1_12> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12.vhd" Line 489: Assignment to tied_to_vcc_i ignored, since the identifier is never used

Elaborating entity <v6_gtxwizard_v1_12_gtx> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12_gtx.vhd" Line 447: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12_gtx.vhd" Line 449: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12_gtx.vhd" Line 452: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12_gtx.vhd" Line 454: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12_gtx.vhd" Line 456: Assignment to rxrundisp_float_i ignored, since the identifier is never used

Elaborating entity <frame_gen> (architecture <RTL>) from library <work>.

Elaborating entity <frame_check> (architecture <RTL>) from library <work>.

Elaborating entity <traffic> (architecture <top>) with generics from library <work>.

Elaborating entity <lane_up_condition_checker> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/lane_up_condition_checker.vhd" Line 119. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/traffical.vhd" Line 193. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/traffical.vhd" Line 263. Case statement is complete. others clause is never selected

Elaborating entity <n_in_1_out_and_gate> (architecture <n_in_1_out_and_gate_RTL>) from library <work>.

Elaborating entity <chipscope_icon> (architecture <chipscope_icon_a>) from library <work>.

Elaborating entity <chipscope_ila> (architecture <chipscope_ila_a>) from library <work>.

Elaborating entity <clock_divider> (architecture <clock_divider_RTL>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <XCVR_TOP>.
    Related source file is "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_top.vhd".
    Summary:
	no macro.
Unit <XCVR_TOP> synthesized.

Synthesizing Unit <XCVR_8B10B_interconnect>.
    Related source file is "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd".
WARNING:Xst:647 - Input <TX_para_external_ch<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_para_external_ch<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_para_external_ch<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_para_external_ch<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX0_RXCHARISCOMMA_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX0_RXNOTINTABLE_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX0_RXRUNDISP_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX0_RXBUFSTATUS_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX0_RXLOSSOFSYNC_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX0_TXBUFSTATUS_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX1_RXCHARISCOMMA_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX1_RXNOTINTABLE_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX1_RXRUNDISP_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX1_RXCHBONDO_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX1_RXBUFSTATUS_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX1_RXLOSSOFSYNC_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX1_TXBUFSTATUS_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX2_RXCHARISCOMMA_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX2_RXNOTINTABLE_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX2_RXRUNDISP_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX2_RXCHBONDO_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX2_RXBUFSTATUS_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX2_RXLOSSOFSYNC_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX2_TXBUFSTATUS_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX3_RXCHARISCOMMA_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX3_RXNOTINTABLE_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX3_RXRUNDISP_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX3_RXCHBONDO_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX3_RXBUFSTATUS_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX3_RXLOSSOFSYNC_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX3_TXBUFSTATUS_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX0_RXCHANBONDSEQ_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX0_RXCHANREALIGN_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX1_RXCHANBONDSEQ_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX1_RXCHANREALIGN_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX2_RXCHANBONDSEQ_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX2_RXCHANREALIGN_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX3_RXCHANBONDSEQ_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/XCVR_8B10B_interconnect.vhd" line 514: Output port <GTX3_RXCHANREALIGN_OUT> of the instance <v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RX_para_external_ch<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RX_para_external_ch<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RX_para_external_ch<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RX_para_external_ch<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TX_para_external_clk_ch> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RX_para_external_clk_ch> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_traffic_ready_ext_ch> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rx_traffic_ready_ext_ch> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <XCVR_8B10B_interconnect> synthesized.

Synthesizing Unit <v6_gtxwizard_v1_12>.
    Related source file is "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12.vhd".
        WRAPPER_SIM_GTXRESET_SPEEDUP = 1
INFO:Xst:3210 - "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12.vhd" line 506: Output port <TXPLLLKDET_OUT> of the instance <gtx0_v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12.vhd" line 595: Output port <TXPLLLKDET_OUT> of the instance <gtx1_v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12.vhd" line 684: Output port <TXPLLLKDET_OUT> of the instance <gtx2_v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12.vhd" line 773: Output port <TXPLLLKDET_OUT> of the instance <gtx3_v6_gtxwizard_v1_12_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <v6_gtxwizard_v1_12> synthesized.

Synthesizing Unit <v6_gtxwizard_v1_12_gtx>.
    Related source file is "c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/v6_gtxwizard_v1_12_gtx.vhd".
        GTX_SIM_GTXRESET_SPEEDUP = 1
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = "0000110100"
    Summary:
	no macro.
Unit <v6_gtxwizard_v1_12_gtx> synthesized.

Synthesizing Unit <frame_gen>.
    Related source file is "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/frame_gen.vhd".
    Found 16-bit register for signal <tx_d_r>.
    Found 16-bit adder for signal <tx_d_r[15]_GND_413_o_add_0_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <frame_gen> synthesized.

Synthesizing Unit <frame_check>.
    Related source file is "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/frame_check.vhd".
WARNING:Xst:647 - Input <RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <err_count_r>.
    Found 16-bit adder for signal <err_count_r[15]_GND_414_o_add_2_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <frame_check> synthesized.

Synthesizing Unit <traffic>.
    Related source file is "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/traffical.vhd".
        sent_k_until_clks = 65535
        flag_of_k_ctrl = "01"
        flag_of_k_data = "00"
        flag_of_k_ctrl_swap = "10"
        flag_of_k_err_2 = "11"
        pattern_k0 = "0000001010111100"
        pattern_K1 = "0000000010111100"
        pattern_K0_swap = "1011110000000010"
        pattern_B = "0101011001111000"
WARNING:Xst:647 - Input <rx_sync_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rx_pattern_detected> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <Tx_K_r>.
    Found 3-bit register for signal <tx_status>.
    Found 16-bit register for signal <Tx_procedure.rx_wait_cnt>.
    Found 16-bit register for signal <Rx_DATA_client_r>.
    Found 3-bit register for signal <rx_status>.
    Found 1-bit register for signal <flag_swap_r>.
    Found 16-bit register for signal <Tx_DATA_Xcvr_r>.
    Found finite state machine <FSM_1> for signal <rx_status>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | Rx_Clk (rising_edge)                           |
    | Reset              | Reset_n_Lane_up_sync_in_OR_44_o (positive)       |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | wait_pattern_k0                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_0> for signal <tx_status>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | Tx_Clk (rising_edge)                           |
    | Reset              | Reset_n_Lane_up_sync_in_OR_44_o (positive)       |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | sent_pattern_k0_wait_rx_obtain                 |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <Tx_procedure.rx_wait_cnt[15]_GND_423_o_add_12_OUT> created at line 182.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <traffic> synthesized.

Synthesizing Unit <lane_up_condition_checker>.
    Related source file is "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/lane_up_condition_checker.vhd".
        power_on_wait_clks = 65535
        wait_locked_clks = 65535
        wait_alignment_done_clks = 255
        pre_lane_up_clks = 255
    Found 1-bit register for signal <XCVR_Manual_rst_out_r>.
    Found 1-bit register for signal <lane_up_r>.
    Found 1-bit register for signal <align_en_r>.
    Found 3-bit register for signal <lane_up_status>.
    Found 16-bit register for signal <lane_up_FSM.locked_cnt>.
    Found 16-bit register for signal <lane_up_FSM.power_on_cnt>.
    Found 8-bit register for signal <lane_up_FSM.comma_align_cnt>.
    Found 8-bit register for signal <lane_up_FSM.pre_lane_up_cnt>.
    Found finite state machine <FSM_2> for signal <lane_up_status>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | INIT_CLK (rising_edge)                         |
    | Reset              | Reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | power_on                                       |
    | Power Up State     | power_on                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <lane_up_FSM.power_on_cnt[15]_GND_424_o_add_1_OUT> created at line 65.
    Found 16-bit adder for signal <lane_up_FSM.locked_cnt[15]_GND_424_o_add_5_OUT> created at line 79.
    Found 8-bit adder for signal <lane_up_FSM.comma_align_cnt[7]_GND_424_o_add_11_OUT> created at line 94.
    Found 8-bit adder for signal <lane_up_FSM.pre_lane_up_cnt[7]_GND_424_o_add_15_OUT> created at line 105.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lane_up_condition_checker> synthesized.

Synthesizing Unit <n_in_1_out_and_gate>.
    Related source file is "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/n_in_1_out_and_gate.vhd".
    Summary:
	no macro.
Unit <n_in_1_out_and_gate> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "C:/Users/dzwei/Desktop/test/BelleIIvt6/src/clock_divider.vhd".
        divider_rate = 100
    Found 1-bit register for signal <clk_out_buf>.
    Found 28-bit register for signal <frequency_divider.counter>.
    Found 28-bit adder for signal <frequency_divider.counter[27]_GND_456_o_add_1_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clock_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 29
 16-bit adder                                          : 20
 28-bit adder                                          : 1
 8-bit adder                                           : 8
# Registers                                            : 58
 1-bit register                                        : 17
 16-bit register                                       : 28
 2-bit register                                        : 4
 28-bit register                                       : 1
 8-bit register                                        : 8
# Multiplexers                                         : 61
 1-bit 2-to-1 multiplexer                              : 8
 16-bit 2-to-1 multiplexer                             : 40
 2-bit 2-to-1 multiplexer                              : 4
 28-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/chipscope_ila.ngc>.
Reading core <c:/Users/dzwei/Desktop/test/BelleIIvt6/ipcore_dir/chipscope_icon.ngc>.
Loading core <chipscope_ila> for timing and area information for instance <ila>.
Loading core <chipscope_icon> for timing and area information for instance <icon>.
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <frequency_divider.counter>: 1 register on signal <frequency_divider.counter>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <frame_check>.
The following registers are absorbed into counter <err_count_r>: 1 register on signal <err_count_r>.
Unit <frame_check> synthesized (advanced).

Synthesizing (advanced) Unit <frame_gen>.
The following registers are absorbed into counter <tx_d_r>: 1 register on signal <tx_d_r>.
Unit <frame_gen> synthesized (advanced).

Synthesizing (advanced) Unit <lane_up_condition_checker>.
The following registers are absorbed into counter <lane_up_FSM.power_on_cnt>: 1 register on signal <lane_up_FSM.power_on_cnt>.
The following registers are absorbed into counter <lane_up_FSM.comma_align_cnt>: 1 register on signal <lane_up_FSM.comma_align_cnt>.
The following registers are absorbed into counter <lane_up_FSM.pre_lane_up_cnt>: 1 register on signal <lane_up_FSM.pre_lane_up_cnt>.
Unit <lane_up_condition_checker> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 16-bit adder                                          : 8
# Counters                                             : 21
 16-bit up counter                                     : 12
 28-bit up counter                                     : 1
 8-bit up counter                                      : 8
# Registers                                            : 281
 Flip-Flops                                            : 281
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 8
 16-bit 2-to-1 multiplexer                             : 32
 2-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Tx_K_r_1> has a constant value of 0 in block <traffic>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/FSM_0> on signal <tx_status[1:3]> with gray encoding.
Optimizing FSM <Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[1].traffic/FSM_0> on signal <tx_status[1:3]> with gray encoding.
Optimizing FSM <Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[2].traffic/FSM_0> on signal <tx_status[1:3]> with gray encoding.
Optimizing FSM <Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[3].traffic/FSM_0> on signal <tx_status[1:3]> with gray encoding.
--------------------------------------------
 State                          | Encoding
--------------------------------------------
 idle                           | 000
 sent_pattern_k0_wait_rx_obtain | 001
 sent_pattern_k1_wait_rx_obtain | 011
 sent_pattern_b_wait_rx_obtain  | 010
 sent_client_data               | 110
--------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/FSM_1> on signal <rx_status[1:3]> with gray encoding.
Optimizing FSM <Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[1].traffic/FSM_1> on signal <rx_status[1:3]> with gray encoding.
Optimizing FSM <Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[2].traffic/FSM_1> on signal <rx_status[1:3]> with gray encoding.
Optimizing FSM <Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[3].traffic/FSM_1> on signal <rx_status[1:3]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 000
 wait_pattern_k0  | 001
 wait_pattern_k1  | 011
 wait_pattern_b   | 010
 wait_client_data | 110
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Lane_up_condition_module/FSM_2> on signal <lane_up_status[1:3]> with user encoding.
Optimizing FSM <Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[1].traffic/Lane_up_condition_module/FSM_2> on signal <lane_up_status[1:3]> with user encoding.
Optimizing FSM <Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[2].traffic/Lane_up_condition_module/FSM_2> on signal <lane_up_status[1:3]> with user encoding.
Optimizing FSM <Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[3].traffic/Lane_up_condition_module/FSM_2> on signal <lane_up_status[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 power_on           | 000
 wait_locked        | 001
 comma_align        | 010
 pre_lane_up        | 011
 now_xcvr_init_done | 100
--------------------------------

Optimizing unit <XCVR_TOP> ...

Optimizing unit <XCVR_8B10B_interconnect> ...

Optimizing unit <frame_check> ...

Optimizing unit <traffic> ...

Optimizing unit <lane_up_condition_checker> ...

Mapping all equations...
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block XCVR_TOP, actual ratio is 0.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[3].judg_if_data_is_internal.Data_check/err_count_r_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[2].judg_if_data_is_internal.Data_check/err_count_r_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[1].judg_if_data_is_internal.Data_check/err_count_r_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop RJ45_connector_LED/clk_out_buf has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 662
 Flip-Flops                                            : 662

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : XCVR_TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2474
#      GND                         : 30
#      INV                         : 32
#      LUT1                        : 391
#      LUT2                        : 191
#      LUT3                        : 190
#      LUT4                        : 221
#      LUT5                        : 108
#      LUT6                        : 245
#      MUXCY                       : 383
#      MUXCY_L                     : 160
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 11
#      MUXF8                       : 2
#      VCC                         : 33
#      XORCY                       : 474
# FlipFlops/Latches                : 1538
#      FD                          : 321
#      FDC                         : 283
#      FDCE                        : 400
#      FDE                         : 32
#      FDP                         : 335
#      FDR                         : 52
#      FDRE                        : 85
#      FDS                         : 28
#      LDC                         : 1
#      ODDR                        : 1
# RAMS                             : 5
#      RAMB18E1                    : 1
#      RAMB36E1                    : 4
# Shift Registers                  : 280
#      SRL16                       : 160
#      SRL16E                      : 1
#      SRLC16E                     : 10
#      SRLC32E                     : 109
# Clock Buffers                    : 11
#      BUFG                        : 11
# IO Buffers                       : 169
#      IBUF                        : 11
#      IBUFDS_GTXE1                : 1
#      OBUF                        : 156
#      OBUFDS                      : 1
# GigabitIOs                       : 4
#      GTXE1                       : 4
# Others                           : 4
#      BSCAN_VIRTEX6               : 1
#      TIMESPEC                    : 3

Device utilization summary:
---------------------------

Selected Device : 6vhx380tff1923-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1473  out of  478080     0%  
 Number of Slice LUTs:                 1658  out of  239040     0%  
    Number used as Logic:              1378  out of  239040     0%  
    Number used as Memory:              280  out of  73120     0%  
       Number used as SRL:              280

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2297
   Number with an unused Flip Flop:     824  out of   2297    35%  
   Number with an unused LUT:           639  out of   2297    27%  
   Number of fully used LUT-FF pairs:   834  out of   2297    36%  
   Number of unique control sets:       108

IO Utilization: 
 Number of IOs:                         233
 Number of bonded IOBs:                 169  out of    720    23%  
    IOB Flip Flops/Latches:              65

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of    768     0%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:               11  out of     32    34%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                  | Clock buffer(FF name)                                                                      | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------+
Ref_Clock_in                                                                                                                                                  | IBUF+IBUFDS_GTXE1+BUFG                                                                     | 247   |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<1>                                                                                             | BUFG                                                                                       | 52    |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<0>                                                                                             | BUFG                                                                                       | 52    |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<3>                                                                                             | BUFG                                                                                       | 52    |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<2>                                                                                             | BUFG                                                                                       | 52    |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<3>                                                                                             | BUFG                                                                                       | 52    |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<2>                                                                                             | BUFG                                                                                       | 52    |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<1>                                                                                             | BUFG                                                                                       | 52    |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<0>                                                                                             | BUFG                                                                                       | 995   |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                       | BUFG                                                                                       | 220   |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/CONTROL0<13>(Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT                                                                                               | NONE(Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD)               | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                          | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                                | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 124   |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 124   |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 124   |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)| 124   |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G) | NONE(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 72    |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G) | NONE(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 72    |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G) | NONE(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 72    |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G) | NONE(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)| 72    |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/XST_VCC:P)                                                                                                                                                                                                                                                                                        | NONE(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)| 16    |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/iCAP_WR_EN(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                     | NONE(Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                       | 8     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.850ns (Maximum Frequency: 206.196MHz)
   Minimum input arrival time before clock: 1.645ns
   Maximum output required time after clock: 0.939ns
   Maximum combinational path delay: No path found

=========================================================================
Timing constraint: TS_D2_TO_T2 = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS" TIG;
  Clock period: 1.490ns (frequency: 671.006MHz)
  Total number of paths / destination ports: 4 / 3
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.510ns
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF) to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.317   0.351  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.079   0.378  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.365          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      1.490ns (0.761ns logic, 0.729ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: TS_J2_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
  Clock period: 1.086ns (frequency: 920.641MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.916ns
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising at 0.000ns

  Data Path: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF) to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.317   0.351  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.079   0.339  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.002          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.086ns (0.396ns logic, 0.690ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: TS_J3_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
  Clock period: 1.086ns (frequency: 920.641MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.916ns
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising at 0.000ns

  Data Path: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF) to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.317   0.351  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.079   0.339  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.002          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.086ns (0.396ns logic, 0.690ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: TS_J4_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
  Clock period: 1.086ns (frequency: 920.641MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.916ns
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising at 0.000ns

  Data Path: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF) to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.317   0.351  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.079   0.339  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.002          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.086ns (0.396ns logic, 0.690ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 1.490ns (frequency: 671.006MHz)
  Total number of paths / destination ports: 4583 / 500
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.510ns
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 30.000ns

  Data Path: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF) to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.317   0.351  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.079   0.378  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.365          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      1.490ns (0.761ns logic, 0.729ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 1.490ns (frequency: 671.006MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.510ns
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 15.000ns

  Data Path: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF) to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.317   0.351  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.079   0.378  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.365          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      1.490ns (0.761ns logic, 0.729ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 1.086ns (frequency: 920.641MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.914ns
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF) to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.317   0.351  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.079   0.339  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.002          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.086ns (0.396ns logic, 0.690ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 4.850ns (frequency: 206.196MHz)
  Total number of paths / destination ports: 3903 / 464
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -26.379ns
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      4.850ns (Levels of Logic = 7)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF) to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.317   0.807  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>)
     LUT6:I0->O            1   0.061   0.566  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_144 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_144)
     LUT6:I2->O            1   0.061   0.566  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91)
     LUT6:I2->O            1   0.061   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_4)
     MUXF7:I0->O           1   0.210   0.426  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.061   0.426  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila:CONTROL<3>'
     begin scope: 'Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon:CONTROL0<3>'
     LUT6:I4->O            1   0.061   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.002          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      4.850ns (2.058ns logic, 2.791ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 1.490ns (frequency: 671.006MHz)
  Total number of paths / destination ports: 815 / 702
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.510ns
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF) to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.317   0.351  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.079   0.378  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.365          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      1.490ns (0.761ns logic, 0.729ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<0>
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<0>                      |    2.917|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<1>                      |    2.630|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<2>                      |    2.632|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<3>                      |    2.507|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<0>                      |    1.654|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<1>                      |    0.673|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<2>                      |    0.673|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<3>                      |    0.673|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.824|         |         |         |
Ref_Clock_in                                                                           |    1.826|         |         |         |
---------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<1>
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<0>|    2.453|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<1>|    2.917|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<2>|    2.632|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<3>|    2.507|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<1>|    1.660|         |         |         |
Ref_Clock_in                                                     |    1.826|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<2>
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<0>|    2.453|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<1>|    2.630|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<2>|    2.917|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<3>|    2.507|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<2>|    1.654|         |         |         |
Ref_Clock_in                                                     |    1.826|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<3>
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<0>|    2.453|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<1>|    2.630|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<2>|    2.632|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<3>|    2.917|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<3>|    1.654|         |         |         |
Ref_Clock_in                                                     |    1.826|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<0>
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<0>|    1.855|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<0>|    3.052|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<1>|    1.694|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<2>|    1.760|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<3>|    1.846|         |         |         |
Ref_Clock_in                                                     |    1.826|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<1>
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<1>|    1.850|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<0>|    2.028|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<1>|    2.687|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<2>|    1.760|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<3>|    1.846|         |         |         |
Ref_Clock_in                                                     |    1.826|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<2>
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<2>|    1.850|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<0>|    2.028|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<1>|    1.694|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<2>|    2.898|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<3>|    1.846|         |         |         |
Ref_Clock_in                                                     |    1.826|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<3>
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<3>|    1.855|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<0>|    2.028|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<1>|    1.694|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<2>|    1.760|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch<3>|    2.722|         |         |         |
Ref_Clock_in                                                     |    1.826|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/CONTROL0<13>
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<0>|         |         |    1.122|         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------+---------+---------+---------+---------+
Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch<0>                      |    3.045|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/CONTROL0<13>                          |         |    3.216|         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    4.850|         |         |         |
Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT                        |    1.490|         |         |         |
---------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT|    1.086|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ref_Clock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Ref_Clock_in   |    2.779|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.05 secs
 
--> 

Total memory usage is 235200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :   44 (   0 filtered)

