// Seed: 2849985942
module module_0 #(
    parameter id_2 = 32'd18
) ();
  logic [7:0] id_1;
  assign id_1 = id_1;
  wire _id_2;
  assign #1 id_1[-1 : id_2] = id_2;
  `define pp_3 0
endmodule
module module_1 #(
    parameter id_1 = 32'd8
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  assign id_4[id_1] = id_1;
  logic id_13;
  parameter id_14 = 1;
  wire id_15;
endmodule
