/* Copyright (c) 2025 Ainekko, Co. */
/* SPDX-License-Identifier: Apache-2.0 */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _PU_SRAM_LO_H_
#define _PU_SRAM_LO_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: pu_32kram                                 */
/* Memory: pu_32kram.pu_32kB_sram                                          */
#define PU_32KRAM_PU_32KB_SRAM_ADDRESS 0x0u
#define PU_32KRAM_PU_32KB_SRAM_BYTE_ADDRESS 0x0u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: pu_32kram                                              */
/* Addressmap template: pu_32kram                                          */
#define PU_32KRAM_SIZE 0x8000u
#define PU_32KRAM_BYTE_SIZE 0x8000u
/* Memory member: pu_32kram.pu_32kB_sram                                   */
/* Memory type referenced: pu_32kram::pu_32kB_sram                         */
/* Memory template referenced: pu_32kram::pu_32kB_sram                     */
#define PU_32KRAM_PU_32KB_SRAM_OFFSET 0x0u
#define PU_32KRAM_PU_32KB_SRAM_BYTE_OFFSET 0x0u
#define PU_32KRAM_PU_32KB_SRAM_READ_ACCESS 1u
#define PU_32KRAM_PU_32KB_SRAM_WRITE_ACCESS 1u
#define PU_32KRAM_PU_32KB_SRAM_READ_MASK 0xfffffffful
#define PU_32KRAM_PU_32KB_SRAM_WRITE_MASK 0xfffffffful

/* Memory type: pu_32kram::pu_32kB_sram                                    */
/* Memory template: pu_32kram::pu_32kB_sram                                */
#define PU_32KRAM_PU_32KB_SRAM_SIZE 0x8000u
#define PU_32KRAM_PU_32KB_SRAM_BYTE_SIZE 0x8000u
#define PU_32KRAM_PU_32KB_SRAM_ENTRIES 0x2000ull
#define PU_32KRAM_PU_32KB_SRAM_MSB 31u
#define PU_32KRAM_PU_32KB_SRAM_LSB 0u
#define PU_32KRAM_PU_32KB_SRAM_WIDTH 32u
#define PU_32KRAM_PU_32KB_SRAM_MASK 0xfffffffful
#define PU_32KRAM_PU_32KB_SRAM_GET(x) ((x) & 0xfffffffful)
#define PU_32KRAM_PU_32KB_SRAM_SET(x) ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Memory: pu_32kram::pu_32kB_sram                             */
typedef struct {
   uint8_t _pad0[0x8000];
} Pu_32kram_pu_32kB_sram, *PTR_Pu_32kram_pu_32kB_sram;

/* Typedef for Addressmap: pu_32kram                                       */
typedef struct {
   Pu_32kram_pu_32kB_sram pu_32kB_sram; /**< Offset 0x0 (R/W) */
} Pu_32kram, *PTR_Pu_32kram;

#endif
