#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May  7 17:13:46 2025
# Process ID: 21632
# Current directory: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17020 D:\FPGA_Learning_Journey\Pro\OV5640_DDR3_HDMI_UDP___\project\project_1.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP___/project/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP___/src/uart/top_uart_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1032.793 ; gain = 330.941
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  7 19:12:28 2025...
