<course cert_html_view_enabled="true" display_name="Digital Logic Design" language="en" start="&quot;2030-01-01T00:00:00+00:00&quot;">
  <chapter url_name="3f9cd6503fb14099963a1cdd65effb6c"/>
  <chapter url_name="bc6c3a6f92974849befeb3fef18cba65"/>
  <chapter url_name="405276d139654056a4ce28ec94fa5338"/>
  <chapter url_name="30f783468f5e449b9142048983399853"/>
  <chapter url_name="16b94df9a5cf44dc967bd8a7251ec23a"/>
  <chapter url_name="d81df07c22f7436ca09ba77e064f3fa3"/>
  <chapter url_name="2a8c42b90c4b440abf3c13eabcc3cf41"/>
  <chapter url_name="9a0df23396da4126b33389f78b680308"/>
  <chapter url_name="00eaa3f751094812a7a0dfd5aede557f"/>
  <chapter url_name="34ec5c17445347ed8869899d1ff5f309"/>
  <chapter url_name="92dc827474eb4920adb251344713d59b"/>
  <wiki slug="IIITH.CSE15.Anytime"/>
</course>
