# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../CPU/CPU.srcs/sources_1/new/CPU.sv" \
"../../../../../CPU/CPU.srcs/sim_1/new/CPU_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
