Analysis & Synthesis report for CompressionFunction
Thu Feb 07 23:00:44 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|altsyncram:int_rom|altsyncram_t3l3:auto_generated
 15. Parameter Settings for User Entity Instance: MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|altsyncram:int_rom
 16. Parameter Settings for User Entity Instance: MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_compare:addr_cmpr
 17. Parameter Settings for User Entity Instance: MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_compare:wait_cmpr
 18. Parameter Settings for User Entity Instance: MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:addr_ctr
 19. Parameter Settings for User Entity Instance: MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:wait_ctr
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "MessageBlock:paddedmessage"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 07 23:00:44 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; CompressionFunction                              ;
; Top-level Entity Name              ; CompressionFunction                              ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 8,795                                            ;
;     Total combinational functions  ; 6,775                                            ;
;     Dedicated logic registers      ; 2,093                                            ;
; Total registers                    ; 2093                                             ;
; Total pins                         ; 258                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 512                                              ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP2C35F672C6        ;                     ;
; Top-level entity name                                                      ; CompressionFunction ; CompressionFunction ;
; Family name                                                                ; Cyclone II          ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; Off                 ; Off                 ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------+---------+
; MessageBlock.hex                 ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Brian/Desktop/Capstone/Demofile/MessageBlock.hex                 ;         ;
; sha256_msfunctions.vhd           ; yes             ; User VHDL File                        ; C:/Users/Brian/Desktop/Capstone/Demofile/sha256_msfunctions.vhd           ;         ;
; sha256_datatypes.vhd             ; yes             ; User VHDL File                        ; C:/Users/Brian/Desktop/Capstone/Demofile/sha256_datatypes.vhd             ;         ;
; sha256_constants.vhd             ; yes             ; User VHDL File                        ; C:/Users/Brian/Desktop/Capstone/Demofile/sha256_constants.vhd             ;         ;
; CompressionFunction.vhd          ; yes             ; User VHDL File                        ; C:/Users/Brian/Desktop/Capstone/Demofile/CompressionFunction.vhd          ;         ;
; MessageBlock.vhd                 ; yes             ; User Wizard-Generated File            ; C:/Users/Brian/Desktop/Capstone/Demofile/MessageBlock.vhd                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_t3l3.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Brian/Desktop/Capstone/Demofile/db/altsyncram_t3l3.tdf           ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/cmpr_38i.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/Brian/Desktop/Capstone/Demofile/db/cmpr_38i.tdf                  ;         ;
; db/cmpr_4nh.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/Brian/Desktop/Capstone/Demofile/db/cmpr_4nh.tdf                  ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_iln.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/Brian/Desktop/Capstone/Demofile/db/cntr_iln.tdf                  ;         ;
; db/cntr_pjn.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/Brian/Desktop/Capstone/Demofile/db/cntr_pjn.tdf                  ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/Brian/Desktop/Capstone/Demofile/db/cmpr_5cc.tdf                  ;         ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 8,795 ;
;                                             ;       ;
; Total combinational functions               ; 6775  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 4101  ;
;     -- 3 input functions                    ; 2579  ;
;     -- <=2 input functions                  ; 95    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 6215  ;
;     -- arithmetic mode                      ; 560   ;
;                                             ;       ;
; Total registers                             ; 2093  ;
;     -- Dedicated logic registers            ; 2093  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 258   ;
; Total memory bits                           ; 512   ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 2125  ;
; Total fan-out                               ; 31024 ;
; Average fan-out                             ; 3.39  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CompressionFunction                                                ; 6775 (6760)       ; 2093 (2081)  ; 512         ; 0            ; 0       ; 0         ; 258  ; 0            ; |CompressionFunction                                                                                                                                          ; work         ;
;    |MessageBlock:paddedmessage|                                     ; 15 (0)            ; 12 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CompressionFunction|MessageBlock:paddedmessage                                                                                                               ; work         ;
;       |MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component| ; 15 (10)           ; 12 (8)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CompressionFunction|MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component                                                   ; work         ;
;          |altsyncram:int_rom|                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CompressionFunction|MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|altsyncram:int_rom                                ; work         ;
;             |altsyncram_t3l3:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CompressionFunction|MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|altsyncram:int_rom|altsyncram_t3l3:auto_generated ; work         ;
;          |lpm_counter:addr_ctr|                                     ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CompressionFunction|MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:addr_ctr                              ; work         ;
;             |cntr_iln:auto_generated|                               ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CompressionFunction|MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:addr_ctr|cntr_iln:auto_generated      ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------+
; MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|altsyncram:int_rom|altsyncram_t3l3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16           ; 32           ; --           ; --           ; 512  ; MessageBlock.hex ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                          ;
+--------+-----------------+---------+--------------+--------------+-------------------------------------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name    ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                                           ;
+--------+-----------------+---------+--------------+--------------+-------------------------------------------------+-----------------------------------------------------------+
; Altera ; RAM initializer ; 13.0    ; N/A          ; N/A          ; |CompressionFunction|MessageBlock:paddedmessage ; C:/Users/Brian/Desktop/Capstone/Demofile/MessageBlock.vhd ;
+--------+-----------------+---------+--------------+--------------+-------------------------------------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; digest[0]$latch                                      ; digest[255]         ; yes                    ;
; digest[1]$latch                                      ; digest[255]         ; yes                    ;
; digest[2]$latch                                      ; digest[255]         ; yes                    ;
; digest[3]$latch                                      ; digest[255]         ; yes                    ;
; digest[4]$latch                                      ; digest[255]         ; yes                    ;
; digest[5]$latch                                      ; digest[255]         ; yes                    ;
; digest[6]$latch                                      ; digest[255]         ; yes                    ;
; digest[7]$latch                                      ; digest[255]         ; yes                    ;
; digest[8]$latch                                      ; digest[255]         ; yes                    ;
; digest[9]$latch                                      ; digest[255]         ; yes                    ;
; digest[10]$latch                                     ; digest[255]         ; yes                    ;
; digest[11]$latch                                     ; digest[255]         ; yes                    ;
; digest[12]$latch                                     ; digest[255]         ; yes                    ;
; digest[13]$latch                                     ; digest[255]         ; yes                    ;
; digest[14]$latch                                     ; digest[255]         ; yes                    ;
; digest[15]$latch                                     ; digest[255]         ; yes                    ;
; digest[16]$latch                                     ; digest[255]         ; yes                    ;
; digest[17]$latch                                     ; digest[255]         ; yes                    ;
; digest[18]$latch                                     ; digest[255]         ; yes                    ;
; digest[19]$latch                                     ; digest[255]         ; yes                    ;
; digest[20]$latch                                     ; digest[255]         ; yes                    ;
; digest[21]$latch                                     ; digest[255]         ; yes                    ;
; digest[22]$latch                                     ; digest[255]         ; yes                    ;
; digest[23]$latch                                     ; digest[255]         ; yes                    ;
; digest[24]$latch                                     ; digest[255]         ; yes                    ;
; digest[25]$latch                                     ; digest[255]         ; yes                    ;
; digest[26]$latch                                     ; digest[255]         ; yes                    ;
; digest[27]$latch                                     ; digest[255]         ; yes                    ;
; digest[28]$latch                                     ; digest[255]         ; yes                    ;
; digest[29]$latch                                     ; digest[255]         ; yes                    ;
; digest[30]$latch                                     ; digest[255]         ; yes                    ;
; digest[31]$latch                                     ; digest[255]         ; yes                    ;
; digest[32]$latch                                     ; digest[255]         ; yes                    ;
; digest[33]$latch                                     ; digest[255]         ; yes                    ;
; digest[34]$latch                                     ; digest[255]         ; yes                    ;
; digest[35]$latch                                     ; digest[255]         ; yes                    ;
; digest[36]$latch                                     ; digest[255]         ; yes                    ;
; digest[37]$latch                                     ; digest[255]         ; yes                    ;
; digest[38]$latch                                     ; digest[255]         ; yes                    ;
; digest[39]$latch                                     ; digest[255]         ; yes                    ;
; digest[40]$latch                                     ; digest[255]         ; yes                    ;
; digest[41]$latch                                     ; digest[255]         ; yes                    ;
; digest[42]$latch                                     ; digest[255]         ; yes                    ;
; digest[43]$latch                                     ; digest[255]         ; yes                    ;
; digest[44]$latch                                     ; digest[255]         ; yes                    ;
; digest[45]$latch                                     ; digest[255]         ; yes                    ;
; digest[46]$latch                                     ; digest[255]         ; yes                    ;
; digest[47]$latch                                     ; digest[255]         ; yes                    ;
; digest[48]$latch                                     ; digest[255]         ; yes                    ;
; digest[49]$latch                                     ; digest[255]         ; yes                    ;
; digest[50]$latch                                     ; digest[255]         ; yes                    ;
; digest[51]$latch                                     ; digest[255]         ; yes                    ;
; digest[52]$latch                                     ; digest[255]         ; yes                    ;
; digest[53]$latch                                     ; digest[255]         ; yes                    ;
; digest[54]$latch                                     ; digest[255]         ; yes                    ;
; digest[55]$latch                                     ; digest[255]         ; yes                    ;
; digest[56]$latch                                     ; digest[255]         ; yes                    ;
; digest[57]$latch                                     ; digest[255]         ; yes                    ;
; digest[58]$latch                                     ; digest[255]         ; yes                    ;
; digest[59]$latch                                     ; digest[255]         ; yes                    ;
; digest[60]$latch                                     ; digest[255]         ; yes                    ;
; digest[61]$latch                                     ; digest[255]         ; yes                    ;
; digest[62]$latch                                     ; digest[255]         ; yes                    ;
; digest[63]$latch                                     ; digest[255]         ; yes                    ;
; digest[64]$latch                                     ; digest[255]         ; yes                    ;
; digest[65]$latch                                     ; digest[255]         ; yes                    ;
; digest[66]$latch                                     ; digest[255]         ; yes                    ;
; digest[67]$latch                                     ; digest[255]         ; yes                    ;
; digest[68]$latch                                     ; digest[255]         ; yes                    ;
; digest[69]$latch                                     ; digest[255]         ; yes                    ;
; digest[70]$latch                                     ; digest[255]         ; yes                    ;
; digest[71]$latch                                     ; digest[255]         ; yes                    ;
; digest[72]$latch                                     ; digest[255]         ; yes                    ;
; digest[73]$latch                                     ; digest[255]         ; yes                    ;
; digest[74]$latch                                     ; digest[255]         ; yes                    ;
; digest[75]$latch                                     ; digest[255]         ; yes                    ;
; digest[76]$latch                                     ; digest[255]         ; yes                    ;
; digest[77]$latch                                     ; digest[255]         ; yes                    ;
; digest[78]$latch                                     ; digest[255]         ; yes                    ;
; digest[79]$latch                                     ; digest[255]         ; yes                    ;
; digest[80]$latch                                     ; digest[255]         ; yes                    ;
; digest[81]$latch                                     ; digest[255]         ; yes                    ;
; digest[82]$latch                                     ; digest[255]         ; yes                    ;
; digest[83]$latch                                     ; digest[255]         ; yes                    ;
; digest[84]$latch                                     ; digest[255]         ; yes                    ;
; digest[85]$latch                                     ; digest[255]         ; yes                    ;
; digest[86]$latch                                     ; digest[255]         ; yes                    ;
; digest[87]$latch                                     ; digest[255]         ; yes                    ;
; digest[88]$latch                                     ; digest[255]         ; yes                    ;
; digest[89]$latch                                     ; digest[255]         ; yes                    ;
; digest[90]$latch                                     ; digest[255]         ; yes                    ;
; digest[91]$latch                                     ; digest[255]         ; yes                    ;
; digest[92]$latch                                     ; digest[255]         ; yes                    ;
; digest[93]$latch                                     ; digest[255]         ; yes                    ;
; digest[94]$latch                                     ; digest[255]         ; yes                    ;
; digest[95]$latch                                     ; digest[255]         ; yes                    ;
; digest[96]$latch                                     ; digest[255]         ; yes                    ;
; digest[97]$latch                                     ; digest[255]         ; yes                    ;
; digest[98]$latch                                     ; digest[255]         ; yes                    ;
; digest[99]$latch                                     ; digest[255]         ; yes                    ;
; Number of user-specified and inferred latches = 928  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                                 ; Reason for Removal ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:wait_ctr|cntr_pjn:auto_generated|safe_q[0] ; Lost fanout        ;
; Total Number of Removed Registers = 1                                                                                                         ;                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2093  ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2056  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CompressionFunction|MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|state_reg[2] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CompressionFunction|k[28]                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[63][5]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[62][5]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[61][14]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[60][5]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[59][5]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[58][5]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[57][5]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[56][5]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[55][5]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[54][6]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[53][28]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[52][29]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[51][31]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[50][15]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[49][15]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[48][8]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[47][11]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[46][31]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[45][19]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[44][8]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[43][22]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[42][28]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[41][4]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[40][2]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[39][13]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[38][18]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[37][12]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[36][0]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[35][10]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[34][0]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[33][12]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[32][28]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[31][12]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[30][13]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[29][0]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[28][18]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[27][8]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[26][16]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[25][16]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[24][14]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[23][16]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[22][31]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[21][21]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[20][6]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[19][13]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[18][13]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[17][13]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[16][13]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[15][13]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[14][13]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[13][13]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[12][13]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[11][13]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[10][10]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[9][18]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[8][13]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[7][13]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[6][11]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[5][3]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[4][12]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[3][0]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[2][4]                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[1][26]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CompressionFunction|schedule[0][22]                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CompressionFunction|Mux91                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CompressionFunction|Mux52                                                                                               ;
; 5:1                ; 64 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |CompressionFunction|Mux92                                                                                               ;
; 6:1                ; 128 bits  ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; No         ; |CompressionFunction|Mux124                                                                                              ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |CompressionFunction|Mux146                                                                                              ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |CompressionFunction|Mux91                                                                                               ;
; 20:1               ; 32 bits   ; 416 LEs       ; 416 LEs              ; 0 LEs                  ; No         ; |CompressionFunction|Mux110                                                                                              ;
; 20:1               ; 32 bits   ; 416 LEs       ; 416 LEs              ; 0 LEs                  ; No         ; |CompressionFunction|Mux72                                                                                               ;
; 36:1               ; 32 bits   ; 768 LEs       ; 768 LEs              ; 0 LEs                  ; No         ; |CompressionFunction|Mux14                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|altsyncram:int_rom|altsyncram_t3l3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|altsyncram:int_rom ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; MessageBlock.hex     ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_t3l3      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_compare:addr_cmpr ;
+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                ;
+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 4          ; Signed Integer                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                                                                                      ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_38i   ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                      ;
+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_compare:wait_cmpr ;
+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                ;
+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 1          ; Signed Integer                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                                                                                      ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_4nh   ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                      ;
+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:addr_ctr ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                                    ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                           ;
; LPM_MODULUS            ; 16          ; Signed Integer                                                                                                    ;
; LPM_AVALUE             ; 0           ; Untyped                                                                                                           ;
; LPM_SVALUE             ; 0           ; Untyped                                                                                                           ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                           ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                           ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; cntr_iln    ; Untyped                                                                                                           ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:wait_ctr ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
; LPM_WIDTH              ; 1           ; Signed Integer                                                                                                    ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                           ;
; LPM_MODULUS            ; 1           ; Signed Integer                                                                                                    ;
; LPM_AVALUE             ; 0           ; Untyped                                                                                                           ;
; LPM_SVALUE             ; 0           ; Untyped                                                                                                           ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                           ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                           ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; cntr_pjn    ; Untyped                                                                                                           ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                      ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                         ;
; Entity Instance                           ; MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|altsyncram:int_rom ;
;     -- OPERATION_MODE                     ; ROM                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                        ;
;     -- NUMWORDS_A                         ; 16                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MessageBlock:paddedmessage"                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; init        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_busy   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_wren    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Feb 07 23:00:05 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CompressionFunction -c CompressionFunction
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 0 entities, in source file sha256_msfunctions.vhd
    Info (12022): Found design unit 1: sha256_msfunctions
    Info (12022): Found design unit 2: sha256_msfunctions-body
Info (12021): Found 1 design units, including 0 entities, in source file sha256_datatypes.vhd
    Info (12022): Found design unit 1: sha256_datatypes
Info (12021): Found 1 design units, including 0 entities, in source file sha256_constants.vhd
    Info (12022): Found design unit 1: sha256_constants
Info (12021): Found 2 design units, including 1 entities, in source file compressionfunction.vhd
    Info (12022): Found design unit 1: CompressionFunction-behaviour
    Info (12023): Found entity 1: CompressionFunction
Info (12021): Found 4 design units, including 2 entities, in source file messageblock.vhd
    Info (12022): Found design unit 1: MessageBlock_meminit_3lm-RTL
    Info (12022): Found design unit 2: messageblock-RTL
    Info (12023): Found entity 1: MessageBlock_meminit_3lm
    Info (12023): Found entity 2: MessageBlock
Info (12127): Elaborating entity "CompressionFunction" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at CompressionFunction.vhd(34): object "wen" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CompressionFunction.vhd(34): object "bsy" assigned a value but never read
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(90): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(91): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(91): signal "f" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(91): signal "g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(92): signal "h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(92): signal "schedule" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(92): signal "Sigma1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(92): signal "ch" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(93): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(94): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(94): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(94): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(95): signal "maj" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(95): signal "Sigma0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(97): signal "g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(98): signal "f" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(99): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(100): signal "d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(100): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(101): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(102): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(103): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(104): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(104): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(109): signal "compressed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(110): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(110): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(111): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(111): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(112): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(112): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(113): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(113): signal "d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(114): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(114): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(115): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(115): signal "f" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(116): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(116): signal "g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(117): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(117): signal "h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(120): signal "lastBlock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(121): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(122): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(123): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(124): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(125): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(126): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(127): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CompressionFunction.vhd(128): signal "Hdigest" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "Sigma1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "ch", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "T1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "Sigma0", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "maj", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "T2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "h", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "g", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "f", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "e", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "d", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "c", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "b", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "a", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "j", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "compressed", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "Hdigest", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at CompressionFunction.vhd(85): inferring latch(es) for signal or variable "digest", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "digest[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[32]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[33]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[34]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[35]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[36]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[37]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[38]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[39]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[40]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[41]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[42]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[43]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[44]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[45]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[46]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[47]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[48]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[49]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[50]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[51]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[52]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[53]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[54]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[55]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[56]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[57]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[58]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[59]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[60]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[61]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[62]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[63]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[64]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[65]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[66]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[67]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[68]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[69]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[70]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[71]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[72]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[73]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[74]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[75]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[76]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[77]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[78]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[79]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[80]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[81]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[82]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[83]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[84]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[85]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[86]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[87]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[88]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[89]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[90]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[91]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[92]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[93]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[94]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[95]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[96]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[97]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[98]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[99]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[100]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[101]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[102]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[103]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[104]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[105]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[106]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[107]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[108]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[109]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[110]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[111]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[112]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[113]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[114]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[115]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[116]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[117]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[118]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[119]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[120]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[121]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[122]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[123]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[124]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[125]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[126]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[127]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[128]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[129]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[130]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[131]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[132]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[133]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[134]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[135]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[136]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[137]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[138]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[139]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[140]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[141]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[142]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[143]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[144]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[145]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[146]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[147]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[148]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[149]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[150]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[151]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[152]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[153]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[154]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[155]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[156]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[157]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[158]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[159]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[160]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[161]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[162]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[163]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[164]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[165]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[166]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[167]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[168]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[169]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[170]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[171]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[172]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[173]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[174]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[175]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[176]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[177]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[178]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[179]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[180]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[181]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[182]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[183]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[184]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[185]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[186]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[187]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[188]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[189]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[190]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[191]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[192]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[193]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[194]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[195]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[196]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[197]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[198]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[199]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[200]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[201]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[202]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[203]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[204]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[205]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[206]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[207]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[208]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[209]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[210]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[211]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[212]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[213]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[214]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[215]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[216]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[217]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[218]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[219]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[220]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[221]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[222]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[223]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[224]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[225]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[226]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[227]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[228]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[229]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[230]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[231]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[232]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[233]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[234]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[235]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[236]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[237]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[238]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[239]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[240]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[241]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[242]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[243]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[244]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[245]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[246]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[247]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[248]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[249]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[250]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[251]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[252]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[253]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[254]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "digest[255]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[32]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[33]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[34]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[35]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[36]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[37]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[38]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[39]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[40]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[41]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[42]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[43]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[44]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[45]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[46]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[47]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[48]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[49]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[50]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[51]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[52]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[53]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[54]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[55]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[56]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[57]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[58]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[59]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[60]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[61]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[62]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[63]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[128]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[129]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[130]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[131]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[132]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[133]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[134]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[135]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[136]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[137]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[138]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[139]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[140]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[141]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[142]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[143]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[144]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[145]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[146]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[147]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[148]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[149]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[150]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[151]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[152]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[153]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[154]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[155]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[156]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[157]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[158]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[159]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[160]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[161]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[162]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[163]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[164]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[165]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[166]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[167]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[168]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[169]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[170]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[171]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[172]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[173]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[174]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[175]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[176]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[177]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[178]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[179]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[180]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[181]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[182]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[183]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[184]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[185]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[186]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[187]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[188]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[189]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[190]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[191]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[192]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[193]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[194]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[195]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[196]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[197]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[198]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[199]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[200]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[201]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[202]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[203]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[204]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[205]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[206]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[207]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[208]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[209]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[210]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[211]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[212]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[213]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[214]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[215]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[216]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[217]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[218]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[219]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[220]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[221]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[222]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[223]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[224]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[225]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[226]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[227]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[228]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[229]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[230]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[231]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[232]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[233]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[234]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[235]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[236]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[237]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[238]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[239]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[240]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[241]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[242]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[243]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[244]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[245]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[246]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[247]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[248]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[249]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[250]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[251]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[252]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[253]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[254]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Hdigest[255]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "compressed" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "a[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "b[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "c[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "d[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "e[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "f[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "g[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "h[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T2[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "maj[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma0[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "T1[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "ch[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[0]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[1]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[2]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[3]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[4]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[5]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[6]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[7]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[8]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[9]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[10]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[11]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[12]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[13]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[14]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[15]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[16]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[17]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[18]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[19]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[20]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[21]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[22]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[23]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[24]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[25]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[26]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[27]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[28]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[29]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[30]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "Sigma1[31]" at CompressionFunction.vhd(85)
Info (10041): Inferred latch for "sha256_compress:j[0]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[1]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[2]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[3]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[4]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[5]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[6]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[7]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[8]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[9]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[10]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[11]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[12]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[13]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[14]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[15]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[16]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[17]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[18]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[19]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[20]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[21]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[22]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[23]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[24]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[25]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[26]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[27]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[28]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[29]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[30]" at CompressionFunction.vhd(88)
Info (10041): Inferred latch for "sha256_compress:j[31]" at CompressionFunction.vhd(88)
Info (12128): Elaborating entity "MessageBlock" for hierarchy "MessageBlock:paddedmessage"
Info (12128): Elaborating entity "MessageBlock_meminit_3lm" for hierarchy "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|altsyncram:int_rom"
Info (12130): Elaborated megafunction instantiation "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|altsyncram:int_rom"
Info (12133): Instantiated megafunction "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|altsyncram:int_rom" with the following parameter:
    Info (12134): Parameter "ADDRESS_ACLR_A" = "UNUSED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "UNUSED"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "NORMAL"
    Info (12134): Parameter "ECC_PIPELINE_STAGE_ENABLED" = "FALSE"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "IMPLEMENT_IN_LES" = "OFF"
    Info (12134): Parameter "INDATA_ACLR_A" = "UNUSED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "INIT_FILE" = "MessageBlock.hex"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "0"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "0"
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK1"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "WIDTH_ECCSTATUS" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t3l3.tdf
    Info (12023): Found entity 1: altsyncram_t3l3
Info (12128): Elaborating entity "altsyncram_t3l3" for hierarchy "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|altsyncram:int_rom|altsyncram_t3l3:auto_generated"
Warning (287013): Variable or input pin "rden_a" is defined but never used.
Info (12128): Elaborating entity "lpm_compare" for hierarchy "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_compare:addr_cmpr"
Info (12130): Elaborated megafunction instantiation "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_compare:addr_cmpr"
Info (12133): Instantiated megafunction "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_compare:addr_cmpr" with the following parameter:
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "4"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_38i.tdf
    Info (12023): Found entity 1: cmpr_38i
Info (12128): Elaborating entity "cmpr_38i" for hierarchy "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_compare:addr_cmpr|cmpr_38i:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_compare:wait_cmpr"
Info (12130): Elaborated megafunction instantiation "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_compare:wait_cmpr"
Info (12133): Instantiated megafunction "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_compare:wait_cmpr" with the following parameter:
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4nh.tdf
    Info (12023): Found entity 1: cmpr_4nh
Info (12128): Elaborating entity "cmpr_4nh" for hierarchy "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_compare:wait_cmpr|cmpr_4nh:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:addr_ctr"
Info (12130): Elaborated megafunction instantiation "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:addr_ctr"
Info (12133): Instantiated megafunction "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:addr_ctr" with the following parameter:
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "16"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_iln.tdf
    Info (12023): Found entity 1: cntr_iln
Info (12128): Elaborating entity "cntr_iln" for hierarchy "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:addr_ctr|cntr_iln:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:wait_ctr"
Info (12130): Elaborated megafunction instantiation "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:wait_ctr"
Info (12133): Instantiated megafunction "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:wait_ctr" with the following parameter:
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "1"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pjn.tdf
    Info (12023): Found entity 1: cntr_pjn
Info (12128): Elaborating entity "cntr_pjn" for hierarchy "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:wait_ctr|cntr_pjn:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12128): Elaborating entity "cmpr_5cc" for hierarchy "MessageBlock:paddedmessage|MessageBlock_meminit_3lm:MessageBlock_meminit_3lm_component|lpm_counter:wait_ctr|cntr_pjn:auto_generated|cmpr_5cc:cmpr2"
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "digest[160]$latch" merged with LATCH primitive "digest[0]$latch"
    Info (13026): Duplicate LATCH primitive "digest[161]$latch" merged with LATCH primitive "digest[1]$latch"
    Info (13026): Duplicate LATCH primitive "digest[162]$latch" merged with LATCH primitive "digest[2]$latch"
    Info (13026): Duplicate LATCH primitive "digest[163]$latch" merged with LATCH primitive "digest[3]$latch"
    Info (13026): Duplicate LATCH primitive "digest[164]$latch" merged with LATCH primitive "digest[4]$latch"
    Info (13026): Duplicate LATCH primitive "digest[165]$latch" merged with LATCH primitive "digest[5]$latch"
    Info (13026): Duplicate LATCH primitive "digest[166]$latch" merged with LATCH primitive "digest[6]$latch"
    Info (13026): Duplicate LATCH primitive "digest[167]$latch" merged with LATCH primitive "digest[7]$latch"
    Info (13026): Duplicate LATCH primitive "digest[168]$latch" merged with LATCH primitive "digest[8]$latch"
    Info (13026): Duplicate LATCH primitive "digest[169]$latch" merged with LATCH primitive "digest[9]$latch"
    Info (13026): Duplicate LATCH primitive "digest[170]$latch" merged with LATCH primitive "digest[10]$latch"
    Info (13026): Duplicate LATCH primitive "digest[171]$latch" merged with LATCH primitive "digest[11]$latch"
    Info (13026): Duplicate LATCH primitive "digest[172]$latch" merged with LATCH primitive "digest[12]$latch"
    Info (13026): Duplicate LATCH primitive "digest[173]$latch" merged with LATCH primitive "digest[13]$latch"
    Info (13026): Duplicate LATCH primitive "digest[174]$latch" merged with LATCH primitive "digest[14]$latch"
    Info (13026): Duplicate LATCH primitive "digest[175]$latch" merged with LATCH primitive "digest[15]$latch"
    Info (13026): Duplicate LATCH primitive "digest[176]$latch" merged with LATCH primitive "digest[16]$latch"
    Info (13026): Duplicate LATCH primitive "digest[177]$latch" merged with LATCH primitive "digest[17]$latch"
    Info (13026): Duplicate LATCH primitive "digest[178]$latch" merged with LATCH primitive "digest[18]$latch"
    Info (13026): Duplicate LATCH primitive "digest[179]$latch" merged with LATCH primitive "digest[19]$latch"
    Info (13026): Duplicate LATCH primitive "digest[180]$latch" merged with LATCH primitive "digest[20]$latch"
    Info (13026): Duplicate LATCH primitive "digest[181]$latch" merged with LATCH primitive "digest[21]$latch"
    Info (13026): Duplicate LATCH primitive "digest[182]$latch" merged with LATCH primitive "digest[22]$latch"
    Info (13026): Duplicate LATCH primitive "digest[183]$latch" merged with LATCH primitive "digest[23]$latch"
    Info (13026): Duplicate LATCH primitive "digest[184]$latch" merged with LATCH primitive "digest[24]$latch"
    Info (13026): Duplicate LATCH primitive "digest[185]$latch" merged with LATCH primitive "digest[25]$latch"
    Info (13026): Duplicate LATCH primitive "digest[186]$latch" merged with LATCH primitive "digest[26]$latch"
    Info (13026): Duplicate LATCH primitive "digest[187]$latch" merged with LATCH primitive "digest[27]$latch"
    Info (13026): Duplicate LATCH primitive "digest[188]$latch" merged with LATCH primitive "digest[28]$latch"
    Info (13026): Duplicate LATCH primitive "digest[189]$latch" merged with LATCH primitive "digest[29]$latch"
    Info (13026): Duplicate LATCH primitive "digest[190]$latch" merged with LATCH primitive "digest[30]$latch"
    Info (13026): Duplicate LATCH primitive "digest[191]$latch" merged with LATCH primitive "digest[31]$latch"
    Info (13026): Duplicate LATCH primitive "digest[128]$latch" merged with LATCH primitive "digest[96]$latch"
    Info (13026): Duplicate LATCH primitive "digest[129]$latch" merged with LATCH primitive "digest[97]$latch"
    Info (13026): Duplicate LATCH primitive "digest[130]$latch" merged with LATCH primitive "digest[98]$latch"
    Info (13026): Duplicate LATCH primitive "digest[131]$latch" merged with LATCH primitive "digest[99]$latch"
    Info (13026): Duplicate LATCH primitive "digest[132]$latch" merged with LATCH primitive "digest[100]$latch"
    Info (13026): Duplicate LATCH primitive "digest[133]$latch" merged with LATCH primitive "digest[101]$latch"
    Info (13026): Duplicate LATCH primitive "digest[134]$latch" merged with LATCH primitive "digest[102]$latch"
    Info (13026): Duplicate LATCH primitive "digest[135]$latch" merged with LATCH primitive "digest[103]$latch"
    Info (13026): Duplicate LATCH primitive "digest[136]$latch" merged with LATCH primitive "digest[104]$latch"
    Info (13026): Duplicate LATCH primitive "digest[137]$latch" merged with LATCH primitive "digest[105]$latch"
    Info (13026): Duplicate LATCH primitive "digest[138]$latch" merged with LATCH primitive "digest[106]$latch"
    Info (13026): Duplicate LATCH primitive "digest[139]$latch" merged with LATCH primitive "digest[107]$latch"
    Info (13026): Duplicate LATCH primitive "digest[140]$latch" merged with LATCH primitive "digest[108]$latch"
    Info (13026): Duplicate LATCH primitive "digest[141]$latch" merged with LATCH primitive "digest[109]$latch"
    Info (13026): Duplicate LATCH primitive "digest[142]$latch" merged with LATCH primitive "digest[110]$latch"
    Info (13026): Duplicate LATCH primitive "digest[143]$latch" merged with LATCH primitive "digest[111]$latch"
    Info (13026): Duplicate LATCH primitive "digest[144]$latch" merged with LATCH primitive "digest[112]$latch"
    Info (13026): Duplicate LATCH primitive "digest[145]$latch" merged with LATCH primitive "digest[113]$latch"
    Info (13026): Duplicate LATCH primitive "digest[146]$latch" merged with LATCH primitive "digest[114]$latch"
    Info (13026): Duplicate LATCH primitive "digest[147]$latch" merged with LATCH primitive "digest[115]$latch"
    Info (13026): Duplicate LATCH primitive "digest[148]$latch" merged with LATCH primitive "digest[116]$latch"
    Info (13026): Duplicate LATCH primitive "digest[149]$latch" merged with LATCH primitive "digest[117]$latch"
    Info (13026): Duplicate LATCH primitive "digest[150]$latch" merged with LATCH primitive "digest[118]$latch"
    Info (13026): Duplicate LATCH primitive "digest[151]$latch" merged with LATCH primitive "digest[119]$latch"
    Info (13026): Duplicate LATCH primitive "digest[152]$latch" merged with LATCH primitive "digest[120]$latch"
    Info (13026): Duplicate LATCH primitive "digest[153]$latch" merged with LATCH primitive "digest[121]$latch"
    Info (13026): Duplicate LATCH primitive "digest[154]$latch" merged with LATCH primitive "digest[122]$latch"
    Info (13026): Duplicate LATCH primitive "digest[155]$latch" merged with LATCH primitive "digest[123]$latch"
    Info (13026): Duplicate LATCH primitive "digest[156]$latch" merged with LATCH primitive "digest[124]$latch"
    Info (13026): Duplicate LATCH primitive "digest[157]$latch" merged with LATCH primitive "digest[125]$latch"
    Info (13026): Duplicate LATCH primitive "digest[158]$latch" merged with LATCH primitive "digest[126]$latch"
    Info (13026): Duplicate LATCH primitive "digest[159]$latch" merged with LATCH primitive "digest[127]$latch"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9117 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 256 output pins
    Info (21061): Implemented 8827 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 533 megabytes
    Info: Processing ended: Thu Feb 07 23:00:45 2019
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:35


