[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Tendency balance: 0.322540.
Heartbeat CPU 0 instructions: 10000000 cycles: 4386203 heartbeat IPC: 2.28 cumulative IPC: 2.28 (Simulation time: 00 hr 01 min 29 sec)
Tendency balance: 0.299866.
Heartbeat CPU 0 instructions: 20000001 cycles: 8766949 heartbeat IPC: 2.283 cumulative IPC: 2.281 (Simulation time: 00 hr 02 min 57 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 8766949 cumulative IPC: 2.281 (Simulation time: 00 hr 02 min 57 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 8766949 cumulative IPC: 2.281 (Simulation time: 00 hr 02 min 57 sec)
Tendency balance: 0.298965.
Heartbeat CPU 0 instructions: 30000003 cycles: 15946293 heartbeat IPC: 1.393 cumulative IPC: 1.393 (Simulation time: 00 hr 04 min 28 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 7179344 cumulative IPC: 1.393 (Simulation time: 00 hr 04 min 28 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 7179344 cumulative IPC: 1.393 (Simulation time: 00 hr 04 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/400.perlbench-41B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.393 instructions: 10000002 cycles: 7179344
CPU 0 Branch Prediction Accuracy: 97.14% MPKI: 5.831 Average ROB Occupancy at Mispredict: 88.38
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.001
BRANCH_INDIRECT: 0.0094
BRANCH_CONDITIONAL: 5.81
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0088
BRANCH_RETURN: 0.0021

cpu0->cpu0_STLB TOTAL        ACCESS:       1369 HIT:       1302 MISS:         67 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       1369 HIT:       1302 MISS:         67 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 236.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:       4088 HIT:       2144 MISS:       1944 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       3353 HIT:       1530 MISS:       1823 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:         73 HIT:         14 MISS:         59 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        603 HIT:        595 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         59 HIT:          5 MISS:         54 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 178 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     374624 HIT:     372859 MISS:       1765 MSHR_MERGE:        208
cpu0->cpu0_L1I LOAD         ACCESS:     374624 HIT:     372859 MISS:       1765 MSHR_MERGE:        208
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 6.502 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    2531625 HIT:    2529429 MISS:       2196 MSHR_MERGE:        268
cpu0->cpu0_L1D LOAD         ACCESS:    1303577 HIT:    1301623 MISS:       1954 MSHR_MERGE:        158
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1227980 HIT:    1227797 MISS:        183 MSHR_MERGE:        110
cpu0->cpu0_L1D TRANSLATION  ACCESS:         68 HIT:          9 MISS:         59 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 187.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     326132 HIT:     326126 MISS:          6 MSHR_MERGE:          4
cpu0->cpu0_ITLB LOAD         ACCESS:     326132 HIT:     326126 MISS:          6 MSHR_MERGE:          4
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    2398203 HIT:    2396607 MISS:       1596 MSHR_MERGE:        229
cpu0->cpu0_DTLB LOAD         ACCESS:    2398203 HIT:    2396607 MISS:       1596 MSHR_MERGE:        229
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.63 cycles
cpu0->LLC TOTAL        ACCESS:       2214 HIT:        379 MISS:       1835 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       1823 HIT:         54 MISS:       1769 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         59 HIT:         16 MISS:         43 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:        278 HIT:        270 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         54 HIT:         39 MISS:         15 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 174.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:       1811
  AVG DBUS CONGESTED CYCLE: 21.16
Channel 0 WQ ROW_BUFFER_HIT:        135
  ROW_BUFFER_MISS:        272
  FULL:          0
Channel 0 REFRESHES ISSUED:        598
