----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 21.10.2025 18:49:24
-- Design Name: 
-- Module Name: RISCV_Alu - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity RISCV_Alu is
  Port ( 
  op1 : in std_logic_vector(31 downto 0);
  op2 : in std_logic_vector(31 downto 0);
  
  opcode : in std_logic_vector (3 downto 0);
  
  result : out std_logic_vector (31 downto 0);
  eq : out std_logic;
  lt : out std_logic;
  ltu : out std_logic
  );
end RISCV_Alu;

architecture Behavioral of RISCV_Alu is

begin


end Behavioral;