// Seed: 2573379085
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3
);
  assign id_5 = id_5[1];
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output tri0 id_2,
    output logic id_3
);
  always @(posedge 1) begin
    id_3 <= id_0 == id_1;
  end
  module_0(
      id_1, id_0, id_0, id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1
);
  assign id_3[1] = 1;
  module_0(
      id_0, id_1, id_1, id_0
  );
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
