;redcode
;assert 1
	SPL 0, -2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD -0, 0
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SUB 97, <-120
	SUB 97, <-120
	SUB @-187, 0
	SUB 12, @10
	SUB 12, @10
	CMP #12, @200
	SUB 10, 0
	SUB 100, 0
	SUB @-187, 0
	SPL 10
	MOV -1, <-26
	ADD #270, <1
	SUB -207, <-120
	ADD #270, <1
	SUB @121, 103
	DJN -1, @-20
	MOV -1, <-26
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	JMP @12, #260
	SUB -0, 0
	DJN -1, @-20
	SPL 0, #0
	SUB 12, @10
	ADD 210, 31
	SUB 12, @10
	ADD 100, 9
	ADD 100, 9
	ADD 210, 31
	SLT <0, @2
	MOV -1, <-26
	SUB @10, 0
	CMP -207, <-120
	MOV -1, <-26
	MOV @121, 106
	SUB -207, <-120
	MOV -1, <-26
	MOV -1, <-26
	SPL 0, -2
	MOV -1, <-26
	MOV -1, <-26
