Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:35:05 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : sv_chip0_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 inst_fir_v2_10/din_1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_10/ints_fifo_1/dout_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.671%)  route 0.173ns (63.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.560     1.761    inst_fir_v2_10/tm3_clk_v0_IBUF_BUFG
    SLICE_X40Y201                                                     r  inst_fir_v2_10/din_1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y201        FDRE (Prop_fdre_C_Q)         0.100     1.861 r  inst_fir_v2_10/din_1_reg_reg[7]/Q
                         net (fo=2, estimated)        0.173     2.034    inst_fir_v2_10/ints_fifo_1/Q[7]
    SLICE_X42Y199        SRL16E                                       r  inst_fir_v2_10/ints_fifo_1/dout_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.776     2.202    inst_fir_v2_10/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X42Y199                                                     r  inst_fir_v2_10/ints_fifo_1/dout_reg[7]_srl2/CLK
                         clock pessimism             -0.225     1.977    
    SLICE_X42Y199        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.131    inst_fir_v2_10/ints_fifo_1/dout_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 wrapper_qs_intr_inst_10/my_inst_quadintr/doutr11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            wrapper_qs_intr_inst_10/my_ram11_reg[8]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.917%)  route 0.151ns (60.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.571     1.772    wrapper_qs_intr_inst_10/my_inst_quadintr/tm3_clk_v0_IBUF_BUFG
    SLICE_X17Y200                                                     r  wrapper_qs_intr_inst_10/my_inst_quadintr/doutr11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y200        FDRE (Prop_fdre_C_Q)         0.100     1.872 r  wrapper_qs_intr_inst_10/my_inst_quadintr/doutr11_reg[8]/Q
                         net (fo=1, estimated)        0.151     2.022    wrapper_qs_intr_inst_10/doutr11[8]
    SLICE_X16Y197        SRL16E                                       r  wrapper_qs_intr_inst_10/my_ram11_reg[8]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.791     2.217    wrapper_qs_intr_inst_10/tm3_clk_v0_IBUF_BUFG
    SLICE_X16Y197                                                     r  wrapper_qs_intr_inst_10/my_ram11_reg[8]_srl3/CLK
                         clock pessimism             -0.225     1.992    
    SLICE_X16Y197        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     2.084    wrapper_qs_intr_inst_10/my_ram11_reg[8]_srl3
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 inst_fir_v1_14/ints_fifo_1/buff1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_14/ints_fifo_1/dout_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.091ns (35.211%)  route 0.167ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.582     1.783    inst_fir_v1_14/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X35Y199                                                     r  inst_fir_v1_14/ints_fifo_1/buff1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y199        FDRE (Prop_fdre_C_Q)         0.091     1.874 r  inst_fir_v1_14/ints_fifo_1/buff1_reg[7]/Q
                         net (fo=2, estimated)        0.167     2.041    inst_fir_v1_14/ints_fifo_1/n_0_buff1_reg[7]
    SLICE_X38Y200        SRL16E                                       r  inst_fir_v1_14/ints_fifo_1/dout_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.765     2.191    inst_fir_v1_14/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X38Y200                                                     r  inst_fir_v1_14/ints_fifo_1/dout_reg[7]_srl2/CLK
                         clock pessimism             -0.225     1.966    
    SLICE_X38Y200        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     2.084    inst_fir_v1_14/ints_fifo_1/dout_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 inst_fir_v1_9/ints_fifo_1/buff1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_9/ints_fifo_1/dout_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.531%)  route 0.158ns (63.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.572     1.773    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X9Y200                                                      r  inst_fir_v1_9/ints_fifo_1/buff1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y200         FDRE (Prop_fdre_C_Q)         0.091     1.864 r  inst_fir_v1_9/ints_fifo_1/buff1_reg[4]/Q
                         net (fo=2, estimated)        0.158     2.022    inst_fir_v1_9/ints_fifo_1/Q[4]
    SLICE_X10Y198        SRL16E                                       r  inst_fir_v1_9/ints_fifo_1/dout_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.792     2.218    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X10Y198                                                     r  inst_fir_v1_9/ints_fifo_1/dout_reg[4]_srl2/CLK
                         clock pessimism             -0.225     1.993    
    SLICE_X10Y198        SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     2.059    inst_fir_v1_9/ints_fifo_1/dout_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.034ns  (arrival time - required time)
  Source:                 inst_fir_v1_9/ints_fifo_1/buff1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_9/ints_fifo_1/dout_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.531%)  route 0.158ns (63.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.572     1.773    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X9Y200                                                      r  inst_fir_v1_9/ints_fifo_1/buff1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y200         FDRE (Prop_fdre_C_Q)         0.091     1.864 r  inst_fir_v1_9/ints_fifo_1/buff1_reg[5]/Q
                         net (fo=2, estimated)        0.158     2.022    inst_fir_v1_9/ints_fifo_1/Q[5]
    SLICE_X10Y198        SRL16E                                       r  inst_fir_v1_9/ints_fifo_1/dout_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.792     2.218    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X10Y198                                                     r  inst_fir_v1_9/ints_fifo_1/dout_reg[5]_srl2/CLK
                         clock pessimism             -0.225     1.993    
    SLICE_X10Y198        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     2.056    inst_fir_v1_9/ints_fifo_1/dout_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 inst_fir_1_9/din_tmp_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_1_9/sum_tmp_3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.868%)  route 0.145ns (59.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.602     1.803    inst_fir_1_9/tm3_clk_v0_IBUF_BUFG
    SLICE_X7Y201                                                      r  inst_fir_1_9/din_tmp_3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_fdre_C_Q)         0.100     1.903 r  inst_fir_1_9/din_tmp_3_reg[7]/Q
                         net (fo=1, estimated)        0.145     2.048    inst_fir_1_9/din_tmp_3[7]
    SLICE_X7Y199         FDRE                                         r  inst_fir_1_9/sum_tmp_3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.823     2.249    inst_fir_1_9/tm3_clk_v0_IBUF_BUFG
    SLICE_X7Y199                                                      r  inst_fir_1_9/sum_tmp_3_reg[7]/C
                         clock pessimism             -0.225     2.024    
    SLICE_X7Y199         FDRE (Hold_fdre_C_D)         0.049     2.073    inst_fir_1_9/sum_tmp_3_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 inst_fir_v2_10/add_tmp_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_10/dout_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.093%)  route 0.108ns (51.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.578     1.779    inst_fir_v2_10/tm3_clk_v0_IBUF_BUFG
    SLICE_X41Y199                                                     r  inst_fir_v2_10/add_tmp_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y199        FDRE (Prop_fdre_C_Q)         0.100     1.879 r  inst_fir_v2_10/add_tmp_2_reg[3]/Q
                         net (fo=1, estimated)        0.108     1.987    inst_fir_v2_10/n_0_add_tmp_2_reg[3]
    SLICE_X40Y201        FDRE                                         r  inst_fir_v2_10/dout_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.765     2.191    inst_fir_v2_10/tm3_clk_v0_IBUF_BUFG
    SLICE_X40Y201                                                     r  inst_fir_v2_10/dout_2_reg[1]/C
                         clock pessimism             -0.225     1.966    
    SLICE_X40Y201        FDRE (Hold_fdre_C_D)         0.041     2.007    inst_fir_v2_10/dout_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.019ns  (arrival time - required time)
  Source:                 inst_fir_1_12/add_tmp_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_1_12/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.338%)  route 0.103ns (50.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.620     1.821    inst_fir_1_12/tm3_clk_v0_IBUF_BUFG
    SLICE_X5Y199                                                      r  inst_fir_1_12/add_tmp_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y199         FDRE (Prop_fdre_C_Q)         0.100     1.921 r  inst_fir_1_12/add_tmp_2_reg[6]/Q
                         net (fo=1, estimated)        0.103     2.024    inst_fir_1_12/p_0_in[4]
    SLICE_X5Y201         FDRE                                         r  inst_fir_1_12/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.810     2.236    inst_fir_1_12/tm3_clk_v0_IBUF_BUFG
    SLICE_X5Y201                                                      r  inst_fir_1_12/dout_reg[4]/C
                         clock pessimism             -0.225     2.011    
    SLICE_X5Y201         FDRE (Hold_fdre_C_D)         0.032     2.043    inst_fir_1_12/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.019ns  (arrival time - required time)
  Source:                 inst_fir_v1_9/ints_fifo_1/buff1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_9/ints_fifo_1/dout_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.276%)  route 0.160ns (63.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.572     1.773    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X9Y200                                                      r  inst_fir_v1_9/ints_fifo_1/buff1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y200         FDRE (Prop_fdre_C_Q)         0.091     1.864 r  inst_fir_v1_9/ints_fifo_1/buff1_reg[2]/Q
                         net (fo=2, estimated)        0.160     2.024    inst_fir_v1_9/ints_fifo_1/Q[2]
    SLICE_X10Y198        SRL16E                                       r  inst_fir_v1_9/ints_fifo_1/dout_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     0.792     2.218    inst_fir_v1_9/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X10Y198                                                     r  inst_fir_v1_9/ints_fifo_1/dout_reg[2]_srl2/CLK
                         clock pessimism             -0.225     1.993    
    SLICE_X10Y198        SRL16E (Hold_srl16e_CLK_D)
                                                      0.050     2.043    inst_fir_v1_9/ints_fifo_1/dout_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.019ns  (arrival time - required time)
  Source:                 wrapper_qs_intr_inst_10/my_inst_quadintr/doutr17_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            wrapper_qs_intr_inst_10/my_ram17_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.173ns (66.195%)  route 0.088ns (33.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.308ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     0.476 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     2.179    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.251 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.057     3.308    wrapper_qs_intr_inst_10/my_inst_quadintr/tm3_clk_v0_IBUF_BUFG
    SLICE_X23Y202                                                     r  wrapper_qs_intr_inst_10/my_inst_quadintr/doutr17_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_fdre_C_Q)         0.173     3.481 r  wrapper_qs_intr_inst_10/my_inst_quadintr/doutr17_reg[7]/Q
                         net (fo=1, estimated)        0.088     3.569    wrapper_qs_intr_inst_10/doutr17[7]
    SLICE_X22Y202        SRL16E                                       r  wrapper_qs_intr_inst_10/my_ram17_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.180     3.643    wrapper_qs_intr_inst_10/tm3_clk_v0_IBUF_BUFG
    SLICE_X22Y202                                                     r  wrapper_qs_intr_inst_10/my_ram17_reg[7]_srl3/CLK
                         clock pessimism             -0.312     3.331    
    SLICE_X22Y202        SRL16E (Hold_srl16e_CLK_D)
                                                      0.257     3.588    wrapper_qs_intr_inst_10/my_ram17_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -3.588    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                 -0.019    




