I 000051 55 620           1661519574441 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 32))
	(_version vef)
	(_time 1661519574443 2022.08.26 10:12:54)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 04025702515355130703175e5c0207020d02520705)
	(_ent
		(_time 1661519574413)
	)
	(_object
		(_type(_int ~STRING~13 0 33(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 33(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 34(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 793           1661527592362 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 32))
	(_version vef)
	(_time 1661527592363 2022.08.26 12:26:32)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 06060400515157110509155c5e0005000f00500507)
	(_ent
		(_time 1661527592360)
	)
	(_object
		(_type(_int ~STRING~13 0 33(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 33(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 34(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 38(_prcs 0)))
		(_var(_int dummy -3 0 39(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 998           1661527603344 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 32))
	(_version vef)
	(_time 1661527603345 2022.08.26 12:26:43)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code dfd0db8dd8888ec8dcd0cc8587d9dcd9d6d989dcde)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 33(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 33(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 34(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 38(_prcs 0)))
		(_var(_int dummy -3 0 39(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 37(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661528038290 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 32))
	(_version vef)
	(_time 1661528038291 2022.08.26 12:33:58)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code e8ede9bbb1bfb9ffebe7fbb2b0eeebeee1eebeebe9)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 33(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 33(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 34(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 38(_prcs 0)))
		(_var(_int dummy -3 0 39(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 37(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661530649074 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661530649075 2022.08.26 13:17:29)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 36306133616167213539256c6e3035303f30603537)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 1094          1661531039219 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531039220 2022.08.26 13:23:59)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 4212114011151355411551181a4441444b44144143)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_sig(_int i -2 0 36(_arch(_uni((i 3))))))
		(_var(_int linea -3 0 40(_prcs 0)))
		(_var(_int dummy -4 0 41(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 39(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 1097          1661531096395 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531096396 2022.08.26 13:24:56)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code a5f7f5f2f1f2f4b2a6f1b6fffda3a6a3aca3f3a6a4)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_sig(_int i -2 0 36(_arch(_uni((i 3))))))
		(_var(_int linea -3 0 40(_prcs 0)))
		(_var(_int dummy -4 0 41(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 988           1661531240569 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531240570 2022.08.26 13:27:20)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code d1d6d583818680c6d2dec28b89d7d2d7d8d787d2d0)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661531282843 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531282844 2022.08.26 13:28:02)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code db8fd889d88c8accd8d4c88183ddd8ddd2dd8dd8da)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661531327086 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531327087 2022.08.26 13:28:47)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code c5c5c390919294d2c6cad69f9dc3c6c3ccc393c6c4)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661531348906 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531348907 2022.08.26 13:29:08)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code f9adf4a9a1aea8eefaf6eaa3a1fffafff0ffaffaf8)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661531383064 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531383065 2022.08.26 13:29:43)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 66633666313137716569753c3e6065606f60306567)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661531941536 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531941537 2022.08.26 13:39:01)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code faaffcaafaadabedf9f5e9a0a2fcf9fcf3fcacf9fb)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661532013421 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661532013422 2022.08.26 13:40:13)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code bdefebe9b8eaecaabeb2aee7e5bbbebbb4bbebbebc)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661875371909 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661875371910 2022.08.30 13:02:51)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 51065c5201060046525e420b095752575857075250)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000044 55 551           1661875539582 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1661875539583 2022.08.30 13:05:39)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 494c4f4b151e195a4b1e58134d4f4d4a4b4f484f1c)
	(_ent
		(_time 1661875539577)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000045 55 860           1661875544616 test
(_unit VHDL(test_bench_and2 0 27(test 0 32))
	(_version vef)
	(_time 1661875544617 2022.08.30 13:05:44)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code f0f3a5a0f5a6a7e7f4a1b6aaa3f6f5f6a5f6f3f6f8)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 39(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 33(_arch(_uni))))
		(_sig(_int s_input2 -1 0 33(_arch(_uni))))
		(_sig(_int s_output -1 0 33(_arch(_uni))))
		(_cnst(_int retardo -2 0 34(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(0)))))
			(line__37(_arch 1 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000045 55 860           1661875558047 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1661875558048 2022.08.30 13:05:58)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 6e6e3c6e3e3839796a3f28343d686b683b686d6866)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000051 55 999           1661875719879 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661875719880 2022.08.30 13:08:39)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 92c2909dc1c5c385919d81c8ca9491949b94c49193)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000045 55 860           1661875719905 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1661875719906 2022.08.30 13:08:39)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code b1e0b2e5b5e7e6a6b5e0f7ebe2b7b4b7e4b7b2b7b9)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000044 55 551           1661875719927 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1661875719928 2022.08.30 13:08:39)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code c191c794959691d2c396d09bc5c7c5c2c3c7c0c794)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000045 55 860           1661875861096 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1661875861097 2022.08.30 13:11:01)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 35336730356362223164736f66333033603336333d)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000045 55 860           1661875880900 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1661875880901 2022.08.30 13:11:20)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 9998ce9695cfce8e9dc8dfc3ca9f9c9fcc9f9a9f91)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000053 55 1449          1662479506708 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 0 32))
	(_version vef)
	(_time 1662479506709 2022.09.06 12:51:46)
	(_source(\../src/p2_ej1.vhd\))
	(_parameters tan)
	(_code 86d6838886d1d490838190dcd18082808080808082)
	(_ent
		(_time 1662479506685)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 0 33(_arch(_uni))))
		(_sig(_int B -1 0 33(_arch(_uni))))
		(_sig(_int C -1 0 33(_arch(_uni))))
		(_sig(_int D -1 0 33(_arch(_uni))))
		(_sig(_int Qint -1 0 34(_arch(_uni))))
		(_sig(_int QbarInt -1 0 34(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__37(_arch 1 0 37(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__38(_arch 2 0 38(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__39(_arch 3 0 39(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__40(_arch 4 0 40(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__41(_arch 5 0 41(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__42(_arch 6 0 42(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__43(_arch 7 0 43(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000053 55 1449          1662479549301 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 0 31))
	(_version vef)
	(_time 1662479549302 2022.09.06 12:52:29)
	(_source(\../src/p2_ej1.vhd\))
	(_parameters tan)
	(_code e8e7ebbbe6bfbafeedeffeb2bfeeeceeeeeeeeeeec)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 0 32(_arch(_uni))))
		(_sig(_int B -1 0 32(_arch(_uni))))
		(_sig(_int C -1 0 32(_arch(_uni))))
		(_sig(_int D -1 0 32(_arch(_uni))))
		(_sig(_int Qint -1 0 33(_arch(_uni))))
		(_sig(_int QbarInt -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 0 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 0 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 0 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 0 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 0 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 0 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000053 55 1467          1662479680939 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1662479680940 2022.09.06 12:54:40)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 212e7425267673372426377b762725272727272725)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1205          1662479869434 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1662479869435 2022.09.06 12:57:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 65653065653332726364233f306363636362616360)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1662480023656 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1662480023657 2022.09.06 13:00:23)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code df8cdf8d8c8988c8d9de99858ad9d9d9d9d8dbd9da)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1662480136207 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1662480136208 2022.09.06 13:02:16)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 828dd58c85d4d5958483c4d8d78484848485868487)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1467          1662736894816 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1662736894817 2022.09.09 12:21:34)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 7b7c7e7a2f2c296d7e7c6d212c7d7f7d7d7d7d7d7f)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 1022          1662736894877 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 64))
	(_version vef)
	(_time 1662736894878 2022.09.09 12:21:34)
	(_source(\../src/ejercicio1.vhd\(\../src/Test_DFF.vhd\)))
	(_parameters tan)
	(_code aaadaefdaafdfbbda9a5b9f0f2aca9aca3acfca9ab)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 65(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 65(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 66(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 70(_prcs 0)))
		(_var(_int dummy -3 1 71(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 69(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1662736915873 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1662736915874 2022.09.09 12:21:55)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code b2b2b4e6e1e5e3a5b1bda1e8eab4b1b4bbb4e4b1b3)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
V 000045 55 860           1662736915905 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1662736915906 2022.09.09 12:21:55)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code d1d0d683d58786c6d580978b82d7d4d784d7d2d7d9)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
V 000044 55 551           1662736915928 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1662736915929 2022.09.09 12:21:55)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code f1f1f3a1a5a6a1e2f3a6e0abf5f7f5f2f3f7f0f7a4)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
V 000053 55 1467          1662736915956 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1662736915957 2022.09.09 12:21:55)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 10101017164742061517064a471614161616161614)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
V 000051 55 1022          1662736915997 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 64))
	(_version vef)
	(_time 1662736915998 2022.09.09 12:21:55)
	(_source(\../src/ejercicio1.vhd\(\../src/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 2f2f2e2b28787e382c203c7577292c292629792c2e)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 65(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 65(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 66(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 70(_prcs 0)))
		(_var(_int dummy -3 1 71(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 69(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000047 55 1205          1662737126450 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1662737126451 2022.09.09 12:25:26)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 444a1146451213534114021e114242424243404241)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000051 55 2534          1662738030580 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1662738030581 2022.09.09 12:40:30)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 01015407015751170305195e580752070006050702)
	(_ent
		(_time 1662738030575)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1433          1662738084660 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1662738084661 2022.09.09 12:41:24)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code 4f4b424d1c1918584a1f09154d494e484b494c4947)
	(_ent
		(_time 1662738084644)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663082272096 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663082272097 2022.09.13 12:17:52)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7a7f2c7b2e2c2d6d7f2a3c202f7c7c7c7c7d7e7c7f)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663082312545 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663082312546 2022.09.13 12:18:32)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 70247d71752627677520362a257676767677747675)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663082863943 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663082863945 2022.09.13 12:27:43)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 5e5a595d0e0809495b0e18040b58585858595a585b)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663082989284 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663082989287 2022.09.13 12:29:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code fef8a9aeaea8a9e9fbaeb8a4abf8f8f8f8f9faf8fb)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1264          1663083175530 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083175531 2022.09.13 12:32:55)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 78297879752e2f6f7e7e3e222d7e7e7e7e7f7c7e7d)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1204          1663083277116 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083277117 2022.09.13 12:34:37)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 525d57515504054554541408075454545455565457)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1204          1663083329134 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083329135 2022.09.13 12:35:29)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 8182d68f85d7d6968787c7dbd48787878786858784)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1264          1663083399690 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083399691 2022.09.13 12:36:39)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 24252020257273332222627e712222222223202221)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083491158 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083491159 2022.09.13 12:38:11)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 71257070752726667777372b247777777776757774)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083560625 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083560626 2022.09.13 12:39:20)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code beedbeeaeee8e9a9b8b8f8e4ebb8b8b8b8b9bab8bb)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083583845 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083583846 2022.09.13 12:39:43)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 8085d28e85d6d7978681c6dad58686868687848685)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083666450 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083666451 2022.09.13 12:41:06)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 222224262574753524236478772424242425262427)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083702820 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083702821 2022.09.13 12:41:42)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 393e3d3c356f6e2e3f387f636c3f3f3f3f3e3d3f3c)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083755973 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083755974 2022.09.13 12:42:35)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code ce9a9c9b9e9899d9c8cd88949bc8c8c8c8c9cac8cb)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083769100 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083769101 2022.09.13 12:42:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 222525262574753524216478772424242425262427)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083778071 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083778072 2022.09.13 12:42:58)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 2b2e292f7c7d7c3c2d286d717e2d2d2d2d2c2f2d2e)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083911716 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083911717 2022.09.13 12:45:11)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 34303031356263233237726e613232323233303231)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1194          1663085160005 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085160006 2022.09.13 13:06:00)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 5c580b5f0a0a0b4b5a0f1a06095a5a5a5a5b585a59)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1194          1663085201136 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085201137 2022.09.13 13:06:41)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 01525107055756160752475b540707070706050704)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1194          1663085373281 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085373282 2022.09.13 13:09:33)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 6e6e3e6e3e383979696b28343b68686868696a686b)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663085408195 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085408196 2022.09.13 13:10:08)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code d8dfd98ad58e8fcfdfdc9e828ddededededfdcdedd)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663085500922 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085500923 2022.09.13 13:11:40)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 07070301055150100003415d520101010100030102)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663085549672 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085549673 2022.09.13 13:12:29)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 75702474752322627271332f207373737372717370)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663085639790 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085639791 2022.09.13 13:13:59)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 828dd38c85d4d5958586c4d8d78484848485868487)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000047 55 1205          1663085749664 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085749667 2022.09.13 13:15:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b5b1e3e1b5e3e2a2b2b1f3efe0b3b3b3b3b2b1b3b0)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1433          1663339888066 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1663339888067 2022.09.16 11:51:28)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code 45464547451312524015031f47434442414346434d)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1398          1663343224924 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1663343224925 2022.09.16 12:47:04)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code d1d48083d58786c6d481978bd3d7d0d6d5d7d2d7d9)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
	)
	(_model . Driver 1 -1)
)
V 000047 55 1433          1663343249719 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1663343249720 2022.09.16 12:47:29)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code aea1fcf9fef8f9b9abfee8f4aca8afa9aaa8ada8a6)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000051 55 999           1663890629345 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1663890629346 2022.09.22 20:50:29)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 585f5c5b010f094f5b574b02005e5b5e515e0e5b59)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
V 000045 55 860           1663890629362 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1663890629363 2022.09.22 20:50:29)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 686e6d68653e3f7f6c392e323b6e6d6e3d6e6b6e60)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
V 000044 55 551           1663890629378 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1663890629379 2022.09.22 20:50:29)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 77707776252027647520662d737173747571767122)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
V 000053 55 1467          1663890629392 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1663890629393 2022.09.22 20:50:29)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 8780828986d0d591828091ddd08183818181818183)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1205          1663890629406 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663890629407 2022.09.22 20:50:29)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 9690939995c0c1819192d0ccc39090909091929093)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000051 55 2534          1663890629420 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1663890629421 2022.09.22 20:50:29)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code a6a1f4f1a1f0f6b0a4a2bef9ffa0f5a0a7a1a2a0a5)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
V 000047 55 1433          1663890629427 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1663890629428 2022.09.22 20:50:29)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code a6a0a3f1a5f0f1b1a3f6e0fca4a0a7a1a2a0a5a0ae)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
V 000048 55 376           1663890629443 pruebas
(_unit VHDL(pruebas 0 27(pruebas 0 32))
	(_version vef)
	(_time 1663890629444 2022.09.22 20:50:29)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code b6b0b7e3b2e0e7a0b3b9a4ece6b1b5b1b6b1b4b1b3)
	(_ent
		(_time 1663890629441)
	)
	(_object
		(_sig(_int c -1 0 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1663890703106 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663890703107 2022.09.22 20:51:43)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 6e6b6b6e3e396e78383a7c343e686a686b683a6838)
	(_ent
		(_time 1663890703104)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663890710443 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663890710444 2022.09.22 20:51:50)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 0e0c5f085e590e18585a1c545e080a080b085a0858)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000047 55 1205          1663897485358 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897485359 2022.09.22 22:44:45)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a8fef9ffa5feffbfaff8eef2fdaeaeaeaeafacaead)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897609942 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897609943 2022.09.22 22:46:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 4a444b481e1c1d5d4d1a0c101f4c4c4c4c4d4e4c4f)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897635721 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897635722 2022.09.22 22:47:15)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code ffaef2afaca9a8e8f8afb9a5aaf9f9f9f9f8fbf9fa)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897642857 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897642858 2022.09.22 22:47:22)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e4e2e5b7e5b2b3f3e3b4a2beb1e2e2e2e2e3e0e2e1)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897699424 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897699425 2022.09.22 22:48:19)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code d687d084d58081c1d186908c83d0d0d0d0d1d2d0d3)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897737929 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897737930 2022.09.22 22:48:57)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 3a35373f6e6c6d2d3d6a7c606f3c3c3c3c3d3e3c3f)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897759365 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897759366 2022.09.22 22:49:19)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f8abafa8f5aeafefffa8bea2adfefefefefffcfefd)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897781451 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897781452 2022.09.22 22:49:41)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 45414247451312524215031f104343434342414340)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897808427 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897808428 2022.09.22 22:50:08)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 9e90c991cec8c98999ced8c4cb98989898999a989b)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897833781 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897833782 2022.09.22 22:50:33)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code adfcfffafcfbfabaaafdebf7f8ababababaaa9aba8)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897860220 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897860221 2022.09.22 22:51:00)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f3f2f1a3f5a5a4e4f4a3b5a9a6f5f5f5f5f4f7f5f6)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897917131 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897917132 2022.09.22 22:51:57)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 3d3e3c386c6b6a2a3a6d7b67683b3b3b3b3a393b38)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898042676 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898042677 2022.09.22 22:54:02)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a8adfaffa5feffbfaffbeef2fdaeaeaeaeafacaead)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898150279 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898150280 2022.09.22 22:55:50)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 01520107055756160652475b540707070706050704)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898176109 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898176110 2022.09.22 22:56:16)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e6e2eab5e5b0b1f1e1b5a0bcb3e0e0e0e0e1e2e0e3)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898196819 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898196820 2022.09.22 22:56:36)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code c5cac890c59392d2c296839f90c3c3c3c3c2c1c3c0)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898224389 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898224390 2022.09.22 22:57:04)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7f2e7e7e2c292868782c39252a79797979787b797a)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898272515 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898272516 2022.09.22 22:57:52)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7c29797d2a2a2b6b7b2f3a26297a7a7a7a7b787a79)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898310463 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898310464 2022.09.22 22:58:30)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code adaeacfafcfbfabaaafeebf7f8ababababaaa9aba8)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898317467 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898317468 2022.09.22 22:58:37)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 15141012154342021246534f401313131312111310)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898335094 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898335095 2022.09.22 22:58:55)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code eeb8efbdbeb8b9f9e9bda8b4bbe8e8e8e8e9eae8eb)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898357850 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898357851 2022.09.22 22:59:17)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code cc9d9d999a9a9bdbcb9f8a9699cacacacacbc8cac9)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898370101 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898370102 2022.09.22 22:59:30)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a6a3f7f1a5f0f1b1a1f5e0fcf3a0a0a0a0a1a2a0a3)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898436653 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898436654 2022.09.22 23:00:36)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a8acaeffa5feffbfaffbeef2fdaeaeaeaeafacaead)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898448564 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898448565 2022.09.22 23:00:48)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 2b2a2e2f7c7d7c3c2c786d717e2d2d2d2d2c2f2d2e)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898471949 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898471950 2022.09.22 23:01:11)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 89dcde8785dfde9e8edacfd3dc8f8f8f8f8e8d8f8c)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898524463 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898524464 2022.09.22 23:02:04)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 9d929092cccbca8a9acedbc7c89b9b9b9b9a999b98)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898550795 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898550796 2022.09.22 23:02:30)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 85d4818b85d3d29282d6c3dfd08383838382818380)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898567236 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898567237 2022.09.22 23:02:47)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code bbbfbfefecedecacbce8fde1eebdbdbdbdbcbfbdbe)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898585485 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898585486 2022.09.22 23:03:05)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 05050903055352120256435f500303030302010300)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898602916 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898602917 2022.09.22 23:03:22)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 124745151544450515415448471414141415161417)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898611565 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898611566 2022.09.22 23:03:31)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e3b0b3b0e5b5b4f4e4b0a5b9b6e5e5e5e5e4e7e5e6)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898619876 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898619877 2022.09.22 23:03:39)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 5b0a0a580c0d0c4c5c081d010e5d5d5d5d5c5f5d5e)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898694738 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898694739 2022.09.22 23:04:54)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code c7c2c192c59190d0c094819d92c1c1c1c1c0c3c1c2)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898982895 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898982896 2022.09.22 23:09:42)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 636c6f636535347464302539366565656564676566)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898998678 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898998679 2022.09.22 23:09:58)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 085c0a0e055e5f1f0f5b4e525d0e0e0e0e0f0c0e0d)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663899009519 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663899009520 2022.09.22 23:10:09)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 64356064653233736337223e316262626263606261)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663899033091 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663899033092 2022.09.22 23:10:33)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7e7d297f2e282969792d38242b78787878797a787b)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663899112202 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663899112203 2022.09.22 23:11:52)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 838c868d85d5d49484d0c5d9d68585858584878586)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000047 55 1205          1663899146499 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663899146500 2022.09.22 23:12:26)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7c7b7f7d2a2a2b6b7b2f3a26297a7a7a7a7b787a79)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000048 55 718           1663899180379 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899180380 2022.09.22 23:13:00)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code cfc1999a9c98cfd9999bdd959fc9cbc9cac99bc999)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899257133 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899257134 2022.09.22 23:14:17)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 9dc99e92ccca9d8bcbc98fc7cd9b999b989bc99bcb)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899315647 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899315648 2022.09.22 23:15:15)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 313e6634356631276765236b613735373437653767)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899326493 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899326494 2022.09.22 23:15:26)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 8dd88f83dcda8d9bdbd99fd7dd8b898b888bd98bdb)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899355175 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899355176 2022.09.22 23:15:55)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 9c999e93cacb9c8acac88ec6cc9a989a999ac89aca)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899406360 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899406361 2022.09.22 23:16:46)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 90c0c19f95c79086c6c482cac09694969596c496c6)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899472217 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899472218 2022.09.22 23:17:52)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code d3838181d584d3c58587c18983d5d7d5d6d587d585)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899489628 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899489629 2022.09.22 23:18:09)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code d1d3d683d586d1c78785c38b81d7d5d7d4d785d787)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899509205 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899509206 2022.09.22 23:18:29)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 4b444f491c1c4b5d1d1f59111b4d4f4d4e4d1f4d1d)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899588924 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899588925 2022.09.22 23:19:48)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code b2e7b1e6b5e5b2a4e4e6a0e8e2b4b6b4b7b4e6b4e4)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
V 000048 55 718           1663899612595 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899612596 2022.09.22 23:20:12)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 2a2e2a2e7e7d2a3c7c7e38707a2c2e2c2f2c7e2c7c)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 999           1664291725577 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1664291725578 2022.09.27 12:15:25)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code eaebeab9eabdbbfde9e5f9b0b2ece9ece3ecbce9eb)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000045 55 860           1664291725663 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1664291725664 2022.09.27 12:15:25)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 48484a4a451e1f5f4c190e121b4e4d4e1d4e4b4e40)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000044 55 551           1664291725697 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1664291725698 2022.09.27 12:15:25)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 67666067353037746530763d636163646561666132)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1664291725729 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1664291725730 2022.09.27 12:15:25)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 8687848886d1d490838190dcd18082808080808082)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1205          1664291725768 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1664291725769 2022.09.27 12:15:25)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b5b5b7e1b5e3e2a2b2e6f3efe0b3b3b3b3b2b1b3b0)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2534          1664291725799 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291725800 2022.09.27 12:15:25)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code d4d58186d18284c2d6d0cc8b8dd287d2d5d3d0d2d7)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1433          1664291725813 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1664291725814 2022.09.27 12:15:25)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code e4e4e6b7e5b2b3f3e1b4a2bee6e2e5e3e0e2e7e2ec)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000048 55 376           1664291725855 pruebas
(_unit VHDL(pruebas 0 27(pruebas 0 32))
	(_version vef)
	(_time 1664291725856 2022.09.27 12:15:25)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 0303040402555215060c1159530400040304010406)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 0 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1664291725883 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1664291725884 2022.09.27 12:15:25)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 131210141544130545470149431517151615471545)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 2099          1664291784946 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291784947 2022.09.27 12:16:24)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code c9ca9c9cc49e99dfcdc6db9690cfc8cfcdcfcdcfcc)
	(_ent
		(_time 1664291784938)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_implicit)
					(_port
						((X)(X))
						((Y)(Y))
						((Cin)(Cin))
						((Cout)(Cout))
						((Sum)(Sum))
					)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_implicit)
					(_port
						((X)(X))
						((Y)(Y))
						((Cin)(Cin))
						((Cout)(Cout))
						((Sum)(Sum))
					)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 999           1664291843098 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1664291843099 2022.09.27 12:17:23)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code f6f4f3a6a1a1a7e1f5f9e5acaef0f5f0fff0a0f5f7)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000045 55 860           1664291843117 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1664291843118 2022.09.27 12:17:23)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 05060003055352120154435f56030003500306030d)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000044 55 551           1664291843132 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1664291843133 2022.09.27 12:17:23)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 15171512454245061742044f111311161713141340)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1664291843148 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1664291843149 2022.09.27 12:17:23)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 34363131366366223133226e633230323232323230)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1205          1664291843168 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1664291843169 2022.09.27 12:17:23)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 44474146451213534317021e114242424243404241)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2534          1664291843183 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291843184 2022.09.27 12:17:23)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 535101505105034551574b0c0a5500555254575550)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1433          1664291843189 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1664291843190 2022.09.27 12:17:23)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code 53505650550504445603150951555254575550555b)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000048 55 376           1664291843201 pruebas
(_unit VHDL(pruebas 0 27(pruebas 0 32))
	(_version vef)
	(_time 1664291843202 2022.09.27 12:17:23)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 6360626262353275666c7139336460646364616466)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 0 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1664291843207 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1664291843208 2022.09.27 12:17:23)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 636166636534637535377139336567656665376535)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 2099          1664291843234 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291843235 2022.09.27 12:17:23)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 8280828c84d5d294868d90dddb8483848684868487)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_implicit)
					(_port
						((X)(X))
						((Y)(Y))
						((Cin)(Cin))
						((Cout)(Cout))
						((Sum)(Sum))
					)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_implicit)
					(_port
						((X)(X))
						((Y)(Y))
						((Cin)(Cin))
						((Cout)(Cout))
						((Sum)(Sum))
					)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1664291843281 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1664291843282 2022.09.27 12:17:23)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code b1b3b6e4b5e6b6a7e2bfa0ebe4b7b5b7b4b6b3b7b7)
	(_ent
		(_time 1664291843274)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 711           1664291854269 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1664291854270 2022.09.27 12:17:34)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 9a9acf94cecd9d8cc9948bc0cf9c9e9c9f9d989c9c)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 711           1664291862108 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1664291862109 2022.09.27 12:17:42)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 3d3369396c6a3a2b6e332c67683b393b383a3f3b3b)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
V 000051 55 999           1664291866501 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1664291866502 2022.09.27 12:17:46)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 646b326431333573676b773e3c6267626d62326765)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
V 000045 55 860           1664291866525 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1664291866526 2022.09.27 12:17:46)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 838dd48d85d5d49487d2c5d9d0858685d68580858b)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
V 000044 55 551           1664291866543 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1664291866544 2022.09.27 12:17:46)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 939cc19cc5c4c38091c482c99795979091959295c6)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
V 000053 55 1467          1664291866558 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1664291866559 2022.09.27 12:17:46)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code a2adf5f5a6f5f0b4a7a5b4f8f5a4a6a4a4a4a4a4a6)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
V 000047 55 1205          1664291866574 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1664291866575 2022.09.27 12:17:46)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b2bce5e6b5e4e5a5b5e1f4e8e7b4b4b4b4b5b6b4b7)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000051 55 2534          1664291866588 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291866589 2022.09.27 12:17:46)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c2cdc297c19492d4c0c6da9d9bc491c4c3c5c6c4c1)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
V 000047 55 1433          1664291866594 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1664291866595 2022.09.27 12:17:46)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code c2cc9597c59495d5c7928498c0c4c3c5c6c4c1c4ca)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
V 000048 55 376           1664291866610 pruebas
(_unit VHDL(pruebas 0 27(pruebas 0 32))
	(_version vef)
	(_time 1664291866611 2022.09.27 12:17:46)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code d1df8282d28780c7d4dec38b81d6d2d6d1d6d3d6d4)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 0 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
V 000048 55 718           1664291866616 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1664291866617 2022.09.27 12:17:46)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code e1eeb6b2e5b6e1f7b7b5f3bbb1e7e5e7e4e7b5e7b7)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1664291866631 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291866632 2022.09.27 12:17:46)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code f1fea3a1f4a6a1e7f5fee3aea8f7f0f7f5f7f5f7f4)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
V 000049 55 711           1664291866658 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1664291866659 2022.09.27 12:17:46)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 101f421615471706431e014a451614161517121616)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000051 55 1883          1664291870394 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291870395 2022.09.27 12:17:50)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code a6f1f5f1a4f1f6b0a2a9b4f9ffa0a7a0a2a0a2a0a3)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 1883          1664291877728 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291877729 2022.09.27 12:17:57)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 46134f4444111650424954191f4047404240424043)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 1883          1664292037592 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664292037593 2022.09.27 12:20:37)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code babfb3eeefedeaacbeb5a8e5e3bcbbbcbebcbebcbf)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1384          1664292413216 Driver
(_unit VHDL(test_adder8 0 27(driver 0 29))
	(_version vef)
	(_time 1664292413217 2022.09.27 12:26:53)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 0352030505555414060f4559530507050705060401)
	(_ent
		(_time 1664292413211)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 31(_ent (_in))))
				(_port(_int B 0 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 33(_arch(_uni))))
		(_sig(_int B 1 0 33(_arch(_uni))))
		(_sig(_int Sum 1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
V 000051 55 1883          1664292427392 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664292427393 2022.09.27 12:27:07)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 5f5b0c5c0d080f495b504d0006595e595b595b595a)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1384          1664293854744 Driver
(_unit VHDL(test_adder8 0 27(driver 0 29))
	(_version vef)
	(_time 1664293854745 2022.09.27 12:50:54)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code feaff8aeaea8a9e9fbf2b8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 31(_ent (_in))))
				(_port(_int B 0 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 33(_arch(_uni))))
		(_sig(_int B 1 0 33(_arch(_uni))))
		(_sig(_int Sum 1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
V 000047 55 1384          1664293935081 Driver
(_unit VHDL(test_adder8 0 27(driver 0 29))
	(_version vef)
	(_time 1664293935082 2022.09.27 12:52:15)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code d6d38184d58081c1d3da908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 31(_ent (_in))))
				(_port(_int B 0 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 33(_arch(_uni))))
		(_sig(_int B 1 0 33(_arch(_uni))))
		(_sig(_int Sum 1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 999           1665415680958 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1665415680959 2022.10.10 12:28:00)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code d6858284818187c1d5d9c58c8ed0d5d0dfd080d5d7)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000045 55 860           1665415680985 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1665415680986 2022.10.10 12:28:00)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code f6a4a3a6f5a0a1e1f2a7b0aca5f0f3f0a3f0f5f0fe)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000044 55 551           1665415681000 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1665415681001 2022.10.10 12:28:00)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 05565603555255160752145f010301060703040350)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1665415681014 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1665415681015 2022.10.10 12:28:01)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 05565303065257130002135f520301030303030301)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1205          1665415681028 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1665415681029 2022.10.10 12:28:01)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 15474312154342021246534f401313131312111310)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2534          1665415681043 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1665415681044 2022.10.10 12:28:01)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 257624212173753327213d7a7c2376232422212326)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1433          1665415681050 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1665415681051 2022.10.10 12:28:01)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code 34666231356263233164726e36323533303237323c)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000048 55 376           1665415681066 pruebas
(_unit VHDL(pruebas 0 27(pruebas 0 32))
	(_version vef)
	(_time 1665415681067 2022.10.10 12:28:01)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 4416164742121552414b561e144347434443464341)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 0 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1665415681078 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1665415681079 2022.10.10 12:28:01)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 44171246451344521210561e144240424142104212)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1665415681092 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1665415681093 2022.10.10 12:28:01)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 5300005054040345575c410c0a5552555755575556)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1665415681106 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1665415681107 2022.10.10 12:28:01)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 6330376265346475306d7239366567656664616565)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1384          1665415681120 Driver
(_unit VHDL(test_adder8 0 27(driver 0 29))
	(_version vef)
	(_time 1665415681121 2022.10.10 12:28:01)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 7321257275252464767f3529237577757775767471)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 31(_ent (_in))))
				(_port(_int B 0 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 33(_arch(_uni))))
		(_sig(_int B 1 0 33(_arch(_uni))))
		(_sig(_int Sum 1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1560          1665416359129 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665416359130 2022.10.10 12:39:19)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code f2f1f5a2f5a4a5e5f4f1b4a8a5f5f7f4a1f4a1f4f3)
	(_ent
		(_time 1665416359126)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417230505 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417230506 2022.10.10 12:53:50)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code c1ce9394c59796d6c7c2879b96c6c4c792c792c7c0)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417324278 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417324279 2022.10.10 12:55:24)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 07565601055150100104415d500002015401540106)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417364685 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417364686 2022.10.10 12:56:04)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code ddd38b8f8c8b8acadbde9b878adad8db8edb8edbdc)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417403553 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417403554 2022.10.10 12:56:43)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code b8bcbfecb5eeefafbebbfee2efbfbdbeebbeebbeb9)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417440983 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417440984 2022.10.10 12:57:20)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code e6b2e7b5e5b0b1f1e0e5a0bcb1e1e3e0b5e0b5e0e7)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417485175 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417485176 2022.10.10 12:58:05)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 9191979e95c7c6869792d7cbc6969497c297c29790)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417504099 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417504100 2022.10.10 12:58:24)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 7b2e2c7a2c2d2c6c7d783d212c7c7e7d287d287d7a)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417525374 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417525375 2022.10.10 12:58:45)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 8d8adf83dcdbda9a8b8ecbd7da8a888bde8bde8b8c)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417549302 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417549303 2022.10.10 12:59:09)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 0e0f5e085e585919080d485459090b085d085d080f)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417609476 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417609477 2022.10.10 13:00:09)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 1a18161d4e4c4d0d1c195c404d1d1f1c491c491c1b)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417632991 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417632992 2022.10.10 13:00:32)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code f6a3f1a6f5a0a1e1f0f5b0aca1f1f3f0a5f0a5f0f7)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417647611 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417647612 2022.10.10 13:00:47)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 17454710154140001114514d401012114411441116)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417662338 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417662339 2022.10.10 13:01:02)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 9590979a95c3c2829396d3cfc2929093c693c69394)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417676415 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417676416 2022.10.10 13:01:16)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 9496c49b95c2c3839297d2cec3939192c792c79295)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417738688 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417738689 2022.10.10 13:02:18)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code dddfd98f8c8b8acadbde9b878adad8db8edb8edbdc)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417761374 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417761375 2022.10.10 13:02:41)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 6d3b606d3c3b3a7a6b6e2b373a6a686b3e6b3e6b6c)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417786611 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417786612 2022.10.10 13:03:06)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 0f0858095c595818090c495558080a095c095c090e)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417799908 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417799909 2022.10.10 13:03:19)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 00030406055657170603465a570705065306530601)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417816475 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417816476 2022.10.10 13:03:36)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code b2bdb6e6b5e4e5a5b4b1f4e8e5b5b7b4e1b4e1b4b3)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417833522 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417833523 2022.10.10 13:03:53)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 491d4e4b451f1e5e4f4a0f131e4e4c4f1a4f1a4f48)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1549          1665417862161 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417862162 2022.10.10 13:04:22)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 2a2e2d2e7e7c7d3d2c296c707d2d2f2c792c792c2b)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417891828 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417891829 2022.10.10 13:04:51)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 11471216154746061712574b461614174217421710)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417910193 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417910194 2022.10.10 13:05:10)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code c99b989cc59f9edecfca8f939ececccf9acf9acfc8)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665417926506 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665417926507 2022.10.10 13:05:26)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 8184d08f85d7d6968782c7dbd6868487d287d28780)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1560          1665424067099 driver
(_unit VHDL(test_fulladder 0 26(driver 0 29))
	(_version vef)
	(_time 1665424067100 2022.10.10 14:47:47)
	(_source(\../src/test_fulladder.vhd\))
	(_parameters tan)
	(_code 336136363565642435307569643436356035603532)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 31(_ent (_in))))
				(_port(_int Y -1 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst uut 0 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 0 33(_arch(_uni))))
		(_sig(_int Y -1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 33(_arch(_uni))))
		(_sig(_int Cout -1 0 33(_arch(_uni))))
		(_sig(_int Sum -1 0 33(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1313          1666619337240 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1666619337241 2022.10.24 10:48:57)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code a3a7a4f4a8f4feb5a7a2b7f9a7a4a0a5aba5aaa5a5)
	(_ent
		(_time 1666619337234)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1666619410383 Driver
(_unit VHDL(test_shiftn 0 26(driver 0 28))
	(_version vef)
	(_time 1666619410384 2022.10.24 10:50:10)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 57555154550100405150110c05515f515e51515053)
	(_ent
		(_time 1666619410381)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 30(_ent (_in))))
				(_port(_int CLR -1 0 30(_ent (_in))))
				(_port(_int LD -1 0 30(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 34(_arch(_uni))))
		(_sig(_int CLR -1 0 34(_arch(_uni))))
		(_sig(_int LD -1 0 34(_arch(_uni))))
		(_sig(_int SH -1 0 34(_arch(_uni))))
		(_sig(_int DIR -1 0 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 551           1666619449637 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1666619449638 2022.10.24 10:50:49)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code a9fafafef5fef9baabfeb8f3adafadaaabafa8affc)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1666619449651 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1666619449652 2022.10.24 10:50:49)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code c89b9e9dc69f9adecdcfde929fcecccecececececc)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1666619449667 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1666619449668 2022.10.24 10:50:49)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code d88bd98ad18e88cedadcc08781de8bded9dfdcdedb)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1666619449680 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1666619449681 2022.10.24 10:50:49)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code e8bbbebbe5bfe8febebcfab2b8eeeceeedeebceebe)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1666619449693 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1666619449694 2022.10.24 10:50:49)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code e8bbbbbbe4bfb8feece7fab7b1eee9eeeceeeceeed)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1666619449705 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1666619449706 2022.10.24 10:50:49)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code f7a4a3a6f5a0f0e1a4f9e6ada2f1f3f1f2f0f5f1f1)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1666619449719 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1666619449720 2022.10.24 10:50:49)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 0755570108505a110306135d030004010f010e0101)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1666619449731 Driver
(_unit VHDL(test_shiftn 0 26(driver 0 28))
	(_version vef)
	(_time 1666619449732 2022.10.24 10:50:49)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code 17454010154140001110514c45111f111e11111013)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 30(_ent (_in))))
				(_port(_int CLR -1 0 30(_ent (_in))))
				(_port(_int LD -1 0 30(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 34(_arch(_uni))))
		(_sig(_int CLR -1 0 34(_arch(_uni))))
		(_sig(_int LD -1 0 34(_arch(_uni))))
		(_sig(_int SH -1 0 34(_arch(_uni))))
		(_sig(_int DIR -1 0 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1601          1666619449743 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1666619449744 2022.10.24 10:50:49)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benchs/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 26747122257071312025607c712123207520752027)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1471          1666619449757 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1666619449758 2022.10.24 10:50:49)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benchs/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 36646133356061213366706c34303731323035303e)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 902           1666619449771 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1666619449772 2022.10.24 10:50:49)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benchs/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 36646133356061213267706c65303330633035303e)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1240          1666619449785 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1666619449786 2022.10.24 10:50:49)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benchs/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 45171247451312524216031f104343434342414340)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1422          1666619449798 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1666619449799 2022.10.24 10:50:49)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benchs/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 55070256550302425059130f055351535153505257)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1036          1666619449813 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1666619449814 2022.10.24 10:50:49)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benchs/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 6536336531323472666a763f3d6366636c63336664)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 410           1666619449828 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1666619449829 2022.10.24 10:50:49)
	(_source(\../src/pruebas.vhd\(\../src/test_benchs/pruebas.vhd\)))
	(_parameters tan)
	(_code 7426277472222562717b662e247377737473767371)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000047 55 1422          1666619516780 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1666619516781 2022.10.24 10:51:56)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benchs/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code fdacf8adacabaaeaf8f1bba7adfbf9fbf9fbf8faff)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1601          1666619564981 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1666619564982 2022.10.24 10:52:44)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benchs/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 491f184b451f1e5e4f4a0f131e4e4c4f1a4f1a4f48)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1601          1666619594563 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1666619594564 2022.10.24 10:53:14)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benchs/test_fulladder.vhd\)))
	(_parameters tan)
	(_code d3d6d681d58584c4d5d0958984d4d6d580d580d5d2)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1601          1666619711878 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1666619711879 2022.10.24 10:55:11)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benchs/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 134144141545440415105549441416154015401512)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1592          1666621554014 Driver
(_unit VHDL(test_shiftn 0 26(driver 0 28))
	(_version vef)
	(_time 1666621554015 2022.10.24 11:25:54)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\))
	(_parameters tan)
	(_code f0f7f3a0f5a6a7e7f6f7b6aba2f6f8f6f9f6f6f7f4)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 30(_ent (_in))))
				(_port(_int CLR -1 0 30(_ent (_in))))
				(_port(_int LD -1 0 30(_ent (_in))))
				(_port(_int SH -1 0 31(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 34(_arch(_uni))))
		(_sig(_int CLR -1 0 34(_arch(_uni))))
		(_sig(_int LD -1 0 34(_arch(_uni))))
		(_sig(_int SH -1 0 34(_arch(_uni))))
		(_sig(_int DIR -1 0 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1176          1666621629124 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1666621629125 2022.10.24 11:27:09)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 5551025606025442535b470f525306530653505257)
	(_ent
		(_time 1666621629121)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1756          1666621660584 Driver
(_unit VHDL(test_controller 0 27(driver 0 29))
	(_version vef)
	(_time 1666621660585 2022.10.24 11:27:40)
	(_source(\../src/Test_Controller.vhd\))
	(_parameters tan)
	(_code 42144e404514155547110418104414441745464540)
	(_ent
		(_time 1666621660581)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 31(_ent (_in))))
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int LSB -1 0 31(_ent (_in))))
				(_port(_int Stop -1 0 31(_ent (_in))))
				(_port(_int Init -1 0 32(_ent (_out))))
				(_port(_int Shift -1 0 32(_ent (_out))))
				(_port(_int Add -1 0 32(_ent (_out))))
				(_port(_int Done -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 34(_arch(_uni))))
		(_sig(_int LSB -1 0 34(_arch(_uni))))
		(_sig(_int Done -1 0 34(_arch(_uni))))
		(_sig(_int Init -1 0 34(_arch(_uni))))
		(_sig(_int Shift -1 0 34(_arch(_uni))))
		(_sig(_int Add -1 0 34(_arch(_uni))))
		(_sig(_int Stop -1 0 34(_arch(_uni))))
		(_sig(_int CLK -1 0 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1798          1666622448128 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1666622448129 2022.10.24 11:40:48)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benchs/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 8ddbda83dcdbda9a88decbd7df8bdb8bd88a898a8f)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1798          1666622464251 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1666622464252 2022.10.24 11:41:04)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benchs/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 8ad8dc84dedcdd9d8fd9ccd0d88cdc8cdf8d8e8d88)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1798          1666623100430 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1666623100431 2022.10.24 11:51:40)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benchs/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 96c0929995c0c1819093d0ccc490c090c391929194)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 685 1667001067581 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667001067590 2022.10.28 20:51:07)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 6260326364353f74336d7139366566646b64316561)
	(_ent
		(_time 1667001067581)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1667001094364 Driver
(_unit VHDL(test_utils 0 26(driver 0 30))
	(_version vef)
	(_time 1667001094365 2022.10.28 20:51:34)
	(_source(\../src/Test_Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code f0a4f2a0f5a6a7e7f5a7b6aba4f7f4f6f9f6a3f7f3)
	(_ent
		(_time 1667001094361)
	)
	(_object
		(_sig(_int N -1 0 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 32(_arch(_uni))))
		(_sig(_int C -2 0 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 0 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 0 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1098          1667001102232 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667001102233 2022.10.28 20:51:42)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benchs/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code b3e1b2e7b5e5e4a4b6e4f5e8e7b4b7b5bab5e0b4b0)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667001625522 2022.10.28 21:00:25)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code d381d780d4848ec582dcc08887d4d7d5dad580d4d0)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1098          1667001632666 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667001632667 2022.10.28 21:00:32)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benchs/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code b8e9e8ecb5eeefafbdeffee3ecbfbcbeb1beebbfbb)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 1176          1667001700603 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667001700604 2022.10.28 21:01:40)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 1a1c1e1d1d4d1b0d1c1408401d1c491c491c1f1d18)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667001720176 2022.10.28 21:02:00)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 8486828b84d3d992d58b97dfd08380828d82d78387)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1099          1667001791648 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667001791649 2022.10.28 21:03:11)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code c0c19595c59697d7c597869b94c7c4c6c9c693c7c3)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667001924905 2022.10.28 21:05:24)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 4242444144151f54134d5119164546444b44114541)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1099          1667002129197 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667002129198 2022.10.28 21:08:49)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 4b454e491c1d1c5c4e1c0d101f4c4f4d424d184c48)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1099          1667002269013 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667002269014 2022.10.28 21:11:09)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 70257771752627677527362b247774767976237773)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000036 55 775 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667002531084 2022.10.28 21:15:31)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 2e7b282b7f7973387f203d757a292a2827287d292d)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 56(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_static
		(543516756 1970037110 1718558821 1700013856 1764257901 1763714857 8307)
	)
	(_model . Utils 3 -1)
)
I 000047 55 1099          1667002539524 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667002539525 2022.10.28 21:15:39)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 237023272575743426746578772427252a25702420)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1099          1667002546799 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667002546800 2022.10.28 21:15:46)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 85d4818b85d3d29280d2c3ded18281838c83d68286)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 551           1667002623131 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667002623132 2022.10.28 21:17:03)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code bdbaede9bceaedaebfeaace7b9bbb9bebfbbbcbbe8)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667002623146 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667002623147 2022.10.28 21:17:03)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code cccb9999999b9edac9cbda969bcac8cacacacacac8)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667002623161 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667002623162 2022.10.28 21:17:03)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code cccbce999e9a9cdacec8d49395ca9fcacdcbc8cacf)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667002623173 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667002623174 2022.10.28 21:17:03)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code dcdb898e8a8bdcca8a88ce868cdad8dad9da88da8a)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667002623185 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667002623186 2022.10.28 21:17:03)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code ecebbcbfbbbbbcfae8e3feb3b5eaedeae8eae8eae9)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667002623199 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667002623200 2022.10.28 21:17:03)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code fbfcacaaacacfceda8f5eaa1aefdfffdfefcf9fdfd)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667002623212 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667002623213 2022.10.28 21:17:03)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 0b0d5a0d515c561d0f0a1f510f0c080d030d020d0d)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667002623226 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667002623227 2022.10.28 21:17:03)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 1b1c4a1c1f4c1a0c1d1509411c1d481d481d1e1c19)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667002623241 2022.10.28 21:17:03)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 2a2c7d2f7f7d773c7b2539717e2d2e2c232c792d29)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1099          1667002623254 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667002623255 2022.10.28 21:17:03)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 2a2c7c2e7e7c7d3d2f7d6c717e2d2e2c232c792d29)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667002623264 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667002623265 2022.10.28 21:17:03)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 3a3c6c3f6e6c6d2d3c3f7c60683c6c3c6f3d3e3d38)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667002623277 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667002623278 2022.10.28 21:17:03)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 494f1f4b451f1e5e4f4e0f121b4f414f404f4f4e4d)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667002623293 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667002623294 2022.10.28 21:17:03)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 595f0f5a550f0e4e5f5a1f030e5e5c5f0a5f0a5f58)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667002623307 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667002623308 2022.10.28 21:17:03)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 696f3f69653f3e7e6c392f336b6f686e6d6f6a6f61)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667002623321 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667002623322 2022.10.28 21:17:03)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 787e2e79752e2f6f7c293e222b7e7d7e2d7e7b7e70)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667002623334 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667002623335 2022.10.28 21:17:03)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 888ede8685dedf9f8fdbced2dd8e8e8e8e8f8c8e8d)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667002623348 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667002623349 2022.10.28 21:17:03)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 888ede8685dedf9f8d84ced2d88e8c8e8c8e8d8f8a)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667002623363 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667002623364 2022.10.28 21:17:03)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 989fcf97c1cfc98f9b978bc2c09e9b9e919ece9b99)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667002623377 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667002623378 2022.10.28 21:17:03)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code a7a1f5f1a2f1f6b1a2a8b5fdf7a0a4a0a7a0a5a0a2)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667002681547 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667002681548 2022.10.28 21:18:01)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code e3b3b7b0b5b4b3f0e1b4f2b9e7e5e7e0e1e5e2e5b6)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667002681555 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667002681556 2022.10.28 21:18:01)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code f3a3a2a3f6a4a1e5f6f4e5a9a4f5f7f5f5f5f5f5f7)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667002681562 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667002681563 2022.10.28 21:18:01)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code f3a3f5a3f1a5a3e5f1f7ebacaaf5a0f5f2f4f7f5f0)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667002681568 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667002681569 2022.10.28 21:18:01)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code f3a3a2a3f5a4f3e5a5a7e1a9a3f5f7f5f6f5a7f5a5)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667002681574 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667002681575 2022.10.28 21:18:01)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 0252550404555214060d105d5b0403040604060407)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667002681583 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667002681584 2022.10.28 21:18:01)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 0252520505550514510c1358570406040705000404)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667002681591 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667002681592 2022.10.28 21:18:01)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 1243471518454f0416130648161511141a141b1414)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667002681600 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667002681601 2022.10.28 21:18:01)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 1242471546451305141c0048151441144114171510)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1099          1667002681614 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667002681615 2022.10.28 21:18:01)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 227370262574753527756479762526242b24712521)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667002681623 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667002681624 2022.10.28 21:18:01)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 31606334356766263734776b633767376436353633)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667002681636 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667002681637 2022.10.28 21:18:01)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 41101343451716564746071a134749474847474645)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667002681646 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667002681647 2022.10.28 21:18:01)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 50010253550607475653160a075755560356035651)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667002681656 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667002681657 2022.10.28 21:18:01)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 50010253550607475500160a525651575456535658)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667002681668 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667002681669 2022.10.28 21:18:01)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 60313260653637776431263a336665663566636668)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667002681678 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667002681679 2022.10.28 21:18:01)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 70212271752627677723362a257676767677747675)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667002681687 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667002681688 2022.10.28 21:18:01)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 7021227175262767757c362a207674767476757772)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667002681700 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667002681701 2022.10.28 21:18:01)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 7f2f2c7e78282e687c706c2527797c797679297c7e)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667002681711 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667002681712 2022.10.28 21:18:01)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 8fded980dbd9de998a809dd5df888c888f888d888a)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667002749487 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667002749488 2022.10.28 21:19:09)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 45434c47151215564712541f414341464743444310)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667002749495 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667002749496 2022.10.28 21:19:09)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 54525857560306425153420e035250525252525250)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667002749502 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667002749503 2022.10.28 21:19:09)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 54520f575102044256504c0b0d5207525553505257)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667002749508 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667002749509 2022.10.28 21:19:09)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 54525857550354420200460e045250525152005202)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667002749514 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667002749515 2022.10.28 21:19:09)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 64626d6464333472606b763b3d6265626062606261)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667002749521 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667002749522 2022.10.28 21:19:09)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 64626a6565336372376a753e316260626163666262)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667002749528 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667002749529 2022.10.28 21:19:09)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 7374787278242e6577726729777470757b757a7575)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667002749538 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667002749539 2022.10.28 21:19:09)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 8385888dd6d48294858d91d98485d085d085868481)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667002749544 2022.10.28 21:19:09)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 83848e8c84d4de95d28c90d8d78487858a85d08480)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1099          1667002749554 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667002749555 2022.10.28 21:19:09)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 93949f9c95c5c48496c4d5c8c79497959a95c09490)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667002749560 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667002749561 2022.10.28 21:19:09)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 93949f9c95c5c4849596d5c9c195c595c694979491)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667002749569 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667002749570 2022.10.28 21:19:09)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code a2a5aef5a5f4f5b5a4a5e4f9f0a4aaa4aba4a4a5a6)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667002749575 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667002749576 2022.10.28 21:19:09)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code a2a5aef5a5f4f5b5a4a1e4f8f5a5a7a4f1a4f1a4a3)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667002749581 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667002749582 2022.10.28 21:19:09)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code a2a5aef5a5f4f5b5a7f2e4f8a0a4a3a5a6a4a1a4aa)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667002749591 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667002749592 2022.10.28 21:19:09)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code b2b5bee6b5e4e5a5b6e3f4e8e1b4b7b4e7b4b1b4ba)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667002749597 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667002749598 2022.10.28 21:19:09)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code b2b5bee6b5e4e5a5b5e1f4e8e7b4b4b4b4b5b6b4b7)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667002749605 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667002749606 2022.10.28 21:19:09)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code c2c5ce97c59495d5c7ce849892c4c6c4c6c4c7c5c0)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667002749611 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667002749612 2022.10.28 21:19:09)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code c2c4cf97919593d5c1cdd1989ac4c1c4cbc494c1c3)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667002749619 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667002749620 2022.10.28 21:19:09)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code d1d6d982d28780c7d4dec38b81d6d2d6d1d6d3d6d4)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000047 55 1099          1667009622155 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667009622156 2022.10.28 23:13:42)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code a4f6a6f3a5f2f3b3a1f3e2fff0a3a0a2ada2f7a3a7)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1099          1667009677013 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667009677014 2022.10.28 23:14:37)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code f0a5a7a0f5a6a7e7f5a7b6aba4f7f4f6f9f6a3f7f3)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1099          1667009703742 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667009703743 2022.10.28 23:15:03)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 5e5b5f5d0e0809495b5218050a595a5857580d595d)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1099          1667009741917 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667009741918 2022.10.28 23:15:41)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 7a2f2f7b2e2c2d6d7f2d3c212e7d7e7c737c297d79)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 551           1667009953359 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667009953360 2022.10.28 23:19:13)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 68386d68353f387b6a3f79326c6e6c6b6a6e696e3d)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667009953369 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667009953370 2022.10.28 23:19:13)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 77277776762025617270612d207173717171717173)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667009953379 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667009953380 2022.10.28 23:19:13)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 772720767121276175736f282e7124717670737174)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667009953385 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667009953386 2022.10.28 23:19:13)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 87d7878985d08791d1d395ddd78183818281d381d1)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667009953391 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667009953392 2022.10.28 23:19:13)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 87d7828984d0d791838895d8de8186818381838182)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667009953400 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667009953401 2022.10.28 23:19:13)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 96c6949895c19180c59887ccc39092909391949090)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667009953410 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667009953411 2022.10.28 23:19:13)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 96c7919998c1cb80929782cc929195909e909f9090)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667009953421 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667009953422 2022.10.28 23:19:13)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code a6f6a1f1f6f1a7b1a0a8b4fca1a0f5a0f5a0a3a1a4)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667009953432 2022.10.28 23:19:13)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code b6e7b7e3b4e1eba0e7b9a5ede2b1b2b0bfb0e5b1b5)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1099          1667009953445 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667009953446 2022.10.28 23:19:13)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code c594c590c59392d2c092839e91c2c1c3ccc396c2c6)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667009953453 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667009953454 2022.10.28 23:19:13)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code c594c590c59392d2c3c0839f97c393c390c2c1c2c7)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667009953464 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667009953465 2022.10.28 23:19:13)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code d584d587d58382c2d3d2938e87d3ddd3dcd3d3d2d1)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667009953471 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667009953472 2022.10.28 23:19:13)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code d584d587d58382c2d3d6938f82d2d0d386d386d3d4)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667009953481 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667009953482 2022.10.28 23:19:13)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code e5b4e5b6e5b3b2f2e0b5a3bfe7e3e4e2e1e3e6e3ed)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667009953492 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667009953493 2022.10.28 23:19:13)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code f4a5f4a4f5a2a3e3f0a5b2aea7f2f1f2a1f2f7f2fc)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667009953500 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667009953501 2022.10.28 23:19:13)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code f4a5f4a4f5a2a3e3f3a7b2aea1f2f2f2f2f3f0f2f1)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667009953509 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667009953510 2022.10.28 23:19:13)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 04550502055253130108425e540200020002010306)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667009953522 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667009953523 2022.10.28 23:19:13)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 0454040251535513070b175e5c0207020d02520705)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667009953532 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667009953533 2022.10.28 23:19:13)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 1342161512454205161c0149431410141314111416)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000055 55 350           1667011299393 Multiplicador4
(_unit VHDL(multiplicador4 0 27(multiplicador4 0 32))
	(_version vef)
	(_time 1667011299394 2022.10.28 23:41:39)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 575656555500504052514e0c065104515e51545156)
	(_ent
		(_time 1667011227363)
	)
	(_object
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000055 55 658           1667011356334 Multiplicador4
(_unit VHDL(multiplicador4 0 27(multiplicador4 0 33))
	(_version vef)
	(_time 1667011356335 2022.10.28 23:42:36)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code c0c3c794c597c7d7c5c7d99b91c693c6c9c6c3c6c1)
	(_ent
		(_time 1667011356332)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000055 55 625           1667011461332 Multiplicador4
(_unit VHDL(multiplicador4 0 27(multiplicador4 0 33))
	(_version vef)
	(_time 1667011461333 2022.10.28 23:44:21)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code e8b8babae5bfefffedeff1b3b9eebbeee1eeebeee9)
	(_ent
		(_time 1667011461330)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int Done -1 0 28(_ent(_out))))
		(_port(_int Result 0 0 28(_ent(_out))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000055 55 625           1667686973363 Multiplicador4
(_unit VHDL(multiplicador4 0 27(multiplicador4 0 33))
	(_version vef)
	(_time 1667686973364 2022.11.05 19:22:53)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 101e4016154717071445094b411643161916131611)
	(_ent
		(_time 1667011461329)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int Done -1 0 28(_ent(_out))))
		(_port(_int Result 0 0 28(_ent(_out))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000055 55 788           1667687143022 Multiplicador4
(_unit VHDL(multiplicador4 0 27(multiplicador4 0 33))
	(_version vef)
	(_time 1667687143023 2022.11.05 19:25:43)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code c8cfcd9cc59fcfdfcdc6d19399ce9bcec1cecbcec9)
	(_ent
		(_time 1667687143020)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int Done -1 0 28(_ent(_out))))
		(_port(_int Result 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 43(_array -1((_dto i 7 i 0)))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(.(Utils)))
)
I 000055 55 864           1667687565825 Multiplicador4
(_unit VHDL(multiplicador4 0 24(multiplicador4 0 30))
	(_version vef)
	(_time 1667687565826 2022.11.05 19:32:45)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 656b646465326272606b7c3e346336636c63666364)
	(_ent
		(_time 1667687565823)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int STB -1 0 25(_ent(_in))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(.(Utils)))
)
I 000055 55 864           1667687567215 Multiplicador4
(_unit VHDL(multiplicador4 0 24(multiplicador4 0 30))
	(_version vef)
	(_time 1667687567216 2022.11.05 19:32:47)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code d3dc8480d584d4c4d6ddca8882d580d5dad5d0d5d2)
	(_ent
		(_time 1667687565822)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int STB -1 0 25(_ent(_in))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(.(Utils)))
)
I 000055 55 864           1667687567929 Multiplicador4
(_unit VHDL(multiplicador4 0 24(multiplicador4 0 30))
	(_version vef)
	(_time 1667687567930 2022.11.05 19:32:47)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 929dc09c95c59585979c8bc9c394c1949b94919493)
	(_ent
		(_time 1667687565822)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int STB -1 0 25(_ent(_in))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(.(Utils)))
)
I 000044 55 551           1667687571358 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667687571359 2022.11.05 19:32:51)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 00570506555750130257115a040604030206010655)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667687571383 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667687571384 2022.11.05 19:32:51)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 0f580f095f585d190a08195558090b09090909090b)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667687571399 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667687571400 2022.11.05 19:32:51)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 1f48481848494f091d1b074046194c191e181b191c)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667687571413 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667687571414 2022.11.05 19:32:51)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 2f782f2b7c782f39797b3d757f292b292a297b2979)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667687571428 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667687571429 2022.11.05 19:32:51)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 3e693b3b6f696e283a312c6167383f383a383a383b)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667687571443 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667687571444 2022.11.05 19:32:51)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 4e194c4d1e1949581d405f141b484a484b494c4848)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667687571458 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667687571459 2022.11.05 19:32:51)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 5e08595d030903485a5f4a045a595d585658575858)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667687571474 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667687571475 2022.11.05 19:32:51)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 6d3a6a6d6f3a6c7a6b637f376a6b3e6b3e6b686a6f)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667687571489 2022.11.05 19:32:51)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 7d2b7c7d2d2a206b2c726e26297a797b747b2e7a7e)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 864           1667687571504 Multiplicador4
(_unit VHDL(multiplicador4 0 24(multiplicador4 0 30))
	(_version vef)
	(_time 1667687571505 2022.11.05 19:32:51)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 8cdbdc83dadb8b9b898295d7dd8adf8a858a8f8a8d)
	(_ent
		(_time 1667687565822)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int STB -1 0 25(_ent(_in))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(.(Utils)))
)
I 000047 55 1099          1667687571510 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667687571511 2022.11.05 19:32:51)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 9cca9c93cacacb8b99cbdac7c89b989a959acf9b9f)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667687571525 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667687571526 2022.11.05 19:32:51)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 9cca9c93cacacb8b9a99dac6ce9aca9ac99b989b9e)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667687571539 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667687571540 2022.11.05 19:32:51)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code acfaacfbfafafbbbaaabeaf7feaaa4aaa5aaaaaba8)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667687571555 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667687571556 2022.11.05 19:32:51)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code bbedbbefecedecacbdb8fde1ecbcbebde8bde8bdba)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667687571570 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667687571571 2022.11.05 19:32:51)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code cb9dcb9e9c9d9cdcce9b8d91c9cdcacccfcdc8cdc3)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667687571584 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667687571585 2022.11.05 19:32:51)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code db8ddb898c8d8cccdf8a9d8188dddedd8eddd8ddd3)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667687571597 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667687571598 2022.11.05 19:32:51)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code eabceab9bebcbdfdedb9acb0bfececececedeeecef)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667687571610 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667687571611 2022.11.05 19:32:51)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code faacfaaaaeacadedfff6bca0aafcfefcfefcfffdf8)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667687571624 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667687571625 2022.11.05 19:32:51)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 095e090f515e581e0a061a53510f0a0f000f5f0a08)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667687571639 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667687571640 2022.11.05 19:32:51)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 194f1c1f124f480f1c160b43491e1a1e191e1b1e1c)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667687577032 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667687577033 2022.11.05 19:32:57)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 287c782c757f783b2a7f39722c2e2c2b2a2e292e7d)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667687577041 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667687577042 2022.11.05 19:32:57)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 37636232366065213230216d603133313131313133)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667687577051 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667687577052 2022.11.05 19:32:57)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 376335323161672135332f686e3164313630333134)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667687577057 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667687577058 2022.11.05 19:32:57)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 37636232356037216163256d673133313231633161)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667687577063 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667687577064 2022.11.05 19:32:57)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 4713174544101751434855181e4146414341434142)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667687577072 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667687577073 2022.11.05 19:32:57)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 57030055550050410459460d025153515250555151)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667687577082 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667687577083 2022.11.05 19:32:57)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 5702055458000a415356430d535054515f515e5151)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667687577096 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667687577097 2022.11.05 19:32:57)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 66323466363167716068743c616035603560636164)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667687577106 2022.11.05 19:32:57)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 7623227674212b602779652d227172707f70257175)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 864           1667687577121 Multiplicador4
(_unit VHDL(multiplicador4 0 24(multiplicador4 0 30))
	(_version vef)
	(_time 1667687577122 2022.11.05 19:32:57)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 85d1808a85d28292808b9cded483d6838c83868384)
	(_ent
		(_time 1667687565822)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int STB -1 0 25(_ent(_in))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(.(Utils)))
)
I 000047 55 1099          1667687577128 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667687577129 2022.11.05 19:32:57)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 85d0d08b85d3d29280d2c3ded18281838c83d68286)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667687577139 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667687577140 2022.11.05 19:32:57)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 95c0c09a95c3c2829390d3cfc793c393c092919297)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667687577151 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667687577152 2022.11.05 19:32:57)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code a5f0f0f2a5f3f2b2a3a2e3fef7a3ada3aca3a3a2a1)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667687577161 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667687577162 2022.11.05 19:32:57)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code a5f0f0f2a5f3f2b2a3a6e3fff2a2a0a3f6a3f6a3a4)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667687577170 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667687577171 2022.11.05 19:32:57)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code b4e1e1e0b5e2e3a3b1e4f2eeb6b2b5b3b0b2b7b2bc)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667687577181 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667687577182 2022.11.05 19:32:57)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code c4919191c59293d3c095829e97c2c1c291c2c7c2cc)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667687577190 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667687577191 2022.11.05 19:32:57)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code c4919191c59293d3c397829e91c2c2c2c2c3c0c2c1)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667687577199 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667687577200 2022.11.05 19:32:57)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code d4818186d58283c3d1d8928e84d2d0d2d0d2d1d3d6)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667687577209 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667687577210 2022.11.05 19:32:57)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code d4808086818385c3d7dbc78e8cd2d7d2ddd282d7d5)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667687577219 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667687577220 2022.11.05 19:32:57)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code e3b6b2b1e2b5b2f5e6ecf1b9b3e4e0e4e3e4e1e4e6)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667687587986 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667687587987 2022.11.05 19:33:07)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code f1a2f4a1a5a6a1e2f3a6e0abf5f7f5f2f3f7f0f7a4)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667687587996 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667687587997 2022.11.05 19:33:07)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 00530106065752160507165a570604060606060604)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667687588002 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667687588003 2022.11.05 19:33:07)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 00535606015650160204185f590653060107040603)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667687588008 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667687588009 2022.11.05 19:33:07)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 00530106055700165654125a500604060506540656)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667687588014 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667687588015 2022.11.05 19:33:08)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 1043141714474006141f024f491611161416141615)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667687588023 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667687588024 2022.11.05 19:33:08)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 1043131615471706431e014a451614161517121616)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667687588029 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667687588030 2022.11.05 19:33:08)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 2072262428777d362421347a242723262826292626)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667687588040 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667687588041 2022.11.05 19:33:08)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 2073262476772137262e327a272673267326252722)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667687588047 2022.11.05 19:33:08)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 2f7d2f2a7d7872397e203c747b282b2926297c282c)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 864           1667687588056 Multiplicador4
(_unit VHDL(multiplicador4 0 24(multiplicador4 0 30))
	(_version vef)
	(_time 1667687588057 2022.11.05 19:33:08)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 2f7c7e2a7c7828382a2136747e297c2926292c292e)
	(_ent
		(_time 1667687565822)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int STB -1 0 25(_ent(_in))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(.(Utils)))
)
I 000047 55 1099          1667687588062 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667687588063 2022.11.05 19:33:08)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 2f7d2e2b7c7978382a7869747b282b2926297c282c)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667687588068 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667687588069 2022.11.05 19:33:08)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 3f6d3e3a6c696828393a79656d3969396a383b383d)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667687588074 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667687588075 2022.11.05 19:33:08)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 3f6d3e3a6c696828393879646d393739363939383b)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667687588080 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667687588081 2022.11.05 19:33:08)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 4f1d4e4d1c191858494c091518484a491c491c494e)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667687588086 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667687588087 2022.11.05 19:33:08)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 4f1d4e4d1c1918584a1f09154d494e484b494c4947)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667687588094 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667687588095 2022.11.05 19:33:08)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 5e0c5f5d0e0809495a0f18040d585b580b585d5856)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667687588100 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667687588101 2022.11.05 19:33:08)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 5e0c5f5d0e080949590d18040b58585858595a585b)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667687588106 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667687588107 2022.11.05 19:33:08)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 6e3c6f6e3e3839796b6228343e686a686a686b696c)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667687588112 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667687588113 2022.11.05 19:33:08)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 6e3d6e6e6a393f796d617d3436686d686768386d6f)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667687588118 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667687588119 2022.11.05 19:33:08)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 6e3c6b6f39383f786b617c343e696d696e696c696b)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000055 55 4797          1667691236733 Multiplicador4
(_unit VHDL(multiplicador4 0 24(multiplicador4 0 30))
	(_version vef)
	(_time 1667691236734 2022.11.05 20:33:56)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code dfd08a8c8c88d8c8d9d0c6848ed98cd9d6d9dcd9de)
	(_ent
		(_time 1667691048059)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 32(_ent (_in))))
				(_port(_int CLR -1 0 32(_ent (_in))))
				(_port(_int LD -1 0 32(_ent (_in))))
				(_port(_int SH -1 0 33(_ent (_in))))
				(_port(_int DIR -1 0 33(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 34(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 34(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 34(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 34(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 37(_ent (_in))))
				(_port(_int Clk -1 0 37(_ent (_in))))
				(_port(_int Pre -1 0 37(_ent (_in))))
				(_port(_int Clr -1 0 37(_ent (_in))))
				(_port(_int Q 2 0 37(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 40(_ent (_in))))
				(_port(_int B 3 0 40(_ent (_in))))
				(_port(_int Cin -1 0 40(_ent (_in))))
				(_port(_int Cout -1 0 40(_ent (_out))))
				(_port(_int Sum 3 0 40(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 43(_ent (_in))))
				(_port(_int CLK -1 0 43(_ent (_in))))
				(_port(_int LSB -1 0 43(_ent (_in))))
				(_port(_int Stop -1 0 43(_ent (_in))))
				(_port(_int Init -1 0 44(_ent (_out))))
				(_port(_int Shift -1 0 44(_ent (_out))))
				(_port(_int Add -1 0 44(_ent (_out))))
				(_port(_int Done -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst SR 0 51(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRB 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 56(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 63(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int STB -1 0 25(_ent(_in))))
		(_port(_int CLK -1 0 25(_ent(_in))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 47(_arch(_uni))))
		(_sig(_int B_shifted 4 0 47(_arch(_uni))))
		(_sig(_int Result_adder 4 0 48(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 48(_arch(_uni))))
		(_sig(_int STOP -1 0 49(_arch(_uni))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Carrys -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int not_Init -1 0 49(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(16))(_sens(13)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__61(_arch 2 0 61(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Multiplicador4 3 -1)
)
I 000055 55 4800          1667691250299 Multiplicador4
(_unit VHDL(multiplicador4 0 24(multiplicador4 0 30))
	(_version vef)
	(_time 1667691250300 2022.11.05 20:34:10)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code d98c8b8ad58edecedfd6c08288df8adfd0dfdadfd8)
	(_ent
		(_time 1667691048059)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 32(_ent (_in))))
				(_port(_int CLR -1 0 32(_ent (_in))))
				(_port(_int LD -1 0 32(_ent (_in))))
				(_port(_int SH -1 0 33(_ent (_in))))
				(_port(_int DIR -1 0 33(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 34(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 34(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 34(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 34(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 37(_ent (_in))))
				(_port(_int Clk -1 0 37(_ent (_in))))
				(_port(_int Pre -1 0 37(_ent (_in))))
				(_port(_int Clr -1 0 37(_ent (_in))))
				(_port(_int Q 2 0 37(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 40(_ent (_in))))
				(_port(_int B 3 0 40(_ent (_in))))
				(_port(_int Cin -1 0 40(_ent (_in))))
				(_port(_int Cout -1 0 40(_ent (_out))))
				(_port(_int Sum 3 0 40(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 43(_ent (_in))))
				(_port(_int CLK -1 0 43(_ent (_in))))
				(_port(_int LSB -1 0 43(_ent (_in))))
				(_port(_int Stop -1 0 43(_ent (_in))))
				(_port(_int Init -1 0 44(_ent (_out))))
				(_port(_int Shift -1 0 44(_ent (_out))))
				(_port(_int Add -1 0 44(_ent (_out))))
				(_port(_int Done -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 51(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 56(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 63(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int STB -1 0 25(_ent(_in))))
		(_port(_int CLK -1 0 25(_ent(_in))))
		(_port(_int Done -1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 25(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 25(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 47(_arch(_uni))))
		(_sig(_int B_shifted 4 0 47(_arch(_uni))))
		(_sig(_int Result_adder 4 0 48(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 48(_arch(_uni))))
		(_sig(_int STOP -1 0 49(_arch(_uni))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Carrys -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int not_Init -1 0 49(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(16))(_sens(13)))))
			(line__60(_arch 1 0 60(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__61(_arch 2 0 61(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Multiplicador4 3 -1)
)
I 000044 55 551           1667692424211 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692424212 2022.11.05 20:53:44)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 7b2f7a7a7c2c2b68792c6a217f7d7f78797d7a7d2e)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692424226 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692424227 2022.11.05 20:53:44)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 7b2f7f7a2f2c296d7e7c6d212c7d7f7d7d7d7d7d7f)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692424242 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692424243 2022.11.05 20:53:44)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9acec995caccca8c989e82c5c39cc99c9b9d9e9c99)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692424256 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692424257 2022.11.05 20:53:44)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 9ace9e95cecd9a8cccce88c0ca9c9e9c9f9cce9ccc)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692424268 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692424269 2022.11.05 20:53:44)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code aafeabfdfffdfabcaea5b8f5f3acabacaeacaeacaf)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692424282 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692424283 2022.11.05 20:53:44)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code baeebcefeeedbdace9b4abe0efbcbebcbfbdb8bcbc)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692424296 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692424297 2022.11.05 20:53:44)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code c99cca9cc89e94dfcdc8dd93cdcecacfc1cfc0cfcf)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692424311 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692424312 2022.11.05 20:53:44)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code d98dda8b868ed8cedfd7cb83dedf8adf8adfdcdedb)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692424326 2022.11.05 20:53:44)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code e9bcecbbe4beb4ffb8e6fab2bdeeedefe0efbaeeea)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692424341 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692424342 2022.11.05 20:53:44)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code f8acaca9f5afffeffef9e1a3a9feabfef1fefbfef9)
	(_ent
		(_time 1667692424339)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000047 55 1099          1667692424358 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692424359 2022.11.05 20:53:44)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 085d0d0e055e5f1f0d5f4e535c0f0c0e010e5b0f0b)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692424372 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692424373 2022.11.05 20:53:44)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 17421210154140001112514d451141114210131015)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692424386 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692424387 2022.11.05 20:53:44)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 27722223257170302120617c75212f212e21212023)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692424400 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692424401 2022.11.05 20:53:44)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 37623232356160203134716d603032316431643136)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692424414 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692424415 2022.11.05 20:53:44)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 46134344451011514316001c44404741424045404e)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692424429 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692424430 2022.11.05 20:53:44)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 46134344451011514217001c15404340134045404e)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692424443 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692424444 2022.11.05 20:53:44)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 56035355550001415105100c035050505051525053)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692424456 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692424457 2022.11.05 20:53:44)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 6633636665303171636a203c366062606260636164)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692424472 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692424473 2022.11.05 20:53:44)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 7521717421222462767a662f2d7376737c73237674)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692424485 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692424486 2022.11.05 20:53:44)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 85d0848a82d3d493808a97dfd58286828582878280)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667692548291 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692548292 2022.11.05 20:55:48)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 29262d2d757e793a2b7e38732d2f2d2a2b2f282f7c)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692548300 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692548301 2022.11.05 20:55:48)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 2926282d267e7b3f2c2e3f737e2f2d2f2f2f2f2f2d)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692548309 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692548310 2022.11.05 20:55:48)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 39366f3c316f692f3b3d2166603f6a3f383e3d3f3a)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692548315 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692548316 2022.11.05 20:55:48)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 3936383c356e392f6f6d2b63693f3d3f3c3f6d3f6f)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692548321 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692548322 2022.11.05 20:55:48)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 39363d3c346e692f3d362b66603f383f3d3f3d3f3c)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692548327 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692548328 2022.11.05 20:55:48)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 49464a4a451e4e5f1a4758131c4f4d4f4c4e4b4f4f)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692548338 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692548339 2022.11.05 20:55:48)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 58565e5b580f054e5c594c025c5f5b5e505e515e5e)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692548349 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692548350 2022.11.05 20:55:48)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 58575e5b060f594f5e564a025f5e0b5e0b5e5d5f5a)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692548356 2022.11.05 20:55:48)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 68666869643f357e39677b333c6f6c6e616e3b6f6b)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692548370 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692548371 2022.11.05 20:55:48)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 777826777520706071766e2c267124717e71747176)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000047 55 1099          1667692548391 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692548392 2022.11.05 20:55:48)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 8789868985d1d09082d0c1dcd38083818e81d48084)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692548401 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692548402 2022.11.05 20:55:48)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 9799969895c1c0809192d1cdc591c191c290939095)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692548411 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692548412 2022.11.05 20:55:48)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 9799969895c1c0809190d1ccc5919f919e91919093)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692548424 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692548425 2022.11.05 20:55:48)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code a6a8a7f1a5f0f1b1a0a5e0fcf1a1a3a0f5a0f5a0a7)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692548437 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692548438 2022.11.05 20:55:48)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code b6b8b7e2b5e0e1a1b3e6f0ecb4b0b7b1b2b0b5b0be)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692548448 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692548449 2022.11.05 20:55:48)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code c6c8c793c59091d1c297809c95c0c3c093c0c5c0ce)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692548458 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692548459 2022.11.05 20:55:48)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code c6c8c793c59091d1c195809c93c0c0c0c0c1c2c0c3)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692548468 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692548469 2022.11.05 20:55:48)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code d5dbd487d58382c2d0d9938f85d3d1d3d1d3d0d2d7)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692548480 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692548481 2022.11.05 20:55:48)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code e5eae5b6b1b2b4f2e6eaf6bfbde3e6e3ece3b3e6e4)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692548490 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692548491 2022.11.05 20:55:48)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code e5ebe0b7e2b3b4f3e0eaf7bfb5e2e6e2e5e2e7e2e0)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667692675852 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692675853 2022.11.05 20:57:55)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 646a6264353334776633753e606260676662656231)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692675860 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692675861 2022.11.05 20:57:55)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 747a7775762326627173622e237270727272727270)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692675868 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692675869 2022.11.05 20:57:55)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 747a20757122246276706c2b2d7227727573707277)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692675874 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692675875 2022.11.05 20:57:55)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 838d808d85d48395d5d791d9d38587858685d785d5)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692675880 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692675881 2022.11.05 20:57:55)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 838d858d84d4d395878c91dcda8582858785878586)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692675886 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692675887 2022.11.05 20:57:55)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 838d828c85d48495d08d92d9d68587858684818585)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692675894 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692675895 2022.11.05 20:57:55)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 939c979c98c4ce85979287c9979490959b959a9595)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692675905 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692675906 2022.11.05 20:57:55)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code a3ada7f4f6f4a2b4a5adb1f9a4a5f0a5f0a5a6a4a1)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692675915 2022.11.05 20:57:55)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code a3aca1f5a4f4feb5f2acb0f8f7a4a7a5aaa5f0a4a0)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692675925 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692675926 2022.11.05 20:57:55)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code b2bce1e7b5e5b5a5b4b3abe9e3b4e1b4bbb4b1b4b3)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000047 55 1099          1667692675939 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692675940 2022.11.05 20:57:55)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code c2cdc197c59495d5c795849996c5c6c4cbc491c5c1)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692675950 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692675951 2022.11.05 20:57:55)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code d2ddd180d58485c5d4d7948880d484d487d5d6d5d0)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692675960 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692675961 2022.11.05 20:57:55)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code d2ddd180d58485c5d4d5948980d4dad4dbd4d4d5d6)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692675973 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692675974 2022.11.05 20:57:55)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code e1eee2b2e5b7b6f6e7e2a7bbb6e6e4e7b2e7b2e7e0)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692675982 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692675983 2022.11.05 20:57:55)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code f1fef2a1f5a7a6e6f4a1b7abf3f7f0f6f5f7f2f7f9)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692675992 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692675993 2022.11.05 20:57:55)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 000f0c06055657170451465a530605065506030608)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692676004 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692676005 2022.11.05 20:57:56)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 000f0c06055657170753465a550606060607040605)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692676013 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692676014 2022.11.05 20:57:56)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 101f1c1715464707151c564a401614161416151712)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692676025 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692676026 2022.11.05 20:57:56)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 202e2d2471777137232f337a782623262926762321)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692676035 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692676036 2022.11.05 20:57:56)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 202f282522767136252f327a702723272027222725)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667692692043 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692692044 2022.11.05 20:58:12)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code affaa8f8acf8ffbcadf8bef5aba9abacada9aea9fa)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692692053 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692692054 2022.11.05 20:58:12)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code affaadf8fff8fdb9aaa8b9f5f8a9aba9a9a9a9a9ab)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692692062 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692692063 2022.11.05 20:58:12)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code bfeaeaebe8e9efa9bdbba7e0e6b9ecb9beb8bbb9bc)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692692068 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692692069 2022.11.05 20:58:12)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code bfeabdebece8bfa9e9ebade5efb9bbb9bab9ebb9e9)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692692074 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692692075 2022.11.05 20:58:12)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code bfeab8ebede8efa9bbb0ade0e6b9beb9bbb9bbb9ba)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692692080 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692692081 2022.11.05 20:58:12)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code cf9acf9b9c98c8d99cc1de959ac9cbc9cac8cdc9c9)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692692087 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692692088 2022.11.05 20:58:12)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code de8adb8c838983c8dadfca84dad9ddd8d6d8d7d8d8)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692692099 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692692100 2022.11.05 20:58:12)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code de8bdb8cdd89dfc9d8d0cc84d9d88dd88dd8dbd9dc)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692692105 2022.11.05 20:58:12)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code eebaedbcbfb9b3f8bfe1fdb5bae9eae8e7e8bde9ed)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692692115 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692692116 2022.11.05 20:58:12)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code eebbbcbcbeb9e9f9e8eff7b5bfe8bde8e7e8ede8ef)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000047 55 1099          1667692692129 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692692130 2022.11.05 20:58:12)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code fda9ffadacabaaeaf8aabba6a9faf9fbf4fbaefafe)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692692139 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692692140 2022.11.05 20:58:12)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 0d590e0b5c5b5a1a0b084b575f0b5b0b580a090a0f)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692692150 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692692151 2022.11.05 20:58:12)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 1d491e1a4c4b4a0a1b1a5b464f1b151b141b1b1a19)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692692162 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692692163 2022.11.05 20:58:12)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 1d491e1a4c4b4a0a1b1e5b474a1a181b4e1b4e1b1c)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692692172 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692692173 2022.11.05 20:58:12)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 2c782f287a7a7b3b297c6a762e2a2d2b282a2f2a24)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692692182 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692692183 2022.11.05 20:58:12)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 3c683f396a6a6b2b386d7a666f3a393a693a3f3a34)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692692192 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692692193 2022.11.05 20:58:12)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 3c683f396a6a6b2b3b6f7a66693a3a3a3a3b383a39)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692692202 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692692203 2022.11.05 20:58:12)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 4c184f4e1a1a1b5b49400a161c4a484a484a494b4e)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692692214 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692692215 2022.11.05 20:58:12)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 5b0e5958580c0a4c58544801035d585d525d0d585a)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692692224 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692692225 2022.11.05 20:58:12)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 5b0f5c590b0d0a4d5e5449010b5c585c5b5c595c5e)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667692696351 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692696352 2022.11.05 20:58:16)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 782a7e79252f286b7a2f69227c7e7c7b7a7e797e2d)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692696359 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692696360 2022.11.05 20:58:16)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 88da8b8686dfda9e8d8f9ed2df8e8c8e8e8e8e8e8c)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692696367 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692696368 2022.11.05 20:58:16)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 88dadc8681ded89e8a8c90d7d18edb8e898f8c8e8b)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692696373 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692696374 2022.11.05 20:58:16)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 97c5949895c09781c1c385cdc79193919291c391c1)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692696379 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692696380 2022.11.05 20:58:16)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 97c5919894c0c781939885c8ce9196919391939192)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692696385 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692696386 2022.11.05 20:58:16)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code a7f5a6f1a5f0a0b1f4a9b6fdf2a1a3a1a2a0a5a1a1)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692696394 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692696395 2022.11.05 20:58:16)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code a7f4a3f0a8f0fab1a3a6b3fda3a0a4a1afa1aea1a1)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692696404 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692696405 2022.11.05 20:58:16)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code b7e5b3e3e6e0b6a0b1b9a5edb0b1e4b1e4b1b2b0b5)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692696411 2022.11.05 20:58:16)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code b7e4b5e2b4e0eaa1e6b8a4ece3b0b3b1beb1e4b0b4)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692696421 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692696422 2022.11.05 20:58:16)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code c6949592c591c1d1c0c7df9d97c095c0cfc0c5c0c7)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000047 55 1099          1667692696435 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692696436 2022.11.05 20:58:16)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code d685d584d58081c1d381908d82d1d2d0dfd085d1d5)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692696445 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692696446 2022.11.05 20:58:16)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code d685d584d58081c1d0d3908c84d080d083d1d2d1d4)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692696455 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692696456 2022.11.05 20:58:16)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code e6b5e5b5e5b0b1f1e0e1a0bdb4e0eee0efe0e0e1e2)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692696469 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692696470 2022.11.05 20:58:16)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code f5a6f6a5f5a3a2e2f3f6b3afa2f2f0f3a6f3a6f3f4)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692696479 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692696480 2022.11.05 20:58:16)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 05560903055352120055435f07030402010306030d)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692696489 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692696490 2022.11.05 20:58:16)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 05560903055352120154435f56030003500306030d)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692696501 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692696502 2022.11.05 20:58:16)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 14471813154243031347524e411212121213101211)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692696511 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692696512 2022.11.05 20:58:16)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 24772820257273332128627e742220222022212326)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692696523 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692696524 2022.11.05 20:58:16)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 2476292071737533272b377e7c2227222d22722725)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692696532 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692696533 2022.11.05 20:58:16)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 34673c3032626522313b266e643337333433363331)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667692700963 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692700964 2022.11.05 20:58:20)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 89da8187d5ded99a8bde98d38d8f8d8a8b8f888fdc)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692700974 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692700975 2022.11.05 20:58:20)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 89da848786dedb9f8c8e9fd3de8f8d8f8f8f8f8f8d)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692700982 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692700983 2022.11.05 20:58:20)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 99cac39691cfc98f9b9d81c6c09fca9f989e9d9f9a)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692700988 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692700989 2022.11.05 20:58:20)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 99ca949695ce998fcfcd8bc3c99f9d9f9c9fcd9fcf)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692700994 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692700995 2022.11.05 20:58:20)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 99ca919694cec98f9d968bc6c09f989f9d9f9d9f9c)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692701000 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692701001 2022.11.05 20:58:20)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code a8fba7fea5ffafbefba6b9f2fdaeacaeadafaaaeae)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692701008 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692701009 2022.11.05 20:58:21)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code a8faa2ffa8fff5beaca9bcf2acafabaea0aea1aeae)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692701018 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692701019 2022.11.05 20:58:21)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code b8ebb2ece6efb9afbeb6aae2bfbeebbeebbebdbfba)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692701025 2022.11.05 20:58:21)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code b8eab4edb4efe5aee9b7abe3ecbfbcbeb1beebbfbb)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692701034 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692701035 2022.11.05 20:58:21)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code c89b959cc59fcfdfcec9d19399ce9bcec1cecbcec9)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000047 55 1099          1667692701047 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692701048 2022.11.05 20:58:21)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code d785da85d58180c0d280918c83d0d3d1ded184d0d4)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692701060 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692701061 2022.11.05 20:58:21)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code e7b5eab4e5b1b0f0e1e2a1bdb5e1b1e1b2e0e3e0e5)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692701070 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692701071 2022.11.05 20:58:21)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code f7a5faa7f5a1a0e0f1f0b1aca5f1fff1fef1f1f0f3)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692701082 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692701083 2022.11.05 20:58:21)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code f7a5faa7f5a1a0e0f1f4b1ada0f0f2f1a4f1a4f1f6)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692701092 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692701093 2022.11.05 20:58:21)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 06545300055051110356405c04000701020005000e)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692701102 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692701103 2022.11.05 20:58:21)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 06545300055051110257405c55000300530005000e)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692701112 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692701113 2022.11.05 20:58:21)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 16444311154041011145504c431010101011121013)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692701123 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692701124 2022.11.05 20:58:21)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 25777021257372322029637f752321232123202227)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692701135 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692701136 2022.11.05 20:58:21)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 3566613061626422363a266f6d3336333c33633634)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692701146 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692701147 2022.11.05 20:58:21)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 3567643132636423303a276f653236323532373230)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667692725838 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692725839 2022.11.05 20:58:45)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code b4b6e4e0e5e3e4a7b6e3a5eeb0b2b0b7b6b2b5b2e1)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692725849 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692725850 2022.11.05 20:58:45)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code b4b6e1e0b6e3e6a2b1b3a2eee3b2b0b2b2b2b2b2b0)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692725858 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692725859 2022.11.05 20:58:45)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c4c6c691c19294d2c6c0dc9b9dc297c2c5c3c0c2c7)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692725864 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692725865 2022.11.05 20:58:45)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code c4c69191c593c4d29290d69e94c2c0c2c1c290c292)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692725870 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692725871 2022.11.05 20:58:45)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code c4c69491c49394d2c0cbd69b9dc2c5c2c0c2c0c2c1)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692725876 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692725877 2022.11.05 20:58:45)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code d3d18480d584d4c580ddc28986d5d7d5d6d4d1d5d5)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692725883 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692725884 2022.11.05 20:58:45)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code d3d08181d8848ec5d7d2c789d7d4d0d5dbd5dad5d5)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692725894 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692725895 2022.11.05 20:58:45)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code e3e1b1b0b6b4e2f4e5edf1b9e4e5b0e5b0e5e6e4e1)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692725900 2022.11.05 20:58:45)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code f3f0a7a2f4a4aee5a2fce0a8a7f4f7f5faf5a0f4f0)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692725910 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692725911 2022.11.05 20:58:45)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code f3f1f6a2f5a4f4e4f5f2eaa8a2f5a0f5faf5f0f5f2)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000047 55 1099          1667692725925 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692725926 2022.11.05 20:58:45)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 020154040554551507554459560506040b04510501)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692725937 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692725938 2022.11.05 20:58:45)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 121144151544450514175448401444144715161510)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692725948 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692725949 2022.11.05 20:58:45)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 22217426257475352425647970242a242b24242526)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692725960 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692725961 2022.11.05 20:58:45)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 222174262574753524216478752527247124712423)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692725970 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692725971 2022.11.05 20:58:45)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 31326734356766263461776b333730363537323739)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692725979 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692725980 2022.11.05 20:58:45)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 41421743451716564510071b124744471447424749)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692725989 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692725990 2022.11.05 20:58:45)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 41421743451716564612071b144747474746454744)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692725999 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692726000 2022.11.05 20:58:45)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 5053065355060747555c160a005654565456555752)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692726010 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692726011 2022.11.05 20:58:46)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 6062376031373177636f733a386663666966366361)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692726021 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692726022 2022.11.05 20:58:46)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 6063326162363176656f723a306763676067626765)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667692755995 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692755996 2022.11.05 20:59:15)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 80d5818ed5d7d09382d791da8486848382868186d5)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692756005 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692756006 2022.11.05 20:59:16)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 80d5848e86d7d296858796dad78684868686868684)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692756016 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692756017 2022.11.05 20:59:16)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 90c5c39f91c6c086929488cfc996c3969197949693)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692756022 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692756023 2022.11.05 20:59:16)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 90c5949f95c79086c6c482cac09694969596c496c6)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692756028 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692756029 2022.11.05 20:59:16)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 90c5919f94c7c086949f82cfc99691969496949695)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692756034 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692756035 2022.11.05 20:59:16)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code a0f5a6f6a5f7a7b6f3aeb1faf5a6a4a6a5a7a2a6a6)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692756043 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692756044 2022.11.05 20:59:16)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code affbacf8f1f8f2b9abaebbf5aba8aca9a7a9a6a9a9)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692756054 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692756055 2022.11.05 20:59:16)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code affaacf8aff8aeb8a9a1bdf5a8a9fca9fca9aaa8ad)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692756061 2022.11.05 20:59:16)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code bfebbaeaede8e2a9eeb0ace4ebb8bbb9b6b9ecb8bc)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692756072 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692756073 2022.11.05 20:59:16)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code cf9a9b9b9c98c8d8c9ced6949ec99cc9c6c9ccc9ce)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000047 55 1099          1667692756085 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692756086 2022.11.05 20:59:16)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code cf9bcb9a9c9998d8ca9889949bc8cbc9c6c99cc8cc)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692756096 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692756097 2022.11.05 20:59:16)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code de8ada8c8e8889c9d8db98848cd888d88bd9dad9dc)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692756106 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692756107 2022.11.05 20:59:16)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code eebaeabdbeb8b9f9e8e9a8b5bce8e6e8e7e8e8e9ea)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692756118 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692756119 2022.11.05 20:59:16)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code fda9f9adacabaaeafbfebba7aafaf8fbaefbaefbfc)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692756129 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692756130 2022.11.05 20:59:16)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code fda9f9adacabaaeaf8adbba7fffbfcfaf9fbfefbf5)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692756139 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692756140 2022.11.05 20:59:16)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 0d59080b5c5b5a1a095c4b575e0b080b580b0e0b05)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692756150 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692756151 2022.11.05 20:59:16)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 1d49181a4c4b4a0a1a4e5b47481b1b1b1b1a191b18)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692756160 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692756161 2022.11.05 20:59:16)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 1d49181a4c4b4a0a18115b474d1b191b191b181a1f)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692756176 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692756177 2022.11.05 20:59:16)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 2c7928282e7b7d3b2f233f76742a2f2a252a7a2f2d)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692756187 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692756188 2022.11.05 20:59:16)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 3c683d386d6a6d2a39332e666c3b3f3b3c3b3e3b39)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667692807431 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692807432 2022.11.05 21:00:07)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 5e50565d5e090e4d5c094f045a585a5d5c585f580b)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692807440 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692807441 2022.11.05 21:00:07)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 6e60636e3d393c786b69783439686a68686868686a)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692807452 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692807453 2022.11.05 21:00:07)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 7e70247f2a282e687c7a662127782d787f797a787d)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692807458 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692807459 2022.11.05 21:00:07)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 7e70737f2e297e68282a6c242e787a787b782a7828)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692807464 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692807465 2022.11.05 21:00:07)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 7e70767f2f292e687a716c2127787f787a787a787b)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692807470 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692807471 2022.11.05 21:00:07)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 8d838282dcda8a9bde839cd7d88b898b888a8f8b8b)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692807479 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692807480 2022.11.05 21:00:07)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 9d929792c1cac08b999c89c7999a9e9b959b949b9b)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692807489 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692807490 2022.11.05 21:00:07)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 9d9397929fca9c8a9b938fc79a9bce9bce9b989a9f)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692807496 2022.11.05 21:00:07)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code aca3a0fafbfbf1bafda3bff7f8aba8aaa5aaffabaf)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692807506 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692807507 2022.11.05 21:00:07)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code aca2f1fafafbabbbaaadb5f7fdaaffaaa5aaafaaad)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000047 55 1099          1667692807519 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692807520 2022.11.05 21:00:07)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code bcb3b1e8eaeaebabb9ebfae7e8bbb8bab5baefbbbf)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692807530 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692807531 2022.11.05 21:00:07)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code ccc3c1999a9a9bdbcac98a969eca9aca99cbc8cbce)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692807540 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692807541 2022.11.05 21:00:07)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code dbd4d6898c8d8cccdddc9d8089ddd3ddd2dddddcdf)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692807552 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692807553 2022.11.05 21:00:07)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code dbd4d6898c8d8cccddd89d818cdcdedd88dd88ddda)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692807562 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692807563 2022.11.05 21:00:07)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code ebe4e6b8bcbdbcfceebbadb1e9edeaecefede8ede3)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692807572 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692807573 2022.11.05 21:00:07)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code fbf4f6abacadacecffaabda1a8fdfefdaefdf8fdf3)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692807582 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692807583 2022.11.05 21:00:07)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code fbf4f6abacadacecfca8bda1aefdfdfdfdfcfffdfe)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692807594 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692807595 2022.11.05 21:00:07)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 0a055f0c5e5c5d1d0f064c505a0c0e0c0e0c0f0d08)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692807608 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692807609 2022.11.05 21:00:07)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 1a144e1d1a4d4b0d19150940421c191c131c4c191b)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692807617 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692807618 2022.11.05 21:00:07)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 2926782c227f783f2c263b73792e2a2e292e2b2e2c)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667692820191 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692820192 2022.11.05 21:00:20)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 3c686f393a6b6c2f3e6b2d66383a383f3e3a3d3a69)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692820199 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692820200 2022.11.05 21:00:20)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 4c181a4e191b1e5a494b5a161b4a484a4a4a4a4a48)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692820207 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692820208 2022.11.05 21:00:20)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 4c184d4e1e1a1c5a4e485413154a1f4a4d4b484a4f)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692820213 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692820214 2022.11.05 21:00:20)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 4c181a4e1a1b4c5a1a185e161c4a484a494a184a1a)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692820219 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692820220 2022.11.05 21:00:20)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 5b0f08580d0c0b4d5f544904025d5a5d5f5d5f5d5e)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692820225 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692820226 2022.11.05 21:00:20)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 5b0f0f590c0c5c4d08554a010e5d5f5d5e5c595d5d)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692820232 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692820233 2022.11.05 21:00:20)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 6b3e3a6b313c367d6f6a7f316f6c686d636d626d6d)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692820243 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692820244 2022.11.05 21:00:20)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 6b3f3a6b6f3c6a7c6d6579316c6d386d386d6e6c69)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692820250 2022.11.05 21:00:20)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 7a2f2d7a2f2d276c2b7569212e7d7e7c737c297d79)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692820259 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692820260 2022.11.05 21:00:20)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 7a2e7c7a2e2d7d6d7c7b63212b7c297c737c797c7b)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000047 55 1099          1667692820276 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692820277 2022.11.05 21:00:20)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 9acfcc95cecccd8d9fcddcc1ce9d9e9c939cc99d99)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692820287 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692820288 2022.11.05 21:00:20)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 9acfcc95cecccd8d9c9fdcc0c89ccc9ccf9d9e9d98)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692820297 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692820298 2022.11.05 21:00:20)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code a9fcfffea5fffebeafaeeff2fbafa1afa0afafaead)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692820309 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692820310 2022.11.05 21:00:20)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code b9ecefedb5efeeaebfbaffe3eebebcbfeabfeabfb8)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692820319 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692820320 2022.11.05 21:00:20)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code b9ecefedb5efeeaebce9ffe3bbbfb8bebdbfbabfb1)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692820332 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692820333 2022.11.05 21:00:20)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code c99c9f9cc59f9edecd988f939acfcccf9ccfcacfc1)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692820343 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692820344 2022.11.05 21:00:20)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code d88d8e8ad58e8fcfdf8b9e828ddededededfdcdedd)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692820354 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692820355 2022.11.05 21:00:20)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code e8bdbebbe5bebfffede4aeb2b8eeeceeeceeedefea)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692820366 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692820367 2022.11.05 21:00:20)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code e8bcbfbbb1bfb9ffebe7fbb2b0eeebeee1eebeebe9)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692820376 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692820377 2022.11.05 21:00:20)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code f7a2a5a6f2a1a6e1f2f8e5ada7f0f4f0f7f0f5f0f2)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667692853319 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692853320 2022.11.05 21:00:53)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code a1a4f3f6f5f6f1b2a3f6b0fba5a7a5a2a3a7a0a7f4)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692853327 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692853328 2022.11.05 21:00:53)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code b1b4e6e5b6e6e3a7b4b6a7ebe6b7b5b7b7b7b7b7b5)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692853335 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692853336 2022.11.05 21:00:53)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code b1b4b1e5b1e7e1a7b3b5a9eee8b7e2b7b0b6b5b7b2)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692853341 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692853342 2022.11.05 21:00:53)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code c0c59795c597c0d69694d29a90c6c4c6c5c694c696)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692853347 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692853348 2022.11.05 21:00:53)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code c0c59295c49790d6c4cfd29f99c6c1c6c4c6c4c6c5)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692853353 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692853354 2022.11.05 21:00:53)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code d0d58583d587d7c683dec18a85d6d4d6d5d7d2d6d6)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692853364 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692853365 2022.11.05 21:00:53)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code d0d48082d8878dc6d4d1c48ad4d7d3d6d8d6d9d6d6)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692853374 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692853375 2022.11.05 21:00:53)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code dfda8f8ddf88dec8d9d1cd85d8d98cd98cd9dad8dd)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692853381 2022.11.05 21:00:53)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code dfdb898c8d8882c98ed0cc848bd8dbd9d6d98cd8dc)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692853390 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692853391 2022.11.05 21:00:53)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code efeae8bdbcb8e8f8e9eef6b4bee9bce9e6e9ece9ee)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000047 55 1099          1667692853401 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692853402 2022.11.05 21:00:53)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code fffba8afaca9a8e8faa8b9a4abf8fbf9f6f9acf8fc)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692853409 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692853410 2022.11.05 21:00:53)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code fffba8afaca9a8e8f9fab9a5adf9a9f9aaf8fbf8fd)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692853419 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692853420 2022.11.05 21:00:53)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 0e0a5e085e585919080948555c080608070808090a)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692853429 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692853430 2022.11.05 21:00:53)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 0e0a5e085e585919080d485459090b085d085d080f)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692853435 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692853436 2022.11.05 21:00:53)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 1e1a4e194e4849091b4e58441c181f191a181d1816)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692853446 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692853447 2022.11.05 21:00:53)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 1e1a4e194e4849091a4f58444d181b184b181d1816)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692853455 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692853456 2022.11.05 21:00:53)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 2e2a7e2a7e787939297d68747b28282828292a282b)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692853461 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692853462 2022.11.05 21:00:53)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 2e2a7e2a7e7879392b2268747e282a282a282b292c)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692853470 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692853471 2022.11.05 21:00:53)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 3d386c38386a6c2a3e322e67653b3e3b343b6b3e3c)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692853476 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692853477 2022.11.05 21:00:53)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 3d3969396b6b6c2b38322f676d3a3e3a3d3a3f3a38)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667692864554 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692864555 2022.11.05 21:01:04)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 83838a8dd5d4d39081d492d98785878081858285d6)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692864562 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692864563 2022.11.05 21:01:04)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 93939f9c96c4c185969485c9c49597959595959597)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692864571 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692864572 2022.11.05 21:01:04)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9393c89c91c5c38591978bccca95c0959294979590)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692864577 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692864578 2022.11.05 21:01:04)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code a3a3aff4a5f4a3b5f5f7b1f9f3a5a7a5a6a5f7a5f5)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692864583 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692864584 2022.11.05 21:01:04)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code a3a3aaf4a4f4f3b5a7acb1fcfaa5a2a5a7a5a7a5a6)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692864589 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692864590 2022.11.05 21:01:04)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code b2b2bce7b5e5b5a4e1bca3e8e7b4b6b4b7b5b0b4b4)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692864599 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692864600 2022.11.05 21:01:04)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code b2b3b9e6b8e5efa4b6b3a6e8b6b5b1b4bab4bbb4b4)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692864609 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692864610 2022.11.05 21:01:04)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code c2c2c9979695c3d5c4ccd098c5c491c491c4c7c5c0)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692864616 2022.11.05 21:01:04)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code c2c3cf96c4959fd493cdd19996c5c6c4cbc491c5c1)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692864625 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692864626 2022.11.05 21:01:04)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code d1d18d82d586d6c6d7d0c88a80d782d7d8d7d2d7d0)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000047 55 1099          1667692864640 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692864641 2022.11.05 21:01:04)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code e1e0edb2e5b7b6f6e4b6a7bab5e6e5e7e8e7b2e6e2)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692864651 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692864652 2022.11.05 21:01:04)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code f1f0fda1f5a7a6e6f7f4b7aba3f7a7f7a4f6f5f6f3)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692864661 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692864662 2022.11.05 21:01:04)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code f1f0fda1f5a7a6e6f7f6b7aaa3f7f9f7f8f7f7f6f5)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692864675 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692864676 2022.11.05 21:01:04)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 00010d06055657170603465a570705065306530601)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692864686 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692864687 2022.11.05 21:01:04)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 10111d17154647071540564a121611171416131618)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692864703 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692864704 2022.11.05 21:01:04)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 20212d24257677372471667a732625267526232628)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692864717 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692864718 2022.11.05 21:01:04)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 2f2e222b7c797838287c69757a29292929282b292a)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692864729 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692864730 2022.11.05 21:01:04)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 3f3e323a6c6968283a3379656f393b393b393a383d)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692864745 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692864746 2022.11.05 21:01:04)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 4e4e424c4a191f594d415d1416484d484748184d4f)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692864757 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692864758 2022.11.05 21:01:04)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 4e4f474d19181f584b415c141e494d494e494c494b)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667692877351 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667692877352 2022.11.05 21:01:17)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 808fd08ed5d7d09382d791da8486848382868186d5)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667692877360 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667692877361 2022.11.05 21:01:17)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 909fc59f96c7c286959786cac79694969696969694)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667692877370 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692877371 2022.11.05 21:01:17)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9f909d90c8c9cf899d9b87c0c699cc999e989b999c)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667692877376 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667692877377 2022.11.05 21:01:17)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 9f90ca90ccc89f89c9cb8dc5cf999b999a99cb99c9)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667692877382 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667692877383 2022.11.05 21:01:17)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 9f90cf90cdc8cf899b908dc0c6999e999b999b999a)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667692877388 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667692877389 2022.11.05 21:01:17)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code afa0f8f9fcf8a8b9fca1bef5faa9aba9aaa8ada9a9)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667692877396 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667692877397 2022.11.05 21:01:17)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code afa1fdf8f1f8f2b9abaebbf5aba8aca9a7a9a6a9a9)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667692877406 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667692877407 2022.11.05 21:01:17)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code bfb0edebbfe8bea8b9b1ade5b8b9ecb9ecb9bab8bd)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667692877415 2022.11.05 21:01:17)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code bfb1ebeaede8e2a9eeb0ace4ebb8bbb9b6b9ecb8bc)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667692877424 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667692877425 2022.11.05 21:01:17)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code cec1cb9a9e99c9d9c8cfd7959fc89dc8c7c8cdc8cf)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000060 55 1864          1667692877432 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667692877433 2022.11.05 21:01:17)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code ded08b8c8e8889c9db8f9884dbd9dbd88dd9dad8d7)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667692877445 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667692877446 2022.11.05 21:01:17)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code eee0bbbdbeb8b9f9ebb9a8b5bae9eae8e7e8bde9ed)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667692877455 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667692877456 2022.11.05 21:01:17)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code eee0bbbdbeb8b9f9e8eba8b4bce8b8e8bbe9eae9ec)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667692877465 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667692877466 2022.11.05 21:01:17)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code fdf3a8adacabaaeafbfabba6affbf5fbf4fbfbfaf9)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667692877480 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667692877481 2022.11.05 21:01:17)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 0d035b0b5c5b5a1a0b0e4b575a0a080b5e0b5e0b0c)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667692877489 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692877490 2022.11.05 21:01:17)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 0d035b0b5c5b5a1a085d4b570f0b0c0a090b0e0b05)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667692877500 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667692877501 2022.11.05 21:01:17)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 1c124a1b4a4a4b0b184d5a464f1a191a491a1f1a14)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667692877509 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667692877510 2022.11.05 21:01:17)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 2c227a287a7a7b3b2b7f6a76792a2a2a2a2b282a29)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667692877519 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667692877520 2022.11.05 21:01:17)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 2c227a287a7a7b3b29206a767c2a282a282a292b2e)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667692877530 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667692877531 2022.11.05 21:01:17)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 3c336b393e6b6d2b3f332f66643a3f3a353a6a3f3d)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667692877540 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667692877541 2022.11.05 21:01:17)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 4b4519481b1d1a5d4e4459111b4c484c4b4c494c4e)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667693334109 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667693334110 2022.11.05 21:08:54)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code beb1bdeabee9eeadbce9afe4bab8babdbcb8bfb8eb)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667693334119 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667693334120 2022.11.05 21:08:54)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code beb1b8eaede9eca8bbb9a8e4e9b8bab8b8b8b8b8ba)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667693334127 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667693334128 2022.11.05 21:08:54)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code cdc29c98989b9ddbcfc9d59294cb9ecbcccac9cbce)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667693334133 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667693334134 2022.11.05 21:08:54)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code cdc2cb989c9acddb9b99df979dcbc9cbc8cb99cb9b)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667693334139 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667693334140 2022.11.05 21:08:54)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code ddd2de8f8d8a8dcbd9d2cf8284dbdcdbd9dbd9dbd8)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667693334145 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667693334146 2022.11.05 21:08:54)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code ddd2d98e8c8adacb8ed3cc8788dbd9dbd8dadfdbdb)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667693334156 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667693334157 2022.11.05 21:08:54)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code ede3ecbeb1bab0fbe9ecf9b7e9eaeeebe5ebe4ebeb)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667693334166 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667693334167 2022.11.05 21:08:54)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code fcf3fdacf9abfdebfaf2eea6fbfaaffaaffaf9fbfe)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667693334175 2022.11.05 21:08:54)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code fcf2fbadababa1eaadf3efa7a8fbf8faf5faaffbff)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4790          1667693334184 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667693334185 2022.11.05 21:08:54)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 0c035b0b5a5b0b1b0a0d15575d0a5f0a050a0f0a0d)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 1)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 1)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000060 55 1864          1667693334191 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667693334192 2022.11.05 21:08:54)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0c020b0a5a5a5b1b095d4a56090b090a5f0b080a05)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667693334200 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667693334201 2022.11.05 21:08:54)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 1c121b1b4a4a4b0b194b5a47481b181a151a4f1b1f)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667693334208 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667693334209 2022.11.05 21:08:54)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 1c121b1b4a4a4b0b1a195a464e1a4a1a491b181b1e)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667693334215 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667693334216 2022.11.05 21:08:54)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 2b252c2f7c7d7c3c2d2c6d70792d232d222d2d2c2f)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667693334224 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667693334225 2022.11.05 21:08:54)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 2b252c2f7c7d7c3c2d286d717c2c2e2d782d782d2a)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667693334232 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667693334233 2022.11.05 21:08:54)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 3b353c3e6c6d6c2c3e6b7d61393d3a3c3f3d383d33)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667693334243 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667693334244 2022.11.05 21:08:54)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 3b353c3e6c6d6c2c3f6a7d61683d3e3d6e3d383d33)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667693334249 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667693334250 2022.11.05 21:08:54)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 4a444d481e1c1d5d4d190c101f4c4c4c4c4d4e4c4f)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667693334256 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667693334257 2022.11.05 21:08:54)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 4a444d481e1c1d5d4f460c101a4c4e4c4e4c4f4d48)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667693334267 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667693334268 2022.11.05 21:08:54)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 5a555c595a0d0b4d59554900025c595c535c0c595b)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667693334277 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667693334278 2022.11.05 21:08:54)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 6a64696b393c3b7c6f6578303a6d696d6a6d686d6f)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667693489856 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667693489857 2022.11.05 21:11:29)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 14441613454344071643054e101210171612151241)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667693489866 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667693489867 2022.11.05 21:11:29)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 24742320267376322123327e732220222222222220)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667693489875 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667693489876 2022.11.05 21:11:29)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 247474202172743226203c7b7d2277222523202227)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667693489881 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667693489882 2022.11.05 21:11:29)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 24742320257324327270367e742220222122702272)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667693489887 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667693489888 2022.11.05 21:11:29)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 3363313634646325373c216c6a3532353735373536)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667693489894 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667693489895 2022.11.05 21:11:29)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 3363363735643425603d2269663537353634313535)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667693489904 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667693489905 2022.11.05 21:11:29)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 4312434148141e5547425719474440454b454a4545)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667693489914 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667693489915 2022.11.05 21:11:29)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 5303535006045244555d4109545500550055565451)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667693489923 2022.11.05 21:11:29)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 5302555154040e45025c4008075457555a55005450)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4782          1667693489932 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667693489933 2022.11.05 21:11:29)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 623235636535657564637b39336431646b64616463)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000060 55 1864          1667693489939 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667693489940 2022.11.05 21:11:29)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 62336562653435756733243867656764316566646b)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667693489946 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667693489947 2022.11.05 21:11:29)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 722375737524256577253429267576747b74217571)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667693489953 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667693489954 2022.11.05 21:11:29)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 722375737524256574773428207424742775767570)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667693489959 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667693489960 2022.11.05 21:11:29)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 72237573752425657475342920747a747b74747576)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667693489968 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667693489969 2022.11.05 21:11:29)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 82d3858c85d4d5958481c4d8d5858784d184d18483)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667693489976 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667693489977 2022.11.05 21:11:29)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 91c0969e95c7c68694c1d7cb939790969597929799)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667693489984 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667693489985 2022.11.05 21:11:29)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 91c0969e95c7c68695c0d7cbc2979497c497929799)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667693489992 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667693489993 2022.11.05 21:11:29)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code a1f0a6f6a5f7f6b6a6f2e7fbf4a7a7a7a7a6a5a7a4)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667693490001 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667693490002 2022.11.05 21:11:29)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code a1f0a6f6a5f7f6b6a4ade7fbf1a7a5a7a5a7a4a6a3)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667693490009 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667693490010 2022.11.05 21:11:30)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code b0e0b6e4e1e7e1a7b3bfa3eae8b6b3b6b9b6e6b3b1)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667693490018 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667693490019 2022.11.05 21:11:30)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code b0e1b3e5b2e6e1a6b5bfa2eae0b7b3b7b0b7b2b7b5)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667693555184 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667693555185 2022.11.05 21:12:35)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 44144746151314574613551e404240474642454211)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667693555193 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667693555194 2022.11.05 21:12:35)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 54045257560306425153420e035250525252525250)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667693555201 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667693555202 2022.11.05 21:12:35)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 540405575102044256504c0b0d5207525553505257)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667693555207 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667693555208 2022.11.05 21:12:35)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 54045257550354420200460e045250525152005202)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667693555213 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667693555214 2022.11.05 21:12:35)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 6434676464333472606b763b3d6265626062606261)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667693555219 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667693555220 2022.11.05 21:12:35)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 6434606565336372376a753e316260626163666262)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667693555226 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667693555227 2022.11.05 21:12:35)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 7322727278242e6577726729777470757b757a7575)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667693555236 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667693555237 2022.11.05 21:12:35)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 7323727226247264757d6129747520752075767471)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667693555246 2022.11.05 21:12:35)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 83d2848c84d4de95d28c90d8d78487858a85d08480)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4782          1667693555255 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667693555256 2022.11.05 21:12:35)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 92c2c49c95c5958594938bc9c394c1949b94919493)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000060 55 1893          1667693555261 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 1 73))
	(_version vef)
	(_time 1667693555262 2022.11.05 21:12:35)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\(\../src/Multiplicador4.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 92c3949d95c4c58597c3d4c897959794c19596949b)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 1 75(_ent (_in))))
				(_port(_int B 0 1 75(_ent (_in))))
				(_port(_int STB -1 1 75(_ent (_in))))
				(_port(_int CLK -1 1 75(_ent (_in))))
				(_port(_int Done -1 1 75(_ent (_out))))
				(_port(_int Result 1 1 75(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 83(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 1 75(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 75(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 1 77(_arch(_uni))))
		(_sig(_int B 2 1 77(_arch(_uni))))
		(_sig(_int STB -1 1 78(_arch(_uni))))
		(_sig(_int Done -1 1 78(_arch(_uni))))
		(_sig(_int C -1 1 78(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 79(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 1 79(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 1 86(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 1 86(_prcs 1)))
		(_prcs
			(CLK(_arch 0 1 82(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 1 85(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 1864          1667693555270 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667693555271 2022.11.05 21:12:35)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code a2f3a4f5a5f4f5b5a7f3e4f8a7a5a7a4f1a5a6a4ab)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667693555281 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667693555282 2022.11.05 21:12:35)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code a2f3a4f5a5f4f5b5a7f5e4f9f6a5a6a4aba4f1a5a1)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667693555291 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667693555292 2022.11.05 21:12:35)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code b2e3b4e6b5e4e5a5b4b7f4e8e0b4e4b4e7b5b6b5b0)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667693555301 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667693555302 2022.11.05 21:12:35)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code c190c794c59796d6c7c6879a93c7c9c7c8c7c7c6c5)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667693555313 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667693555314 2022.11.05 21:12:35)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code c190c794c59796d6c7c2879b96c6c4c792c792c7c0)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667693555325 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667693555326 2022.11.05 21:12:35)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code d180d783d58786c6d481978bd3d7d0d6d5d7d2d7d9)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667693555336 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667693555337 2022.11.05 21:12:35)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code e1b0e7b2e5b7b6f6e5b0a7bbb2e7e4e7b4e7e2e7e9)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667693555347 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667693555348 2022.11.05 21:12:35)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code f0a1f6a0f5a6a7e7f7a3b6aaa5f6f6f6f6f7f4f6f5)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667693555357 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667693555358 2022.11.05 21:12:35)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code f0a1f6a0f5a6a7e7f5fcb6aaa0f6f4f6f4f6f5f7f2)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667693555367 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667693555368 2022.11.05 21:12:35)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 0050060651575117030f135a580603060906560301)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667693555377 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667693555378 2022.11.05 21:12:35)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 0051030702565116050f125a500703070007020705)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667693697018 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667693697019 2022.11.05 21:14:57)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 585f0a5b050f084b5a0f49025c5e5c5b5a5e595e0d)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667693697028 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667693697029 2022.11.05 21:14:57)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 585f0f5b560f0a4e5d5f4e020f5e5c5e5e5e5e5e5c)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667693697036 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667693697037 2022.11.05 21:14:57)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 686f6868613e387e6a6c7037316e3b6e696f6c6e6b)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667693697042 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667693697043 2022.11.05 21:14:57)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 686f3f68653f687e3e3c7a32386e6c6e6d6e3c6e3e)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667693697048 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667693697049 2022.11.05 21:14:57)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 686f3a68643f387e6c677a37316e696e6c6e6c6e6d)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667693697054 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667693697055 2022.11.05 21:14:57)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 77702277752070612479662d227173717270757171)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667693697061 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667693697062 2022.11.05 21:14:57)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 7771277678202a617376632d737074717f717e7171)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667693697072 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667693697073 2022.11.05 21:14:57)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 8780d789d6d08690818995dd8081d481d481828085)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667693697078 2022.11.05 21:14:57)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 8781d18884d0da91d68894dcd38083818e81d48084)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4782          1667693697089 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667693697090 2022.11.05 21:14:57)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 9790909995c0908091968eccc691c4919e91949196)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(0(3))(0(2))(0(1))(0(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A(0))))(_trgt(11))(_sens(0(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000060 55 1864          1667693697096 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667693697097 2022.11.05 21:14:57)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code a6a0f1f1a5f0f1b1a3f7e0fca3a1a3a0f5a1a2a0af)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667693697105 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667693697106 2022.11.05 21:14:57)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code a6a0f1f1a5f0f1b1a3f1e0fdf2a1a2a0afa0f5a1a5)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667693697113 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667693697114 2022.11.05 21:14:57)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code b6b0e1e2b5e0e1a1b0b3f0ece4b0e0b0e3b1b2b1b4)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667693697121 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667693697122 2022.11.05 21:14:57)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code b6b0e1e2b5e0e1a1b0b1f0ede4b0beb0bfb0b0b1b2)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667693697130 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667693697131 2022.11.05 21:14:57)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code c5c39290c59392d2c3c6839f92c2c0c396c396c3c4)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667693697138 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667693697139 2022.11.05 21:14:57)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code c5c39290c59392d2c095839fc7c3c4c2c1c3c6c3cd)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667693697145 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667693697146 2022.11.05 21:14:57)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code d5d38287d58382c2d184938f86d3d0d380d3d6d3dd)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667693697152 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667693697153 2022.11.05 21:14:57)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code d5d38287d58382c2d286938f80d3d3d3d3d2d1d3d0)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667693697161 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667693697162 2022.11.05 21:14:57)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code e5e3b2b6e5b3b2f2e0e9a3bfb5e3e1e3e1e3e0e2e7)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667693697169 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667693697170 2022.11.05 21:14:57)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code e5e2b3b6b1b2b4f2e6eaf6bfbde3e6e3ece3b3e6e4)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667693697179 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667693697180 2022.11.05 21:14:57)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code f4f2a7a5f2a2a5e2f1fbe6aea4f3f7f3f4f3f6f3f1)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000055 55 4898          1667706920229 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667706920230 2022.11.06 00:55:20)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 8bd8de84dcdc8c9c8d8a92d0da8dd88d828d888d8a)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)((i 0)))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(6(3))(6(2))(6(1))(6(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(11))(_sens(6(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000060 55 1864          1667706964225 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667706964226 2022.11.06 00:56:04)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 5b540b580c0d0c4c5e0a1d015e5c5e5d085c5f5d52)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55               1667707138281 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667707138282 2022.11.06 00:58:58)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4a4e4b481e1c1d5d4c4f0c104f4d4f4c194d4e4c43)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 47(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)(5)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(0 0)
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000044 55 551           1667707421090 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667707421091 2022.11.06 01:03:41)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code f7f9f3a7a5a0a7e4f5a0e6adf3f1f3f4f5f1f6f1a2)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667707421104 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667707421105 2022.11.06 01:03:41)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 06080400065154100301105c510002000000000002)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667707421119 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667707421120 2022.11.06 01:03:41)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 161843111140460014120e494f1045101711121015)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667707421133 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667707421134 2022.11.06 01:03:41)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 252b2721257225337371377f752321232023712373)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667707421144 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667707421145 2022.11.06 01:03:41)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 252b222124727533212a377a7c2324232123212320)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667707421158 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667707421159 2022.11.06 01:03:41)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 353b353135623223663b246f603331333032373333)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667707421171 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667707421172 2022.11.06 01:03:41)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 454a4047481218534144511f414246434d434c4343)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667707421186 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667707421187 2022.11.06 01:03:41)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 545a515706035543525a460e535207520752515356)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667707421201 2022.11.06 01:03:41)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 646b676564333972356b773f306360626d62376367)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000060 55 1978          1667707421224 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667707421225 2022.11.06 01:03:41)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 838c818d85d5d49486d3c5d986848685d08487858a)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 47(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667707421239 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667707421240 2022.11.06 01:03:41)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 939c919c95c5c48496c4d5c8c79497959a95c09490)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667707421253 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667707421254 2022.11.06 01:03:41)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 939c919c95c5c4849596d5c9c195c595c694979491)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667707421267 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667707421268 2022.11.06 01:03:41)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code a2ada0f5a5f4f5b5a4a5e4f9f0a4aaa4aba4a4a5a6)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667707421284 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667707421285 2022.11.06 01:03:41)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code b2bdb0e6b5e4e5a5b4b1f4e8e5b5b7b4e1b4e1b4b3)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667707421298 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667707421299 2022.11.06 01:03:41)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code c2cdc097c59495d5c7928498c0c4c3c5c6c4c1c4ca)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667707421313 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667707421314 2022.11.06 01:03:41)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code d1ded383d58786c6d580978b82d7d4d784d7d2d7d9)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667707421327 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667707421328 2022.11.06 01:03:41)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code e1eee3b2e5b7b6f6e6b2a7bbb4e7e7e7e7e6e5e7e4)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667707421343 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667707421344 2022.11.06 01:03:41)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code f1fef3a1f5a7a6e6f4fdb7aba1f7f5f7f5f7f4f6f3)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667707421360 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667707421361 2022.11.06 01:03:41)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 000e020651575117030f135a580603060906560301)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667707421375 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667707421376 2022.11.06 01:03:41)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 101f171612464106151f024a401713171017121715)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667707440396 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667707440397 2022.11.06 01:04:00)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 67356767353037746530763d636163646561666132)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667707440405 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667707440406 2022.11.06 01:04:00)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 67356267663035716260713d306163616161616163)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667707440414 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667707440415 2022.11.06 01:04:00)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 772525767121276175736f282e7124717670737174)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667707440420 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667707440421 2022.11.06 01:04:00)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 77257276752077612123652d277173717271237121)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667707440426 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667707440427 2022.11.06 01:04:00)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 86d4868884d1d690828994d9df8087808280828083)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667707440432 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667707440433 2022.11.06 01:04:00)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 86d4818985d18190d58897dcd38082808381848080)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667707440444 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667707440445 2022.11.06 01:04:00)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 96c5949998c1cb80929782cc929195909e909f9090)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667707440454 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667707440455 2022.11.06 01:04:00)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code a6f4a4f1f6f1a7b1a0a8b4fca1a0f5a0f5a0a3a1a4)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667707440466 2022.11.06 01:04:00)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code a6f5a2f0a4f1fbb0f7a9b5fdf2a1a2a0afa0f5a1a5)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000060 55 1978          1667707440480 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667707440481 2022.11.06 01:04:00)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code b5e6b0e1b5e3e2a2b0e5f3efb0b2b0b3e6b2b1b3bc)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 47(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667707440486 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667707440487 2022.11.06 01:04:00)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code b5e6b0e1b5e3e2a2b0e2f3eee1b2b1b3bcb3e6b2b6)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667707440492 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667707440493 2022.11.06 01:04:00)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code c596c090c59392d2c3c0839f97c393c390c2c1c2c7)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667707440499 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667707440500 2022.11.06 01:04:00)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code c596c090c59392d2c3c2839e97c3cdc3ccc3c3c2c1)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667707440508 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667707440509 2022.11.06 01:04:00)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code d487d186d58283c3d2d7928e83d3d1d287d287d2d5)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667707440516 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667707440517 2022.11.06 01:04:00)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code d487d186d58283c3d184928ed6d2d5d3d0d2d7d2dc)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667707440523 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667707440524 2022.11.06 01:04:00)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code e4b7e1b7e5b2b3f3e0b5a2beb7e2e1e2b1e2e7e2ec)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667707440529 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667707440530 2022.11.06 01:04:00)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code e4b7e1b7e5b2b3f3e3b7a2beb1e2e2e2e2e3e0e2e1)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667707440537 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667707440538 2022.11.06 01:04:00)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code f4a7f1a4f5a2a3e3f1f8b2aea4f2f0f2f0f2f1f3f6)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667707440546 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667707440547 2022.11.06 01:04:00)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code f4a6f0a4a1a3a5e3f7fbe7aeacf2f7f2fdf2a2f7f5)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667707440552 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667707440553 2022.11.06 01:04:00)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 0350010402555215060c1159530400040304010406)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667707445046 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667707445047 2022.11.06 01:04:05)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 97c49598c5c0c78495c086cd9391939495919691c2)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667707445055 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667707445056 2022.11.06 01:04:05)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 97c4909896c0c581929081cdc09193919191919193)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667707445063 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667707445064 2022.11.06 01:04:05)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code a7f4f7f0a1f1f7b1a5a3bff8fea1f4a1a6a0a3a1a4)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667707445069 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667707445070 2022.11.06 01:04:05)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code a7f4a0f0a5f0a7b1f1f3b5fdf7a1a3a1a2a1f3a1f1)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667707445075 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667707445076 2022.11.06 01:04:05)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code a7f4a5f0a4f0f7b1a3a8b5f8fea1a6a1a3a1a3a1a2)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667707445081 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667707445082 2022.11.06 01:04:05)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code b7e4b2e2b5e0b0a1e4b9a6ede2b1b3b1b2b0b5b1b1)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667707445091 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667707445092 2022.11.06 01:04:05)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code c694c693c8919bd0c2c7d29cc2c1c5c0cec0cfc0c0)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667707445101 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667707445102 2022.11.06 01:04:05)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code c695c6939691c7d1c0c8d49cc1c095c095c0c3c1c4)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667707445107 2022.11.06 01:04:05)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code d684d085d4818bc087d9c58d82d1d2d0dfd085d1d5)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4898          1667707445116 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667707445117 2022.11.06 01:04:05)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code d6858185d581d1c1d0d7cf8d87d085d0dfd0d5d0d7)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)((i 0)))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(6(3))(6(2))(6(1))(6(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(11))(_sens(6(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000060 55 1978          1667707445126 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667707445127 2022.11.06 01:04:05)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code e5b7e2b6e5b3b2f2e0b5a3bfe0e2e0e3b6e2e1e3ec)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 47(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667707445136 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667707445137 2022.11.06 01:04:05)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code e5b7e2b6e5b3b2f2e0b2a3beb1e2e1e3ece3b6e2e6)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667707445145 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667707445146 2022.11.06 01:04:05)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code f5a7f2a5f5a3a2e2f3f0b3afa7f3a3f3a0f2f1f2f7)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667707445156 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667707445157 2022.11.06 01:04:05)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 05570503055352120302435e57030d030c03030201)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667707445167 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667707445168 2022.11.06 01:04:05)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 05570503055352120306435f520200035603560304)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667707445177 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667707445178 2022.11.06 01:04:05)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 14461413154243031144524e16121513101217121c)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667707445187 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667707445188 2022.11.06 01:04:05)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 24762420257273332075627e77222122712227222c)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667707445197 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667707445198 2022.11.06 01:04:05)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 24762420257273332377627e712222222223202221)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667707445206 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667707445207 2022.11.06 01:04:05)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 34663431356263233138726e643230323032313336)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667707445217 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667707445218 2022.11.06 01:04:05)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 4310424111141254404c50191b4540454a45154042)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667707445227 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667707445228 2022.11.06 01:04:05)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 4311474042151255464c5119134440444344414446)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000060 55 1978          1667707537362 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667707537363 2022.11.06 01:05:37)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 30336735356667273635766a353735366337343639)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 47(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000055 55 4898          1667763217714 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667763217715 2022.11.06 16:33:37)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 88dbd58785df8f9f8e8991d3d98edb8e818e8b8e89)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)((i 0)))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(6(3))(6(2))(6(1))(6(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(11))(_sens(6(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000044 55 551           1667763218195 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667763218196 2022.11.06 16:33:38)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 6c3f3f6c6a3b3c7f6e3b7d36686a686f6e6a6d6a39)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667763218210 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667763218211 2022.11.06 16:33:38)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 7c2f2a7d292b2e6a797b6a262b7a787a7a7a7a7a78)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667763218224 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667763218225 2022.11.06 16:33:38)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 8bd88a85d8dddb9d898f93d4d28dd88d8a8c8f8d88)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667763218238 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667763218239 2022.11.06 16:33:38)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 9bc8cd94cccc9b8dcdcf89c1cb9d9f9d9e9dcf9dcd)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667763218250 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667763218251 2022.11.06 16:33:38)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 9bc8c894cdcccb8d9f9489c4c29d9a9d9f9d9f9d9e)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667763218263 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667763218264 2022.11.06 16:33:38)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code aaf9fefcfefdadbcf9a4bbf0ffacaeacafada8acac)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667763218276 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667763218277 2022.11.06 16:33:38)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code bae8ebeee3ede7acbebbaee0bebdb9bcb2bcb3bcbc)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667763218291 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667763218292 2022.11.06 16:33:38)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code ca999b9fcd9dcbddccc4d890cdcc99cc99cccfcdc8)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667763218306 2022.11.06 16:33:38)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code d98b8e8ad48e84cf88d6ca828ddedddfd0df8adeda)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 4898          1667763218320 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667763218321 2022.11.06 16:33:38)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code e9baefbbe5beeefeefe8f0b2b8efbaefe0efeaefe8)
	(_ent
		(_time 1667692424338)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 52(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 53(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 55(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)((i 0)))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst FSM_Controller 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(13)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(10))(_sens(6(3))(6(2))(6(1))(6(0))))))
			(line__58(_arch 2 0 58(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(11))(_sens(6(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 3 -1)
)
I 000060 55 1978          1667763218330 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667763218331 2022.11.06 16:33:38)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code f9abafa9f5afaeeefffcbfa3fcfefcffaafefdfff0)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 47(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667763218344 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667763218345 2022.11.06 16:33:38)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code f9abafa9f5afaeeefcaebfa2adfefdfff0ffaafefa)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667763218357 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667763218358 2022.11.06 16:33:38)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 085a5f0e055e5f1f0e0d4e525a0e5e0e5d0f0c0f0a)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667763218371 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667763218372 2022.11.06 16:33:38)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 184a4f1f154e4f0f1e1f5e434a1e101e111e1e1f1c)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667763218385 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667763218386 2022.11.06 16:33:38)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 27757023257170302124617d702022217421742126)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667763218400 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667763218401 2022.11.06 16:33:38)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 37656032356160203267716d35313630333134313f)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667763218415 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667763218416 2022.11.06 16:33:38)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 47151045451110504316011d14414241124144414f)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667763218428 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667763218429 2022.11.06 16:33:38)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 56040155550001415105100c035050505051525053)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667763218442 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667763218443 2022.11.06 16:33:38)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 6634316665303171636a203c366062606260636164)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667763218457 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667763218458 2022.11.06 16:33:38)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 76252077212127617579652c2e7075707f70207577)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667763218470 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667763218471 2022.11.06 16:33:38)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 85d7d68a82d3d493808a97dfd58286828582878280)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667767438383 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667767438384 2022.11.06 17:43:58)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 87848689d5d0d79485d096dd8381838485818681d2)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667767438393 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667767438394 2022.11.06 17:43:58)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 9794939896c0c581929081cdc09193919191919193)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667767438401 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667767438402 2022.11.06 17:43:58)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 9794c49891c1c78195938fc8ce91c4919690939194)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667767438407 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667767438408 2022.11.06 17:43:58)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 9794939895c09781c1c385cdc79193919291c391c1)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667767438414 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667767438415 2022.11.06 17:43:58)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code a7a4a6f0a4f0f7b1a3a8b5f8fea1a6a1a3a1a3a1a2)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667767438422 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667767438423 2022.11.06 17:43:58)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code a7a4a1f1a5f0a0b1f4a9b6fdf2a1a3a1a2a0a5a1a1)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667767438432 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667767438433 2022.11.06 17:43:58)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code b6b4b5e2b8e1eba0b2b7a2ecb2b1b5b0beb0bfb0b0)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667767438444 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667767438445 2022.11.06 17:43:58)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code c6c5c5939691c7d1c0c8d49cc1c095c095c0c3c1c4)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667767438454 2022.11.06 17:43:58)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code c6c4c392c4919bd097c9d59d92c1c2c0cfc095c1c5)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000060 55 2124          1667767438470 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667767438471 2022.11.06 17:43:58)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code e5e7e1b6e5b3b2f2e3e0a3bfe0e2e0e3b6e2e1e3ec)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Done)(Done))
				((Result)(Result))
				((Init)(_open))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 46(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 47(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 47(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667767438480 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667767438481 2022.11.06 17:43:58)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code e5e7e1b6e5b3b2f2e0b2a3beb1e2e1e3ece3b6e2e6)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667767438492 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667767438493 2022.11.06 17:43:58)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code f5f7f1a5f5a3a2e2f3f0b3afa7f3a3f3a0f2f1f2f7)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667767438504 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667767438505 2022.11.06 17:43:58)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 04060102055253130203425f56020c020d02020300)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667767438516 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667767438517 2022.11.06 17:43:58)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 14161113154243031217524e431311124712471215)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667767438526 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667767438527 2022.11.06 17:43:58)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 14161113154243031144524e16121513101217121c)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667767438538 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667767438539 2022.11.06 17:43:58)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 24262120257273332075627e77222122712227222c)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667767438550 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667767438551 2022.11.06 17:43:58)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 333136363565642434607569663535353534373536)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667767438559 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667767438560 2022.11.06 17:43:58)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 3331363635656424363f7569633537353735363431)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667767438569 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667767438570 2022.11.06 17:43:58)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 4340474111141254404c50191b4540454a45154042)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667767438578 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667767438579 2022.11.06 17:43:58)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 5351525152050245565c4109035450545354515456)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000060 55 2084          1667767510621 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667767510622 2022.11.06 17:45:10)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code b2b3e7e6b5e4e5a5b4b6f4e8b7b5b7b4e1b5b6b4bb)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Init -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Init)(Init))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Init -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 2084          1667767652797 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667767652798 2022.11.06 17:47:32)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1d131f1a4c4b4a0a1b195b47181a181b4e1a191b14)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Init -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Init)(Init))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Init -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000044 55 551           1667767694215 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667767694216 2022.11.06 17:48:14)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code dcd9da8eda8b8ccfde8bcd86d8dad8dfdedaddda89)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667767694224 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667767694225 2022.11.06 17:48:14)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code ebeee8b8bfbcb9fdeeecfdb1bcedefedededededef)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667767694232 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667767694233 2022.11.06 17:48:14)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code ebeebfb8b8bdbbfde9eff3b4b2edb8edeaecefede8)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667767694238 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667767694239 2022.11.06 17:48:14)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code ebeee8b8bcbcebfdbdbff9b1bbedefedeeedbfedbd)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667767694244 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667767694245 2022.11.06 17:48:14)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code fbfefdabadacabedfff4e9a4a2fdfafdfffdfffdfe)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667767694251 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667767694252 2022.11.06 17:48:14)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code fbfefaaaacacfceda8f5eaa1aefdfffdfefcf9fdfd)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667767694258 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667767694259 2022.11.06 17:48:14)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 0a0e010c535d571c0e0b1e500e0d090c020c030c0c)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667767694268 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667767694269 2022.11.06 17:48:14)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 1a1f111d1d4d1b0d1c1408401d1c491c491c1f1d18)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667767694275 2022.11.06 17:48:14)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 1a1e171c4f4d470c4b1509414e1d1e1c131c491d19)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000060 55 2084          1667767694291 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667767694292 2022.11.06 17:48:14)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 2a2e262e7e7c7d3d2c2e6c702f2d2f2c792d2e2c23)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Init -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Init)(Init))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Init -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667767694298 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667767694299 2022.11.06 17:48:14)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 2a2e262e7e7c7d3d2f7d6c717e2d2e2c232c792d29)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667767694306 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667767694307 2022.11.06 17:48:14)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 393d353c356f6e2e3f3c7f636b3f6f3f6c3e3d3e3b)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667767694316 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667767694317 2022.11.06 17:48:14)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 494d454b451f1e5e4f4e0f121b4f414f404f4f4e4d)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667767694324 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667767694325 2022.11.06 17:48:14)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 494d454b451f1e5e4f4a0f131e4e4c4f1a4f1a4f48)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667767694332 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667767694333 2022.11.06 17:48:14)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 595d555a550f0e4e5c091f035b5f585e5d5f5a5f51)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667767694339 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667767694340 2022.11.06 17:48:14)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 595d555a550f0e4e5d081f030a5f5c5f0c5f5a5f51)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667767694349 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667767694350 2022.11.06 17:48:14)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 686c6468653e3f7f6f3b2e323d6e6e6e6e6f6c6e6d)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667767694355 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667767694356 2022.11.06 17:48:14)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 686c6468653e3f7f6d642e32386e6c6e6c6e6d6f6a)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667767694363 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667767694364 2022.11.06 17:48:14)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 787d7579212f296f7b776b22207e7b7e717e2e7b79)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667767694371 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667767694372 2022.11.06 17:48:14)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 787c7078722e296e7d776a22287f7b7f787f7a7f7d)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667767774524 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667767774525 2022.11.06 17:49:34)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 9495949bc5c3c48796c385ce9092909796929592c1)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667767774533 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667767774534 2022.11.06 17:49:34)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 9495919b96c3c682919382cec39290929292929290)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667767774540 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667767774541 2022.11.06 17:49:34)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code a4a5f6f3a1f2f4b2a6a0bcfbfda2f7a2a5a3a0a2a7)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667767774546 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667767774547 2022.11.06 17:49:34)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code a4a5a1f3a5f3a4b2f2f0b6fef4a2a0a2a1a2f0a2f2)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667767774552 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667767774553 2022.11.06 17:49:34)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code a4a5a4f3a4f3f4b2a0abb6fbfda2a5a2a0a2a0a2a1)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667767774558 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667767774559 2022.11.06 17:49:34)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code b3b2b4e6b5e4b4a5e0bda2e9e6b5b7b5b6b4b1b5b5)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667767774565 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667767774566 2022.11.06 17:49:34)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code b3b3b1e7b8e4eea5b7b2a7e9b7b4b0b5bbb5bab5b5)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667767774575 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667767774576 2022.11.06 17:49:34)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code c3c2c1969694c2d4c5cdd199c4c590c590c5c6c4c1)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667767774582 2022.11.06 17:49:34)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code c3c3c797c4949ed592ccd09897c4c7c5cac590c4c0)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 5027          1667767774591 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667767774592 2022.11.06 17:49:34)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code d3d28680d584d4c4d5ddca8882d580d5dad5d0d5d2)
	(_ent
		(_time 1667767774589)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 53(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 54(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 56(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)((i 0)))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst FSM_Controller 0 61(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(16)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(17))(_sens(16)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(11))(_sens(7(3))(7(2))(7(1))(7(0))))))
			(line__59(_arch 3 0 59(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(12))(_sens(7(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 4 -1)
)
I 000060 55 2217          1667767774603 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667767774604 2022.11.06 17:49:34)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code e2e2e7b1e5b4b5f5e4e6a4b8e7e5e7e4b1e5e6e4eb)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Init -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Init)(Init))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Done)(Done))
				((Result)(Result))
				((Init)(Init))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Init -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667767774614 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667767774615 2022.11.06 17:49:34)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code f2f2f7a2f5a4a5e5f7a5b4a9a6f5f6f4fbf4a1f5f1)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667767774623 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667767774624 2022.11.06 17:49:34)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code f2f2f7a2f5a4a5e5f4f7b4a8a0f4a4f4a7f5f6f5f0)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667767774635 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667767774636 2022.11.06 17:49:34)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 01010707055756160706475a530709070807070605)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667767774647 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667767774648 2022.11.06 17:49:34)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 11111716154746061712574b461614174217421710)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667767774658 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667767774659 2022.11.06 17:49:34)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 11111716154746061441574b131710161517121719)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667767774668 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667767774669 2022.11.06 17:49:34)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 21212725257776362570677b722724277427222729)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667767774679 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667767774680 2022.11.06 17:49:34)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 30303635356667273763766a653636363637343635)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667767774689 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667767774690 2022.11.06 17:49:34)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 3030363535666727353c766a603634363436353732)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667767774700 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667767774701 2022.11.06 17:49:34)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 4041474211171157434f531a184643464946164341)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667767774710 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667767774711 2022.11.06 17:49:34)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 5050525252060146555f420a005753575057525755)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000060 55 2217          1667767812310 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667767812311 2022.11.06 17:50:12)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 292e282d257f7e3e2f2d6f732c2e2c2f7a2e2d2f20)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Init -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Init)(Init))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Done)(Done))
				((Result)(Result))
				((Init)(Init))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Init -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 2217          1667767872228 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667767872229 2022.11.06 17:51:12)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4b1919491c1d1c5c4d4f0d114e4c4e4d184c4f4d42)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Init -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Init)(Init))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Done)(Done))
				((Result)(Result))
				((Init)(Init))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Init -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 2219          1667767877952 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667767877953 2022.11.06 17:51:17)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code a2a5a3f5a5f4f5b5a4a6e4f8a7a5a7a4f1a5a6a4ab)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Init -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Init)(Inito))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Done)(Done))
				((Result)(Result))
				((Init)(Init))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 2219          1667767914622 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667767914623 2022.11.06 17:51:54)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code d2dcd280d58485c5d4d69488d7d5d7d481d5d6d4db)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Init -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Init)(Inito))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Done)(Done))
				((Result)(Result))
				((Init)(Init))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000044 55 551           1667767917778 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667767917779 2022.11.06 17:51:57)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 36613633656166253461276c323032353430373063)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667767917787 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667767917788 2022.11.06 17:51:57)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 36613333366164203331206c613032303030303032)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667767917798 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667767917799 2022.11.06 17:51:57)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 366164333160662034322e696f3065303731323035)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667767917804 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667767917805 2022.11.06 17:51:57)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 36613333356136206062246c663032303330623060)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667767917810 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667767917811 2022.11.06 17:51:57)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 4512454744121553414a571a1c4344434143414340)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667767917818 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667767917819 2022.11.06 17:51:57)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 4512424645124253164b541f104341434042474343)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667767917827 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667767917828 2022.11.06 17:51:57)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 55035756580208435154410f515256535d535c5353)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667767917838 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667767917839 2022.11.06 17:51:57)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 6532676536326472636b773f626336633663606267)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667767917847 2022.11.06 17:51:57)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 6533616464323873346a763e316261636c63366266)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 5027          1667767917857 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667767917858 2022.11.06 17:51:57)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 7423217475237363727a6d2f257227727d72777275)
	(_ent
		(_time 1667767774588)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 53(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 54(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 56(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)((i 0)))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst FSM_Controller 0 61(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(16)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(17))(_sens(16)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(11))(_sens(7(3))(7(2))(7(1))(7(0))))))
			(line__59(_arch 3 0 59(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(12))(_sens(7(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 4 -1)
)
I 000060 55 2219          1667767917865 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667767917866 2022.11.06 17:51:57)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 84d2818a85d2d3938280c2de81838182d78380828d)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Init -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Init)(Inito))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Done)(Done))
				((Result)(Result))
				((Init)(Init))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667767917874 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667767917875 2022.11.06 17:51:57)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 84d2818a85d2d39381d3c2dfd08380828d82d78387)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667767917883 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667767917884 2022.11.06 17:51:57)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 93c5969c95c5c4849596d5c9c195c595c694979491)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667767917892 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667767917893 2022.11.06 17:51:57)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 93c5969c95c5c4849594d5c8c1959b959a95959497)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667767917900 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667767917901 2022.11.06 17:51:57)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code a3f5a6f4a5f5f4b4a5a0e5f9f4a4a6a5f0a5f0a5a2)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667767917907 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667767917908 2022.11.06 17:51:57)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code a3f5a6f4a5f5f4b4a6f3e5f9a1a5a2a4a7a5a0a5ab)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667767917914 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667767917915 2022.11.06 17:51:57)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code b3e5b6e7b5e5e4a4b7e2f5e9e0b5b6b5e6b5b0b5bb)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667767917921 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667767917922 2022.11.06 17:51:57)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code b3e5b6e7b5e5e4a4b4e0f5e9e6b5b5b5b5b4b7b5b6)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667767917927 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667767917928 2022.11.06 17:51:57)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code b3e5b6e7b5e5e4a4b6bff5e9e3b5b7b5b7b5b6b4b1)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667767917935 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667767917936 2022.11.06 17:51:57)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code c295c697919593d5c1cdd1989ac4c1c4cbc494c1c3)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667767917944 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667767917945 2022.11.06 17:51:57)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code d284d381d28483c4d7ddc08882d5d1d5d2d5d0d5d7)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000060 55 2219          1667767935201 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667767935202 2022.11.06 17:52:15)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 34663531356263233230726e31333132673330323d)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Init -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Init)(Inito))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Done)(Done))
				((Result)(Result))
				((Init)(Init))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000044 55 551           1667767989225 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667767989226 2022.11.06 17:53:09)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 43174a411514135041145219474547404145424516)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667767989232 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667767989233 2022.11.06 17:53:09)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 43174f414614115546445519144547454545454547)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667767989239 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667767989240 2022.11.06 17:53:09)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 530708505105034551574b0c0a5500555254575550)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667767989245 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667767989246 2022.11.06 17:53:09)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 53075f505504534505074109035557555655075505)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667767989251 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667767989252 2022.11.06 17:53:09)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 53075a5054040345575c410c0a5552555755575556)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667767989257 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667767989258 2022.11.06 17:53:09)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 62366c6365356574316c7338376466646765606464)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667767989263 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667767989264 2022.11.06 17:53:09)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 6237696268353f7466637638666561646a646b6464)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667767989272 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667767989273 2022.11.06 17:53:09)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 7226797326257365747c6028757421742174777570)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667767989279 2022.11.06 17:53:09)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 72277f7274252f64237d6129267576747b74217571)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 5027          1667767989291 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667767989292 2022.11.06 17:53:09)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 82d6de8d85d58595848c9bd9d384d1848b84818483)
	(_ent
		(_time 1667767774588)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 53(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 54(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 56(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)((i 0)))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst FSM_Controller 0 61(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(16)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(17))(_sens(16)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(11))(_sens(7(3))(7(2))(7(1))(7(0))))))
			(line__59(_arch 3 0 59(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(12))(_sens(7(0))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 4 -1)
)
I 000060 55 2088          1667767989298 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667767989299 2022.11.06 17:53:09)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 91c49d9e95c7c6869795d7cb94969497c296959798)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667767989305 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667767989306 2022.11.06 17:53:09)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 91c49d9e95c7c68694c6d7cac59695979897c29692)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667767989315 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667767989316 2022.11.06 17:53:09)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code a1f4adf6a5f7f6b6a7a4e7fbf3a7f7a7f4a6a5a6a3)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667767989326 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667767989327 2022.11.06 17:53:09)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code a1f4adf6a5f7f6b6a7a6e7faf3a7a9a7a8a7a7a6a5)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667767989334 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667767989335 2022.11.06 17:53:09)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code b1e4bde5b5e7e6a6b7b2f7ebe6b6b4b7e2b7e2b7b0)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667767989340 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667767989341 2022.11.06 17:53:09)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code b1e4bde5b5e7e6a6b4e1f7ebb3b7b0b6b5b7b2b7b9)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667767989348 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667767989349 2022.11.06 17:53:09)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code c095cc95c59697d7c491869a93c6c5c695c6c3c6c8)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667767989354 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667767989355 2022.11.06 17:53:09)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code c095cc95c59697d7c793869a95c6c6c6c6c7c4c6c5)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667767989362 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667767989363 2022.11.06 17:53:09)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code d085dc82d58687c7d5dc968a80d6d4d6d4d6d5d7d2)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667767989369 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667767989370 2022.11.06 17:53:09)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code d084dd82818781c7d3dfc38a88d6d3d6d9d686d3d1)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667767989377 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667767989378 2022.11.06 17:53:09)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code df8ad78c8b898ec9dad0cd858fd8dcd8dfd8ddd8da)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000060 55 2088          1667768037395 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667768037396 2022.11.06 17:53:57)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 6f6f6f6f3c393878696b29356a686a693c686b6966)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 2088          1667768058279 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667768058280 2022.11.06 17:54:18)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0a5e080c5e5c5d1d0c0e4c500f0d0f0c590d0e0c03)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 2088          1667768101414 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667768101415 2022.11.06 17:55:01)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7f7e2e7e2c292868797b39257a787a792c787b7976)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 2088          1667768173792 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667768173793 2022.11.06 17:56:13)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 36393b33356061213032706c33313330653132303f)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000044 55 551           1667768739345 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667768739346 2022.11.06 18:05:39)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 70742071252720637227612a747674737276717625)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667768739356 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667768739357 2022.11.06 18:05:39)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 70742571762722667577662a277674767676767674)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667768739364 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667768739365 2022.11.06 18:05:39)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 8084828e81d6d096828498dfd986d3868187848683)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667768739370 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667768739371 2022.11.06 18:05:39)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 8084d58e85d78096d6d492dad08684868586d486d6)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667768739376 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667768739377 2022.11.06 18:05:39)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 8f8bdf81ddd8df998b809dd0d6898e898b898b898a)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667768739382 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667768739383 2022.11.06 18:05:39)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 8f8bd880dcd88899dc819ed5da898b898a888d8989)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667768739391 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667768739392 2022.11.06 18:05:39)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 9f9acd90c1c8c2899b9e8bc59b989c999799969999)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667768739403 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667768739404 2022.11.06 18:05:39)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 9f9bcd909fc89e8899918dc59899cc99cc999a989d)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667768739409 2022.11.06 18:05:39)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code afaafbf9fdf8f2b9fea0bcf4fba8aba9a6a9fca8ac)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 5157          1667768739419 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667768739420 2022.11.06 18:05:39)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code bebabbebeee9b9a9b8b1a7e5efb8edb8b7b8bdb8bf)
	(_ent
		(_time 1667768739417)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 53(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 54(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 56(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)((i 0)))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst FSM_Controller 0 62(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(18))(_sens(17)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__59(_arch 3 0 59(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__61(_arch 4 0 61(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 5 -1)
)
I 000060 55 2306          1667768739431 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667768739432 2022.11.06 18:05:39)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code bebbebeaeee8e9a9b8baf8e4bbb9bbb8edb9bab8b7)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
		)
		(_use(_ent . Multiplicador4)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Done)(Done))
				((Result)(Result))
				((Inito)(Inito))
				((Addero)(Addero))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667768739438 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667768739439 2022.11.06 18:05:39)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code cecb9b9b9e9899d9cb9988959ac9cac8c7c89dc9cd)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667768739446 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667768739447 2022.11.06 18:05:39)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code cecb9b9b9e9899d9c8cb88949cc898c89bc9cac9cc)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667768739455 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667768739456 2022.11.06 18:05:39)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code dedb8b8c8e8889c9d8d998858cd8d6d8d7d8d8d9da)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667768739464 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667768739465 2022.11.06 18:05:39)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code dedb8b8c8e8889c9d8dd988489d9dbd88dd88dd8df)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667768739470 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667768739471 2022.11.06 18:05:39)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code ede8b8bebcbbbafae8bdabb7efebeceae9ebeeebe5)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667768739477 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667768739478 2022.11.06 18:05:39)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code ede8b8bebcbbbafae9bcabb7beebe8ebb8ebeeebe5)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667768739483 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667768739484 2022.11.06 18:05:39)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code fdf8a8adacabaaeafaaebba7a8fbfbfbfbfaf9fbf8)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667768739490 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667768739491 2022.11.06 18:05:39)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code fdf8a8adacabaaeaf8f1bba7adfbf9fbf9fbf8faff)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667768739500 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667768739501 2022.11.06 18:05:39)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 0c085b0a0e5b5d1b0f031f56540a0f0a050a5a0f0d)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667768739506 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667768739507 2022.11.06 18:05:39)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 0c095e0b5d5a5d1a09031e565c0b0f0b0c0b0e0b09)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000060 55 2350          1667768771904 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667768771905 2022.11.06 18:06:11)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 93c59e9c95c5c4849597d5c996949695c09497959a)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
		)
		(_use(_ent . Multiplicador4)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Done)(Done))
				((Result)(Result))
				((Inito)(Inito))
				((Addero)(Addero))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 2202          1667768792371 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667768792372 2022.11.06 18:06:32)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 97c69a9895c1c0809193d1cd92909291c49093919e)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 2246          1667769958447 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667769958448 2022.11.06 18:25:58)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 86d2868885d0d1918081c0dc83818380d58182808f)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_var(_int Val0 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
		(1)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000055 55 5057          1667770276343 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667770276344 2022.11.06 18:31:16)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 5857595a550f5f4f5e574103095e0b5e515e5b5e59)
	(_ent
		(_time 1667768739416)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 53(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 54(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 56(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 62(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(18))(_sens(17)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__59(_arch 3 0 59(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__61(_arch 4 0 61(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 5 -1)
)
I 000060 55 2246          1667770348303 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667770348304 2022.11.06 18:32:28)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 693c6a69653f3e7e6f6e2f336c6e6c6f3a6e6d6f60)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_var(_int Val0 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
		(1)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000044 55 551           1667845430625 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667845430626 2022.11.07 15:23:50)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 20202624757770332277317a242624232226212675)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667845430640 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667845430641 2022.11.07 15:23:50)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 30303335366762263537266a673634363636363634)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667845430653 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667845430654 2022.11.07 15:23:50)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 40401442411610564244581f194613464147444643)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667845430667 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667845430668 2022.11.07 15:23:50)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 4f4f4c4d1c184f59191b5d151f494b494a491b4919)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667845430680 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667845430681 2022.11.07 15:23:50)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 5f5f595c0d080f495b504d0006595e595b595b595a)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667845430693 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667845430694 2022.11.07 15:23:50)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 6f6f6e6e3c3868793c617e353a696b696a686d6969)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667845430706 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667845430707 2022.11.07 15:23:50)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 6f6e6b6f313832796b6e7b356b686c696769666969)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667845430722 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667845430723 2022.11.07 15:23:50)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 7e7e7a7f7d297f6978706c2479782d782d787b797c)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667845430736 2022.11.07 15:23:50)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 8e8f8c81dfd9d398df819dd5da898a888788dd898d)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000060 55 2246          1667845430759 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667845430760 2022.11.07 15:23:50)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code adacaefafcfbfabaabaaebf7a8aaa8abfeaaa9aba4)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_var(_int Val0 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
		(1)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667845430773 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667845430774 2022.11.07 15:23:50)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code bdbcbee9ecebeaaab8eafbe6e9bab9bbb4bbeebabe)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667845430787 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667845430788 2022.11.07 15:23:50)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code cccdcf999a9a9bdbcac98a969eca9aca99cbc8cbce)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667845430802 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667845430803 2022.11.07 15:23:50)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code dcdddf8e8a8a8bcbdadb9a878edad4dad5dadadbd8)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667845430816 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667845430817 2022.11.07 15:23:50)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code ecedefbfbababbfbeaefaab6bbebe9eabfeabfeaed)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667845430830 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667845430831 2022.11.07 15:23:50)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code ecedefbfbababbfbe9bcaab6eeeaedebe8eaefeae4)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667845430845 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667845430846 2022.11.07 15:23:50)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code fbfaf8abacadacecffaabda1a8fdfefdaefdf8fdf3)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667845430858 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667845430859 2022.11.07 15:23:50)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 0b0a070d5c5d5c1c0c584d515e0d0d0d0d0c0f0d0e)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667845430871 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667845430872 2022.11.07 15:23:50)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 1a1b161d4e4c4d0d1f165c404a1c1e1c1e1c1f1d18)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667845430887 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667845430888 2022.11.07 15:23:50)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 2a2a272e2a7d7b3d29253970722c292c232c7c292b)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667845430900 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667845430901 2022.11.07 15:23:50)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 3a3b323e696c6b2c3f3528606a3d393d3a3d383d3f)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000055 55 5171          1667845444018 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667845444019 2022.11.07 15:24:04)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 6f60696e3c386878693876343e693c6966696c696e)
	(_ent
		(_time 1667768739416)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 54(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 55(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 57(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 63(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(18))(_sens(17)))))
			(line__53(_arch 2 0 53(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__59(_arch 3 0 59(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__60(_arch 4 0 60(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__62(_arch 5 0 62(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 6 -1)
)
I 000055 55 5165          1667845624055 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667845624056 2022.11.07 15:27:04)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code bebdbbebeee9b9a9b8eaa7e5efb8edb8b7b8bdb8bf)
	(_ent
		(_time 1667768739416)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 56(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(12))(_sens(8(2))(8(1))(8(0))))))
			(line__61(_arch 4 0 61(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 6 -1)
)
I 000055 55 5171          1667845737691 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667845737692 2022.11.07 15:28:57)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 9790c59995c0908091c38eccc691c4919e91949196)
	(_ent
		(_time 1667768739416)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 56(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__61(_arch 4 0 61(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 6 -1)
)
I 000055 55 5165          1667846115989 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667846115990 2022.11.07 15:35:15)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 5f0d585d0c085848590b46040e590c5956595c595e)
	(_ent
		(_time 1667768739416)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 56(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(12))(_sens(8(2))(8(1))(8(0))))))
			(line__61(_arch 4 0 61(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 6 -1)
)
I 000055 55 5165          1667846162960 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667846162961 2022.11.07 15:36:02)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code d8d78f8bd58fdfcfde8cc18389de8bded1dedbded9)
	(_ent
		(_time 1667768739416)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 56(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(12))(_sens(8(2))(8(1))(8(0))))))
			(line__61(_arch 4 0 61(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 6 -1)
)
I 000055 55 5171          1667846211907 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667846211908 2022.11.07 15:36:51)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 020155050555051504561b59530451040b04010403)
	(_ent
		(_time 1667768739416)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 56(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__61(_arch 4 0 61(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 6 -1)
)
I 000055 55 5165          1667846231004 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667846231005 2022.11.07 15:37:10)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 9798979995c0908091c38eccc691c4919e91949196)
	(_ent
		(_time 1667768739416)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 56(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(12))(_sens(8(2))(8(1))(8(0))))))
			(line__61(_arch 4 0 61(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 6 -1)
)
I 000055 55 5171          1667846254478 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667846254479 2022.11.07 15:37:34)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 540409565503534352004d0f055207525d52575255)
	(_ent
		(_time 1667768739416)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 56(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__61(_arch 4 0 61(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 6 -1)
)
I 000044 55 551           1667846404403 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667846404404 2022.11.07 15:40:04)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code f6f4f5a6a5a1a6e5f4a1e7acf2f0f2f5f4f0f7f0a3)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667846404414 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667846404415 2022.11.07 15:40:04)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code f6f4f0a6f6a1a4e0f3f1e0aca1f0f2f0f0f0f0f0f2)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667846404423 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667846404424 2022.11.07 15:40:04)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 050755030153551307011d5a5c0356030402010306)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667846404429 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667846404430 2022.11.07 15:40:04)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 05070203055205135351175f550301030003510353)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667846404435 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667846404436 2022.11.07 15:40:04)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 1517171214424503111a074a4c1314131113111310)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667846404444 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667846404445 2022.11.07 15:40:04)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 1517101315421203461b044f401311131012171313)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667846404454 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667846404455 2022.11.07 15:40:04)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 25262521287278332124317f212226232d232c2323)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667846404466 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667846404467 2022.11.07 15:40:04)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 3436343166633523323a266e333267326732313336)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667846404476 2022.11.07 15:40:04)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 3437323034636922653b276f603330323d32673337)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000060 55 2405          1667846404490 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667846404491 2022.11.07 15:40:04)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 44474346451213534243021e41434142174340424d)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Done)(Done))
				((Result)(Result))
				((Inito)(Inito))
				((Addero)(Addero))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_var(_int Val0 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
		(1)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667846404502 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667846404503 2022.11.07 15:40:04)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 535054505505044456041508075457555a55005450)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667846404513 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667846404514 2022.11.07 15:40:04)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 636064636535347465662539316535653664676461)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667846404525 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667846404526 2022.11.07 15:40:04)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 73707472752524647574352821757b757a75757477)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667846404539 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667846404540 2022.11.07 15:40:04)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 8281858c85d4d5958481c4d8d5858784d184d18483)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667846404553 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667846404554 2022.11.07 15:40:04)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 8281858c85d4d59587d2c4d880848385868481848a)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667846404563 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667846404564 2022.11.07 15:40:04)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 9291959d95c4c58596c3d4c8c1949794c79491949a)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667846404574 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667846404575 2022.11.07 15:40:04)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code a2a1a5f5a5f4f5b5a5f1e4f8f7a4a4a4a4a5a6a4a7)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667846404587 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667846404588 2022.11.07 15:40:04)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code b1b2b6e5b5e7e6a6b4bdf7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667846404601 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667846404602 2022.11.07 15:40:04)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code c1c3c794919690d6c2ced29b99c7c2c7c8c797c2c0)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667846404611 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667846404612 2022.11.07 15:40:04)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code c1c2c295c29790d7c4ced39b91c6c2c6c1c6c3c6c4)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667846436197 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667846436198 2022.11.07 15:40:36)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 2b7f7c2f2c7c7b38297c3a712f2d2f28292d2a2d7e)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667846436205 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667846436206 2022.11.07 15:40:36)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 2b7f792f7f7c793d2e2c3d717c2d2f2d2d2d2d2d2f)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667846436212 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667846436213 2022.11.07 15:40:36)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 3a6e3f3f6a6c6a2c383e2265633c693c3b3d3e3c39)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667846436218 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667846436219 2022.11.07 15:40:36)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 3a6e683f6e6d3a2c6c6e28606a3c3e3c3f3c6e3c6c)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667846436224 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667846436225 2022.11.07 15:40:36)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 3a6e6d3f6f6d6a2c3e352865633c3b3c3e3c3e3c3f)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667846436230 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667846436231 2022.11.07 15:40:36)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 4a1e1a491e1d4d5c19445b101f4c4e4c4f4d484c4c)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667846436236 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667846436237 2022.11.07 15:40:36)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 4a1f1f48131d175c4e4b5e104e4d494c424c434c4c)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667846436246 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667846436247 2022.11.07 15:40:36)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 590d0c5a060e584e5f574b035e5f0a5f0a5f5c5e5b)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667846436257 2022.11.07 15:40:36)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 693c3a68643e347f38667a323d6e6d6f606f3a6e6a)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000060 55 2405          1667846436272 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667846436273 2022.11.07 15:40:36)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 792c2b78752f2e6e7f7e3f237c7e7c7f2a7e7d7f70)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((STB)(STB))
				((CLK)(CLK))
				((Done)(Done))
				((Result)(Result))
				((Inito)(Inito))
				((Addero)(Addero))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_var(_int Val0 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
		(1)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667846436283 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667846436284 2022.11.07 15:40:36)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 792c2b78752f2e6e7c2e3f222d7e7d7f707f2a7e7a)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667846436294 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667846436295 2022.11.07 15:40:36)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 88ddda8685dedf9f8e8dced2da8ede8edd8f8c8f8a)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667846436303 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667846436304 2022.11.07 15:40:36)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 98cdca9795cecf8f9e9fdec3ca9e909e919e9e9f9c)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667846436316 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667846436317 2022.11.07 15:40:36)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 98cdca9795cecf8f9e9bdec2cf9f9d9ecb9ecb9e99)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667846436326 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667846436327 2022.11.07 15:40:36)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code a8fdfaffa5feffbfadf8eef2aaaea9afacaeabaea0)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667846436336 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667846436337 2022.11.07 15:40:36)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code b7e2e5e3b5e1e0a0b3e6f1ede4b1b2b1e2b1b4b1bf)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667846436347 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667846436348 2022.11.07 15:40:36)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code b7e2e5e3b5e1e0a0b0e4f1ede2b1b1b1b1b0b3b1b2)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667846436357 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667846436358 2022.11.07 15:40:36)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code c7929592c59190d0c2cb819d97c1c3c1c3c1c2c0c5)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667846436367 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667846436368 2022.11.07 15:40:36)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code d6828584818187c1d5d9c58c8ed0d5d0dfd080d5d7)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667846436377 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667846436378 2022.11.07 15:40:36)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code d6838085d28087c0d3d9c48c86d1d5d1d6d1d4d1d3)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667846496817 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667846496818 2022.11.07 15:41:36)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code fcabafacfaabaceffeabeda6f8faf8fffefafdfaa9)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667846496825 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667846496826 2022.11.07 15:41:36)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code fcabaaaca9abaeeaf9fbeaa6abfaf8fafafafafaf8)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667846496833 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667846496834 2022.11.07 15:41:36)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code fcabfdacaeaaaceafef8e4a3a5faaffafdfbf8faff)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667846496839 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667846496840 2022.11.07 15:41:36)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code fcabaaacaaabfceaaaa8eea6acfaf8faf9faa8faaa)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667846496845 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667846496846 2022.11.07 15:41:36)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 0b5c590d5d5c5b1d0f041954520d0a0d0f0d0f0d0e)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667846496853 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667846496854 2022.11.07 15:41:36)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 0b5c5e0c5c5c0c1d58051a515e0d0f0d0e0c090d0d)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667846496859 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667846496860 2022.11.07 15:41:36)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 1b4d4b1c414c460d1f1a0f411f1c181d131d121d1d)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667846496869 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667846496870 2022.11.07 15:41:36)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 1b4c4b1c1f4c1a0c1d1509411c1d481d481d1e1c19)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667846496879 2022.11.07 15:41:36)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 2a7c7c2f7f7d773c7b2539717e2d2e2c232c792d29)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000060 55 2246          1667846496894 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667846496895 2022.11.07 15:41:36)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3a6c6d3f6e6c6d2d3c3d7c603f3d3f3c693d3e3c33)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_var(_int Val0 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
		(1)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667846496905 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667846496906 2022.11.07 15:41:36)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 4a1c1d481e1c1d5d4f1d0c111e4d4e4c434c194d49)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667846496915 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667846496916 2022.11.07 15:41:36)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 4a1c1d481e1c1d5d4c4f0c10184c1c4c1f4d4e4d48)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667846496926 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667846496927 2022.11.07 15:41:36)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 590f0e5a550f0e4e5f5e1f020b5f515f505f5f5e5d)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667846496936 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667846496937 2022.11.07 15:41:36)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 693f3e69653f3e7e6f6a2f333e6e6c6f3a6f3a6f68)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667846496946 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667846496947 2022.11.07 15:41:36)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 693f3e69653f3e7e6c392f336b6f686e6d6f6a6f61)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667846496956 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667846496957 2022.11.07 15:41:36)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 792f2e78752f2e6e7d283f232a7f7c7f2c7f7a7f71)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667846496969 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667846496970 2022.11.07 15:41:36)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 88dedf8685dedf9f8fdbced2dd8e8e8e8e8f8c8e8d)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667846496981 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667846496982 2022.11.07 15:41:36)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 98cecf9795cecf8f9d94dec2c89e9c9e9c9e9d9f9a)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667846496991 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667846496992 2022.11.07 15:41:36)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code a7f0f1f0f1f0f6b0a4a8b4fdffa1a4a1aea1f1a4a6)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667846497000 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667846497001 2022.11.07 15:41:36)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code a7f1f4f1a2f1f6b1a2a8b5fdf7a0a4a0a7a0a5a0a2)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667846505952 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667846505953 2022.11.07 15:41:45)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code a1f4f6f6f5f6f1b2a3f6b0fba5a7a5a2a3a7a0a7f4)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667846505960 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667846505961 2022.11.07 15:41:45)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code a1f4f3f6a6f6f3b7a4a6b7fbf6a7a5a7a7a7a7a7a5)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667846505967 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667846505968 2022.11.07 15:41:45)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code b0e5b5e4b1e6e0a6b2b4a8efe9b6e3b6b1b7b4b6b3)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667846505973 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667846505974 2022.11.07 15:41:45)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code b0e5e2e4b5e7b0a6e6e4a2eae0b6b4b6b5b6e4b6e6)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667846505979 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667846505980 2022.11.07 15:41:45)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code b0e5e7e4b4e7e0a6b4bfa2efe9b6b1b6b4b6b4b6b5)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667846505985 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667846505986 2022.11.07 15:41:45)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code c0959094c597c7d693ced19a95c6c4c6c5c7c2c6c6)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667846505991 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667846505992 2022.11.07 15:41:45)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code c0949595c8979dd6c4c1d49ac4c7c3c6c8c6c9c6c6)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667846506000 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667846506001 2022.11.07 15:41:45)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code cf9a9a9acf98ced8c9c1dd95c8c99cc99cc9cac8cd)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667846506010 2022.11.07 15:41:45)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code cf9b9c9b9d9892d99ec0dc949bc8cbc9c6c99cc8cc)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000060 55 2246          1667846506025 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667846506026 2022.11.07 15:41:46)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code efbbbdbcbcb9b8f8e9e8a9b5eae8eae9bce8ebe9e6)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_var(_int Val0 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
		(1)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667846506035 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667846506036 2022.11.07 15:41:46)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code efbbbdbcbcb9b8f8eab8a9b4bbe8ebe9e6e9bce8ec)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667846506045 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667846506046 2022.11.07 15:41:46)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code feaaacaeaea8a9e9f8fbb8a4acf8a8f8abf9faf9fc)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667846506055 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667846506056 2022.11.07 15:41:46)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code feaaacaeaea8a9e9f8f9b8a5acf8f6f8f7f8f8f9fa)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667846506065 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667846506066 2022.11.07 15:41:46)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 0e5d0a085e585919080d485459090b085d085d080f)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667846506075 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667846506076 2022.11.07 15:41:46)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 1e4d1a194e4849091b4e58441c181f191a181d1816)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667846506085 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667846506086 2022.11.07 15:41:46)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 1e4d1a194e4849091a4f58444d181b184b181d1816)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667846506095 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667846506096 2022.11.07 15:41:46)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 2d7e29297c7b7a3a2a7e6b77782b2b2b2b2a292b28)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667846506105 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667846506106 2022.11.07 15:41:46)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 3d6e39386c6b6a2a38317b676d3b393b393b383a3f)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667846506115 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667846506116 2022.11.07 15:41:46)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 3d6f3838386a6c2a3e322e67653b3e3b343b6b3e3c)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667846506124 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667846506125 2022.11.07 15:41:46)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 4c1f4c4f1d1a1d5a49435e161c4b4f4b4c4b4e4b49)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667846538902 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667846538903 2022.11.07 15:42:18)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 5a595b595e0d0a49580d4b005e5c5e59585c5b5c0f)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667846538911 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667846538912 2022.11.07 15:42:18)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 5a595e590d0d084c5f5d4c000d5c5e5c5c5c5c5c5e)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667846538919 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667846538920 2022.11.07 15:42:18)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 696a3a69613f397f6b6d7136306f3a6f686e6d6f6a)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667846538925 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667846538926 2022.11.07 15:42:18)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 696a6d69653e697f3f3d7b33396f6d6f6c6f3d6f3f)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667846538931 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667846538932 2022.11.07 15:42:18)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 696a6869643e397f6d667b36306f686f6d6f6d6f6c)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667846538937 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667846538938 2022.11.07 15:42:18)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 797a7f79752e7e6f2a7768232c7f7d7f7c7e7b7f7f)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667846538943 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667846538944 2022.11.07 15:42:18)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 797b7a78782e246f7d786d237d7e7a7f717f707f7f)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667846538953 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667846538954 2022.11.07 15:42:18)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 898a8a87d6de889e8f879bd38e8fda8fda8f8c8e8b)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667846538962 2022.11.07 15:42:18)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 989a9d9694cfc58ec9978bc3cc9f9c9e919ecb9f9b)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 5314          1667846538972 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667846538973 2022.11.07 15:42:18)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 989bcc9695cf9f8f9eca81c3c99ecb9e919e9b9e99)
	(_ent
		(_time 1667846496886)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 58(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(CLK))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 60(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int LD_Result 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(18)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(19))(_sens(18)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(20))(_sens(17)(3)))))
			(line__57(_arch 3 0 57(_assignment(_alias((LD_Result)(Result_ACC)))(_trgt(12))(_sens(11)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(13))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(14))(_sens(8(0))))))
			(line__65(_arch 6 0 65(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(17)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 7 -1)
)
I 000060 55 2246          1667846538984 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667846538985 2022.11.07 15:42:18)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code a8aaacffa5feffbfaeafeef2adafadaefbafacaea1)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_var(_int Val0 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
		(1)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667846538995 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667846538996 2022.11.07 15:42:18)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code b7b5b3e3b5e1e0a0b2e0f1ece3b0b3b1beb1e4b0b4)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667846539004 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667846539005 2022.11.07 15:42:18)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code b7b5b3e3b5e1e0a0b1b2f1ede5b1e1b1e2b0b3b0b5)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667846539015 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667846539016 2022.11.07 15:42:19)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code c7c5c392c59190d0c1c0819c95c1cfc1cec1c1c0c3)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667846539025 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667846539026 2022.11.07 15:42:19)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code d7d5d385d58180c0d1d4918d80d0d2d184d184d1d6)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667846539034 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667846539035 2022.11.07 15:42:19)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code d7d5d385d58180c0d287918dd5d1d6d0d3d1d4d1df)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667846539045 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667846539046 2022.11.07 15:42:19)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code e6e4e2b5e5b0b1f1e2b7a0bcb5e0e3e0b3e0e5e0ee)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667846539054 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667846539055 2022.11.07 15:42:19)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code e6e4e2b5e5b0b1f1e1b5a0bcb3e0e0e0e0e1e2e0e3)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667846539063 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667846539064 2022.11.07 15:42:19)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code f6f4f2a6f5a0a1e1f3fab0aca6f0f2f0f2f0f3f1f4)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667846539073 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667846539074 2022.11.07 15:42:19)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 06050200515157110509155c5e0005000f00500507)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667846539083 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667846539084 2022.11.07 15:42:19)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 06040701025057100309145c560105010601040103)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000044 55 551           1667846648596 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667846648597 2022.11.07 15:44:08)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code d1818383858681c2d386c08bd5d7d5d2d3d7d0d784)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667846648603 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667846648604 2022.11.07 15:44:08)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code e1b1b6b2e6b6b3f7e4e6f7bbb6e7e5e7e7e7e7e7e5)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667846648612 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667846648613 2022.11.07 15:44:08)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code e1b1e1b2e1b7b1f7e3e5f9beb8e7b2e7e0e6e5e7e2)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667846648618 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667846648619 2022.11.07 15:44:08)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code e1b1b6b2e5b6e1f7b7b5f3bbb1e7e5e7e4e7b5e7b7)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667846648624 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667846648625 2022.11.07 15:44:08)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code e1b1b3b2e4b6b1f7e5eef3beb8e7e0e7e5e7e5e7e4)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667846648630 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667846648631 2022.11.07 15:44:08)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code f0a0a5a1f5a7f7e6a3fee1aaa5f6f4f6f5f7f2f6f6)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667846648636 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667846648637 2022.11.07 15:44:08)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code f0a1a0a0f8a7ade6f4f1e4aaf4f7f3f6f8f6f9f6f6)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667846648645 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667846648646 2022.11.07 15:44:08)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 0050570656570117060e125a070653065306050702)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667846648655 2022.11.07 15:44:08)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 1041411614474d06411f034b441714161916431713)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000060 55 2246          1667846648672 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667846648673 2022.11.07 15:44:08)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1f4e4f184c494808191859451a181a194c181b1916)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_var(_int Val0 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
		(1)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667846648682 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667846648683 2022.11.07 15:44:08)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 1f4e4f184c4948081a4859444b181b1916194c181c)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667846648692 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667846648693 2022.11.07 15:44:08)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 2f7e7f2b7c797838292a69757d2979297a282b282d)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667846648703 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667846648704 2022.11.07 15:44:08)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 3f6e6f3a6c696828393879646d393739363939383b)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667846648713 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667846648714 2022.11.07 15:44:08)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 3f6e6f3a6c696828393c796568383a396c396c393e)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667846648723 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667846648724 2022.11.07 15:44:08)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 4e1f1e4c1e1819594b1e08144c484f494a484d4846)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667846648733 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667846648734 2022.11.07 15:44:08)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 5e0f0e5d0e0809495a0f18040d585b580b585d5856)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667846648743 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667846648744 2022.11.07 15:44:08)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 5e0f0e5d0e080949590d18040b58585858595a585b)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667846648755 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667846648756 2022.11.07 15:44:08)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 6d3c3d6d3c3b3a7a68612b373d6b696b696b686a6f)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667846648765 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667846648766 2022.11.07 15:44:08)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 7d2d2c7c782a2c6a7e726e27257b7e7b747b2b7e7c)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667846648775 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667846648776 2022.11.07 15:44:08)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 7d2c297d2b2b2c6b78726f272d7a7e7a7d7a7f7a78)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000055 55 5427          1667846735713 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667846735714 2022.11.07 15:45:35)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 262573232571213120763f7d772075202f20252027)
	(_ent
		(_time 1667846496886)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 58(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(LD_Result))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 60(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 66(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_sig(_int LD_Result -1 0 46(_arch(_uni))))
		(_sig(_int Done_in -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(20))(_sens(3)(21)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__65(_arch 6 0 65(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
			(line__67(_arch 7 0 67(_assignment(_alias((Done)(Done_in)))(_trgt(4))(_sens(21)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 8 -1)
)
I 000055 55 5535          1667846851057 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667846851058 2022.11.07 15:47:31)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code b6b1e1e3b5e1b1a1b1b0afede7b0e5b0bfb0b5b0b7)
	(_ent
		(_time 1667846496886)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 58(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(LD_Result))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 60(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_sig(_int LD_Result -1 0 46(_arch(_uni))))
		(_sig(_int Done_in -1 0 46(_arch(_uni))))
		(_sig(_int not_CLK -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(20))(_sens(3)(21)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__65(_arch 6 0 65(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
			(line__66(_arch 7 0 66(_assignment(_trgt(22))(_sens(3)))))
			(line__68(_arch 8 0 68(_assignment(_alias((Done)(Done_in)))(_trgt(4))(_sens(21)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 9 -1)
)
I 000055 55 5539          1667846872859 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667846872860 2022.11.07 15:47:52)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code dbdb87888c8cdcccdcddc2808add88ddd2ddd8ddda)
	(_ent
		(_time 1667846496886)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 58(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(LD_Result))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 60(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_sig(_int LD_Result -1 0 46(_arch(_uni))))
		(_sig(_int Done_in -1 0 46(_arch(_uni))))
		(_sig(_int not_CLK -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(16)(3)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(20))(_sens(21)(3)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__65(_arch 6 0 65(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
			(line__66(_arch 7 0 66(_assignment(_trgt(22))(_sens(3)))))
			(line__68(_arch 8 0 68(_assignment(_alias((Done)(Done_in)))(_trgt(4))(_sens(21)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 9 -1)
)
I 000060 55 2246          1667847133630 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667847133631 2022.11.07 15:52:13)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 78797f79752e2f6f7e7f3e227d7f7d7e2b7f7c7e71)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_var(_int Val0 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
		(1)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000044 55 551           1667847136247 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667847136248 2022.11.07 15:52:16)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code b9b9ecede5eee9aabbeea8e3bdbfbdbabbbfb8bfec)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667847136258 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667847136259 2022.11.07 15:52:16)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code b9b9e9edb6eeebafbcbeafe3eebfbdbfbfbfbfbfbd)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667847136268 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667847136269 2022.11.07 15:52:16)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c9c9ce9cc19f99dfcbcdd19690cf9acfc8cecdcfca)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667847136274 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667847136275 2022.11.07 15:52:16)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code c9c9999cc59ec9df9f9ddb9399cfcdcfcccf9dcf9f)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667847136280 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667847136281 2022.11.07 15:52:16)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code d9d98c8bd48e89cfddd6cb8680dfd8dfdddfdddfdc)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667847136289 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667847136290 2022.11.07 15:52:16)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code d9d98b8ad58edecf8ad7c8838cdfdddfdcdedbdfdf)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667847136296 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667847136297 2022.11.07 15:52:16)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code e8e9bfbbe8bfb5feece9fcb2ecefebeee0eee1eeee)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667847136306 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667847136307 2022.11.07 15:52:16)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code e8e8bfbbb6bfe9ffeee6fab2efeebbeebbeeedefea)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667847136313 2022.11.07 15:52:16)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code f8f9a9a9f4afa5eea9f7eba3acfffcfef1feabfffb)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 5539          1667847136325 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667847136326 2022.11.07 15:52:16)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 0808090f055f0f1f0f0e1153590e5b0e010e0b0e09)
	(_ent
		(_time 1667846496886)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 58(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(LD_Result))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 60(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_sig(_int LD_Result -1 0 46(_arch(_uni))))
		(_sig(_int Done_in -1 0 46(_arch(_uni))))
		(_sig(_int not_CLK -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(16)(3)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(20))(_sens(21)(3)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__65(_arch 6 0 65(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
			(line__66(_arch 7 0 66(_assignment(_trgt(22))(_sens(3)))))
			(line__68(_arch 8 0 68(_assignment(_alias((Done)(Done_in)))(_trgt(4))(_sens(21)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 9 -1)
)
I 000060 55 2246          1667847136333 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667847136334 2022.11.07 15:52:16)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0809590e055e5f1f0e0f4e520d0f0d0e5b0f0c0e01)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 47(_array -1((_dto i 3 i 0)))))
		(_var(_int Val 4 0 47(_prcs 1)))
		(_var(_int Val0 4 0 47(_prcs 1)))
		(_type(_int ~BIT_VECTOR{7~downto~0}~138 0 48(_array -1((_dto i 7 i 0)))))
		(_var(_int Val2 5 0 48(_prcs 1)))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
		(1)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667847136342 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667847136343 2022.11.07 15:52:16)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 17164610154140001240514c431013111e11441014)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667847136349 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667847136350 2022.11.07 15:52:16)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 17164610154140001112514d451141114210131015)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667847136359 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667847136360 2022.11.07 15:52:16)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 27267623257170302120617c75212f212e21212023)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667847136368 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667847136369 2022.11.07 15:52:16)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 27267623257170302124617d702022217421742126)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667847136376 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667847136377 2022.11.07 15:52:16)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 36376733356061213366706c34303731323035303e)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667847136389 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667847136390 2022.11.07 15:52:16)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 46471744451011514217001c15404340134045404e)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667847136396 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667847136397 2022.11.07 15:52:16)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 46471744451011514115001c134040404041424043)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667847136404 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667847136405 2022.11.07 15:52:16)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code 5657075555000141535a100c065052505250535154)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667847136411 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667847136412 2022.11.07 15:52:16)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code 56560655010107415559450c0e5055505f50005557)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667847136418 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667847136419 2022.11.07 15:52:16)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code 6564306462333473606a773f356266626562676260)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000060 55 1992          1667847250848 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667847250849 2022.11.07 15:54:10)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 5b5e0b580c0d0c4c5e0b1d015e5c5e5d085c5f5d52)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000055 55 5534          1667849552649 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667849552650 2022.11.07 16:32:32)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code d0d2d783d587d7c7d7d6c98b81d683d6d9d6d3d6d1)
	(_ent
		(_time 1667846496886)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(Add))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 58(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(Done_in))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 60(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_sig(_int LD_Result -1 0 46(_arch(_uni))))
		(_sig(_int Done_in -1 0 46(_arch(_uni))))
		(_sig(_int not_CLK -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(20))(_sens(3)(21)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__65(_arch 6 0 65(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
			(line__66(_arch 7 0 66(_assignment(_trgt(22))(_sens(3)))))
			(line__68(_arch 8 0 68(_assignment(_alias((Done)(Done_in)))(_trgt(4))(_sens(21)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 9 -1)
)
I 000060 55 1992          1667849552661 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667849552662 2022.11.07 16:32:32)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code dfdc888d8c8988c8da8f9985dad8dad98cd8dbd9d6)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000055 55 5309          1667849589199 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667849589200 2022.11.07 16:33:09)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 93c1959d95c4948495c08ac8c295c0959a95909592)
	(_ent
		(_time 1667846496886)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 54(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(Add))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 56(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(Done_in))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 65(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int Done_in -1 0 46(_arch(_uni))))
		(_sig(_int not_CLK -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__60(_arch 2 0 60(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__61(_arch 3 0 61(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__63(_arch 4 0 63(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
			(line__64(_arch 5 0 64(_assignment(_trgt(20))(_sens(3)))))
			(line__66(_arch 6 0 66(_assignment(_alias((Done)(Done_in)))(_trgt(4))(_sens(19)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 7 -1)
)
I 000055 55 5050          1667849658648 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667849658649 2022.11.07 16:34:18)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code e0b3e5b2e5b7e7f7e6b5f9bbb1e6b3e6e9e6e3e6e1)
	(_ent
		(_time 1667849658646)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 53(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(Add))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 55(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(Done_in))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 57(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 63(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int Done_in -1 0 46(_arch(_uni))))
		(_sig(_int not_CLK -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(15)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(10))(_sens(6(3))(6(2))(6(1))(6(0))))))
			(line__60(_arch 2 0 60(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(11))(_sens(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_trgt(18))(_sens(3)))))
			(line__65(_arch 4 0 65(_assignment(_alias((Done)(Done_in)))(_trgt(4))(_sens(17)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 5 -1)
)
I 000044 55 551           1667849691997 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667849691998 2022.11.07 16:34:51)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 1f1f4a181c484f0c1d480e451b191b1c1d191e194a)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1667849692007 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667849692008 2022.11.07 16:34:52)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 2f2f7f2b7f787d392a28397578292b29292929292b)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 2534          1667849692016 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667849692017 2022.11.07 16:34:52)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 3f3f383a68696f293d3b276066396c393e383b393c)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1667849692022 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667849692023 2022.11.07 16:34:52)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 3f3f6f3a6c683f29696b2d656f393b393a396b3969)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1667849692028 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667849692029 2022.11.07 16:34:52)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 3f3f6a3a6d686f293b302d6066393e393b393b393a)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1667849692036 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667849692037 2022.11.07 16:34:52)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 4e4e1c4d1e1949581d405f141b484a484b494c4848)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 1313          1667849692043 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667849692044 2022.11.07 16:34:52)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 4e4f194c131913584a4f5a144a494d484648474848)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000044 55 1176          1667849692053 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667849692054 2022.11.07 16:34:52)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 5e5e095d5d095f4958504c0459580d580d585b595c)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667849692064 2022.11.07 16:34:52)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 6e6f3f6f3f3933783f617d353a696a6867683d696d)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 5050          1667849692074 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667849692075 2022.11.07 16:34:52)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 6e6e6e6f3e396979683b77353f683d6867686d686f)
	(_ent
		(_time 1667849658645)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 53(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(Add))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 55(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(Done_in))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 57(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 63(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int Done_in -1 0 46(_arch(_uni))))
		(_sig(_int not_CLK -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(16))(_sens(15)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(10))(_sens(6(3))(6(2))(6(1))(6(0))))))
			(line__60(_arch 2 0 60(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(11))(_sens(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_trgt(18))(_sens(3)))))
			(line__65(_arch 4 0 65(_assignment(_alias((Done)(Done_in)))(_trgt(4))(_sens(17)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 5 -1)
)
I 000060 55 1855          1667849692081 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667849692082 2022.11.07 16:34:52)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7d7c2d7c2c2b2a6a782d3b27787a787b2e7a797b74)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000047 55 1099          1667849692088 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667849692089 2022.11.07 16:34:52)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 7d7c2d7c2c2b2a6a782a3b26297a797b747b2e7a7e)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 1799          1667849692096 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667849692097 2022.11.07 16:34:52)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 8d8cdd83dcdbda9a8b88cbd7df8bdb8bd88a898a8f)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 1631          1667849692108 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667849692109 2022.11.07 16:34:52)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 8d8cdd83dcdbda9a8b8acbd6df8b858b848b8b8a89)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1602          1667849692116 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667849692117 2022.11.07 16:34:52)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 9c9dcc93cacacb8b9a9fdac6cb9b999acf9acf9a9d)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 1472          1667849692125 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667849692126 2022.11.07 16:34:52)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 9c9dcc93cacacb8b99ccdac69e9a9d9b989a9f9a94)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000045 55 903           1667849692135 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667849692136 2022.11.07 16:34:52)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code acadfcfbfafafbbba8fdeaf6ffaaa9aaf9aaafaaa4)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000047 55 1241          1667849692142 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667849692143 2022.11.07 16:34:52)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code bcbdece8eaeaebabbbeffae6e9bababababbb8bab9)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1423          1667849692151 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667849692152 2022.11.07 16:34:52)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code bcbdece8eaeaebabb9b0fae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1037          1667849692157 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667849692158 2022.11.07 16:34:52)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code cbcb9a9ec89c9adcc8c4d89193cdc8cdc2cd9dc8ca)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000048 55 411           1667849692166 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667849692167 2022.11.07 16:34:52)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code cbca9f9f9b9d9addcec4d9919bccc8cccbccc9ccce)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000055 55 5539          1667849757727 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667849757728 2022.11.07 16:35:57)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code e6e6e6b4e5b1e1f1e1e0ffbdb7e0b5e0efe0e5e0e7)
	(_ent
		(_time 1667849757725)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 48(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 58(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(LD_Result))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 60(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 44(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 44(_arch(_uni))))
		(_sig(_int B_shifted 4 0 44(_arch(_uni))))
		(_sig(_int Result_adder 4 0 45(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 45(_arch(_uni))))
		(_sig(_int STOP -1 0 46(_arch(_uni))))
		(_sig(_int LSB -1 0 46(_arch(_uni))))
		(_sig(_int Carrys -1 0 46(_arch(_uni))))
		(_sig(_int Shift -1 0 46(_arch(_uni))))
		(_sig(_int Add -1 0 46(_arch(_uni))))
		(_sig(_int Init -1 0 46(_arch(_uni))))
		(_sig(_int not_Init -1 0 46(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 46(_arch(_uni))))
		(_sig(_int LD_Result -1 0 46(_arch(_uni))))
		(_sig(_int Done_in -1 0 46(_arch(_uni))))
		(_sig(_int not_CLK -1 0 46(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(18))(_sens(17)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(20))(_sens(3)(21)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__63(_arch 5 0 63(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__65(_arch 6 0 65(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
			(line__66(_arch 7 0 66(_assignment(_trgt(22))(_sens(3)))))
			(line__68(_arch 8 0 68(_assignment(_alias((Done)(Done_in)))(_trgt(4))(_sens(21)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 9 -1)
)
I 000060 55 1992          1667849757737 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667849757738 2022.11.07 16:35:57)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code f5f4a5a5f5a3a2e2f0a5b3aff0f2f0f3a6f2f1f3fc)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000055 55               1667850095907 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667850095908 2022.11.07 16:41:35)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code f1fea3a0f5a6f6e6f6f2e8aaa0f7a2f7f8f7f2f7f0)
	(_ent
		(_time 1667849757724)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int Preset -1 0 44(_ent (_in))))
				(_port(_int Clear -1 0 44(_ent (_in))))
				(_port(_int Clock -1 0 44(_ent (_in))))
				(_port(_int Data -1 0 44(_ent (_in))))
				(_port(_int Q -1 0 44(_ent (_out))))
				(_port(_int Qbar -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 51(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 58(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 61(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(LD_Result))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 71(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst FFD_for_done_delay 0 73(_comp DFF)
		(_port
			((Preset)((i 0)))
			((Clear)(not_Init))
			((Clock)(Done_in))
			((Data)(Done_in))
			((Q)(Done))
			((Qbar)(dont_care))
		)
		(_use(_ent . DFF)
			(_port
				((Preset)(Preset))
				((Clear)(Clear))
				((Clock)(Clock))
				((Data)(Data))
				((Q)(Q))
				((QBar)(Qbar))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 47(_arch(_uni))))
		(_sig(_int B_shifted 4 0 47(_arch(_uni))))
		(_sig(_int Result_adder 4 0 48(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 48(_arch(_uni))))
		(_sig(_int STOP -1 0 49(_arch(_uni))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Carrys -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int not_Init -1 0 49(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 49(_arch(_uni))))
		(_sig(_int LD_Result -1 0 49(_arch(_uni))))
		(_sig(_int Done_in -1 0 49(_arch(_uni))))
		(_sig(_int not_CLK -1 0 49(_arch(_uni))))
		(_sig(_int dont_care -1 0 49(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(18))(_sens(17)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(20))(_sens(3)(21)))))
			(line__65(_arch 4 0 65(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__66(_arch 5 0 66(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__68(_arch 6 0 68(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
			(line__69(_arch 7 0 69(_assignment(_trgt(22))(_sens(3)))))
			(line__70(_arch 8 0 70(_assignment(_alias((Done)(Done_in)))(_trgt(4))(_sens(21)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 9 -1)
)
I 000055 55 6156          1667850113428 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667850113429 2022.11.07 16:41:53)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 5d0f5b5f0c0a5a4a5a5f44060c5b0e5b545b5e5b5c)
	(_ent
		(_time 1667849757724)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int Preset -1 0 44(_ent (_in))))
				(_port(_int Clear -1 0 44(_ent (_in))))
				(_port(_int Clock -1 0 44(_ent (_in))))
				(_port(_int Data -1 0 44(_ent (_in))))
				(_port(_int Q -1 0 44(_ent (_out))))
				(_port(_int Qbar -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 51(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 58(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 61(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(LD_Result))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 70(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst FFD_for_done_delay 0 72(_comp DFF)
		(_port
			((Preset)((i 0)))
			((Clear)(not_Init))
			((Clock)(Done_in))
			((Data)(Done_in))
			((Q)(Done))
			((Qbar)(dont_care))
		)
		(_use(_ent . DFF)
			(_port
				((Preset)(Preset))
				((Clear)(Clear))
				((Clock)(Clock))
				((Data)(Data))
				((Q)(Q))
				((QBar)(Qbar))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 47(_arch(_uni))))
		(_sig(_int B_shifted 4 0 47(_arch(_uni))))
		(_sig(_int Result_adder 4 0 48(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 48(_arch(_uni))))
		(_sig(_int STOP -1 0 49(_arch(_uni))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Carrys -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int not_Init -1 0 49(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 49(_arch(_uni))))
		(_sig(_int LD_Result -1 0 49(_arch(_uni))))
		(_sig(_int Done_in -1 0 49(_arch(_uni))))
		(_sig(_int not_CLK -1 0 49(_arch(_uni))))
		(_sig(_int dont_care -1 0 49(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(18))(_sens(17)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(20))(_sens(3)(21)))))
			(line__65(_arch 4 0 65(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__66(_arch 5 0 66(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__68(_arch 6 0 68(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
			(line__69(_arch 7 0 69(_assignment(_trgt(22))(_sens(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 8 -1)
)
I 000055 55 6156          1667850136904 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667850136905 2022.11.07 16:42:16)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 0a0f590d5e5d0d1d0d0813515b0c590c030c090c0b)
	(_ent
		(_time 1667849757724)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int Preset -1 0 44(_ent (_in))))
				(_port(_int Clear -1 0 44(_ent (_in))))
				(_port(_int Clock -1 0 44(_ent (_in))))
				(_port(_int Data -1 0 44(_ent (_in))))
				(_port(_int Q -1 0 44(_ent (_out))))
				(_port(_int Qbar -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 51(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 58(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 61(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(LD_Result))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 70(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst FFD_for_done_delay 0 72(_comp DFF)
		(_port
			((Preset)((i 1)))
			((Clear)(not_Init))
			((Clock)(Done_in))
			((Data)(Done_in))
			((Q)(Done))
			((Qbar)(dont_care))
		)
		(_use(_ent . DFF)
			(_port
				((Preset)(Preset))
				((Clear)(Clear))
				((Clock)(Clock))
				((Data)(Data))
				((Q)(Q))
				((QBar)(Qbar))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 47(_arch(_uni))))
		(_sig(_int B_shifted 4 0 47(_arch(_uni))))
		(_sig(_int Result_adder 4 0 48(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 48(_arch(_uni))))
		(_sig(_int STOP -1 0 49(_arch(_uni))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Carrys -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int not_Init -1 0 49(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 49(_arch(_uni))))
		(_sig(_int LD_Result -1 0 49(_arch(_uni))))
		(_sig(_int Done_in -1 0 49(_arch(_uni))))
		(_sig(_int not_CLK -1 0 49(_arch(_uni))))
		(_sig(_int dont_care -1 0 49(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(18))(_sens(17)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(20))(_sens(3)(21)))))
			(line__65(_arch 4 0 65(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__66(_arch 5 0 66(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__68(_arch 6 0 68(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
			(line__69(_arch 7 0 69(_assignment(_trgt(22))(_sens(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 8 -1)
)
I 000055 55 6154          1667850414627 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667850414628 2022.11.07 16:46:54)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code f0f1a7a1f5a7f7e7f7f2e9aba1f6a3f6f9f6f3f6f1)
	(_ent
		(_time 1667849757724)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int Preset -1 0 44(_ent (_in))))
				(_port(_int Clear -1 0 44(_ent (_in))))
				(_port(_int Clock -1 0 44(_ent (_in))))
				(_port(_int Data -1 0 44(_ent (_in))))
				(_port(_int Q -1 0 44(_ent (_out))))
				(_port(_int Qbar -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 51(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 58(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 61(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(LD_Result))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 70(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst FFD_for_done_delay 0 72(_comp DFF)
		(_port
			((Preset)((i 1)))
			((Clear)(not_Init))
			((Clock)(Done_in))
			((Data)((i 1)))
			((Q)(Done))
			((Qbar)(dont_care))
		)
		(_use(_ent . DFF)
			(_port
				((Preset)(Preset))
				((Clear)(Clear))
				((Clock)(Clock))
				((Data)(Data))
				((Q)(Q))
				((QBar)(Qbar))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_port(_int Inito -1 0 22(_ent(_out))))
		(_port(_int Addero -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 47(_arch(_uni))))
		(_sig(_int B_shifted 4 0 47(_arch(_uni))))
		(_sig(_int Result_adder 4 0 48(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 48(_arch(_uni))))
		(_sig(_int STOP -1 0 49(_arch(_uni))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Carrys -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int not_Init -1 0 49(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 49(_arch(_uni))))
		(_sig(_int LD_Result -1 0 49(_arch(_uni))))
		(_sig(_int Done_in -1 0 49(_arch(_uni))))
		(_sig(_int not_CLK -1 0 49(_arch(_uni))))
		(_sig(_int dont_care -1 0 49(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((Inito)(Init)))(_trgt(6))(_sens(17)))))
			(line__56(_arch 1 0 56(_assignment(_trgt(18))(_sens(17)))))
			(line__57(_arch 2 0 57(_assignment(_trgt(19))(_sens(3)(16)))))
			(line__60(_arch 3 0 60(_assignment(_trgt(20))(_sens(3)(21)))))
			(line__65(_arch 4 0 65(_assignment(_trgt(12))(_sens(8(3))(8(2))(8(1))(8(0))))))
			(line__66(_arch 5 0 66(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(13))(_sens(8(0))))))
			(line__68(_arch 6 0 68(_assignment(_alias((Addero)(Add)))(_trgt(7))(_sens(16)))))
			(line__69(_arch 7 0 69(_assignment(_trgt(22))(_sens(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 8 -1)
)
I 000060 55 1992          1667850655263 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667850655264 2022.11.07 16:50:55)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code e1e7b3b2e5b7b6f6e4b1a7bbe4e6e4e7b2e6e5e7e8)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 1992          1667850858652 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667850858653 2022.11.07 16:54:18)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 60643560653637776530263a656765663367646669)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 1992          1667850999662 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667850999663 2022.11.07 16:56:39)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 37363232356160203267716d32303231643033313e)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
				(_port(_int Inito -1 0 35(_ent (_out))))
				(_port(_int Addero -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
			((Inito)(Inito))
			((Addero)(Addero))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_sig(_int Inito -1 0 40(_arch(_uni))))
		(_sig(_int Addero -1 0 40(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 43(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 1768          1667851041342 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667851041343 2022.11.07 16:57:21)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code fff8f8afaca9a8e8faaeb9a5faf8faf9acf8fbf9f6)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
V 000044 55 551           1667851169081 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1667851169082 2022.11.07 16:59:29)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 05550303555255160752145f010301060703040350)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
V 000053 55 1467          1667851169094 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1667851169095 2022.11.07 16:59:29)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 15451612164247031012034f421311131313131311)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
V 000051 55 2534          1667851169102 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667851169103 2022.11.07 16:59:29)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 154541121143450317110d4a4c1346131412111316)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
V 000048 55 718           1667851169108 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1667851169109 2022.11.07 16:59:29)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 15451612154215034341074f451311131013411343)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
V 000051 55 1883          1667851169114 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1667851169115 2022.11.07 16:59:29)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 2474222024737432202b367b7d2225222022202221)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
V 000049 55 711           1667851169123 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1667851169124 2022.11.07 16:59:29)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 2474252125732332772a357e712220222123262222)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
V 000049 55 1313          1667851169134 Behavior
(_unit VHDL(shiftn 0 27(behavior 0 41))
	(_version vef)
	(_time 1667851169135 2022.11.07 16:59:29)
	(_source(\../src/ShiftN.vhd\))
	(_parameters tan)
	(_code 34653031386369223035206e303337323c323d3232)
	(_ent
		(_time 1666619337233)
	)
	(_object
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int CLR -1 0 29(_ent(_in))))
		(_port(_int LD -1 0 30(_ent(_in))))
		(_port(_int SH -1 0 31(_ent(_in))))
		(_port(_int DIR -1 0 32(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 33(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 33(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int InBits 0 44(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 45(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'Length-1~downto~0}~13 0 46(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 46(_prcs 1)))
		(_prcs
			(line__36(_ent 0 0 36(_assertion(_mon))))
			(Shifter(_arch 1 0 43(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
V 000044 55 1176          1667851169146 FSM
(_unit VHDL(controller 0 27(fsm 0 32))
	(_version vef)
	(_time 1667851169147 2022.11.07 16:59:29)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 4414404616134553424a561e434217421742414346)
	(_ent
		(_time 1666621629120)
	)
	(_object
		(_port(_int STB -1 0 28(_ent(_in))))
		(_port(_int CLK -1 0 28(_ent(_in)(_event))))
		(_port(_int LSB -1 0 28(_ent(_in))))
		(_port(_int Stop -1 0 28(_ent(_in))))
		(_port(_int Init -1 0 29(_ent(_out))))
		(_port(_int Shift -1 0 29(_ent(_out))))
		(_port(_int Add -1 0 29(_ent(_out))))
		(_port(_int Done -1 0 29(_ent(_out))))
		(_type(_int States 0 33(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 34(_arch(_uni((i 4))))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(4))(_sens(8)))))
			(line__38(_arch 1 0 38(_assignment(_trgt(6))(_sens(8)))))
			(line__39(_arch 2 0 39(_assignment(_trgt(5))(_sens(8)))))
			(line__40(_arch 3 0 40(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 43(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
V 000036 55 685 1667001067580 utils
(_unit VHDL(utils 0 27(utils 0 35))
	(_version vef)
	(_time 1667851169153 2022.11.07 16:59:29)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 4415464744131952154b571f104340424d42174347)
	(_ent
		(_time 1667001067580)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 36(_ent(_proc)))
			(_int Convert 1 0 44(_ent(_func)))
			(_int Convert 2 0 55(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000055 55 5895          1667851169162 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667851169163 2022.11.07 16:59:29)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code 530300515504544454544a08025500555a55505552)
	(_ent
		(_time 1667851041332)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int Preset -1 0 44(_ent (_in))))
				(_port(_int Clear -1 0 44(_ent (_in))))
				(_port(_int Clock -1 0 44(_ent (_in))))
				(_port(_int Data -1 0 44(_ent (_in))))
				(_port(_int Q -1 0 44(_ent (_out))))
				(_port(_int Qbar -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 51(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 56(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(LD_ACC))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 59(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(LD_Result))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 61(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst FFD_for_done_delay 0 69(_comp DFF)
		(_port
			((Preset)((i 1)))
			((Clear)(not_Init))
			((Clock)(Done_in))
			((Data)((i 1)))
			((Q)(Done))
			((Qbar)(dont_care))
		)
		(_use(_ent . DFF)
			(_port
				((Preset)(Preset))
				((Clear)(Clear))
				((Clock)(Clock))
				((Data)(Data))
				((Q)(Q))
				((QBar)(Qbar))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 47(_arch(_uni))))
		(_sig(_int B_shifted 4 0 47(_arch(_uni))))
		(_sig(_int Result_adder 4 0 48(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 48(_arch(_uni))))
		(_sig(_int STOP -1 0 49(_arch(_uni))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Carrys -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int not_Init -1 0 49(_arch(_uni))))
		(_sig(_int LD_ACC -1 0 49(_arch(_uni))))
		(_sig(_int LD_Result -1 0 49(_arch(_uni))))
		(_sig(_int Done_in -1 0 49(_arch(_uni))))
		(_sig(_int not_CLK -1 0 49(_arch(_uni))))
		(_sig(_int dont_care -1 0 49(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(16))(_sens(15)))))
			(line__55(_arch 1 0 55(_assignment(_trgt(17))(_sens(14)(3)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(18))(_sens(19)(3)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(10))(_sens(6(3))(6(2))(6(1))(6(0))))))
			(line__64(_arch 4 0 64(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(11))(_sens(6(0))))))
			(line__66(_arch 5 0 66(_assignment(_trgt(20))(_sens(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 6 -1)
)
I 000060 55 1768          1667851169174 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667851169175 2022.11.07 16:59:29)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 63326063653534746632253966646665306467656a)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
V 000047 55 1099          1667851169181 Driver
(_unit VHDL(test_utils 0 26(driver 1 30))
	(_version vef)
	(_time 1667851169182 2022.11.07 16:59:29)
	(_source(\../src/Test_Utils.vhd\(\../src/test_benches/Test_Utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 633260636535347466342538376467656a65306460)
	(_ent
		(_time 1667001094360)
	)
	(_object
		(_sig(_int N -1 1 31(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 32(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 32(_arch(_uni))))
		(_sig(_int C -2 1 33(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 39(_procedure_call(_trgt(2)))))
			(line__41(_arch 1 1 41(_prcs(_wait_for)(_trgt(1)))))
			(line__51(_arch 2 1 51(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
V 000047 55 1799          1667851169188 Driver
(_unit VHDL(test_controller 0 27(driver 1 29))
	(_version vef)
	(_time 1667851169189 2022.11.07 16:59:29)
	(_source(\../src/Test_Controller.vhd\(\../src/test_benches/Test_Controller.vhd\)))
	(_parameters tan)
	(_code 732270727525246475763529217525752674777471)
	(_ent
		(_time 1666621660580)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 31(_ent (_in))))
				(_port(_int CLK -1 1 31(_ent (_in))))
				(_port(_int LSB -1 1 31(_ent (_in))))
				(_port(_int Stop -1 1 31(_ent (_in))))
				(_port(_int Init -1 1 32(_ent (_out))))
				(_port(_int Shift -1 1 32(_ent (_out))))
				(_port(_int Add -1 1 32(_ent (_out))))
				(_port(_int Done -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 37(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 34(_arch(_uni))))
		(_sig(_int LSB -1 1 34(_arch(_uni))))
		(_sig(_int Done -1 1 34(_arch(_uni))))
		(_sig(_int Init -1 1 34(_arch(_uni))))
		(_sig(_int Shift -1 1 34(_arch(_uni))))
		(_sig(_int Add -1 1 34(_arch(_uni))))
		(_sig(_int Stop -1 1 34(_arch(_uni))))
		(_sig(_int CLK -1 1 35(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 35(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 41(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 38(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 39(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 40(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
V 000047 55 1631          1667851169195 Driver
(_unit VHDL(test_shiftn 0 26(driver 1 28))
	(_version vef)
	(_time 1667851169196 2022.11.07 16:59:29)
	(_source(\../src/test_benchs/Test_ShiftN.vhd\(\../src/test_benches/Test_ShiftN.vhd\)))
	(_parameters tan)
	(_code 73227072752524647574352821757b757a75757477)
	(_ent
		(_time 1666619410380)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 30(_ent (_in))))
				(_port(_int CLR -1 1 30(_ent (_in))))
				(_port(_int LD -1 1 30(_ent (_in))))
				(_port(_int SH -1 1 31(_ent (_in))))
				(_port(_int DIR -1 1 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 38(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 34(_arch(_uni))))
		(_sig(_int CLR -1 1 34(_arch(_uni))))
		(_sig(_int LD -1 1 34(_arch(_uni))))
		(_sig(_int SH -1 1 34(_arch(_uni))))
		(_sig(_int DIR -1 1 34(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 35(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 35(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 36(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 36(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 39(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
V 000047 55 1602          1667851169203 driver
(_unit VHDL(test_fulladder 0 26(driver 1 29))
	(_version vef)
	(_time 1667851169204 2022.11.07 16:59:29)
	(_source(\../src/test_fulladder.vhd\(\../src/test_benches/test_fulladder.vhd\)))
	(_parameters tan)
	(_code 732270727525246475703529247476752075207572)
	(_ent
		(_time 1665416359125)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 1 31(_ent (_in))))
				(_port(_int Y -1 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst uut 1 35(_comp FullAdder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . FullAdder)
		)
	)
	(_object
		(_sig(_int X -1 1 33(_arch(_uni))))
		(_sig(_int Y -1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 33(_arch(_uni))))
		(_sig(_int Cout -1 1 33(_arch(_uni))))
		(_sig(_int Sum -1 1 33(_arch(_uni))))
		(_type(_int Entry 1 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 41(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 42(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
V 000047 55 1472          1667851169214 Driver
(_unit VHDL(test_latch8 0 27(driver 1 29))
	(_version vef)
	(_time 1667851169215 2022.11.07 16:59:29)
	(_source(\../src/Test_latch8.vhd\(\../src/test_benches/Test_latch8.vhd\)))
	(_parameters tan)
	(_code 82d3818c85d4d59587d2c4d880848385868481848a)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 31(_ent (_in))))
				(_port(_int Clk -1 1 31(_ent (_in))))
				(_port(_int Pre -1 1 31(_ent (_in))))
				(_port(_int Clr -1 1 31(_ent (_in))))
				(_port(_int Q 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 33(_arch(_uni))))
		(_sig(_int Q 1 1 33(_arch(_uni))))
		(_sig(_int Clk -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
V 000045 55 903           1667851169223 test
(_unit VHDL(test_bench_and2 0 27(test 1 31))
	(_version vef)
	(_time 1667851169224 2022.11.07 16:59:29)
	(_source(\../src/test_bench_and2.vhd\(\../src/test_benches/test_bench_and2.vhd\)))
	(_parameters tan)
	(_code 92c3919d95c4c58596c3d4c8c1949794c79491949a)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 1 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 1 32(_arch(_uni))))
		(_sig(_int s_input2 -1 1 32(_arch(_uni))))
		(_sig(_int s_output -1 1 32(_arch(_uni))))
		(_cnst(_int retardo -2 1 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
V 000047 55 1241          1667851169230 Driver
(_unit VHDL(test_dff 0 27(driver 1 29))
	(_version vef)
	(_time 1667851169231 2022.11.07 16:59:29)
	(_source(\../src/Test_DFF.vhd\(\../src/test_benches/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 92c3919d95c4c58595c1d4c8c79494949495969497)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 31(_ent (_in))))
				(_port(_int Clear -1 1 31(_ent (_in))))
				(_port(_int Clock -1 1 31(_ent (_in))))
				(_port(_int Data -1 1 31(_ent (_in))))
				(_port(_int Q -1 1 31(_ent (_out))))
				(_port(_int Qbar -1 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 34(_arch(_uni))))
		(_sig(_int Data -1 1 34(_arch(_uni))))
		(_sig(_int Q -1 1 34(_arch(_uni))))
		(_sig(_int QBar -1 1 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000047 55 1423          1667851169241 Driver
(_unit VHDL(test_adder8 0 27(driver 1 29))
	(_version vef)
	(_time 1667851169242 2022.11.07 16:59:29)
	(_source(\../src/Test_Adder8.vhd\(\../src/test_benches/Test_Adder8.vhd\)))
	(_parameters tan)
	(_code a1f0a2f6a5f7f6b6a4ade7fbf1a7a5a7a5a7a4a6a3)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 31(_ent (_in))))
				(_port(_int B 0 1 31(_ent (_in))))
				(_port(_int Cin -1 1 31(_ent (_in))))
				(_port(_int Cout -1 1 31(_ent (_out))))
				(_port(_int Sum 0 1 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 33(_arch(_uni))))
		(_sig(_int B 1 1 33(_arch(_uni))))
		(_sig(_int Sum 1 1 33(_arch(_uni))))
		(_sig(_int Cin -1 1 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
V 000051 55 1037          1667851169252 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 33))
	(_version vef)
	(_time 1667851169253 2022.11.07 16:59:29)
	(_source(\../src/ejercicio1.vhd\(\../src/test_benches/ejercicio1.vhd\)))
	(_parameters tan)
	(_code b1e1b3e5e1e6e0a6b2bea2ebe9b7b2b7b8b7e7b2b0)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 39(_prcs 0)))
		(_var(_int dummy -3 1 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
V 000048 55 411           1667851169266 pruebas
(_unit VHDL(pruebas 0 27(pruebas 1 32))
	(_version vef)
	(_time 1667851169267 2022.11.07 16:59:29)
	(_source(\../src/pruebas.vhd\(\../src/test_benches/pruebas.vhd\)))
	(_parameters tan)
	(_code b1e0b6e4b2e7e0a7b4bea3ebe1b6b2b6b1b6b3b6b4)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 1 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000060 55 1768          1667851224157 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667851224158 2022.11.07 17:00:24)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 2b7f7a2f7c7d7c3c2e7a6d712e2c2e2d782c2f2d22)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55               1667851240396 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667851240397 2022.11.07 17:00:40)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9691c69995c0c18193c6d0cc93919390c59192909f)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 1768          1667851301990 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667851301991 2022.11.07 17:01:41)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 2f7e7e2b7c7978382a7969752a282a297c282b2926)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000055 55 5665          1667851340504 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667851340505 2022.11.07 17:02:20)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code a3acf3f5a5f4a4b4a5f3baf8f2a5f0a5aaa5a0a5a2)
	(_ent
		(_time 1667851041332)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int Preset -1 0 44(_ent (_in))))
				(_port(_int Clear -1 0 44(_ent (_in))))
				(_port(_int Clock -1 0 44(_ent (_in))))
				(_port(_int Data -1 0 44(_ent (_in))))
				(_port(_int Q -1 0 44(_ent (_out))))
				(_port(_int Qbar -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 51(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(Add))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 57(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(Done_in))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 59(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 65(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst FFD_for_done_delay 0 67(_comp DFF)
		(_port
			((Preset)((i 1)))
			((Clear)(not_Init))
			((Clock)(Done_in))
			((Data)((i 1)))
			((Q)(Done))
			((Qbar)(dont_care))
		)
		(_use(_ent . DFF)
			(_port
				((Preset)(Preset))
				((Clear)(Clear))
				((Clock)(Clock))
				((Data)(Data))
				((Q)(Q))
				((QBar)(Qbar))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 47(_arch(_uni))))
		(_sig(_int B_shifted 4 0 47(_arch(_uni))))
		(_sig(_int Result_adder 4 0 48(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 48(_arch(_uni))))
		(_sig(_int STOP -1 0 49(_arch(_uni))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Carrys -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int not_Init -1 0 49(_arch(_uni))))
		(_sig(_int Done_in -1 0 49(_arch(_uni))))
		(_sig(_int not_CLK -1 0 49(_arch(_uni))))
		(_sig(_int dont_care -1 0 49(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(16))(_sens(15)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(10))(_sens(6(3))(6(2))(6(1))(6(0))))))
			(line__62(_arch 2 0 62(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(11))(_sens(6(0))))))
			(line__64(_arch 3 0 64(_assignment(_trgt(18))(_sens(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 4 -1)
)
V 000055 55 5665          1667851639851 Multiplicador4
(_unit VHDL(multiplicador4 0 21(multiplicador4 0 27))
	(_version vef)
	(_time 1667851639852 2022.11.07 17:07:19)
	(_source(\../src/Multiplicador4.vhd\))
	(_parameters tan)
	(_code f3f7a2a2f5a4f4e4f5a0eaa8a2f5a0f5faf5f0f5f2)
	(_ent
		(_time 1667851041332)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 30(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 31(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 31(_ent (_out))))
			)
		)
		(Latch8
			(_object
				(_port(_int D 2 0 34(_ent (_in))))
				(_port(_int Clk -1 0 34(_ent (_in))))
				(_port(_int Pre -1 0 34(_ent (_in))))
				(_port(_int Clr -1 0 34(_ent (_in))))
				(_port(_int Q 2 0 34(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 3 0 37(_ent (_in))))
				(_port(_int B 3 0 37(_ent (_in))))
				(_port(_int Cin -1 0 37(_ent (_in))))
				(_port(_int Cout -1 0 37(_ent (_out))))
				(_port(_int Sum 3 0 37(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(DFF
			(_object
				(_port(_int Preset -1 0 44(_ent (_in))))
				(_port(_int Clear -1 0 44(_ent (_in))))
				(_port(_int Clock -1 0 44(_ent (_in))))
				(_port(_int Data -1 0 44(_ent (_in))))
				(_port(_int Q -1 0 44(_ent (_out))))
				(_port(_int Qbar -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 51(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(A_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(B_shifted))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 55(_comp Latch8)
		(_port
			((D)(Result_adder))
			((Clk)(Add))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result_ACC))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst ACC_out 0 57(_comp Latch8)
		(_port
			((D)(Result_ACC))
			((Clk)(Done_in))
			((Pre)((i 1)))
			((Clr)(not_Init))
			((Q)(Result))
		)
		(_use(_ent . Latch8)
			(_port
				((D)(D))
				((Clk)(Clk))
				((Pre)(Pre))
				((Clr)(Clr))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 59(_comp Adder8)
		(_port
			((A)(Result_ACC))
			((B)(B_shifted))
			((Cin)(Carrys))
			((Cout)(Carrys))
			((Sum)(Result_adder))
		)
		(_use(_ent . Adder8)
		)
	)
	(_inst FSM_Controller 0 65(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(not_CLK))
			((LSB)(LSB))
			((Stop)(STOP))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done_in))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst FFD_for_done_delay 0 67(_comp DFF)
		(_port
			((Preset)((i 1)))
			((Clear)(not_Init))
			((Clock)(Done_in))
			((Data)((i 1)))
			((Q)(Done))
			((Qbar)(dont_care))
		)
		(_use(_ent . DFF)
			(_port
				((Preset)(Preset))
				((Clear)(Clear))
				((Clock)(Clock))
				((Data)(Data))
				((Q)(Q))
				((QBar)(Qbar))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 22(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 22(_ent(_in))))
		(_port(_int B 0 0 22(_ent(_in))))
		(_port(_int STB -1 0 22(_ent(_in))))
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int Done -1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 22(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 22(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 37(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int A_shifted 4 0 47(_arch(_uni))))
		(_sig(_int B_shifted 4 0 47(_arch(_uni))))
		(_sig(_int Result_adder 4 0 48(_arch(_uni))))
		(_sig(_int Result_ACC 4 0 48(_arch(_uni))))
		(_sig(_int STOP -1 0 49(_arch(_uni))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Carrys -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int not_Init -1 0 49(_arch(_uni))))
		(_sig(_int Done_in -1 0 49(_arch(_uni))))
		(_sig(_int not_CLK -1 0 49(_arch(_uni))))
		(_sig(_int dont_care -1 0 49(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(16))(_sens(15)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(10))(_sens(6(3))(6(2))(6(1))(6(0))))))
			(line__62(_arch 2 0 62(_assignment(_alias((LSB)(A_shifted(0))))(_trgt(11))(_sens(6(0))))))
			(line__64(_arch 3 0 64(_assignment(_trgt(18))(_sens(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Multiplicador4 4 -1)
)
I 000060 55 1768          1667851639861 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667851639862 2022.11.07 17:07:19)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 02070004055455150754445807050704510506040b)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 1768          1667851774996 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667851774997 2022.11.07 17:09:34)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code d7d3d685d58180c0d281918dd2d0d2d184d0d3d1de)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 1765          1667851810976 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667851810977 2022.11.07 17:10:10)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 683c6e68653e3f7f6d3e2e326d6f6d6e3b6f6c6e61)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(65536)
		(16842752)
	)
	(_model . Test_Multiplicador4 2 -1)
)
I 000060 55 1768          1667852049460 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667852049461 2022.11.07 17:14:09)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code fcfdfdacaaaaabebf9aabaa6f9fbf9faaffbf8faf5)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
V 000060 55 1768          1667852311059 Test_Multiplicador4
(_unit VHDL(test_multiplicador4 0 28(test_multiplicador4 0 33))
	(_version vef)
	(_time 1667852311060 2022.11.07 17:18:31)
	(_source(\../src/test_benches/Test_Multiplicador4.vhd\))
	(_parameters tan usedpackagebody)
	(_code d6d7d184d58081c1d381908cd3d1d3d085d1d2d0df)
	(_ent
		(_time 1667692548379)
	)
	(_comp
		(Multiplicador4
			(_object
				(_port(_int A 0 0 35(_ent (_in))))
				(_port(_int B 0 0 35(_ent (_in))))
				(_port(_int STB -1 0 35(_ent (_in))))
				(_port(_int CLK -1 0 35(_ent (_in))))
				(_port(_int Done -1 0 35(_ent (_out))))
				(_port(_int Result 1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Multiplicador4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(C))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 37(_arch(_uni))))
		(_sig(_int B 2 0 37(_arch(_uni))))
		(_sig(_int STB -1 0 38(_arch(_uni))))
		(_sig(_int Done -1 0 38(_arch(_uni))))
		(_sig(_int C -1 0 38(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 39(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 39(_arch(_uni))))
		(_prcs
			(CLK(_arch 0 0 42(_procedure_call(_trgt(4)))))
			(Stimulus(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_subprogram
			(_ext Clock(1 0))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(16843008)
		(16777216)
	)
	(_model . Test_Multiplicador4 2 -1)
)
