#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jun 18 18:29:55 2025
# Process ID: 71672
# Current directory: D:/workspace/XC7Z010/0_axi_full_module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent66220 D:\workspace\XC7Z010\0_axi_full_module\axi_full_module_popeye.xpr
# Log file: D:/workspace/XC7Z010/0_axi_full_module/vivado.log
# Journal file: D:/workspace/XC7Z010/0_axi_full_module\vivado.jou
# Running On: DESKTOP-K54KI5V, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 33596 MB
#-----------------------------------------------------------
start_gui
open_project D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/workspace/axi_full_module_popeye/axi_full_module_popeye.srcs/utils_1/imports/synth_1/system_wrapper.dcp] -no_script -reset -force -quiet
remove_files  -fileset utils_1 D:/workspace/axi_full_module_popeye/axi_full_module_popeye.srcs/utils_1/imports/synth_1/system_wrapper.dcp
source D:/workspace/XC7Z010/arm_01_uart_hello_world/design_1.tcl
update_compile_order -fileset sources_1
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
current_run [get_runs impl_1_copy_1]
set_property part xc7z010clg400-1 [current_project]
close_bd_design [get_bd_designs design_1]
source D:/workspace/XC7Z010/arm_01_uart_hello_world/design_1.tcl
export_ip_user_files -of_objects  [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd
file delete -force D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1
file delete -force d:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.gen/sources_1/bd/design_1
source D:/workspace/XC7Z010/arm_01_uart_hello_world/design_1.tcl
update_compile_order -fileset sources_1
regenerate_bd_layout
create_bd_cell -type module -reference axi_full_module_popeye axi_full_module_pope_0
create_bd_cell -type module -reference data_trans_ctrl data_trans_ctrl_0
connect_bd_net [get_bd_pins data_trans_ctrl_0/user_rd_addr] [get_bd_pins axi_full_module_pope_0/user_rd_addr]
regenerate_bd_layout
connect_bd_net [get_bd_pins data_trans_ctrl_0/user_rd_length] [get_bd_pins axi_full_module_pope_0/user_rd_length]
delete_bd_objs [get_bd_nets data_trans_ctrl_0_user_rd_length]
delete_bd_objs [get_bd_nets data_trans_ctrl_0_user_rd_addr]
connect_bd_net [get_bd_pins data_trans_ctrl_0/user_write_vld] [get_bd_pins axi_full_module_pope_0/user_wr_en]
connect_bd_net [get_bd_pins data_trans_ctrl_0/user_wr_last] [get_bd_pins axi_full_module_pope_0/user_wr_last]
connect_bd_net [get_bd_pins data_trans_ctrl_0/user_wr_length] [get_bd_pins axi_full_module_pope_0/user_wr_length]
connect_bd_net [get_bd_pins data_trans_ctrl_0/user_wr_addr] [get_bd_pins axi_full_module_pope_0/user_wr_addr]
connect_bd_net [get_bd_pins data_trans_ctrl_0/user_wr_data] [get_bd_pins axi_full_module_pope_0/user_wr_data]
regenerate_bd_layout
connect_bd_net [get_bd_pins data_trans_ctrl_0/user_read_vld] [get_bd_pins axi_full_module_pope_0/user_rd_req]
connect_bd_net [get_bd_pins data_trans_ctrl_0/user_rd_length] [get_bd_pins axi_full_module_pope_0/user_rd_length]
connect_bd_net [get_bd_pins data_trans_ctrl_0/user_rd_addr] [get_bd_pins axi_full_module_pope_0/user_rd_addr]
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_USE_S_AXI_HP0 {0} CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {32} CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_RST0_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {0} CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_full_module_pope_0/m_axi} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net [get_bd_pins data_trans_ctrl_0/wr_clk] [get_bd_pins data_trans_ctrl_0/rd_clk]
connect_bd_net [get_bd_pins axi_full_module_pope_0/user_wr_clk] [get_bd_pins axi_full_module_pope_0/user_rd_clk]
connect_bd_net [get_bd_pins axi_full_module_pope_0/user_rd_clk] [get_bd_pins data_trans_ctrl_0/wr_clk]
connect_bd_net [get_bd_pins data_trans_ctrl_0/wr_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
startgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins data_trans_ctrl_0/rst_n]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins data_trans_ctrl_0/axi_clk]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_full_module_pope_0/global_rst_n] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axi_full_module_pope_0/global_en] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
regenerate_bd_layout
save_bd_design
connect_bd_net [get_bd_pins axi_full_module_pope_0/user_rd_last] [get_bd_pins data_trans_ctrl_0/user_rd_last]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_0
endgroup
set_property -dict [list CONFIG.Has_Phase_Out {false} CONFIG.Output_Frequency1 {100} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.PINC1 {0000000000000000000000000000}] [get_bd_cells dds_compiler_0]
connect_bd_net [get_bd_pins dds_compiler_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins dds_compiler_0/m_axis_data_tdata] [get_bd_pins data_trans_ctrl_0/write_data]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {0} CONFIG.C_INTERRUPT_PRESENT {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
set_property location {5 1654 -27} [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
regenerate_bd_layout
save_bd_design
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports gpio_rtl_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins data_trans_ctrl_0/write_signal]
regenerate_bd_layout
save_bd_design
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1} CONFIG.PCW_USE_S_AXI_HP0 {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
regenerate_bd_layout
assign_bd_address
validate_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/S_AXI_GP0_ACLK]
startgroup
set_property -dict [list CONFIG.DDS_Clock_Rate {200} CONFIG.Frequency_Resolution {0.4} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {29} CONFIG.Output_Width {8} CONFIG.Output_Frequency1 {100} CONFIG.PINC1 {10000000000000000000000000000}] [get_bd_cells dds_compiler_0]
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
connect_bd_net [get_bd_pins axi_full_module_pope_0/user_rd_data] [get_bd_pins data_trans_ctrl_0/user_rd_data]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_1]
endgroup
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins data_trans_ctrl_0/read_signal]
regenerate_bd_layout
save_bd_design
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_nets Net]
endgroup
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins data_trans_ctrl_0/read_signal]
regenerate_bd_layout
save_bd_design
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs design_1]
report_ip_status -name ip_status 
upgrade_ip -srcset blk_mem_gen_0 [get_ips  {blk_mem_gen_0 fifo_w144xd512 fifo_w288xd512 fifo_w40xd16 fifo_w72xd512}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {blk_mem_gen_0 fifo_w144xd512 fifo_w288xd512 fifo_w40xd16 fifo_w72xd512}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
open_bd_design {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
update_compile_order -fileset sources_1
open_bd_design {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
delete_runs "impl_1"
set_property name impl_1 [get_runs impl_1_copy_1]
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
open_bd_design {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd}
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w72xd512/fifo_w72xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w288xd512/fifo_w288xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w144xd512/fifo_w144xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w40xd16/fifo_w40xd16.xci]
generate_target all [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.ip_user_files/sim_scripts -ip_user_files_dir D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.ip_user_files -ipstatic_source_dir D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.cache/compile_simlib/modelsim} {questa=D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.cache/compile_simlib/questa} {riviera=D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.cache/compile_simlib/riviera} {activehdl=D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset blk_mem_gen_0
set_property top blk_mem_gen_0 [get_fileset blk_mem_gen_0]
move_files -fileset [get_fileset blk_mem_gen_0] [get_files -of_objects [get_fileset sources_1] D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_run blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1

launch_simulation
source tb_dds_gen_crtl.tcl
run all
close_sim
open_bd_design {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd}
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {axi_gpio_0_gpio_io_o dds_compiler_0_m_axis_data_tdata }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_full_module_pope_0_m_axi}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axi_full_module_pope_0_m_axi] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets axi_gpio_0_gpio_io_o] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets dds_compiler_0_m_axis_data_tdata] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
regenerate_bd_layout
save_bd_design
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {2048}] [get_bd_cells system_ila_0]
endgroup
save_bd_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
close_bd_design [get_bd_designs design_1]
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
close_hw_manager
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/probe0_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/probe0_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/probe0_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bF [get_hw_probes design_1_i/system_ila_0/inst/probe0_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/probe0_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
save_wave_config {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_bd_design {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
open_bd_design {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd}
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {data_trans_ctrl_0_user_write_vld data_trans_ctrl_0_user_wr_addr data_trans_ctrl_0_user_wr_last data_trans_ctrl_0_user_wr_length data_trans_ctrl_0_user_wr_data }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_addr] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_data] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_last] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_length] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_write_vld] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
regenerate_bd_layout
undo
undo
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_addr] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_data] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_last] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_length] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_write_vld] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/system_ila_0/inst/probe0_1} {design_1_i/system_ila_0/inst/probe2_1} {design_1_i/system_ila_0/inst/probe3_1} {design_1_i/system_ila_0/inst/probe4_1} {design_1_i/system_ila_0/inst/probe5_1} {design_1_i/system_ila_0/inst/probe6_1} {design_1_i/system_ila_0/inst/probe1_1} {design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt} {design_1_i/system_ila_0/inst/net_slot_0_axi_araddr} {design_1_i/system_ila_0/inst/net_slot_0_axi_arburst} {design_1_i/system_ila_0/inst/net_slot_0_axi_arcache} {AR_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_arid} {design_1_i/system_ila_0/inst/net_slot_0_axi_arlen} {design_1_i/system_ila_0/inst/net_slot_0_axi_arlock} {design_1_i/system_ila_0/inst/net_slot_0_axi_arprot} {design_1_i/system_ila_0/inst/net_slot_0_axi_arqos} {design_1_i/system_ila_0/inst/net_slot_0_axi_arready} {design_1_i/system_ila_0/inst/net_slot_0_axi_arsize} {design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt} {design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr} {design_1_i/system_ila_0/inst/net_slot_0_axi_awburst} {design_1_i/system_ila_0/inst/net_slot_0_axi_awcache} {AW_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_awid} {design_1_i/system_ila_0/inst/net_slot_0_axi_awlen} {design_1_i/system_ila_0/inst/net_slot_0_axi_awlock} {design_1_i/system_ila_0/inst/net_slot_0_axi_awprot} {design_1_i/system_ila_0/inst/net_slot_0_axi_awqos} {design_1_i/system_ila_0/inst/net_slot_0_axi_awready} {design_1_i/system_ila_0/inst/net_slot_0_axi_awsize} {design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt} {B_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_bid} {design_1_i/system_ila_0/inst/net_slot_0_axi_bready} {design_1_i/system_ila_0/inst/net_slot_0_axi_bresp} {design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid} {Interface_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt} {R_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_rdata} {design_1_i/system_ila_0/inst/net_slot_0_axi_rid} {design_1_i/system_ila_0/inst/net_slot_0_axi_rlast} {design_1_i/system_ila_0/inst/net_slot_0_axi_rready} {design_1_i/system_ila_0/inst/net_slot_0_axi_rresp} {design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid} {W_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_wdata} {design_1_i/system_ila_0/inst/net_slot_0_axi_wlast} {design_1_i/system_ila_0/inst/net_slot_0_axi_wready} {design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb} {design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid} }
set_property NAME.CUSTOM axi_gpio_0_gpio_io_o [get_hw_probes design_1_i/system_ila_0/inst/probe0_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_addr [get_hw_probes design_1_i/system_ila_0/inst/probe2_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_data [get_hw_probes design_1_i/system_ila_0/inst/probe3_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_last [get_hw_probes design_1_i/system_ila_0/inst/probe4_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_length [get_hw_probes design_1_i/system_ila_0/inst/probe5_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_write_vld [get_hw_probes design_1_i/system_ila_0/inst/probe6_1] 
set_property NAME.CUSTOM dds_compiler_0_m_axis_data_tdata [get_hw_probes design_1_i/system_ila_0/inst/probe1_1] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AR_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARADDR} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_araddr] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARBURST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arburst] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARCACHE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arcache] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AR Channel  Events} [get_hw_probes AR_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARLEN} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arlen] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARLOCK} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arlock] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARPROT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arprot] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARQOS} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arqos] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARSIZE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arsize] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AW_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWADDR} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWBURST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awburst] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWCACHE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awcache] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AW Channel  Events} [get_hw_probes AW_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWLEN} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awlen] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWLOCK} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awlock] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWPROT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awprot] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWQOS} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awqos] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWSIZE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awsize] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : B_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : B Channel  Events} [get_hw_probes B_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : BID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : BREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : BRESP} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bresp] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : BVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : Interface  Events} [get_hw_probes Interface_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : R_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : R Channel  Events} [get_hw_probes R_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RDATA} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rdata] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RLAST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rlast] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RRESP} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rresp] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : W Channel  Events} [get_hw_probes W_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WDATA} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wdata] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WLAST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wlast] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WSTRB} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid] 
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/probe6_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/probe6_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/probe4_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
save_wave_config {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {5 1868 148} [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SUPPORTS_NARROW_BURST.VALUE_SRC PROPAGATED] [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.DATA_WIDTH {128} CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {128} CONFIG.Write_Depth_A {8192} CONFIG.Read_Width_A {128} CONFIG.Write_Width_B {128} CONFIG.Read_Width_B {128} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Disable_Collision_Warnings {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells axi_bram_ctrl_0_bram]
endgroup
validate_bd_design
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {ps7_0_axi_periph_M02_AXI}]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
regenerate_bd_layout
save_bd_design
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
startgroup
set_property -dict [list CONFIG.WR_BASEADDR {0x40000000} CONFIG.RD_BASEADDR {0x40000000}] [get_bd_cells data_trans_ctrl_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_data_trans_ctrl_0_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
reset_run design_1_auto_ds_1_synth_1
reset_run design_1_auto_us_0_synth_1
reset_run design_1_auto_pc_2_synth_1
reset_run design_1_data_trans_ctrl_0_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_system_ila_0_0_synth_1
reset_run design_1_auto_pc_3_synth_1
reset_run design_1_axi_bram_ctrl_0_0_synth_1
reset_run design_1_axi_bram_ctrl_0_bram_0_synth_1
reset_run design_1_auto_pc_1_synth_1
reset_run design_1_auto_ds_2_synth_1
disconnect_bd_intf_net [get_bd_intf_net ps7_0_axi_periph_M02_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2}] [get_bd_cells axi_mem_intercon]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M01_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_mem_intercon/M01_ACLK]
assign_bd_address
validate_bd_design
set_property range 8M [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_GP0_M_AXI_GP0}]
set_property range 256M [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_GP0_M_AXI_GP0}]
save_bd_design
set_property range 128M [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_GP0_DDR_LOWOCM}]
startgroup
set_property -dict [list CONFIG.WR_BASEADDR {0x20000000}] [get_bd_cells data_trans_ctrl_0]
endgroup
validate_bd_design
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_full_module_pope_0/m_axi} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M00_AXI]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
endgroup
assign_bd_address
validate_bd_design
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_full_module_pope_0/m_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_full_module_pope_0/m_axi]
endgroup
validate_bd_design
undo
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
regenerate_bd_layout
undo
close_bd_design [get_bd_designs design_1]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w72xd512/fifo_w72xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w288xd512/fifo_w288xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w144xd512/fifo_w144xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w40xd16/fifo_w40xd16.xci]
launch_simulation
source tb_dds_gen_crtl.tcl
run all
run all
run all
run all
close_sim
