<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Oct  9 13:20:07 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="full_adder_4B" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="3" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ATAD_SPLIT_4_0" PORT="VIN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ATAD_SPLIT_4_1" PORT="VIN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="cin" SIGIS="undef" SIGNAME="External_Ports_cin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_xor2_0" PORT="b"/>
        <CONNECTION INSTANCE="xup_xor2_3" PORT="b"/>
        <CONNECTION INSTANCE="xup_xor2_2" PORT="b"/>
        <CONNECTION INSTANCE="xup_xor2_1" PORT="b"/>
        <CONNECTION INSTANCE="xup_xor2_4" PORT="b"/>
        <CONNECTION INSTANCE="full_add_1B_0" PORT="CIN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="cout" SIGIS="undef" SIGNAME="xup_xor2_4_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_xor2_4" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Zero" SIGIS="undef" SIGNAME="xup_nor4_0_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_nor4_0" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="s" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/ATAD_SPLIT_4_0" HWVERSION="1.0" INSTANCE="ATAD_SPLIT_4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ATAD_SPLIT_4" VLNV="xilinx.com:user:ATAD_SPLIT_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_ATAD_SPLIT_4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="VIN" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VOUT0" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_0_VOUT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VOUT1" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_0_VOUT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VOUT2" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_0_VOUT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_2" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VOUT3" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_0_VOUT3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_3" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/ATAD_SPLIT_4_1" HWVERSION="1.0" INSTANCE="ATAD_SPLIT_4_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ATAD_SPLIT_4" VLNV="xilinx.com:user:ATAD_SPLIT_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_ATAD_SPLIT_4_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="VIN" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VOUT0" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_1_VOUT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VOUT1" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_1_VOUT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VOUT2" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_1_VOUT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="VOUT3" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_1_VOUT3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_3" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/full_add_1B_0" HWVERSION="1.0" INSTANCE="full_add_1B_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="full_add_1B" VLNV="xilinx.com:user:full_add_1B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_full_add_1B_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_0_VOUT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ATAD_SPLIT_4_0" PORT="VOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="xup_xor2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CIN" SIGIS="undef" SIGNAME="External_Ports_cin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="COUT" SIGIS="undef" SIGNAME="full_add_1B_0_COUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_1" PORT="CIN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S" SIGIS="undef" SIGNAME="full_add_1B_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_nor4_0" PORT="a"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/full_add_1B_1" HWVERSION="1.0" INSTANCE="full_add_1B_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="full_add_1B" VLNV="xilinx.com:user:full_add_1B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_full_add_1B_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_0_VOUT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ATAD_SPLIT_4_0" PORT="VOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="xup_xor2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CIN" SIGIS="undef" SIGNAME="full_add_1B_0_COUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_0" PORT="COUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="COUT" SIGIS="undef" SIGNAME="full_add_1B_1_COUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_2" PORT="CIN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S" SIGIS="undef" SIGNAME="full_add_1B_1_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_nor4_0" PORT="b"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/full_add_1B_2" HWVERSION="1.0" INSTANCE="full_add_1B_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="full_add_1B" VLNV="xilinx.com:user:full_add_1B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_full_add_1B_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_0_VOUT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ATAD_SPLIT_4_0" PORT="VOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="xup_xor2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CIN" SIGIS="undef" SIGNAME="full_add_1B_1_COUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_1" PORT="COUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="COUT" SIGIS="undef" SIGNAME="full_add_1B_2_COUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_3" PORT="CIN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S" SIGIS="undef" SIGNAME="full_add_1B_2_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_nor4_0" PORT="c"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/full_add_1B_3" HWVERSION="1.0" INSTANCE="full_add_1B_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="full_add_1B" VLNV="xilinx.com:user:full_add_1B:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_full_add_1B_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_0_VOUT3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ATAD_SPLIT_4_0" PORT="VOUT3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B" SIGIS="undef" SIGNAME="xup_xor2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CIN" SIGIS="undef" SIGNAME="full_add_1B_2_COUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_2" PORT="COUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="COUT" SIGIS="undef" SIGNAME="full_add_1B_3_COUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_4" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S" SIGIS="undef" SIGNAME="full_add_1B_3_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_nor4_0" PORT="d"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="4"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="full_add_1B_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="full_add_1B_1_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_1" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="full_add_1B_2_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_2" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="full_add_1B_3_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_3" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xup_nor4_0" HWVERSION="1.0" INSTANCE="xup_nor4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_nor4" VLNV="xilinx.com:xup:xup_nor4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_xup_nor4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="full_add_1B_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="full_add_1B_1_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_1" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="full_add_1B_2_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_2" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="full_add_1B_3_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_3" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_nor4_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Zero"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xup_xor2_0" HWVERSION="1.0" INSTANCE="xup_xor2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_xor2" VLNV="xilinx.com:xup:xup_xor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_xup_xor2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_1_VOUT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ATAD_SPLIT_4_1" PORT="VOUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_cin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_xor2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xup_xor2_1" HWVERSION="1.0" INSTANCE="xup_xor2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_xor2" VLNV="xilinx.com:xup:xup_xor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_xup_xor2_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_1_VOUT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ATAD_SPLIT_4_1" PORT="VOUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_cin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_xor2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_1" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xup_xor2_2" HWVERSION="1.0" INSTANCE="xup_xor2_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_xor2" VLNV="xilinx.com:xup:xup_xor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_xup_xor2_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_1_VOUT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ATAD_SPLIT_4_1" PORT="VOUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_cin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_xor2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_2" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xup_xor2_3" HWVERSION="1.0" INSTANCE="xup_xor2_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_xor2" VLNV="xilinx.com:xup:xup_xor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_xup_xor2_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="ATAD_SPLIT_4_1_VOUT3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ATAD_SPLIT_4_1" PORT="VOUT3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_cin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_xor2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_3" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xup_xor2_4" HWVERSION="1.0" INSTANCE="xup_xor2_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_xor2" VLNV="xilinx.com:xup:xup_xor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="full_adder_4B_xup_xor2_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="full_add_1B_3_COUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="full_add_1B_3" PORT="COUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_cin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_xor2_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
