0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 2/Part 2.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 2/Part 2.srcs/sim_1/new/TB_CLA_4bits.v,1667344084,verilog,,,,TB_CLA_4bits,,,,,,,,
C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 2/Part 2.srcs/sources_1/new/CLA_4bits.v,1667589562,verilog,,C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 2/Part 2.srcs/sources_1/new/register_logic.v,,CLA_4bits,,,,,,,,
C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 2/Part 2.srcs/sources_1/new/register_logic.v,1667343963,verilog,,C:/Users/Clark Simpler/School/UT Fall 2022/EE 316/Lab_5/Part 2/Part 2.srcs/sim_1/new/TB_CLA_4bits.v,,register_logic,,,,,,,,
