#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u2);
RWStructuredBuffer<uint> _wave_op_index : register(u3);

[numthreads(4, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  for (uint i0 = 0; (i0 < 3); i0 = (i0 + 1)) {
    if (((WaveGetLaneIndex() < 1) || (WaveGetLaneIndex() >= 2))) {
      result = (result + WaveActiveSum(result));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = ((18 << 6) | (i0 << 4));
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
    }
    uint counter1 = 0;
    while ((counter1 < 2)) {
      counter1 = (counter1 + 1);
      if ((((WaveGetLaneIndex() == 1) || (WaveGetLaneIndex() == 2)) || (WaveGetLaneIndex() == 3))) {
        result = (result + WaveActiveMin(WaveGetLaneIndex()));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (((40 << 6) | (i0 << 4)) | (counter1 << 2));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      if ((((WaveGetLaneIndex() == 1) || (WaveGetLaneIndex() == 2)) || (WaveGetLaneIndex() == 0))) {
        result = (result + WaveActiveMin(result));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (((55 << 6) | (i0 << 4)) | (counter1 << 2));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
    }
    if (((WaveGetLaneIndex() < 1) || (WaveGetLaneIndex() >= 2))) {
      result = (result + WaveActiveMax(WaveGetLaneIndex()));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = ((66 << 6) | (i0 << 4));
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
    }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 4 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 162
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [1152, 13, 0, 1152, 13, 0, 1152, 13, 0, 1168, 13, 0, 1168, 13, 0, 1168, 13, 0, 1184, 13, 0, 1184, 13, 0, 1184, 13, 0, 2564, 14, 0, 2564, 14, 0, 2564, 14, 0, 2568, 14, 0, 2568, 14, 0, 2568, 14, 0, 2580, 14, 0, 2580, 14, 0, 2580, 14, 0, 2584, 14, 0, 2584, 14, 0, 2584, 14, 0, 2596, 14, 0, 2596, 14, 0, 2596, 14, 0, 2600, 14, 0, 2600, 14, 0, 2600, 14, 0, 3524, 7, 0, 3524, 7, 0, 3524, 7, 0, 3528, 7, 0, 3528, 7, 0, 3528, 7, 0, 3540, 7, 0, 3540, 7, 0, 3540, 7, 0, 3544, 7, 0, 3544, 7, 0, 3544, 7, 0, 3556, 7, 0, 3556, 7, 0, 3556, 7, 0, 3560, 7, 0, 3560, 7, 0, 3560, 7, 0, 4224, 13, 0, 4224, 13, 0, 4224, 13, 0, 4240, 13, 0, 4240, 13, 0, 4240, 13, 0, 4256, 13, 0, 4256, 13, 0, 4256, 13, 0]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 2
        Space: 0
      VulkanBinding:
        Binding: 2
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 3
        Space: 0
      VulkanBinding:
        Binding: 3
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
