OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 48 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_matmul
Die area:                 ( 0 0 ) ( 142798 142798 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     760403
Number of terminals:      477
Number of snets:          2
Number of nets:           63416

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
  Complete 600000 instances.
  Complete 700000 instances.
[INFO DRT-0164] Number of unique instances = 298.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0019]   Complete 600000 insts.
[INFO DRT-0019]   Complete 700000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 2621715.
[INFO DRT-0033] V1 shape region query size = 2126955.
[INFO DRT-0033] M2 shape region query size = 74621.
[INFO DRT-0033] V2 shape region query size = 18504.
[INFO DRT-0033] M3 shape region query size = 37008.
[INFO DRT-0033] V3 shape region query size = 12336.
[INFO DRT-0033] M4 shape region query size = 31094.
[INFO DRT-0033] V4 shape region query size = 12336.
[INFO DRT-0033] M5 shape region query size = 12871.
[INFO DRT-0033] V5 shape region query size = 576.
[INFO DRT-0033] M6 shape region query size = 312.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0078]   Complete 957 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 288 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0083]   Complete 60000 groups.
[INFO DRT-0084]   Complete 63007 groups.
#scanned instances     = 760403
#unique  instances     = 294
#stdCellGenAp          = 11023
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 8968
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 189875
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:11:57, elapsed time = 00:00:53, memory = 1608.33 (MB), peak = 1608.33 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.
[INFO DRT-0156] guideIn read 600000 guides.
[INFO DRT-0156] guideIn read 700000 guides.

Number of guides:     701560

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 264 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 264 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0027]   Complete 500000 origin guides.
[INFO DRT-0027]   Complete 600000 origin guides.
[INFO DRT-0027]   Complete 700000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
  complete 60000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0029]   Complete 60000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 171871.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 147422.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 128589.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 84660.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 37839.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 16353.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 1528.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 339827 vertical wires in 6 frboxes and 248435 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 28691 vertical wires in 6 frboxes and 16801 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:51, elapsed time = 00:00:11, memory = 3622.34 (MB), peak = 3731.68 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3622.34 (MB), peak = 3731.68 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:16, memory = 8285.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:31, memory = 12087.19 (MB).
    Completing 30% with 3121 violations.
    elapsed time = 00:00:53, memory = 13413.22 (MB).
    Completing 40% with 3121 violations.
    elapsed time = 00:01:13, memory = 13551.55 (MB).
    Completing 50% with 3121 violations.
    elapsed time = 00:01:30, memory = 12911.30 (MB).
    Completing 60% with 5970 violations.
    elapsed time = 00:02:03, memory = 14870.54 (MB).
    Completing 70% with 5970 violations.
    elapsed time = 00:02:27, memory = 15549.33 (MB).
    Completing 80% with 8091 violations.
    elapsed time = 00:03:00, memory = 16268.33 (MB).
    Completing 90% with 8091 violations.
    elapsed time = 00:03:27, memory = 16279.02 (MB).
    Completing 100% with 9878 violations.
    elapsed time = 00:03:56, memory = 15309.78 (MB).
[INFO DRT-0199]   Number of violations = 41572.
[INFO DRT-0267] cpu time = 00:55:11, elapsed time = 00:03:59, memory = 15438.68 (MB), peak = 16817.23 (MB)
Total wire length = 303253 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18131 um.
Total wire length on LAYER M3 = 80303 um.
Total wire length on LAYER M4 = 73003 um.
Total wire length on LAYER M5 = 74816 um.
Total wire length on LAYER M6 = 44220 um.
Total wire length on LAYER M7 = 12776 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 579320.
Up-via summary (total 579320):.

-----------------
 Active         0
     M1    188862
     M2    199971
     M3    109833
     M4     50296
     M5     26263
     M6      4095
     M7         0
     M8         0
     M9         0
-----------------
           579320


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 41572 violations.
    elapsed time = 00:00:28, memory = 17712.55 (MB).
    Completing 20% with 41572 violations.
    elapsed time = 00:00:54, memory = 18000.37 (MB).
    Completing 30% with 28441 violations.
    elapsed time = 00:01:26, memory = 18575.63 (MB).
    Completing 40% with 28441 violations.
    elapsed time = 00:01:53, memory = 18585.26 (MB).
    Completing 50% with 28441 violations.
    elapsed time = 00:02:15, memory = 17005.41 (MB).
    Completing 60% with 18344 violations.
    elapsed time = 00:02:52, memory = 19104.60 (MB).
    Completing 70% with 18344 violations.
    elapsed time = 00:03:20, memory = 19354.16 (MB).
    Completing 80% with 8900 violations.
    elapsed time = 00:03:53, memory = 19734.50 (MB).
    Completing 90% with 8900 violations.
    elapsed time = 00:04:21, memory = 19776.77 (MB).
    Completing 100% with 1054 violations.
    elapsed time = 00:04:49, memory = 18434.83 (MB).
[INFO DRT-0199]   Number of violations = 21084.
[INFO DRT-0267] cpu time = 01:06:39, elapsed time = 00:04:52, memory = 18457.00 (MB), peak = 20037.62 (MB)
Total wire length = 301367 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19112 um.
Total wire length on LAYER M3 = 79989 um.
Total wire length on LAYER M4 = 72030 um.
Total wire length on LAYER M5 = 73783 um.
Total wire length on LAYER M6 = 43735 um.
Total wire length on LAYER M7 = 12714 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 571352.
Up-via summary (total 571352):.

-----------------
 Active         0
     M1    188868
     M2    200907
     M3    104163
     M4     48945
     M5     24750
     M6      3719
     M7         0
     M8         0
     M9         0
-----------------
           571352


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 21084 violations.
    elapsed time = 00:00:28, memory = 20624.82 (MB).
    Completing 20% with 21084 violations.
    elapsed time = 00:00:51, memory = 20702.11 (MB).
    Completing 30% with 15487 violations.
    elapsed time = 00:01:23, memory = 21131.72 (MB).
    Completing 40% with 15487 violations.
    elapsed time = 00:01:50, memory = 21105.42 (MB).
    Completing 50% with 15487 violations.
    elapsed time = 00:02:12, memory = 20289.47 (MB).
    Completing 60% with 9600 violations.
    elapsed time = 00:02:49, memory = 21578.94 (MB).
    Completing 70% with 9600 violations.
    elapsed time = 00:03:14, memory = 21754.57 (MB).
    Completing 80% with 6707 violations.
    elapsed time = 00:03:50, memory = 22123.55 (MB).
    Completing 90% with 6707 violations.
    elapsed time = 00:04:16, memory = 22143.83 (MB).
    Completing 100% with 2931 violations.
    elapsed time = 00:04:48, memory = 20595.15 (MB).
[INFO DRT-0199]   Number of violations = 20619.
[INFO DRT-0267] cpu time = 01:05:44, elapsed time = 00:04:51, memory = 20679.45 (MB), peak = 22544.75 (MB)
Total wire length = 300299 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19262 um.
Total wire length on LAYER M3 = 79627 um.
Total wire length on LAYER M4 = 71818 um.
Total wire length on LAYER M5 = 73320 um.
Total wire length on LAYER M6 = 43601 um.
Total wire length on LAYER M7 = 12670 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 568162.
Up-via summary (total 568162):.

-----------------
 Active         0
     M1    188866
     M2    200377
     M3    102619
     M4     48308
     M5     24285
     M6      3707
     M7         0
     M8         0
     M9         0
-----------------
           568162


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 20619 violations.
    elapsed time = 00:00:16, memory = 22819.82 (MB).
    Completing 20% with 20619 violations.
    elapsed time = 00:00:30, memory = 22951.76 (MB).
    Completing 30% with 14036 violations.
    elapsed time = 00:00:57, memory = 23485.77 (MB).
    Completing 40% with 14036 violations.
    elapsed time = 00:01:10, memory = 23549.08 (MB).
    Completing 50% with 14036 violations.
    elapsed time = 00:01:22, memory = 21765.62 (MB).
    Completing 60% with 10224 violations.
    elapsed time = 00:01:48, memory = 23928.07 (MB).
    Completing 70% with 10224 violations.
    elapsed time = 00:02:03, memory = 24211.79 (MB).
    Completing 80% with 3786 violations.
    elapsed time = 00:02:36, memory = 24500.39 (MB).
    Completing 90% with 3786 violations.
    elapsed time = 00:02:51, memory = 24436.70 (MB).
    Completing 100% with 100 violations.
    elapsed time = 00:03:21, memory = 22858.32 (MB).
[INFO DRT-0199]   Number of violations = 107.
[INFO DRT-0267] cpu time = 00:37:59, elapsed time = 00:03:22, memory = 22865.02 (MB), peak = 24709.49 (MB)
Total wire length = 300292 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19344 um.
Total wire length on LAYER M3 = 79676 um.
Total wire length on LAYER M4 = 71807 um.
Total wire length on LAYER M5 = 73258 um.
Total wire length on LAYER M6 = 43537 um.
Total wire length on LAYER M7 = 12666 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 567840.
Up-via summary (total 567840):.

-----------------
 Active         0
     M1    188867
     M2    200428
     M3    102436
     M4     48190
     M5     24228
     M6      3691
     M7         0
     M8         0
     M9         0
-----------------
           567840


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 107 violations.
    elapsed time = 00:00:00, memory = 22865.02 (MB).
    Completing 20% with 107 violations.
    elapsed time = 00:00:00, memory = 22865.02 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:01, memory = 22865.02 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:01, memory = 22865.02 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:03, memory = 22865.02 (MB).
    Completing 60% with 43 violations.
    elapsed time = 00:00:03, memory = 22865.02 (MB).
    Completing 70% with 43 violations.
    elapsed time = 00:00:03, memory = 22865.02 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:05, memory = 22865.02 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:05, memory = 22865.02 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:23, memory = 22865.10 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:23, memory = 22865.10 (MB), peak = 24709.49 (MB)
Total wire length = 300286 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19339 um.
Total wire length on LAYER M3 = 79677 um.
Total wire length on LAYER M4 = 71809 um.
Total wire length on LAYER M5 = 73256 um.
Total wire length on LAYER M6 = 43537 um.
Total wire length on LAYER M7 = 12666 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 567810.
Up-via summary (total 567810):.

-----------------
 Active         0
     M1    188867
     M2    200409
     M3    102428
     M4     48187
     M5     24228
     M6      3691
     M7         0
     M8         0
     M9         0
-----------------
           567810


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 22865.10 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 22865.10 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 22865.10 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 22865.10 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 22865.10 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 22865.10 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 22865.10 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 22865.15 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 22865.15 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 22865.15 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 22865.15 (MB), peak = 24709.49 (MB)
Total wire length = 300286 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19339 um.
Total wire length on LAYER M3 = 79677 um.
Total wire length on LAYER M4 = 71809 um.
Total wire length on LAYER M5 = 73256 um.
Total wire length on LAYER M6 = 43537 um.
Total wire length on LAYER M7 = 12666 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 567811.
Up-via summary (total 567811):.

-----------------
 Active         0
     M1    188867
     M2    200411
     M3    102427
     M4     48187
     M5     24228
     M6      3691
     M7         0
     M8         0
     M9         0
-----------------
           567811


[INFO DRT-0198] Complete detail routing.
Total wire length = 300286 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19339 um.
Total wire length on LAYER M3 = 79677 um.
Total wire length on LAYER M4 = 71809 um.
Total wire length on LAYER M5 = 73256 um.
Total wire length on LAYER M6 = 43537 um.
Total wire length on LAYER M7 = 12666 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 567811.
Up-via summary (total 567811):.

-----------------
 Active         0
     M1    188867
     M2    200411
     M3    102427
     M4     48187
     M5     24228
     M6      3691
     M7         0
     M8         0
     M9         0
-----------------
           567811


[INFO DRT-0267] cpu time = 03:46:30, elapsed time = 00:17:32, memory = 22865.15 (MB), peak = 24709.49 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 18:51.80[h:]min:sec. CPU time: user 14224.62 sys 149.72 (1270%). Peak memory: 25302516KB.
