/* Generated by Yosys 0.60+39 (git sha1 49feaa114, g++ 15.2.1 -fPIC -O3) */

module fp_add16(clk, X, Y, R);
  input clk;
  wire clk;
  input [33:0] X;
  wire [33:0] X;
  input [33:0] Y;
  wire [33:0] Y;
  output [33:0] R;
  wire [33:0] R;
  wire _000_;
  wire [33:0] _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire [33:0] _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire [23:0] _034_;
  wire [1:0] _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire [1:0] _040_;
  wire _041_;
  wire _042_;
  reg [7:0] _043_;
  reg [7:0] _044_;
  wire _045_;
  reg _046_;
  reg _047_;
  reg _048_;
  reg _049_;
  reg _050_;
  reg _051_;
  reg _052_;
  reg [5:0] _053_;
  reg [1:0] _054_;
  reg [1:0] _055_;
  wire _056_;
  reg [1:0] _057_;
  reg [1:0] _058_;
  reg [1:0] _059_;
  reg [1:0] _060_;
  reg _061_;
  reg _062_;
  reg _063_;
  reg _064_;
  reg _065_;
  reg _066_;
  wire _067_;
  reg _068_;
  reg [26:0] _069_;
  reg [4:0] _070_;
  reg [27:0] _071_;
  reg [8:0] _072_;
  reg [8:0] _073_;
  reg [8:0] _074_;
  reg [8:0] _075_;
  reg [8:0] _076_;
  reg _077_;
  wire _078_;
  reg _079_;
  reg _080_;
  reg _081_;
  reg _082_;
  reg [22:0] _083_;
  reg [7:0] _084_;
  reg [1:0] _085_;
  reg _086_;
  reg _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire [7:0] _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire [7:0] _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire [7:0] _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire [1:0] _155_;
  wire [33:0] _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire [4:0] _164_;
  wire [25:0] _165_;
  wire _166_;
  wire _167_;
  wire [26:0] _168_;
  wire _169_;
  wire _170_;
  wire [26:0] _171_;
  wire [4:0] _172_;
  wire [27:0] _173_;
  wire [8:0] _174_;
  wire [9:0] _175_;
  wire _176_;
  wire _177_;
  wire cinsigadd;
  wire [33:0] computedr;
  wire effsub;
  wire effsub_d1;
  wire effsub_d2;
  wire effsub_d3;
  wire effsub_d4;
  wire effsub_d5;
  wire effsub_d6;
  wire effsub_d7;
  wire [26:0] effsubvector;
  wire [26:0] effsubvector_d1;
  wire eqdiffsign;
  wire eqdiffsign_d1;
  wire eqdiffsign_d2;
  wire [32:0] excexpfracx;
  wire [32:0] excexpfracy;
  wire [1:0] excr;
  wire [1:0] excrt;
  wire [1:0] excrt2;
  wire [1:0] excrt2_d1;
  wire [1:0] excrt_d1;
  wire [1:0] excrt_d2;
  wire [1:0] excrt_d3;
  wire [1:0] excrt_d4;
  wire [1:0] excrt_d5;
  wire [1:0] excrt_d6;
  wire [1:0] excx;
  wire [1:0] excy;
  wire [3:0] exexpexc;
  wire [7:0] exmey;
  wire [7:0] expdiff;
  wire [7:0] expdiff_d1;
  wire [33:0] expfrac;
  wire [7:0] expr;
  wire [7:0] expr_d1;
  wire [7:0] expx;
  wire [7:0] expx_d1;
  wire [8:0] extendedexpinc;
  wire [8:0] extendedexpinc_d1;
  wire [8:0] extendedexpinc_d2;
  wire [8:0] extendedexpinc_d3;
  wire [8:0] extendedexpinc_d4;
  wire [8:0] extendedexpinc_d5;
  wire [7:0] eymex;
  wire [26:0] fracaddresult;
  wire [22:0] fracr;
  wire [22:0] fracr_d1;
  wire [27:0] fracsticky;
  wire [26:0] fracxpad;
  wire [23:0] fracy;
  wire [26:0] fracypad;
  wire [26:0] fracypadxorop;
  wire lsb;
  wire lsb_d1;
  wire needtoround;
  wire [33:0] newx;
  wire [33:0] newy;
  wire [4:0] nzerosnew;
  wire [4:0] nzerosnew_d1;
  wire rnd;
  wire rnd_d1;
  wire [33:0] roundedexpfrac;
  wire [27:0] shiftedfrac;
  wire [27:0] shiftedfrac_d1;
  wire [25:0] shiftedfracy;
  wire shiftedout;
  wire shiftedout_d1;
  wire [4:0] shiftval;
  wire signr;
  wire signr2;
  wire signr2_d1;
  wire signr2_d2;
  wire signr_d1;
  wire signr_d2;
  wire signr_d3;
  wire signr_d4;
  wire signr_d5;
  wire signx;
  wire signy;
  wire sticky;
  wire sticky_d1;
  wire stk;
  wire stk_d1;
  wire swap;
  wire [5:0] sxsyexnxy;
  wire [5:0] sxsyexnxy_d1;
  wire [9:0] updatedexp;
  wire [1:0] upexc;
  assign _093_ = sxsyexnxy_d1 == 6'h15;
  assign _094_ = _092_ | _093_;
  assign _095_ = sxsyexnxy_d1 == 6'h25;
  assign _096_ = _094_ | _095_;
  assign _097_ = sxsyexnxy_d1 == 6'h35;
  assign _098_ = _096_ | _097_;
  assign _099_ = sxsyexnxy_d1 == 6'h04;
  assign _100_ = _098_ | _099_;
  assign _102_ = sxsyexnxy_d1 == 6'h14;
  assign _103_ = _100_ | _102_;
  assign _104_ = sxsyexnxy_d1 == 6'h24;
  assign _105_ = _103_ | _104_;
  assign _106_ = sxsyexnxy_d1 == 6'h34;
  assign _107_ = _105_ | _106_;
  assign _108_ = sxsyexnxy_d1 == 6'h01;
  assign _109_ = _107_ | _108_;
  assign _110_ = sxsyexnxy_d1 == 6'h11;
  assign _111_ = _109_ | _110_;
  assign _113_ = sxsyexnxy_d1 == 6'h21;
  assign _114_ = _111_ | _113_;
  assign _115_ = sxsyexnxy_d1 == 6'h31;
  assign _116_ = _114_ | _115_;
  assign _117_ = sxsyexnxy_d1 == 6'h3a;
  assign _118_ = sxsyexnxy_d1 == 6'h0a;
  assign _119_ = _117_ | _118_;
  assign _120_ = sxsyexnxy_d1 == 6'h08;
  assign _121_ = _119_ | _120_;
  assign _122_ = sxsyexnxy_d1 == 6'h18;
  assign _124_ = _121_ | _122_;
  assign _125_ = sxsyexnxy_d1 == 6'h28;
  assign _126_ = _124_ | _125_;
  assign _127_ = sxsyexnxy_d1 == 6'h38;
  assign _128_ = _126_ | _127_;
  assign _129_ = sxsyexnxy_d1 == 6'h02;
  assign _130_ = _128_ | _129_;
  assign _131_ = sxsyexnxy_d1 == 6'h12;
  assign _132_ = _130_ | _131_;
  assign _133_ = sxsyexnxy_d1 == 6'h22;
  assign _135_ = _132_ | _133_;
  assign _136_ = sxsyexnxy_d1 == 6'h32;
  assign _137_ = _135_ | _136_;
  assign _138_ = sxsyexnxy_d1 == 6'h09;
  assign _139_ = _137_ | _138_;
  assign _140_ = sxsyexnxy_d1 == 6'h19;
  assign _141_ = _139_ | _140_;
  assign _142_ = sxsyexnxy_d1 == 6'h29;
  assign _143_ = _141_ | _142_;
  assign _144_ = sxsyexnxy_d1 == 6'h39;
  assign _146_ = _143_ | _144_;
  assign _147_ = sxsyexnxy_d1 == 6'h06;
  assign _148_ = _146_ | _147_;
  assign _149_ = sxsyexnxy_d1 == 6'h16;
  assign _150_ = _148_ | _149_;
  assign _151_ = sxsyexnxy_d1 == 6'h26;
  assign _152_ = _150_ | _151_;
  assign _153_ = sxsyexnxy_d1 == 6'h36;
  assign _154_ = _152_ | _153_;
  function [1:0] \:189 ;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* parallel_case *)
    casez (s)
      3'b??1:
        \:189  = b[1:0];
      3'b?1?:
        \:189  = b[3:2];
      3'b1??:
        \:189  = b[5:4];
      default:
        \:189  = a;
    endcase
  endfunction
  assign _155_ = \:189 (2'h3, 6'h24, { _154_, _116_, _091_ });
  assign _157_ = sxsyexnxy == 6'h20;
  assign _158_ = sxsyexnxy == 6'h10;
  assign _159_ = _157_ | _158_;
  assign _160_ = _159_ ? 1'h0 : signx;
  assign _161_ = expdiff > 8'h19;
  assign _162_ = _161_ ? 1'h1 : 1'h0;
  assign _163_ = ~ shiftedout_d1;
  assign _164_ = _163_ ? expdiff_d1[4:0] : 5'h1a;
  assign _168_ = fracypad ^ effsubvector_d1;
  assign _169_ = ~ sticky;
  assign _170_ = effsub_d2 & _169_;
  assign _174_ = { 1'h0, expx_d1 } + 9'h001;
  assign _175_ = { 1'h0, extendedexpinc_d5 } - { 5'h00, nzerosnew_d1 };
  assign _176_ = nzerosnew == 5'h1f;
  assign _177_ = _176_ ? 1'h1 : 1'h0;
  assign _002_ = shiftedfrac[2] | shiftedfrac[1];
  assign _003_ = _002_ | shiftedfrac[0];
  assign _004_ = stk_d1 & rnd_d1;
  assign _005_ = ~ stk_d1;
  assign _006_ = _005_ & rnd_d1;
  assign _007_ = lsb_d1 & _006_;
  assign _008_ = _004_ | _007_;
  assign _009_ = _008_ ? 1'h1 : 1'h0;
  assign _011_ = exexpexc == 4'h0;
  assign _013_ = exexpexc == 4'h4;
  assign _014_ = _011_ | _013_;
  assign _015_ = exexpexc == 4'h8;
  assign _016_ = _014_ | _015_;
  assign _017_ = exexpexc == 4'hc;
  assign _018_ = _016_ | _017_;
  assign _019_ = exexpexc == 4'h9;
  assign _020_ = _018_ | _019_;
  assign _021_ = exexpexc == 4'hd;
  assign _022_ = _020_ | _021_;
  assign _024_ = exexpexc == 4'h1;
  assign _025_ = exexpexc == 4'h2;
  assign _026_ = exexpexc == 4'h6;
  assign _027_ = _025_ | _026_;
  assign _028_ = exexpexc == 4'ha;
  assign _029_ = _027_ | _028_;
  assign _030_ = exexpexc == 4'he;
  assign _031_ = _029_ | _030_;
  assign _032_ = exexpexc == 4'h5;
  assign _033_ = _031_ | _032_;
  function [1:0] \:299 ;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* parallel_case *)
    casez (s)
      3'b??1:
        \:299  = b[1:0];
      3'b?1?:
        \:299  = b[3:2];
      3'b1??:
        \:299  = b[5:4];
      default:
        \:299  = a;
    endcase
  endfunction
  assign _035_ = \:299 (2'h3, 6'h24, { _033_, _024_, _022_ });
  assign _036_ = effsub_d7 & eqdiffsign_d2;
  assign _037_ = excrt_d6 == 2'h3;
  assign _038_ = ~ _037_;
  assign _039_ = _038_ & _036_;
  assign _040_ = _039_ ? 2'h0 : excrt2_d1;
  assign _041_ = effsub_d5 & eqdiffsign;
  assign _042_ = _041_ ? 1'h0 : signr_d5;
  always @(posedge clk)
    _043_ <= expdiff;
  always @(posedge clk)
    _044_ <= expx;
  always @(posedge clk)
    _046_ <= effsub;
  always @(posedge clk)
    _047_ <= effsub_d1;
  always @(posedge clk)
    _048_ <= effsub_d2;
  always @(posedge clk)
    _049_ <= effsub_d3;
  always @(posedge clk)
    _050_ <= effsub_d4;
  always @(posedge clk)
    _051_ <= effsub_d5;
  always @(posedge clk)
    _052_ <= effsub_d6;
  always @(posedge clk)
    _053_ <= sxsyexnxy;
  always @(posedge clk)
    _054_ <= excrt;
  always @(posedge clk)
    _055_ <= excrt_d1;
  always @(posedge clk)
    _057_ <= excrt_d2;
  always @(posedge clk)
    _058_ <= excrt_d3;
  always @(posedge clk)
    _059_ <= excrt_d4;
  always @(posedge clk)
    _060_ <= excrt_d5;
  always @(posedge clk)
    _061_ <= signr;
  always @(posedge clk)
    _062_ <= signr_d1;
  always @(posedge clk)
    _063_ <= signr_d2;
  always @(posedge clk)
    _064_ <= signr_d3;
  always @(posedge clk)
    _065_ <= signr_d4;
  always @(posedge clk)
    _066_ <= shiftedout;
  always @(posedge clk)
    _068_ <= sticky;
  always @(posedge clk)
    _069_ <= effsubvector;
  always @(posedge clk)
    _070_ <= nzerosnew;
  always @(posedge clk)
    _071_ <= shiftedfrac;
  always @(posedge clk)
    _072_ <= extendedexpinc;
  always @(posedge clk)
    _073_ <= extendedexpinc_d1;
  always @(posedge clk)
    _074_ <= extendedexpinc_d2;
  always @(posedge clk)
    _075_ <= extendedexpinc_d3;
  always @(posedge clk)
    _076_ <= extendedexpinc_d4;
  always @(posedge clk)
    _077_ <= eqdiffsign;
  always @(posedge clk)
    _079_ <= eqdiffsign_d1;
  always @(posedge clk)
    _080_ <= stk;
  always @(posedge clk)
    _081_ <= rnd;
  always @(posedge clk)
    _082_ <= lsb;
  always @(posedge clk)
    _083_ <= fracr;
  always @(posedge clk)
    _084_ <= expr;
  always @(posedge clk)
    _085_ <= excrt2;
  always @(posedge clk)
    _086_ <= signr2;
  always @(posedge clk)
    _087_ <= signr2_d1;
  assign _000_ = excexpfracx < excexpfracy;
  assign _090_ = _000_ ? 1'h1 : 1'h0;
  assign _101_ = X[30:23] - Y[30:23];
  assign _112_ = Y[30:23] - X[30:23];
  assign _123_ = ~ swap;
  assign _134_ = _123_ ? exmey : eymex;
  assign _145_ = ~ swap;
  assign _156_ = _145_ ? X : Y;
  assign _167_ = ~ swap;
  assign _001_ = _167_ ? Y : X;
  assign _012_ = signx ^ signy;
  assign _023_ = excy == 2'h0;
  assign _034_ = _023_ ? 24'h000000 : { 1'h1, newy[22:0] };
  assign _045_ = sxsyexnxy_d1 == 6'h00;
  assign _056_ = sxsyexnxy_d1 == 6'h10;
  assign _067_ = _045_ | _056_;
  assign _078_ = sxsyexnxy_d1 == 6'h20;
  assign _088_ = _067_ | _078_;
  assign _089_ = sxsyexnxy_d1 == 6'h30;
  assign _091_ = _088_ | _089_;
  assign _092_ = sxsyexnxy_d1 == 6'h05;
  IntAdder_27_Freq400_uid6 fracadder (
    .Cin(cinsigadd),
    .R(_171_),
    .X(fracxpad),
    .Y(fracypadxorop),
    .clk(clk)
  );
  Normalizer_Z_28_28_28_Freq400_uid8 lzcandshifter (
    .Count(_172_),
    .R(_173_),
    .X(fracsticky),
    .clk(clk)
  );
  RightShifterSticky24_by_max_26_Freq400_uid4 rightshiftercomponent (
    .R(_165_),
    .S(shiftval),
    .Sticky(_166_),
    .X(fracy),
    .clk(clk)
  );
  IntAdder_34_Freq400_uid11 roundingadder (
    .Cin(needtoround),
    .R(_010_),
    .X(expfrac),
    .Y(34'h000000000),
    .clk(clk)
  );
  assign excexpfracx = { X[33:32], X[30:0] };
  assign excexpfracy = { Y[33:32], Y[30:0] };
  assign swap = _090_;
  assign exmey = _101_;
  assign eymex = _112_;
  assign expdiff = _134_;
  assign expdiff_d1 = _043_;
  assign newx = _156_;
  assign newy = _001_;
  assign expx = newx[30:23];
  assign expx_d1 = _044_;
  assign excx = newx[33:32];
  assign excy = newy[33:32];
  assign signx = newx[31];
  assign signy = newy[31];
  assign effsub = _012_;
  assign effsub_d1 = _046_;
  assign effsub_d2 = _047_;
  assign effsub_d3 = _048_;
  assign effsub_d4 = _049_;
  assign effsub_d5 = _050_;
  assign effsub_d6 = _051_;
  assign effsub_d7 = _052_;
  assign sxsyexnxy = { signx, signy, excx, excy };
  assign sxsyexnxy_d1 = _053_;
  assign fracy = _034_;
  assign excrt = _155_;
  assign excrt_d1 = _054_;
  assign excrt_d2 = _055_;
  assign excrt_d3 = _057_;
  assign excrt_d4 = _058_;
  assign excrt_d5 = _059_;
  assign excrt_d6 = _060_;
  assign signr = _160_;
  assign signr_d1 = _061_;
  assign signr_d2 = _062_;
  assign signr_d3 = _063_;
  assign signr_d4 = _064_;
  assign signr_d5 = _065_;
  assign shiftedout = _162_;
  assign shiftedout_d1 = _066_;
  assign shiftval = _164_;
  assign shiftedfracy = _165_;
  assign sticky = _166_;
  assign sticky_d1 = _068_;
  assign fracypad = { 1'h0, shiftedfracy };
  assign effsubvector = { effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub, effsub };
  assign effsubvector_d1 = _069_;
  assign fracypadxorop = _168_;
  assign fracxpad = { 2'h1, newx[22:0], 2'h0 };
  assign cinsigadd = _170_;
  assign fracaddresult = _171_;
  assign fracsticky = { fracaddresult, sticky_d1 };
  assign nzerosnew = _172_;
  assign nzerosnew_d1 = _070_;
  assign shiftedfrac = _173_;
  assign shiftedfrac_d1 = _071_;
  assign extendedexpinc = _174_;
  assign extendedexpinc_d1 = _072_;
  assign extendedexpinc_d2 = _073_;
  assign extendedexpinc_d3 = _074_;
  assign extendedexpinc_d4 = _075_;
  assign extendedexpinc_d5 = _076_;
  assign updatedexp = _175_;
  assign eqdiffsign = _177_;
  assign eqdiffsign_d1 = _077_;
  assign eqdiffsign_d2 = _079_;
  assign expfrac = { updatedexp, shiftedfrac_d1[26:3] };
  assign stk = _003_;
  assign stk_d1 = _080_;
  assign rnd = shiftedfrac[3];
  assign rnd_d1 = _081_;
  assign lsb = shiftedfrac[4];
  assign lsb_d1 = _082_;
  assign needtoround = _009_;
  assign roundedexpfrac = _010_;
  assign upexc = roundedexpfrac[33:32];
  assign fracr = roundedexpfrac[23:1];
  assign fracr_d1 = _083_;
  assign expr = roundedexpfrac[31:24];
  assign expr_d1 = _084_;
  assign exexpexc = { upexc, excrt_d5 };
  assign excrt2 = _035_;
  assign excrt2_d1 = _085_;
  assign excr = _040_;
  assign signr2 = _042_;
  assign signr2_d1 = _086_;
  assign signr2_d2 = _087_;
  assign computedr = { excr, signr2_d2, expr_d1, fracr_d1 };
  assign R = computedr;
endmodule
