# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -march=aarch64 -mcpu=exynos-m1  -resource-pressure=false < %s | FileCheck %s -check-prefixes=ALL,EM1
# RUN: llvm-mca -march=aarch64 -mcpu=exynos-m3  -resource-pressure=false < %s | FileCheck %s -check-prefixes=ALL,EM3

  ldr	w0, [x1, x2, lsl #0]
  str	x3, [x4, w5, sxtw #0]
  ldr	x6, [x7, w8, uxtw #3]
  str	x9, [x10, x11, lsl #3]

# ALL:      Iterations:        100
# ALL-NEXT: Instructions:      400
# ALL-NEXT: Total Cycles:      308
# ALL-NEXT: Total uOps:        600

# EM1:      Dispatch Width:    4
# EM1-NEXT: uOps Per Cycle:    1.95
# EM1-NEXT: IPC:               1.30
# EM1-NEXT: Block RThroughput: 2.0

# EM3:      Dispatch Width:    6
# EM3-NEXT: uOps Per Cycle:    1.95
# EM3-NEXT: IPC:               1.30
# EM3-NEXT: Block RThroughput: 2.0

# ALL:      Instruction Info:
# ALL-NEXT: [1]: #uOps
# ALL-NEXT: [2]: Latency
# ALL-NEXT: [3]: RThroughput
# ALL-NEXT: [4]: MayLoad
# ALL-NEXT: [5]: MayStore
# ALL-NEXT: [6]: HasSideEffects (U)

# ALL:      [1]    [2]    [3]    [4]    [5]    [6]    Instructions:

# EM1-NEXT:  1      5     1.00    *                   ldr	w0, [x1, x2]
# EM3-NEXT:  1      5     0.50    *                   ldr	w0, [x1, x2]

# ALL-NEXT:  2      2     1.00           *            str	x3, [x4, w5, sxtw]

# EM1-NEXT:  2      5     1.00    *                   ldr	x6, [x7, w8, uxtw #3]
# EM3-NEXT:  2      5     0.50    *                   ldr	x6, [x7, w8, uxtw #3]

# ALL-NEXT:  1      1     1.00           *            str	x9, [x10, x11, lsl #3]
