Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:55:33 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/rgb_tr/rgb_tr_ED97_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 Delay1No5_instance/Y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.894ns (28.202%)  route 2.276ns (71.798%))
  Logic Levels:           9  (CARRY8=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 5.676 - 4.000 ) 
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.164ns (routing 0.170ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.155ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2373, routed)        1.164     2.115    Delay1No5_instance/clk_IBUF_BUFG
    SLICE_X118Y412       FDCE                                         r  Delay1No5_instance/Y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y412       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.192 r  Delay1No5_instance/Y_reg[19]/Q
                         net (fo=8, routed)           0.357     2.549    Delay1No4_instance/Y_reg[33]_0[19]
    SLICE_X119Y401       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.697 r  Delay1No4_instance/geqOp_carry__0_i_15/O
                         net (fo=1, routed)           0.009     2.706    Subtract_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X119Y401       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.892 r  Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.918    Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X119Y402       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     2.970 r  Subtract_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.516     3.486    Delay1No4_instance/CO[0]
    SLICE_X122Y405       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     3.538 r  Delay1No4_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.223     3.761    Delay1No4_instance/Subtract_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X121Y401       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.851 r  Delay1No4_instance/shiftedFracY_d1[49]_i_8/O
                         net (fo=1, routed)           0.090     3.941    Delay1No4_instance/shiftedFracY_d1[49]_i_8_n_0
    SLICE_X120Y401       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     3.992 r  Delay1No4_instance/shiftedFracY_d1[49]_i_3/O
                         net (fo=3, routed)           0.221     4.213    Delay1No4_instance/Subtract_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X122Y401       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.252 r  Delay1No4_instance/shiftedFracY_d1[33]_i_3/O
                         net (fo=48, routed)          0.490     4.742    Delay1No5_instance/shiftVal__5[1]
    SLICE_X119Y394       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.891 r  Delay1No5_instance/shiftedFracY_d1[31]_i_3/O
                         net (fo=2, routed)           0.296     5.187    Delay1No5_instance/level4__0[11]
    SLICE_X120Y397       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.237 r  Delay1No5_instance/shiftedFracY_d1[31]_i_1/O
                         net (fo=1, routed)           0.048     5.285    Subtract_impl_instance/FPAddSubOp_instance/D[20]
    SLICE_X120Y397       FDRE                                         r  Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2373, routed)        1.016     5.676    Subtract_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X120Y397       FDRE                                         r  Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/C
                         clock pessimism              0.359     6.035    
                         clock uncertainty           -0.035     6.000    
    SLICE_X120Y397       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.025    Subtract_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  0.740    




