$date
	Sat Nov 18 11:23:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module kmap2_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) d $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1%
1)
#40
1!
0%
0)
1$
1(
#60
0!
1%
1)
#80
1!
0%
0)
0$
0(
1#
1'
#100
1%
1)
#120
0%
0)
1$
1(
#140
0!
1%
1)
#160
0%
0)
0$
0(
0#
0'
1"
1&
#180
1%
1)
#200
1!
0%
0)
1$
1(
#220
0!
1%
1)
#240
1!
0%
0)
0$
0(
1#
1'
#260
1%
1)
#280
0%
0)
1$
1(
#300
0!
1%
1)
#320
