$date
	Tue Mar  4 01:17:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module if_stage_tb $end
$var wire 64 ! pc [63:0] $end
$var wire 32 " instruction [31:0] $end
$var reg 1 # branch_taken $end
$var reg 64 $ branch_target [63:0] $end
$var reg 1 % clk $end
$var reg 1 & pc_stall $end
$var reg 1 ' rst $end
$scope module uut $end
$var wire 1 # branch_taken $end
$var wire 64 ( branch_target [63:0] $end
$var wire 1 % clk $end
$var wire 1 & pc_stall $end
$var wire 1 ' rst $end
$var reg 32 ) instruction [31:0] $end
$var reg 64 * pc [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b10011 )
b0 (
1'
0&
0%
b0 $
0#
b10011 "
b0 !
$end
#5000
1%
#10000
0%
0'
#15000
b110011 "
b110011 )
b100 !
b100 *
1%
#20000
0%
#25000
b100001000000010010011 "
b100001000000010010011 )
b1000 !
b1000 *
1%
#30000
0%
#35000
b1000010000000100010011 "
b1000010000000100010011 )
b1100 !
b1100 *
1%
#40000
0%
#45000
bx "
bx )
b10000 !
b10000 *
1%
#50000
0%
1&
#55000
1%
#60000
0%
0&
#65000
b10100 !
b10100 *
1%
#70000
0%
b101000 $
b101000 (
1#
#75000
b101000 !
b101000 *
1%
#80000
0%
0#
#85000
b1100011000000110010011 "
b1100011000000110010011 )
b101100 !
b101100 *
1%
#90000
0%
#95000
bx "
bx )
b110000 !
b110000 *
1%
#100000
0%
b1010000 $
b1010000 (
1#
#105000
b1010000 !
b1010000 *
1%
#110000
0%
0#
#115000
b10000100000001000010011 "
b10000100000001000010011 )
b1010100 !
b1010100 *
1%
#120000
