
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.571714                       # Number of seconds simulated
sim_ticks                                571714271000                       # Number of ticks simulated
final_tick                               1244565866000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190169                       # Simulator instruction rate (inst/s)
host_op_rate                                   235392                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54361192                       # Simulator tick rate (ticks/s)
host_mem_usage                                2266244                       # Number of bytes of host memory used
host_seconds                                 10516.96                       # Real time elapsed on the host
sim_insts                                  2000000002                       # Number of instructions simulated
sim_ops                                    2475610368                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher     26062976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst     21642624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    100677376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          148382976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     21642624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21642624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19518208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19518208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher       407234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst       338166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1573084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2318484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        304972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             304972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher      45587415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst     37855665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    176097364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             259540444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     37855665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37855665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        34139795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34139795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        34139795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     45587415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     37855665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    176097364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            293680239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2318484                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     304972                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2318484                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   304972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              148248064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  134912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19516608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               148382976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19518208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2108                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             99981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            112715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            103440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            130953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            134635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            131538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            243868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            140465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            308948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           178138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           131829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           108269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           128083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           143501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16711                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  571713658500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2318484                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               304972                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1134711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  493868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  290161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  165342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   88291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   49197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   32436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   25754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   19463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1927737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.026610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.060020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    82.615496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1632661     84.69%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       224555     11.65%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31411      1.63%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12777      0.66%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12803      0.66%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8252      0.43%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2816      0.15%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1073      0.06%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1389      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1927737                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.079679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.986897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            405      2.24%      2.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1284      7.10%      9.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          3418     18.90%     28.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4517     24.98%     53.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         3896     21.54%     74.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2487     13.75%     88.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         1205      6.66%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          533      2.95%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          181      1.00%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           96      0.53%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           33      0.18%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           18      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            6      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18085                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.861874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.825118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.135991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10801     59.72%     59.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              589      3.26%     62.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5559     30.74%     93.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              816      4.51%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              213      1.18%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               74      0.41%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18085                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  80468910558                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            123900960558                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                11581880000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34739.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53489.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       259.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    259.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   615584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   77998                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 26.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                25.58                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     217923.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    26.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6579445740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3497046960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              7587442380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              847138140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         45168049680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          29353817250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1011705120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    195826863000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     28579047840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        301625745                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           318753552435                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            557.539961                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         504686472850                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    467776989                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   19107802000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    834691000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  74416808976                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   47451761911                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 429435430124                       # Time in different power states
system.mem_ctrls_1.actEnergy               7184625000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3818714955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8951482260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              744685200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         45242421120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          30416273310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1025044320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    198569565060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     25304076000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        420880650                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           321680796615                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            562.660078                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         502322274592                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    507077993                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   19140402000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    980191000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  65889776875                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   49743470415                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 435453352717                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   226                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8080104                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           442022658                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8081128                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.698138                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.220930                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.779070                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          525                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         917581222                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        917581222                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    281619011                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       281619011                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    158416317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      158416317                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1295806                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1295806                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       181890                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       181890                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       184712                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       184712                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    440035328                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        440035328                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    441331134                       # number of overall hits
system.cpu.dcache.overall_hits::total       441331134                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     10713515                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10713515                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2333225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2333225                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data         3261                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3261                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2822                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2822                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     13046740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13046740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     13050001                       # number of overall misses
system.cpu.dcache.overall_misses::total      13050001                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 270554021500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 270554021500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  62306622327                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  62306622327                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     25502000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     25502000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 332860643827                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 332860643827                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 332860643827                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 332860643827                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    292332526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    292332526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    160749542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    160749542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1299067                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1299067                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       184712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       184712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       184712                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       184712                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    453082068                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    453082068                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    454381135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    454381135                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.036648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036648                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014515                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014515                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.002510                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002510                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.015278                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015278                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.028796                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028796                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.028720                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028720                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25253.525244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25253.525244                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 26704.077972                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26704.077972                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  9036.853296                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9036.853296                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 25512.936092                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25512.936092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 25506.560791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25506.560791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6141889                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      9233637                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            849995                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          136470                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.225794                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.660563                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8080104                       # number of writebacks
system.cpu.dcache.writebacks::total           8080104                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3335259                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3335259                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1632450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1632450                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4967709                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4967709                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4967709                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4967709                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7378256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7378256                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       700775                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       700775                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         2704                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2704                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2822                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2822                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8079031                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8079031                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8081735                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8081735                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 187750363000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 187750363000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  17133065466                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17133065466                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data     46546500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     46546500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     22680000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22680000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 204883428466                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 204883428466                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 204929974966                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 204929974966                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.025239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.002081                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002081                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.015278                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015278                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017831                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017786                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 25446.441951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25446.441951                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 24448.739561                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24448.739561                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 17213.942308                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 17213.942308                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data  8036.853296                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8036.853296                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25359.901264                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25359.901264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25357.175775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25357.175775                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          13771381                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.923469                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           778846084                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          13771883                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.553347                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   216.129685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   288.793784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.422128                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.564050                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          332                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         719769196                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        719769196                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    338608595                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       338608595                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    338608595                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        338608595                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    338608595                       # number of overall hits
system.cpu.icache.overall_hits::total       338608595                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     14390161                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      14390161                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     14390161                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       14390161                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     14390161                       # number of overall misses
system.cpu.icache.overall_misses::total      14390161                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 138349711014                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 138349711014                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 138349711014                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 138349711014                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 138349711014                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 138349711014                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    352998756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    352998756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    352998756                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    352998756                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    352998756                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    352998756                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.040765                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040765                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.040765                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040765                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.040765                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040765                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  9614.187848                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9614.187848                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  9614.187848                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9614.187848                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  9614.187848                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9614.187848                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      6239918                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs            525636                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.871177                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     13771381                       # number of writebacks
system.cpu.icache.writebacks::total          13771381                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       618477                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       618477                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       618477                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       618477                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       618477                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       618477                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     13771684                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     13771684                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     13771684                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     13771684                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     13771684                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     13771684                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 129068634052                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 129068634052                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 129068634052                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 129068634052                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 129068634052                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 129068634052                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.039013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.039013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.039013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.039013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.039013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.039013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  9372.029888                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9372.029888                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  9372.029888                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9372.029888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  9372.029888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9372.029888                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          4375407                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             4375468                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   32                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                657492                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1910907                       # number of replacements
system.l2.tags.tagsinuse                 31876.265328                       # Cycle average of tags in use
system.l2.tags.total_refs                    20395730                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1942747                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.498397                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    29588.462685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  2287.802643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.902968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.069818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972786                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1548                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          543                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          923                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12390                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.047241                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.924438                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 368177838                       # Number of tag accesses
system.l2.tags.data_accesses                368177838                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1270300                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1270300                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     20169353                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20169353                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       551633                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                551633                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst     13429057                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13429057                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      5954834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5954834                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst      13429057                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6506467                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19935524                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     13429057                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6506467                       # number of overall hits
system.l2.overall_hits::total                19935524                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data         4463                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4463                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       144893                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              144893                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst       338171                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           338171                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1428744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1428744                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst       338171                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1573637                       # number of demand (read+write) misses
system.l2.demand_misses::total                1911808                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       338171                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1573637                       # number of overall misses
system.l2.overall_misses::total               1911808                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data      1175500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1175500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  12337225500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12337225500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst  27411435000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  27411435000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 134806675000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 134806675000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  27411435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 147143900500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     174555335500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  27411435000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 147143900500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    174555335500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1270300                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1270300                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     20169353                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20169353                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         4468                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4468                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       696526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            696526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst     13767228                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13767228                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      7383578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7383578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     13767228                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8080104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21847332                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     13767228                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8080104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21847332                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.998881                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998881                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.208022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.208022                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.024563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024563                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.193503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.193503                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.024563                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.194755                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087508                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.024563                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.194755                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087508                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   263.387856                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   263.387856                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 85147.146515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85147.146515                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 81057.911530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81057.911530                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 94353.274624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94353.274624                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81057.911530                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 93505.618195                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91303.800120                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81057.911530                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 93505.618195                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91303.800120                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    155606                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               304972                       # number of writebacks
system.l2.writebacks::total                    304972                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data           83                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               83                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data          457                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          457                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data          540                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 545                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data          540                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                545                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       511054                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         511054                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data         4463                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4463                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       144810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         144810                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst       338166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       338166                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1428287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1428287                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       338166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1573097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1911263                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       511054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       338166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1573097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2422317                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  32191850810                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  32191850810                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data     47033498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     47033498                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  11463796000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11463796000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst  25382047500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  25382047500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 126216072500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 126216072500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  25382047500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 137679868500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 163061916000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  32191850810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  25382047500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 137679868500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 195253766810                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.998881                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998881                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.207903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.207903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.024563                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.024563                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.193441                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.193441                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.024563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.194688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087483                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.024563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.194688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.110875                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 62991.094503                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62991.094503                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 10538.538651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 10538.538651                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79164.394724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79164.394724                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 75057.952307                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75057.952307                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 88368.844987                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88368.844987                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 75057.952307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 87521.537769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85316.314918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 62991.094503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 75057.952307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 87521.537769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80606.199275                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       4233867                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2323012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2173687                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       304972                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1605935                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4476                       # Transaction distribution
system.membus.trans_dist::ReadExReq            144797                       # Transaction distribution
system.membus.trans_dist::ReadExResp           144797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2173687                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6552351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6552351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    167901184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               167901184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2322960                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2322960    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2322960                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2793093487                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6202363942                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       306600587                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    221736709                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     15636859                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    164452146                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       133671969                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.283201                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        29689754                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        72759                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     12542981                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      9135567                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      3407414                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       692217                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1244565866000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1143428542                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    207776342                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1338914750                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           306600587                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    172497290                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             880512959                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        31344212                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles        43845                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         5483                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles       227347                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         353001943                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2769188                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1104238082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.493027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.325351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        414725455     37.56%     37.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        147466575     13.35%     50.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        124947276     11.32%     62.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        417098776     37.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1104238082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.268141                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.170965                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        242258388                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     253123914                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         548386444                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      49277452                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       11191879                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    127034029                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       4644177                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1462392912                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      67886070                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       11191879                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        303094643                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       133298242                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     12098621                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         534933066                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     109621626                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1420454465                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      18297856                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      68736420                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        5049699                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       37970110                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       15447859                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   1666046549                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6273906712                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1576776274                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1994033                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1426916352                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        239130148                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       185337                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       185333                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         104765987                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    326314659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    178598819                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      9553241                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     25158038                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1400165032                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       555218                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1333058854                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8078797                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    164637833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    420772218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          856                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1104238082                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.207221                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.173981                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    431045368     39.04%     39.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    224092896     20.29%     59.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    266767170     24.16%     83.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    153899467     13.94%     97.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     28432688      2.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          493      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1104238082                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       123842443     39.48%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv             226      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     39.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      109212114     34.82%     74.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      75691770     24.13%     98.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1972722      0.63%     99.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite      2954777      0.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     841041296     63.09%     63.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       931537      0.07%     63.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        839691      0.06%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         3374      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc       459859      0.03%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    316461594     23.74%     87.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    169408106     12.71%     99.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2097885      0.16%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      1815510      0.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1333058854                       # Type of FU issued
system.switch_cpus.iq.rate                   1.165844                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           313674052                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.235304                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4078373203                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1560442156                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1294598695                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     13735434                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      4955735                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4276514                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1637428777                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         9304129                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      8141236                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     42085974                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       180615                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        39880                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     15934228                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      5829591                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1469770                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       11191879                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        17809600                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      24090739                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1400881420                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     326314659                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    178598819                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       185305                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          92320                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      23933510                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        39880                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3764016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      8448364                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     12212380                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1313831148                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     309948506                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     19227704                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                161170                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            478054557                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        240521248                       # Number of branches executed
system.switch_cpus.iew.exec_stores          168106051                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.149028                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1300820909                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1298875209                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         679668304                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1077854689                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.135948                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.630575                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    146488560                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       554362                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     11156632                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1080149717                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.144362                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.849735                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    581233970     53.81%     53.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    229783712     21.27%     75.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    103755069      9.61%     84.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     64497354      5.97%     90.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     24446976      2.26%     92.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22708240      2.10%     95.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     12597868      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10632053      0.98%     97.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     30494475      2.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1080149717                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1236082395                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              446893274                       # Number of memory references committed
system.switch_cpus.commit.loads             284228683                       # Number of loads committed
system.switch_cpus.commit.membars              369424                       # Number of memory barriers committed
system.switch_cpus.commit.branches          229561248                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            4081261                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1074918879                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     22890768                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    786991368     63.67%     63.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       929785      0.08%     63.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       814935      0.07%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            4      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc       453027      0.04%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            2      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    282414569     22.85%     86.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    160850477     13.01%     99.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1814114      0.15%     99.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1814114      0.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1236082395                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      30494475                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2432223259                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2789290282                       # The number of ROB writes
system.switch_cpus.timesIdled                  746590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                39190460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1236082395                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.143429                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.143429                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.874563                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.874563                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1451888959                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       809082035                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1815540                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2971813                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4716601733                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        687817079                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       492796939                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         738854                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     43707741                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     21855685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       431986                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         104052                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       104040                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1244565866000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21155262                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1575272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20581185                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1605935                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           750101                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4468                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           696526                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          696526                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13771684                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7383578                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     41310293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24249248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              65559541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1762470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1034253312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2796724288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2665464                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19803392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24517264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021865                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.146246                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23981210     97.81%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 536042      2.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24517264                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        43705365480                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20658398252                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12122702374                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
