
---------- Begin Simulation Statistics ----------
final_tick                               2542165199500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228306                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   228304                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.39                       # Real time elapsed on the host
host_tick_rate                              661074026                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197884                       # Number of instructions simulated
sim_ops                                       4197884                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012155                       # Number of seconds simulated
sim_ticks                                 12155354500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             53.597964                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  356576                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               665279                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2651                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115219                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            988166                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26084                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          161234                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           135150                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1196962                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72431                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28187                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197884                       # Number of instructions committed
system.cpu.committedOps                       4197884                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.787901                       # CPI: cycles per instruction
system.cpu.discardedOps                        332834                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620604                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1481402                       # DTB hits
system.cpu.dtb.data_misses                       8625                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418356                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876757                       # DTB read hits
system.cpu.dtb.read_misses                       7702                       # DTB read misses
system.cpu.dtb.write_accesses                  202248                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604645                       # DTB write hits
system.cpu.dtb.write_misses                       923                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18275                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3728197                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1169816                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           691161                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17086226                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172774                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  977545                       # ITB accesses
system.cpu.itb.fetch_acv                          339                       # ITB acv
system.cpu.itb.fetch_hits                      972755                       # ITB hits
system.cpu.itb.fetch_misses                      4790                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11204840000     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8845500      0.07%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19188000      0.16%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               926834500      7.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12159708000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8194161500     67.39%     67.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3965546500     32.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24296938                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85425      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542544     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839785     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592855     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197884                       # Class of committed instruction
system.cpu.quiesceCycles                        13771                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7210712                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          427                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158214                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318037                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22893458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22893458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22893458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22893458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117402.348718                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117402.348718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117402.348718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117402.348718                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13132490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13132490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13132490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13132490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67346.102564                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67346.102564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67346.102564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67346.102564                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22543961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22543961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117416.463542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117416.463542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12932993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12932993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67359.338542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67359.338542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.299445                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539657501000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.299445                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206215                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206215                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130767                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34896                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88732                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34567                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28974                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28974                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41339                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11391360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11391360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722233                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18124857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160050                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002674                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051643                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159622     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     428      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160050                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835858535                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378287250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473724250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5712512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10212224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5712512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5712512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34896                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469958486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370183527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840142013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469958486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469958486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183733350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183733350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183733350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469958486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370183527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023875363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000147007250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7470                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7470                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414157                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114067                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159566                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123416                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159566                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123416                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10327                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1961                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5801                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2040294250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4838525500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13671.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32421.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105662                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82097                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159566                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123416                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.943197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.545677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.883406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35054     42.28%     42.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24631     29.71%     72.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10126     12.21%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4736      5.71%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2488      3.00%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1489      1.80%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          952      1.15%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          631      0.76%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2794      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82901                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.976439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.393006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.721177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1328     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5653     75.68%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           299      4.00%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.26%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.21%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7470                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.760538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6624     88.67%     88.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              103      1.38%     90.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              501      6.71%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      2.37%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.79%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7470                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9551296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  660928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7771072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10212224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7898624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12155349500                       # Total gap between requests
system.mem_ctrls.avgGap                      42954.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5083264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7771072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418191341.108151137829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367577268.108470201492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639312658.466686487198                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123416                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2575743750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2262781750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298456730000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28857.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32183.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2418298.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318672480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169370850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568915200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314656380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5313622650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        193026720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7837717320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.795454                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    448854000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11300640500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273254940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145238445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496651260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319171680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5255140080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242275200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7691184645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.740464                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    576559750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11172934750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12148154500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1692681                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1692681                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1692681                       # number of overall hits
system.cpu.icache.overall_hits::total         1692681                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89323                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89323                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89323                       # number of overall misses
system.cpu.icache.overall_misses::total         89323                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5499133000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5499133000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5499133000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5499133000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1782004                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1782004                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1782004                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1782004                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050125                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61564.580231                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61564.580231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61564.580231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61564.580231                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88732                       # number of writebacks
system.cpu.icache.writebacks::total             88732                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89323                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89323                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89323                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89323                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5409811000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5409811000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5409811000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5409811000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050125                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050125                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050125                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050125                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60564.591427                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60564.591427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60564.591427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60564.591427                       # average overall mshr miss latency
system.cpu.icache.replacements                  88732                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1692681                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1692681                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89323                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89323                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5499133000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5499133000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1782004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1782004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61564.580231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61564.580231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89323                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89323                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5409811000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5409811000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60564.591427                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60564.591427                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.851827                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1747738                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88810                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.679518                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.851827                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3653330                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3653330                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337650                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337650                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337650                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337650                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105996                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105996                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105996                       # number of overall misses
system.cpu.dcache.overall_misses::total        105996                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6798392000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6798392000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6798392000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6798392000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443646                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443646                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443646                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443646                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073422                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073422                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073422                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073422                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64138.193894                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64138.193894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64138.193894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64138.193894                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34720                       # number of writebacks
system.cpu.dcache.writebacks::total             34720                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36559                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36559                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36559                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36559                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4426137000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4426137000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4426137000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4426137000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048098                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63743.206072                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63743.206072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63743.206072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63743.206072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103896.634615                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103896.634615                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69284                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3323662000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3323662000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057900                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057900                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67057.985635                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67057.985635                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047253                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047253                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66857.737948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66857.737948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474730000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474730000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61573.752481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61573.752481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721741500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721741500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59397.022803                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59397.022803                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62390500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62390500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079378                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079378                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70259.572072                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70259.572072                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61502500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61502500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079378                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079378                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69259.572072                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69259.572072                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542165199500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.339192                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399132                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69284                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.194157                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.339192                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978847                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978847                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3002214                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3002214                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548927600500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1047547                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                  1047527                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.93                       # Real time elapsed on the host
host_tick_rate                              752584811                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6215038                       # Number of instructions simulated
sim_ops                                       6215038                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004465                       # Number of seconds simulated
sim_ticks                                  4465143000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             42.236792                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   98179                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               232449                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                881                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36131                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            314547                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10488                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           83681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            73193                       # Number of indirect misses.
system.cpu.branchPred.lookups                  393529                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30452                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12597                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1277929                       # Number of instructions committed
system.cpu.committedOps                       1277929                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.928505                       # CPI: cycles per instruction
system.cpu.discardedOps                        111512                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57766                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       424228                       # DTB hits
system.cpu.dtb.data_misses                       1685                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37281                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       257399                       # DTB read hits
system.cpu.dtb.read_misses                       1413                       # DTB read misses
system.cpu.dtb.write_accesses                   20485                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166829                       # DTB write hits
system.cpu.dtb.write_misses                       272                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 809                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1114928                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            330865                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           189663                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6647640                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.144331                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  159293                       # ITB accesses
system.cpu.itb.fetch_acv                          106                       # ITB acv
system.cpu.itb.fetch_hits                      157988                       # ITB hits
system.cpu.itb.fetch_misses                      1305                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.33%      4.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2998     79.61%     84.15% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.81%     86.96% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.99% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.02% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.16%     93.18% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.19%     94.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.50%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3766                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5469                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1324     40.64%     40.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1906     58.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3258                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1323     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1323     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2674                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2936367000     65.72%     65.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41009000      0.92%     66.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6686000      0.15%     66.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1483941500     33.21%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4468003500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.694124                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.820749                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 207                      
system.cpu.kern.mode_good::user                   207                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 207                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.524051                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.687708                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3937921000     88.14%     88.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            530082500     11.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8854137                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21462      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804150     62.93%     64.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2349      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251426     19.67%     84.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165660     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30640      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1277929                       # Class of committed instruction
system.cpu.quiesceCycles                        76149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2206497                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152552                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2200501882                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2200501882                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2200501882                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2200501882                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117894.555692                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117894.555692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117894.555692                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117894.555692                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1266204001                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1266204001                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1266204001                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1266204001                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67838.414198                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67838.414198                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67838.414198                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67838.414198                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4769982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4769982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116341.024390                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116341.024390                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2719982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2719982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66341.024390                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66341.024390                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2195731900                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2195731900                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117897.975730                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117897.975730                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1263484019                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1263484019                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67841.710642                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67841.710642                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51666                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27382                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42648                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6210                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6420                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6420                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8548                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       127946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       127946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5459008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5459008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1515712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1517199                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8168143                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77137                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001478                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038415                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77023     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77137                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1507000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           439612629                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82091250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          226664500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2729536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         955200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3684736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2729536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2729536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1752448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1752448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27382                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27382                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         611298675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         213923720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             825222395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    611298675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        611298675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      392472985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            392472985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      392472985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        611298675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        213923720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1217695380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000093198250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4246                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4246                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157437                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65403                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69991                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69991                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2864                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   790                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3356                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    862154500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  273550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1887967000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15758.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34508.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        65                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38879                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49022                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69991                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    187                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.264889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.528475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.384948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14670     40.75%     40.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10850     30.14%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4543     12.62%     83.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1933      5.37%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1079      3.00%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          569      1.58%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          380      1.06%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          272      0.76%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1704      4.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36000                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.884126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.873946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.414679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1171     27.58%     27.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              30      0.71%     28.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            105      2.47%     30.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           422      9.94%     40.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2073     48.82%     89.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           288      6.78%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            66      1.55%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            33      0.78%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            23      0.54%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            12      0.28%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      0.21%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             3      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4246                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.296750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.275753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.887300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3627     85.42%     85.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              255      6.01%     91.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              210      4.95%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              100      2.36%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.71%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.24%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.07%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.07%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4246                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3501440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  183296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4428544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3684736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4479424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       991.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    825.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1003.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4465143000                       # Total gap between requests
system.mem_ctrls.avgGap                      35002.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2549184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       952256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4428544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570907583.474930047989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 213264390.412580281496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 991803398.009873270988                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69991                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1359501500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    528465500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113371153250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31876.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35408.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1619796.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147226800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78226335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           220947300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          189120600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     352188720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1938359670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         82718880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3008788305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        673.839182                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    197865250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    148980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4119356500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            109913160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58401255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           169789200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172166040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     352188720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1920781440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         97301760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2880541575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.117430                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    236513000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    148980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4080136500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               114000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97325882                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              782500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              548000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6721601000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       480883                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           480883                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       480883                       # number of overall hits
system.cpu.icache.overall_hits::total          480883                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42649                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42649                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42649                       # number of overall misses
system.cpu.icache.overall_misses::total         42649                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2786135500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2786135500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2786135500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2786135500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       523532                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       523532                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       523532                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       523532                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081464                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081464                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081464                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081464                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65327.100284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65327.100284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65327.100284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65327.100284                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42648                       # number of writebacks
system.cpu.icache.writebacks::total             42648                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42649                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42649                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42649                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42649                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2743486500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2743486500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2743486500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2743486500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081464                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081464                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081464                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081464                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64327.100284                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64327.100284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64327.100284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64327.100284                       # average overall mshr miss latency
system.cpu.icache.replacements                  42648                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       480883                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          480883                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42649                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42649                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2786135500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2786135500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       523532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       523532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081464                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081464                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65327.100284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65327.100284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2743486500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2743486500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081464                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081464                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64327.100284                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64327.100284                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997501                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              571514                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42648                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.400722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997501                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1089713                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1089713                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       387271                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           387271                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       387271                       # number of overall hits
system.cpu.dcache.overall_hits::total          387271                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21842                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21842                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21842                       # number of overall misses
system.cpu.dcache.overall_misses::total         21842                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1447225000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1447225000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1447225000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1447225000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       409113                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       409113                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       409113                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       409113                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053389                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053389                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053389                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053389                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66258.813295                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66258.813295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66258.813295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66258.813295                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8758                       # number of writebacks
system.cpu.dcache.writebacks::total              8758                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7213                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7213                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14629                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14629                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14629                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14629                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    981191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    981191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    981191000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    981191000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91366000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91366000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035758                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035758                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035758                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035758                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67071.638526                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67071.638526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67071.638526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67071.638526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102658.426966                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102658.426966                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14927                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       239753                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239753                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    689339000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    689339000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       249333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       249333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038423                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038423                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71956.054280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71956.054280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1376                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1376                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    594175500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    594175500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91366000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91366000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72425.097513                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72425.097513                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194810.234542                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194810.234542                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    757886000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    757886000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61807.698581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61807.698581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5837                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5837                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6425                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6425                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    387015500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    387015500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60235.875486                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60235.875486                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5013                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5013                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23322500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23322500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76718.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76718.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23018500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23018500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057175                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75718.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75718.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5198                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5198                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6762401000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              377529                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14927                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.291686                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            854183                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           854183                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2936631709000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 312081                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   312081                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.29                       # Real time elapsed on the host
host_tick_rate                              219005835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   552475020                       # Number of instructions simulated
sim_ops                                     552475020                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.387704                       # Number of seconds simulated
sim_ticks                                387704108500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             33.173487                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                35919420                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            108277494                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              17625                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6012563                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         147991325                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           13822525                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        41178547                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         27356022                       # Number of indirect misses.
system.cpu.branchPred.lookups               164293309                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6409544                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       351921                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   546259982                       # Number of instructions committed
system.cpu.committedOps                     546259982                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.419043                       # CPI: cycles per instruction
system.cpu.discardedOps                      31901612                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                192134428                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    195360365                       # DTB hits
system.cpu.dtb.data_misses                       4897                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                127801608                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    129600157                       # DTB read hits
system.cpu.dtb.read_misses                       3285                       # DTB read misses
system.cpu.dtb.write_accesses                64332820                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    65760208                       # DTB write hits
system.cpu.dtb.write_misses                      1612                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1943                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          336771518                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         150802953                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         73877913                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        92340705                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.704700                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               176980460                       # ITB accesses
system.cpu.itb.fetch_acv                          152                       # ITB acv
system.cpu.itb.fetch_hits                   176951171                       # ITB hits
system.cpu.itb.fetch_misses                     29289                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    31      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15803      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                    1064      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2436      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1236      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             6063395     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                6083966                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    6086523                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      159                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6687     35.78%     35.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      53      0.28%     36.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     397      2.12%     38.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11552     61.81%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18689                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6686     48.37%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       53      0.38%     48.76% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      397      2.87%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6686     48.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13822                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             378360692000     97.61%     97.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               106319500      0.03%     97.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               446535500      0.12%     97.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8698812500      2.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         387612359500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.578774                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.739579                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2355                      
system.cpu.kern.mode_good::user                  2354                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              2465                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2354                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.955375                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.976976                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        35767219000      9.23%      9.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         351803863500     90.76%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             41226000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       31                       # number of times the context was actually changed
system.cpu.numCycles                        775166181                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       159                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25094178      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               304405478     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15374      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1469      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              144801496     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              65755644     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               732      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              710      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              6184893      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                546259982                       # Class of committed instruction
system.cpu.quiesceCycles                       242036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       682825476                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  5181440                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 631                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        634                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          150                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       810595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1620957                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        81127                       # number of demand (read+write) misses
system.iocache.demand_misses::total             81127                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        81127                       # number of overall misses
system.iocache.overall_misses::total            81127                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   9558897219                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   9558897219                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   9558897219                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   9558897219                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        81127                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           81127                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        81127                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          81127                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117826.336719                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117826.336719                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117826.336719                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117826.336719                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           374                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          80960                       # number of writebacks
system.iocache.writebacks::total                80960                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        81127                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        81127                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        81127                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        81127                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5498018509                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5498018509                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5498018509                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5498018509                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67770.514243                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67770.514243                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67770.514243                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67770.514243                       # average overall mshr miss latency
system.iocache.replacements                     81127                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          167                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              167                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     21621445                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     21621445                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          167                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            167                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 129469.730539                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129469.730539                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          167                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13271445                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13271445                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 79469.730539                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 79469.730539                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        80960                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        80960                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   9537275774                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   9537275774                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        80960                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        80960                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117802.319343                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117802.319343                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        80960                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        80960                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5484747064                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5484747064                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67746.381719                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67746.381719                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  81143                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                81143                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               730143                       # Number of tag accesses
system.iocache.tags.data_accesses              730143                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 541                       # Transaction distribution
system.membus.trans_dist::ReadResp             598335                       # Transaction distribution
system.membus.trans_dist::WriteReq               1309                       # Transaction distribution
system.membus.trans_dist::WriteResp              1309                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       384800                       # Transaction distribution
system.membus.trans_dist::WritebackClean       275919                       # Transaction distribution
system.membus.trans_dist::CleanEvict           149643                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131608                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131608                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         275919                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        321875                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         80960                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       162272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       162272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       827757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       827757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1359958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1363658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2353687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5182592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5182592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     35317632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     35317632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6055                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     48457984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     48464039                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88964263                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              149                       # Total snoops (count)
system.membus.snoopTraffic                       9536                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            812222                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000185                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013588                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  812072     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              812222                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3750500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4358742345                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             897195                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2442935500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1472635250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       17658816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29012224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46672192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     17658816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17658816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24627200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24627200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          275919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          453316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              729253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       384800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             384800                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45547147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          74830840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             120380958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45547147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45547147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       63520606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63520606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       63520606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45547147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         74830840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            183901564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    659365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    262322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    441458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000595373250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39756                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39756                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2040780                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             622157                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      729253                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     660719                       # Number of write requests accepted
system.mem_ctrls.readBursts                    729253                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   660719                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25455                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1354                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             51053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             40792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            51319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            71566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            58645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            46945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            57672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            51476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32596                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10801322000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3518990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23997534500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15347.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34097.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       223                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   413239                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  448098                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                729253                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               660719                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  644161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  37371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  38491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  40030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    756                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       501844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.848702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.326336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.674696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       257817     51.37%     51.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       146457     29.18%     80.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44187      8.80%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18600      3.71%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8317      1.66%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4961      0.99%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3117      0.62%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2252      0.45%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16136      3.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       501844                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.702938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.480353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4783     12.03%     12.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4085     10.28%     22.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         24192     60.85%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4504     11.33%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1649      4.15%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           406      1.02%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            88      0.22%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            23      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            13      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39756                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.585446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.503695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.603070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         39142     98.46%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           450      1.13%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            49      0.12%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            21      0.05%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            17      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             9      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             7      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             9      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            11      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39756                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               45043072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1629120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42199744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46672192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42286016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       116.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    120.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  387700290000                       # Total gap between requests
system.mem_ctrls.avgGap                     278926.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16788608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28253312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     42199744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43302631.135259173810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 72873388.185928910971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2971.338128081767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108845232.936189025640                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       275919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       453316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       660719                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9062919750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14932565000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      2049750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9173789676250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32846.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32940.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    113875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13884555.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2185254120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1161516675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2878947960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1883710080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30605384160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     121540139550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46528786560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       206783739105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.354521                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 119830515000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12946440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 254927153500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1397826360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            742981305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2146169760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1558206540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30605384160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      73847837700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      86690724960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       196989130785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.091419                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 224621443500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12946440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 150136225000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  708                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 708                       # Transaction distribution
system.iobus.trans_dist::WriteReq               82269                       # Transaction distribution
system.iobus.trans_dist::WriteResp              82269                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       162254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       162254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  165954                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1431                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      5182776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      5182776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  5188831                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1287000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            81294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2391000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           422668219                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2425000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 318                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           159                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283736.372561                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          159    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             159                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    387576908500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    127200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    180587697                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        180587697                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    180587697                       # number of overall hits
system.cpu.icache.overall_hits::total       180587697                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       275918                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         275918                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       275918                       # number of overall misses
system.cpu.icache.overall_misses::total        275918                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  18305472500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18305472500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  18305472500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18305472500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    180863615                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    180863615                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    180863615                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    180863615                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001526                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001526                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001526                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001526                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66343.886589                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66343.886589                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66343.886589                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66343.886589                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       275919                       # number of writebacks
system.cpu.icache.writebacks::total            275919                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       275918                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       275918                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       275918                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       275918                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  18029553500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18029553500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  18029553500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18029553500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001526                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001526                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001526                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001526                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65343.882965                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65343.882965                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65343.882965                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65343.882965                       # average overall mshr miss latency
system.cpu.icache.replacements                 275919                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    180587697                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       180587697                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       275918                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        275918                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  18305472500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18305472500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    180863615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    180863615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001526                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001526                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66343.886589                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66343.886589                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       275918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       275918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  18029553500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18029553500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65343.882965                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65343.882965                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           180871683                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            276431                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            654.310417                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         362003149                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        362003149                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    176078777                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        176078777                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    176078777                       # number of overall hits
system.cpu.dcache.overall_hits::total       176078777                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       560481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         560481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       560481                       # number of overall misses
system.cpu.dcache.overall_misses::total        560481                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36159701000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36159701000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36159701000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36159701000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    176639258                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    176639258                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    176639258                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    176639258                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003173                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003173                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003173                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003173                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64515.480453                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64515.480453                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64515.480453                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64515.480453                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       303840                       # number of writebacks
system.cpu.dcache.writebacks::total            303840                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       110336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       110336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       110336                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       110336                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       450145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       450145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       450145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       450145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1850                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1850                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28950542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28950542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28950542000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28950542000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84458500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84458500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002548                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002548                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64313.814438                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64313.814438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64313.814438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64313.814438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 45653.243243                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 45653.243243                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 453316                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    122723907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       122723907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       319067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        319067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21612795500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21612795500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    123042974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    123042974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67737.483036                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67737.483036                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          532                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       318535                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318535                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          541                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          541                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21259149500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21259149500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84458500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84458500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66740.388026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66740.388026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156115.526802                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156115.526802                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     53354870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       53354870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       241414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       241414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14546905500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14546905500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     53596284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     53596284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60257.091552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60257.091552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       109804                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       109804                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       131610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       131610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1309                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1309                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7691392500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7691392500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58440.790973                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58440.790973                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     12148650                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     12148650                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3188                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3188                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    248025500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    248025500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     12151838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     12151838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000262                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000262                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77799.717691                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77799.717691                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3181                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3181                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    243911000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    243911000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000262                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000262                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76677.459918                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76677.459918                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     12151804                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     12151804                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     12151804                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     12151804                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 387704108500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           200899055                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            454340                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            442.177785                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          615                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         402339116                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        402339116                       # Number of data accesses

---------- End Simulation Statistics   ----------
