#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 19 09:33:13 2020
# Process ID: 1904
# Current directory: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11008 C:\LEDMATRIX_GAME\LEDMATRIX_PROJECT\LEDMATRIX_IP_DEF\LEDMATRIX_IP_DEF.xpr
# Log file: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/vivado.log
# Journal file: C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {pl_led_g ( pl_led_g ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports pl_led_g]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {Custom} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_PHASE_ALIGNMENT {false} CONFIG.JITTER_SEL {No_Jitter} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.OVERRIDE_MMCM {false} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.USE_RESET {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {9.750} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {126.750} CONFIG.CLKOUT1_JITTER {327.011} CONFIG.CLKOUT1_PHASE_ERROR {139.555}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.MMCM_CLKFBOUT_MULT_F {15.500} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {100.750} CONFIG.CLKOUT1_JITTER {240.438} CONFIG.CLKOUT1_PHASE_ERROR {106.709}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_CLKOUT0_DIVIDE_F {50.375} CONFIG.CLKOUT1_JITTER {210.103}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.MMCM_CLKOUT0_DIVIDE_F {100.750} CONFIG.CLKOUT1_JITTER {240.438}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.USE_RESET {false}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} CONFIG.MMCM_CLKFBOUT_MULT_F {9.750} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {126.750} CONFIG.CLKOUT1_JITTER {327.011} CONFIG.CLKOUT1_PHASE_ERROR {139.555}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets vhdlnoclk_0_clk65Mhz] [get_bd_cells vhdlnoclk_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} CONFIG.CLKOUT1_JITTER {943.481} CONFIG.CLKOUT1_PHASE_ERROR {919.522}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_gpio_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins MATRIX_IPBLOK_DEF_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_ps7_0_50M/slowest_sync_clk]
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {631.442} CONFIG.CLKOUT1_PHASE_ERROR {346.848}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.PRIM_IN_FREQ {100} CONFIG.PRIMITIVE {MMCM} CONFIG.USE_RESET {true} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.USE_RESET {false}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.USE_DYN_PHASE_SHIFT {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.USE_RESET {false} CONFIG.OVERRIDE_MMCM {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {41} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {82} CONFIG.CLKOUT1_JITTER {446.763} CONFIG.CLKOUT1_PHASE_ERROR {313.282}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {15.625} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {78.125} CONFIG.CLKOUT1_JITTER {290.478} CONFIG.CLKOUT1_PHASE_ERROR {133.882}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 7
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
launch_runs synth_1 -jobs 7
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio_rtl_tri_i[3]} {gpio_rtl_tri_i[2]} {gpio_rtl_tri_i[1]} {gpio_rtl_tri_i[0]}]]
place_ports {gpio_rtl_tri_i[3]} L15
place_ports {gpio_rtl_tri_i[2]} M15
place_ports {gpio_rtl_tri_i[1]} L14
place_ports {gpio_rtl_tri_i[0]} M14
save_constraints
launch_runs impl_1 -jobs 7
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_GAME.xsa
write_hw_platform -fixed -force  -include_bit -file C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/design_1_wrapper.xsa
reset_run impl_1
launch_runs impl_1 -jobs 7
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
close_design
open_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/design_1_wrapper.xsa
close_design
open_run synth_1 -name synth_1
open_bd_design {C:/LEDMATRIX_GAME/LEDMATRIX_PROJECT/LEDMATRIX_IP_DEF/LEDMATRIX_IP_DEF.srcs/sources_1/bd/design_1/design_1.bd}
