converters (ADC) and digital-to-analog converters 
(DAC) in nanoscale CMOS technologies.  Although they 
are mixed-signal designs, we will emphasize the use 
of digital signal processing to compensate the 
unfavorable effects on analog circuitry caused by 
advanced technologies.  The objectives are to improve 
overall all system performance and/or simplify analog 
circuitry. Simpler analog circuits are easier to 
design, can scale along with technologies, and take 
less man-hour to do technology migration. 
This final project report will describe 4 ADC and DAC 
chips that we have designed and successfully 
measured.  They are an 8-channel 6-bit 16-GS/s time-
interleaved ADC, a 10-bit 100-MS/s two-step ADC, an 
8-Bit 1.6-GS/s DAC and a 12-Bit 1.25-GS/s DAC. 
The 8-channel 6-bit 16-GS/s time-interleaved ADC was 
fabricated using a 65 nm CMOS technology.  Each A/D 
channel is a flash ADC using latch-type comparator 
with background offset calibration.  Timing skews 
among the channels are also continuously calibrated 
in the background.  The chip achieves 42.3 dB SFDR 
and 30.8 dB SNDR at 16 GS/s sampling rate. 
The 10-bit 100-MS/s two-step ADC was fabricated using 
a 90 nm CMOS technology.  To reduce power 
consumption, the ADC uses latch-type comparators for 
signal digitalization and an open-loop amplifier for 
residue amplification.  The accuracy of the 
comparators is improved by offset calibration.  The 
gain accuracy and the linearity of the residue 
amplifier are enhanced by digital background 
calibration.  The ADC consumes 6 mW from a 1 V 
supply.  Measured SNDR and SFDR are 58.2 dB and 75 dB 
respectively. 
The 8-Bit 1.6-GS/s DAC was fabricated using a 90 nm 
CMOS technology.  Its dynamic performance is enhanced 
by using a new random return-to-zero (DRRZ) 
technique.  The DAC achieves a spurious-free dynamic 
range (SFDR) better than 60 dB for a sinewave input 
up to 460 MHz, and better than 55 dB up to 800 MHz.  
It consumes a total of 90 mW from a 1.2 V supply and 
a 2.5 V supply. 
The 12-Bit 1.25-GS/s DAC was fabricated using a 90 nm 
 1 
應用於奈米 CMOS ICs之類比數位轉換技術 
Analog-Digital Conversion Techniques in Nanoscale CMOS ICs 
 
計畫編號 ： NSC-98-2221-E-009-131-MY2 
執行期限 ： 自 98年 8月 1日起至 100年 7月 31日止 
 
主持人 ： 吳介琮 交通大學電子研究所 
博士生 ： 黃鈞正、王仲益、鍾勇輝、曾偉信 交通大學電子研究所 
博士生 ： 翟芸、王自強、方炳楠、廖勝暉 交通大學電子研究所 
Email：jtwu@mail.nctu.edu.tw http://www.cc.nctu.edu.tw/~jtwu 
 
一、摘要 
本計畫共執行兩年。在研究在奈米 CMOS 製程下設計高性能的類比數位轉
換器（ADC）與數位類比轉換器（DAC）。雖然是混合訊號式積體電路設計，但
我們將強調利用數位信號處理的技術來彌補先進製程所造成的非理想效應，進而
提升整體系統功能或簡化類比電路。簡化後的類比電路將比較容易設計，可隨著
技術演化，而且容易在短時間中移植至不同廠商的製程中。 
本結案報告將描述 4 個我們設計並且量測成功的 ADC 及 DAC 晶片。包括
一個 8-channel 6-bit 16-GS/s time-interleaved ADC，一個 10-bit 100-MS/s two-step 
ADC，一個 8-Bit 1.6-GS/s DAC，和一個 12-Bit 1.25-GS/s DAC。 
8-channel 6-bit 16-GS/s time-interleaved ADC是用 65 nm CMOS製程製作。每
一 Channel就是一個 Flash ADC。Flash ADC中的比較器是可以自動校正 Offset
的 Latch。而不同 Channel之間的 Timing Skew也會自動校正。此 ADC晶片在 16 
GS/s的取樣頻率工作下有 30.8 dB SNDR和 42.3 dB SFDR。 
10-bit 100-MS/s two-step ADC是用 90 nm CMOS製程製作。為了減少功率消
耗，我們使用了 Latch-Type 比較器和 Open-Loop 放大器。我們並且用校正技術
來提升比較器的解析度以及放大器的準確度與線性度。此 ADC晶片工作在 1 V
電壓之下，總共只消耗 6 mW。在 100 MS/s的取樣頻率工作下有 58.2 dB SNDR
和 75 dB SFDR。 
8-Bit 1.6-GS/s DAC是用 90 nm CMOS製程製作。此 DAC使用了新研發的
Digital Random Return-to-Zero (DRRZ)技術來提升動態性能。此 DAC能夠維持
60 dB以上的 Spurious-Free Dynamic Range (SFDR)直到輸入頻率超過 460 MHz，
或維持 60 dB以上的 SFDR直到輸入頻率超過 800 MHz。此晶片需要 1.2 V以及
2.5 V電源，共消耗 90 mW功率。 
12-Bit 1.25-GS/s DAC是用 90 nm CMOS製程製作。此 DAC使用了 DRRZ
技術與縮小 Current Cell 設計來提升動態性能。DRRZ 同時可以啟動新研發的
Current Cell背景校正技術來維持 DAC的靜態性能。此 DAC能夠維 70 dB以上
 3 
二、緣由與目的 
隨著製程技術的進步，CMOS積體電路已進入奈米時代。奈米級的MOS電
晶體有面積小、速度快的優點，但也有耐壓低、增益小、漏電增加等缺點 
[Murmann06]。製程技術的發展通常是為了要製造更快、更省電、更便宜的數位
電路，同時卻也犧牲了類比電路的性能。 
現在的積體電路設計技術已經是 System-on-a-Chip (SOC) 世代。各種通訊、
視聽娛樂等系統的主要功能都可以實現於單一晶片上。這些高複雜度的晶片可能
有 80% 的面積用於數位電路，而 20% 的面積用於類比電路。類比電路的主要
功能是做為數位電路與外界溝通的介面。其中不可或缺的是類比數位轉換器
（Analog-to-Digital Converter, ADC）以及數位類比轉換器（Digital-to Analog 
Converter, DAC）。類比電路在先進製程中的設計將越來越困難，而且不容易隨著
製程技術而減小面積。 
本計畫將研究在奈米 CMOS製程下設計高性能的 ADC 與 DAC。雖然是混
合訊號式積體電路設計，但我們將強調利用數位信號處理（DSP）的技術來彌補
先進製程所造成的非理想效應，進而提升整體系統功能或簡化類比電路。簡化後
的類比電路將比較容易設計，可隨著技術演化，而且容易在短時間中移植至不同
廠商的製程中。 
三、執行成果 
本計畫將研究在奈米 CMOS 製程下的混合訊號式積體電路設計技術，將利
用數位信號處理（DSP）的方法來彌補先進製程所造成的非理想效應，進而完成
高效能的混合信號式積體電路。所發展的技術會以「晶片效能指標」（Chip 
Performance Index, CPI）來衡量其進步性，而所開發的晶片會以追求最佳 CPI 
（類似功能）為目標。 
本結案報告將描述 4 個我們設計並且量測成功的 ADC 及 DAC 晶片。包括
一個 8-channel 6-bit 16-GS/s time-interleaved ADC，一個 10-bit 100-MS/s two-step 
ADC，一個 8-Bit 1.6-GS/s DAC，和一個 12-Bit 1.25-GS/s DAC。 
以下各小節將簡述以上的晶片。 
 5 
calibration can continuously operate in the background.  The proposed ZC detection 
technique is insensitive to comparator offsets, and does not require the x(t) signal 
having an accurate frequency or a specific waveform shape.  The x(t) generator is a 
simple ring oscillator free running at 400MHz.  To reduce power dissipation, the 
TSCP operates at 1/64 of the fref frequency.  
 
 
Figure 2: Background-calibrated comparator (BCC) 
 
 
Figure 3: Latch schematic 
Each A/D channel is a flash ADC consisting of 63 background-calibrated 
comparators (BCC) [2].  Preceding the comparators is a p-channel MOSFET that 
functions as a sample-and-hold for the ADC.   Figure 2 shows the BCC block 
diagram.  It consists of a random-chopping latch (RCL) and a digital calibration 
processor (CP).  In the RCL, two choppers CHP1 and CHP2 are used to invert the 
polarity of the input-referred offset voltage VOS[k] according to a pseudo-random 
sequence q[k].  This random chopping introduces offset information into RCL output 
codes Dc[k].  Dc[k] is the input of the thermometer-code edge detector and De[k] is 
its corresponding output.  CP then detects the offset polarity by accumulating the 
correlation of q[k] and De[k].  A digital control signal T[k], which is continuously 
updated according to the CP detection,  is used to adjust VOS[k].  Hence VOS[k] is 
 7 
The original ADC digital outputs are down-sampled to 1/64.125 of fref frequency 
when delivered off-chip. 
Figure 5 shows the measured DNL and INL for a single channel ADC.  Before 
activating the calibration, the DNL is -1.0/+4.9 LSB and the INL is -4.3/+5.4 LSB.  
There are missing codes.  After activating the offset calibration, the DNL becomes 
-0.5/+0.6 LSB and the INL is reduced to -0.4/+0.7 LSB. 
 
 
Figure 6: Measured SNDR. The equivalent sampling rate is 16GS/s 
Figure 6 shows the measure SNDR versus input frequency for the 
time-interleaved ADC.  The sampling rate is 16GS/s.  The effective resolution 
bandwidth (ERBW) is 3GHz, which is limited by the bandwidth of the 
sample-and-hold switches.  At the frequency near ERBW, the SNDR is improved 
from 19.8dB to 28.0dB by the timing skew calibration.  The figure-of-merit (FOM), 
defined as power/(2ENOB*2*ERBW) for this ADC is 2.6pJ/conversion-step.  If the 
sampling rate is reduced to 12GS/s, with ERBW=3GHz, the ADC FOM becomes 
2.0pJ/conversion-step. 
 
Reference 
[1]  C-Y Wang and J-T Wu, “A Multiphase Timing-Skew Calibration Technique 
Using Zero-Crossing Detection,” IEEE Transactions on Circuits and Systems - I: 
Regular Papers, Vol. 56, No. 6, pp. 1102-1114, June 2009. 
[2]  C-C Huang and J-T Wu, “A Background Comparator Calibration Technique for 
Flash Analog-to-Digital Converters,” IEEE Transactions on Circuits and 
Systems - I: Regular Papers, Vol. 52, No. 9, pp. 1732-1740, Sept. 2005. 
[3]  G. Van der Plas, S. Decoutere, and S. Donnay, “A 0.16pJ/conversion-step 
2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process,” ISSCC Digest of 
Technical Papers, pp. 2310-2312, Feb. 2006. 
 9 
Both CADC and FADC are flash-type ADCs.  The CADC comprises 33 
comparators.  The FADC comprises 65 comparators.  Conventional comparator 
usually consists of a preamplifier followed by a regenerative latch.  The gain of the 
preamplifier reduces the effect of the latch’s offset.  The preamplifier’s offset can be 
reduced by either averaging or switched-capacitor offset cancellation.  The 
comparator’s power consumption is dominated by the preamplifier.  In our design, 
the preamplifier is eliminated altogether. 
 
 
Fig. 2: CADC comparator schematic. 
Fig. 2 shows the schematic of the comparator for CADC. It is essentially a 
regenerative latch with an analog offset calibration (AOC) loop.  This comparator 
operates at two phases, i.e., calibration phase (1) and comparison phase (2).  
During 1=1, the V1 input is sampled onto the C1 capacitor and the latch input, Va, is 
connected to a fixed common-mode signal, VCM. The latch then makes a comparison 
of the difference between Va and Vb, which represents the equivalent input offset 
voltage of the comparator.  The resulting DC digital output is translated into an up or 
down pulse to charge or discharge the C2 capacitor.  The voltage on the capacitor, Vb, 
adjusts the equivalent input offset voltage of the latch.  In our design, Vb is changed 
by 1/32LSB every calibration cycle.  During 2=1, the difference between V1 and 
VRC[n] is generated at the latch input, Va.  The latch then makes another comparison, 
yielding the CADC digital output, D1.  Including the AOC loop and other digital 
circuits, this comparator consumes 18μW at 100MHz sampling rate.  Including the 
ROM digital output decoder, the total power consumption of the CADC is 0.8mW.  
The comparators in the FADC are similar to those in the CADC, except they do 
not have the switched-capacitor track-and-hold input network, and they include three 
input source-coupled pairs connected to V2, VRF[n] and Vb, respectively. Each 
comparator in the FADC consumes 22μW.  Including the ROM digital output 
decoder, the entire FADC consumes 1.7mW at 100MS/s. 
Fig. 3 shows the schematics of the RAMP.  To achieve the required linearity 
and speed, switches S1~S6 are constant-Vgs bootstrapped switches.  The input 
capacitors, CS1 and CS2, have a capacitance of 250fF.  During 1=1, the V1 input is 
sampled onto the CS1 and CS2 capacitors. The amplifier is connected as a unity-gain 
 11 
value is among {0, +1, 1}.  The final RDAC output is selected by q such that 
Vda=Vr[q].  This operation injects a random calibration signal into the RAMP.  Its 
magnitude is among {0, +8LSB, 8LSB}.  The RDAC consumes 1mW. 
 
 
Fig. 5: Calibration processor (CP) block diagram. 
The calibration processor shown in Fig 5 is used to correct the gain error and 
3rd-order nonlinearity of the RAMP.  It consists of a signal compensator and a 
coefficient estimator.  The signal compensator uses the 1st-order coefficient, b1, and 
the 3rd-order coefficient, b3, to correct the D2 signal from the FADC, yielding the 
corrected D2
C signal. The coefficient estimator generates the b1 and b3 coefficients 
without interrupting the normal ADC operation.  The estimator averages the D2
C data 
under different q conditions, generated by a pseudo random number generator.  
Based on three different values of q, the output code D2
C has relative code shifts. The 
H1 is the difference between the averaged values of D2
C when q=+1 and q=0.  The 
H2 is the difference between the averaged values of D2
C when q=0 and q=1.  If the 
RAMP is an ideal gain amplifier, the nominal value of H1+H2 is 16LSB and the 
nominal value of H1H2 is 0LSB.  Deviations from the nominal values are denoted 
E1 and E2. The b1 and b3 coefficients are estimated by applying E1 and E2 to a 
least-mean-square (LMS) algorithm.  The CP consumes 1mW at 100MS/s. 
Fig. 6 shows the micrograph of the ADC chip fabricated using a 1P6M 90nm 
CMOS technology.  It occupies an area of 0.36mm2.  Operating at 100MS/s 
sampling rate, the ADC consumes 6mW of power from a 1V supply.  The dynamic 
performance of this converter is shown in Fig. 7.  The input is a 2 VP-P differential 
sinewave.  The measured SNR, SFDR and SNDR are 58.2dB, 75dB and 58dB at 
1MHz input, respectively.  When the input frequency is increased to 50MHz, the 
measured SNR, SFDR and SNDR are 54dB, 64dB and 53.7dB, respectively.  The 
measured DNL and INL are shown in Fig 3B.8 and Fig 3B.9, respectively.  Without 
digital calibration, the measured DNL and INL are 1/+4LSB and 17/+17LSB, 
 13 
 
Fig. 8: Measured DNL before and after calibration. 
 
 
Fig. 9: Measured INL before and after calibration. 
 
 15 
3C. A CMOS 8-Bit 1.6-GS/s DAC with Digital Random Return-to-Zero 
The current-steering digital-to-analog converts (DACs) can achieve high 
sampling rate, and thus are commonly used in generating high-frequency signals.  
The DAC static linearity, specified as differential nonlinearity (DNL) and integral 
nonlinearity (INL), is mainly determined by the current matching among different 
current cells and the output resistances of the current sources.  Besides static linearity, 
dynamic performance is also crucial for a high-speed DAC.  The DAC dynamic 
performance is manifested as spurious-free dynamic range (SFDR) degradation 
shown in the DAC output spectrum when the input is a single-tone sinewave.  As for 
a DAC with poor dynamic performance, its SFDR decreases rapidly with increasing 
input frequency.  The DAC dynamic performance is related to the switching 
operation of the internal current switches.  It induces the code-dependent switch 
transient (CDST) effect and the code-dependent loading variation (CDLV) effect. 
 
 
Fig. 1: DAC block diagram. 
We propose a digital random return-to-zero (DRRZ) technique to mitigate the 
CDST effect.  We have designed a 8-bit 1.6-GS/s current-steering DAC chip to 
demonstrate the proposed technique. 
Fig. 1 shows the block diagram of the 8-bit DAC.  It is segmented into a 5-bit 
equally-weighted MSB DAC (M-DAC) and a 3-bit binary-weighted LSB DAC 
(L-DAC).  The M-DAC comprises 31 identical current cells.  Each current cell can 
output an current of 8I, where I is the DAC unit current.  The L-DAC comprises 4 
current cells which output an current of 1I, 1I, 2I, and 4I respectively.  There are two 
1I current cells in the L-DAC so that a differential output of zero can be realized.  
The node Io1 and node Io2 of all current cells are tied together respectively to form the 
two differential DAC output terminals.  The two output terminals are connected to 
two RL resistors to generate the differential Vo.  In our design, I=80uA and 
RL=25ohm yield a Vo with a differential signal range of 1Vpp. 
As shown in Fig. 1, each current cell contains a multiplexing latch.  When CK 
is high, the latch selects the Bj[k] control from the Di[k] decoder for normal DAC 
 17 
to randomize the switching transients.  In this scheme, the switch controls Bj[k] in 
the Z[k] phase are dictated by a pseudo random number generator (PRNG), such that 
Io=0.  Consider the j-th current cell and the operation sequence shown in Fig. 3.  
When CK is high, Bj=Bj[k] is determined by the input Di[k].  When CK is low, 
B_j=R_j[k] becomes a binary random variable which has a value of either +1 or -1.  
The DRRZ makes Rj[k] a random sequence, which randomizes the current switch 
transitions.  When the switching transients are not correlated with the input Di[k], 
they appear as noises in Vo and will not cause distortion. 
 
 
Fig. 4: Microphotograph of the DRRZ DAC. 
 
 
Fig. 5: Measured differential nonlinearity (DNL) and integral nonlinearity (INL). 
 
 19 
INL +0.0/-0.2 LSB 
SFDR @ fin=100 MHz 64.5 dB 
SFDR @ fin=700 MHz 57.0 dB 
Load Current 20 mA 
Output Swing 1.0 Vpp 
Supply Voltage (Analog/Digital) 2.5V / 1.2V 
Power Consumption 90 mW 
Core Chip Area 0.16 mm2 
 
  
 21 
(L-DAC).  The differential output currents from both the M-DAC and the L-DAC 
are tied together and connected to two external resistive loads RL1 and RL2 to produce 
the differential output voltage Vo=Vo1-Vo2.  The M-DAC comprises 63 identical 
current cells.  Each current cell is designed to output a nominal current of 64I, where 
I is the DAC unit current.  The L-DAC comprises 7 current cells which output an 
current of 1I, 1I, 2I, 4I, 8I, 16I, and 32I respectively.  There are two 1I current cells 
in the L-DAC so that a differential output of zero can be realized.  In our design, 
I=4uA.  If RL1=RL2=RL=25ohm and then Vo has a voltage range of 0.8Vpp. 
The DAC employs the DRRZ operation described in the previous section.  As 
shown in Fig. 1, each current cell contains a multiplexing latch (MUX-Latch).  
When CK is high, the DAC is in the data phase.  The j-th M-DAC current cell 
selects the Bj[k] { 1, 1}    control signal from the Di decoder, and the j-th L-DAC 
current cell selects the Lj[k] { 1, 1}    control signal.  The combination of the 
equally-weighted Bj]k] and binary-weighted Lj[k] reflects the value of Di[k].  When 
CK is low, the DAC is in the Z[k] zero phase.  The j-th M-DAC current cell selects 
the Rj[k] { 1, 1}    control signal from a pseudo-random number generator (PRNG).  
The entire L-DAC is treated as a single MSB current cell.  Its current cells select the 
same R0[k] control signal.  Since 
63
0
[ ] 0
j j
R k

 , the DAC differential output 
current is zero during the zero phase. 
As shown in Fig. 1, there are two separate current sources in each M-DAC 
current cell.  One current source provides an output current of 48I.  The current 
may vary due to device mismatches.  The other current source provides an output 
current of Ic,j.  The calibration described below adjusts Ic,j so that the total output 
current of a M-DAC current cell is 64I. 
 
 
Fig. 2: Schematic of the j-th M-DAC current cell. 
Fig. 2 shows the circuit schematic of the j-th current cell in the M-DAC.  
MOSFETs M11-M18 and four inverters form a level-sensitive MUX-Latch.  When 
CK is high, the Bj[k] input is loaded into the latch.  When CK is low, the Rj[k] input 
is loaded into the latch.  The MUX-Latch is operated under a 1.2V supply.  
MOSFETs M5 and M6 together function as a current switch.  MOSFETs M1 and M3 
form a cascode current source with a fixed current of 48I.  MOSFETs M2 and M4 
 23 
filter (LPF) to extract Ij, yielding Vm=Vm1-Vm2.  The Vm voltage is digitalized 
by an incremental delta-sigma modulator (DSM).  The resulting digital code is used 
to adjust the j-th calibration DAC (C-DAC).  Its output current Ic,j adjusts the j-th 
current cell in the M-DAC, IM,j, to make Ij approach zero. 
 
 
Fig. 4: DAC block diagram. 
 
 
Fig. 5: Various waveforms in calibration signal path. 
Fig. 5 illustrates various signal waveforms in the calibration signal path.  When 
CK is low, the DAC output voltage Vo during the zero phase is sampled, yielding 
Vz=Vz1-Vz2.  And when CK is high, Vz=0.  Voltage Vz is correlated with R0[k] 
by a chopper.  The output of the chopper can be expressed as Vp=Vz*R0[k].  A LPF 
produces the averaged value of Vp, yielding Vm=0.5Ij*RL.  A continuous-time 
DSM is used to digitize Vm.  The DSM operates at 1/16 of the CK frequency.  It 
produces an one-bit digital stream Ds { 1, 1}   .  The decimation filter (DF) 
following the DSM is an accumulator that dumps its content every 218 Ds samples.  
The DF output Dm is a digital representation of Vm.  The digital code Dm is then 
scaled into Da.  The value of Da$ is {0, 1, 2, 4}   .  The Da is added to the content 
of the j-th accumulator (ACC).  There are 63 ACCs.  Their outputs, Dc,j, control 63 
 25 
 
Fig. 8: Measured SFDR versus input frequencies. 
Fig. 8 shows the measured SFDR versus input frequencies.  If the DAC is not 
calibrated, the SFDR exhibits no significant change by varying input frequency.  The 
DAC static linearity dominates the SFDR performance.  Once the DAC is calibrated, 
and if the DRRZ is turned off, the CDST effect is the main source of SFDR 
degradation.  When the DAC is calibrated and the DRRZ is turned on, the SFDR is 
better than 70 dB for input frequencies up to 500 MHz.  Also shown in Fig. 8 is the 
CDLV effect.  In this design, the CDLV effect becomes relevant only when the input 
frequency is higher than 550 MHz. 
 
Fig. 9: SFDR performance comparison. 
 
Fig. 9 compares the SFDR performance of several high-speed DAC of which the 
 27 
四、結論 
資料轉換器的設計技術是本人的重點研究項目，包括類比數位轉換器（ADC）
以及數位類比轉換器（DAC）。所發展的技術可適用於最先進的 CMOS積體電路
製程，而且可以提升轉換器的效能。 
本結案報告將描述 4 個我們設計並且量測成功的 ADC 及 DAC 晶片。包括
一個 8-channel 6-bit 16-GS/s time-interleaved ADC，一個 10-bit 100-MS/s two-step 
ADC，一個 8-Bit 1.6-GS/s DAC，和一個 12-Bit 1.25-GS/s DAC。 
這些晶片都是用來驗證我們所開發的自動校正技術，包括比較器 Offset校正，
Timing Skew校正，Residue放大器準確度校正與線性度校正。我們將這些校正技
術用於 ADC與 DAC，可以簡化類比電路，進而降低電路整體的功率消耗。 
本人還有其他資料轉換器的研究，例如低功率 Pipelined ADC，Jitter量測等。
本計畫所設計的電路都會製作成晶片並且量測，以驗證所提出的技術。我們會在
以後的國科會計畫中，持續發表成果。 
本計畫所提出的新技術都有申請專利。有都有在 IEEE的期刊上發表，如下
所列。 
五、參考文獻 
[1]  C-C Huang, C-Y Wang, and J-T Wu, “A CMOS 6-Bit 16-GS/s Time-Interleaved 
ADC Using Digital Background Calibration Techniques,” IEEE Journal of 
Solid-State Circuits, Vol. 46, No. 4, pp. 848-858, April 2011. 
[2]  W-H Tseng, C-W Fan, and J-T Wu, “A 12b 1.25GS/s DAC in 90nm CMOS with 
>70dB SFDR up to 500MHz,” 2011 IEEE International Solid-State Circuits 
Conference, pp. 192-193, Feb. 2011. 
[3]  W-H Tseng, J-T Wu, and Y-C Chu, “A CMOS 8-Bit 1.6-GS/s DAC with Digital 
Random Return-to-Zero,” IEEE Transactions on Circuits and Systems II: 
Express Briefs, Vol.58, No.1, pp. 1-5, Jan. 2011. 
[4]  Y-H Chung and J-T Wu, “A CMOS 6-mW 10-bit 100-MS/s Two-Step ADC,” 
IEEE Journal of Solid-State Circuits, Vol. 45, No. 11, pp. 2217-2226, Nov. 
2010. 
[5]  C-C Huang, C-Y Wang, and J-T Wu, “A CMOS 6-Bit 16-GS/s Time-Interleaved 
ADC with Digital Background Calibration,” 2010 Symposium on VLSI Circuits, 
pp. 159-160, June 2010. 
[6]  Y-H Chung and J-T Wu, “A CMOS 6-mW 10-bit 100-MS/s Two-Step ADC,” 
2009 IEEE Asian Solid-State Circuits Conference, pp. 137-140, Nov. 2009. 
[7]  C-Y Wang and J-T Wu, “A Multiphase Timing-Skew Calibration Technique 
Using Zero-Crossing Detection,” IEEE Transactions on Circuits and Systems - I: 
Regular Papers, Vol. 56, No. 6, pp. 1102-1114, June 2009. 
[8]  C-Y Wang and J-T Wu, “A Background Timing-Skew Calibration Technique for 
Time-Interleaved Analog-to-Digital Converters,” IEEE Transactions on Circuits 
and Systems - II: Express Briefs, Vol. 53, No. 4, pp. 299-303, April 2006. 
[9]  C-C Huang and J-T Wu, “A Background Comparator Calibration Technique for 
Flash Analog-to-Digital Converters,” IEEE Transactions on Circuits and 
Systems - I: Regular Papers, Vol. 52, No. 9, pp. 1732-1740, Sept. 2005. 
 2 
Session的主題分別是: (1) Good, Bad, Ugly - 20 Years of Broadband Evolution: 
What’s Next?  (2) 20-22nm Technology Options and Design Implications。  
本會除了 3 天之正規議程外，另外還有 2 天之活動，包括 9 場 Tutorial、
6 場 Forum、及一場 Short Course。這些研討會都是找專家來介紹現今熱門之積
體電路及其設計技術。每一場都要另外收費。 
2. 與會心得 
今年的 Plenary Session 中只有美國Medtronic公司代表的演講值得一聽。美
國Medtronic公司是全世界 Pacemaker第一品牌，它在植入式電子裝置的經驗與
相關研究不是台灣任何單位可以一蹴可及。其他 IMEC與三星的演講則是在炒冷
飯，不是最新的題材。至於 Plenary Session的 Panel Discussion也沒有執行成功，
太多的 Panelists上台下台，見解沒有獨到之處，Domain Experts的 Panelists提問
則不夠深入。 
今年我主要去了與類比積體電路相關的 Session。類比積體電路從 1970年代
發展至今，其基本的設計技術已經成熟。目前會議中已經看不到小型基礎電路的
論文。今年會議中所發表的電路的複雜度都很高。這些晶片主要是整合多項設計
技術來提升特定的電路性能。如用 Time-Interleaved的架構來整合多個 SAR ADC
來實現一個 10-Bit 2.6GS/s的 ADC。此類型的電路是無法在學校的環境中完成。
學校必須開發有突破性的新型電路。只是有價值的電路創新已經不容易發覺。 
我今年也去聽了幾場與生醫相關的晶片的論文。有些晶片的應用很有趣。如
將晶片置於隱形鏡片上，從眼淚來隨時測量糖尿病患者的血糖濃度。只是有醫生
認為根本沒有隨時測量血糖濃度的必要。相較於現在的 IC設計技術，這些生醫
應用論文的晶片都相對簡單。現在這些論文可以在 ISSCC 會議上發表，只是因
為內容新奇，而會議的論文評審委員大多不是生醫專家，不會評估其實際價值。
我今年在會場碰到幾位台大醫學院的教授兼醫師。感覺出生命科學和電機電子兩
個領域的研究人員對同一項研究有不同的看法和期待。雙方要合作需要一些時間
來磨合。 
3. 攜回資料名稱及內容 
 國際固態電路會議論文集（2011 IEEE International Solid-State Circuits 
Conference, Digest of Technical Papers）。 
98 年度專題研究計畫研究成果彙整表 
計畫主持人：吳介琮 計畫編號：98-2221-E-009-131-MY2 
計畫名稱：奈米級混合信號式電路技術--子計畫三：應用於奈米 CMOS ICs 之類比數位轉換技術 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 4 4 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 4 2 100%  
研究報告/技術報告 0 0 100%  
研討會論文 4 2 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 1 1 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
