Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  7 16:46:03 2022
| Host         : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.377        0.000                      0                 8831        0.020        0.000                      0                 8831        3.750        0.000                       0                  3711  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.377        0.000                      0                 8831        0.020        0.000                      0                 8831        3.750        0.000                       0                  3711  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 0.580ns (7.636%)  route 7.016ns (92.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.838     4.430    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/ap_rst_n
    SLICE_X42Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.554 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/int_interrupt_i_1/O
                         net (fo=959, routed)         6.177    10.732    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_rst_n_inv
    SLICE_X32Y54         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[110]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.479    12.658    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X32Y54         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[110]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y54         FDRE (Setup_fdre_C_R)       -0.524    12.109    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[110]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 0.580ns (7.636%)  route 7.016ns (92.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.838     4.430    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/ap_rst_n
    SLICE_X42Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.554 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/int_interrupt_i_1/O
                         net (fo=959, routed)         6.177    10.732    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_rst_n_inv
    SLICE_X32Y54         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.479    12.658    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X32Y54         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[26]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y54         FDRE (Setup_fdre_C_R)       -0.524    12.109    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[26]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 0.580ns (7.636%)  route 7.016ns (92.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.838     4.430    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/ap_rst_n
    SLICE_X42Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.554 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/int_interrupt_i_1/O
                         net (fo=959, routed)         6.177    10.732    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_rst_n_inv
    SLICE_X32Y54         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.479    12.658    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X32Y54         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[62]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y54         FDRE (Setup_fdre_C_R)       -0.524    12.109    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[62]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 0.580ns (7.860%)  route 6.800ns (92.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.838     4.430    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/ap_rst_n
    SLICE_X42Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.554 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/int_interrupt_i_1/O
                         net (fo=959, routed)         5.961    10.516    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_rst_n_inv
    SLICE_X27Y54         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.521    12.700    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X27Y54         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[35]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y54         FDRE (Setup_fdre_C_R)       -0.429    12.246    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[35]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[236]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 0.580ns (8.007%)  route 6.663ns (91.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.838     4.430    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/ap_rst_n
    SLICE_X42Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.554 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/int_interrupt_i_1/O
                         net (fo=959, routed)         5.825    10.379    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_rst_n_inv
    SLICE_X28Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[236]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.526    12.705    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X28Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[236]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    12.251    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[236]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[237]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 0.580ns (8.007%)  route 6.663ns (91.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.838     4.430    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/ap_rst_n
    SLICE_X42Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.554 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/int_interrupt_i_1/O
                         net (fo=959, routed)         5.825    10.379    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_rst_n_inv
    SLICE_X28Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[237]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.526    12.705    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X28Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[237]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    12.251    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[237]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[260]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 0.580ns (8.007%)  route 6.663ns (91.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.838     4.430    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/ap_rst_n
    SLICE_X42Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.554 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/int_interrupt_i_1/O
                         net (fo=959, routed)         5.825    10.379    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_rst_n_inv
    SLICE_X28Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[260]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.526    12.705    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X28Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[260]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    12.251    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[260]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[261]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 0.580ns (8.007%)  route 6.663ns (91.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.838     4.430    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/ap_rst_n
    SLICE_X42Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.554 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/int_interrupt_i_1/O
                         net (fo=959, routed)         5.825    10.379    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_rst_n_inv
    SLICE_X28Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[261]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.526    12.705    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X28Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[261]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    12.251    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[261]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[225]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 0.580ns (8.012%)  route 6.659ns (91.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.838     4.430    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/ap_rst_n
    SLICE_X42Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.554 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/int_interrupt_i_1/O
                         net (fo=959, routed)         5.821    10.375    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_rst_n_inv
    SLICE_X29Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[225]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.526    12.705    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X29Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[225]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y52         FDRE (Setup_fdre_C_R)       -0.429    12.251    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[225]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[248]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 0.580ns (8.012%)  route 6.659ns (91.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.842     3.136    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.838     4.430    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/ap_rst_n
    SLICE_X42Y105        LUT1 (Prop_lut1_I0_O)        0.124     4.554 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/grp_ByteCpy_fu_90/int_interrupt_i_1/O
                         net (fo=959, routed)         5.821    10.375    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_rst_n_inv
    SLICE_X29Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[248]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.526    12.705    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X29Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[248]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y52         FDRE (Setup_fdre_C_R)       -0.429    12.251    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[248]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  1.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/y_0_reg_409_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_reg_224_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.061%)  route 0.193ns (50.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.549     0.885    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/ap_clk
    SLICE_X52Y62         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/y_0_reg_409_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/y_0_reg_409_reg[1]/Q
                         net (fo=1, routed)           0.193     1.219    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_reg_224_reg[7]_3[1]
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.264 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_reg_224[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_fu_149_p6[1]
    SLICE_X49Y61         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_reg_224_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.822     1.188    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/ap_clk
    SLICE_X49Y61         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_reg_224_reg[1]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.091     1.244    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_reg_224_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[223]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.227ns (54.357%)  route 0.191ns (45.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.591     0.927    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X31Y48         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[223]/Q
                         net (fo=2, routed)           0.191     1.245    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ByteCpy_118_fu_582/q0_reg[7][48]
    SLICE_X30Y52         LUT6 (Prop_lut6_I4_O)        0.099     1.344 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ByteCpy_118_fu_582/ap_CS_fsm[224]_i_1/O
                         net (fo=1, routed)           0.000     1.344    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_NS_fsm[224]
    SLICE_X30Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.845     1.211    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X30Y52         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[224]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.120     1.301    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[224]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.618%)  route 0.336ns (64.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/Q
                         net (fo=7, routed)           0.336     1.385    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[1]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.430 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.430    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[1]
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.383    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/clefia_0/inst/fout_1_U/q0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/rout_U/ram_reg_0_15_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.344%)  route 0.336ns (61.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.557     0.893    design_1_i/clefia_0/inst/fout_1_U/ap_clk
    SLICE_X46Y98         FDRE                                         r  design_1_i/clefia_0/inst/fout_1_U/q0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/clefia_0/inst/fout_1_U/q0_reg[6]/Q
                         net (fo=2, routed)           0.147     1.204    design_1_i/clefia_0/inst/fout_U/q1_reg[7][6]
    SLICE_X47Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.249 r  design_1_i/clefia_0/inst/fout_U/ram_reg_0_15_6_6_i_1__9/O
                         net (fo=4, routed)           0.189     1.438    design_1_i/clefia_0/inst/rout_U/ram_reg_0_15_6_6/D
    SLICE_X42Y100        RAMD32                                       r  design_1_i/clefia_0/inst/rout_U/ram_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.911     1.277    design_1_i/clefia_0/inst/rout_U/ram_reg_0_15_6_6/WCLK
    SLICE_X42Y100        RAMD32                                       r  design_1_i/clefia_0/inst/rout_U/ram_reg_0_15_6_6/SP/CLK
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.388    design_1_i/clefia_0/inst/rout_U/ram_reg_0_15_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_fu_191/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_fu_191/idx_fu_40_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.013%)  route 0.237ns (55.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.557     0.893    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_fu_191/ap_clk
    SLICE_X41Y50         FDSE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_fu_191/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDSE (Prop_fdse_C_Q)         0.141     1.034 f  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_fu_191/ap_CS_fsm_reg[0]/Q
                         net (fo=9, routed)           0.237     1.270    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_fu_191/ap_CS_fsm_reg_n_0_[0]
    SLICE_X41Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.315 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_fu_191/idx_fu_40[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.315    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_fu_191/idx_fu_40[2]_i_1__0_n_0
    SLICE_X41Y49         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_fu_191/idx_fu_40_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.830     1.196    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_fu_191/ap_clk
    SLICE_X41Y49         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_fu_191/idx_fu_40_reg[2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_fu_191/idx_fu_40_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/clefia_0/inst/fout_1_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/rout_U/ram_reg_0_15_1_1/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.924%)  route 0.342ns (62.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.557     0.893    design_1_i/clefia_0/inst/fout_1_U/ap_clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/clefia_0/inst/fout_1_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/clefia_0/inst/fout_1_U/q0_reg[1]/Q
                         net (fo=2, routed)           0.095     1.152    design_1_i/clefia_0/inst/fout_U/q1_reg[7][1]
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.197 r  design_1_i/clefia_0/inst/fout_U/ram_reg_0_15_1_1_i_1__9/O
                         net (fo=4, routed)           0.247     1.444    design_1_i/clefia_0/inst/rout_U/ram_reg_0_15_1_1/D
    SLICE_X46Y100        RAMD32                                       r  design_1_i/clefia_0/inst/rout_U/ram_reg_0_15_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.911     1.277    design_1_i/clefia_0/inst/rout_U/ram_reg_0_15_1_1/WCLK
    SLICE_X46Y100        RAMD32                                       r  design_1_i/clefia_0/inst/rout_U/ram_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.386    design_1_i/clefia_0/inst/rout_U/ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/y_1_reg_414_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_reg_224_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.367%)  route 0.233ns (55.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.551     0.887    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/ap_clk
    SLICE_X51Y59         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/y_1_reg_414_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/y_1_reg_414_reg[6]/Q
                         net (fo=1, routed)           0.233     1.261    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_reg_224_reg[7]_2[6]
    SLICE_X49Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.306 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_reg_224[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.306    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_fu_149_p6[6]
    SLICE_X49Y60         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_reg_224_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.822     1.188    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/ap_clk
    SLICE_X49Y60         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_reg_224_reg[6]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.091     1.244    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_fu_191/tmp_reg_224_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[211]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[212]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.246ns (56.251%)  route 0.191ns (43.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.591     0.927    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X30Y47         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[211]/Q
                         net (fo=2, routed)           0.191     1.266    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ByteCpy_118_fu_582/q0_reg[7][44]
    SLICE_X30Y51         LUT6 (Prop_lut6_I4_O)        0.098     1.364 r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ByteCpy_118_fu_582/ap_CS_fsm[212]_i_1/O
                         net (fo=1, routed)           0.000     1.364    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_NS_fsm[212]
    SLICE_X30Y51         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.845     1.211    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_clk
    SLICE_X30Y51         FDRE                                         r  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[212]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.120     1.301    design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/ap_CS_fsm_reg[212]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/clefia_0/inst/y_0_3_reg_1475_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/grp_ByteXor_143_fu_475/tmp_reg_224_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.248ns (52.385%)  route 0.225ns (47.616%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.553     0.889    design_1_i/clefia_0/inst/ap_clk
    SLICE_X49Y88         FDRE                                         r  design_1_i/clefia_0/inst/y_0_3_reg_1475_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/clefia_0/inst/y_0_3_reg_1475_reg[1]/Q
                         net (fo=1, routed)           0.225     1.255    design_1_i/clefia_0/inst/grp_ByteXor_143_fu_475/mux_42_8_1_1_U93/tmp_reg_224_reg[7]_5[1]
    SLICE_X50Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.300 r  design_1_i/clefia_0/inst/grp_ByteXor_143_fu_475/mux_42_8_1_1_U93/tmp_reg_224[1]_i_2/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/clefia_0/inst/grp_ByteXor_143_fu_475/mux_42_8_1_1_U93/mux_1_0[1]
    SLICE_X50Y88         MUXF7 (Prop_muxf7_I0_O)      0.062     1.362 r  design_1_i/clefia_0/inst/grp_ByteXor_143_fu_475/mux_42_8_1_1_U93/tmp_reg_224_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.362    design_1_i/clefia_0/inst/grp_ByteXor_143_fu_475/tmp_fu_149_p6[1]
    SLICE_X50Y88         FDRE                                         r  design_1_i/clefia_0/inst/grp_ByteXor_143_fu_475/tmp_reg_224_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.818     1.184    design_1_i/clefia_0/inst/grp_ByteXor_143_fu_475/ap_clk
    SLICE_X50Y88         FDRE                                         r  design_1_i/clefia_0/inst/grp_ByteXor_143_fu_475/tmp_reg_224_reg[1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.134     1.283    design_1_i/clefia_0/inst/grp_ByteXor_143_fu_475/tmp_reg_224_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/clefia_0/inst/ap_CS_fsm_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clefia_0/inst/ap_CS_fsm_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.585%)  route 0.190ns (57.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.639     0.975    design_1_i/clefia_0/inst/ap_clk
    SLICE_X40Y102        FDRE                                         r  design_1_i/clefia_0/inst/ap_CS_fsm_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/clefia_0/inst/ap_CS_fsm_reg[50]/Q
                         net (fo=2, routed)           0.190     1.306    design_1_i/clefia_0/inst/ap_CS_fsm_state51
    SLICE_X39Y99         FDRE                                         r  design_1_i/clefia_0/inst/ap_CS_fsm_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.825     1.191    design_1_i/clefia_0/inst/ap_clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/clefia_0/inst/ap_CS_fsm_reg[51]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/clefia_0/inst/ap_CS_fsm_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18  design_1_i/clefia_0/inst/control_s_axi_U/int_Clefia_dec/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18  design_1_i/clefia_0/inst/control_s_axi_U/int_Clefia_dec/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  design_1_i/clefia_0/inst/control_s_axi_U/int_Clefia_enc/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  design_1_i/clefia_0/inst/control_s_axi_U/int_Clefia_enc/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y25  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaDoubleSwap_1_fu_637/t_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y29  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/grp_ClefiaDoubleSwap_fu_877/t_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y27  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/skey256_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y27  design_1_i/clefia_0/inst/grp_ClefiaKeySet_fu_347/skey256_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y33  design_1_i/clefia_0/inst/rk_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y34  design_1_i/clefia_0/inst/clefia_s0_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y92  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y92  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y92  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y92  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y92  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y92  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y92  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y92  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y93  design_1_i/clefia_0/inst/control_s_axi_U/int_pt/mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.381ns  (logic 0.124ns (5.207%)  route 2.257ns (94.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.805     1.805    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y105        LUT1 (Prop_lut1_I0_O)        0.124     1.929 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.452     2.381    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        1.653     2.832    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.045ns (4.853%)  route 0.882ns (95.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.742     0.742    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y105        LUT1 (Prop_lut1_I0_O)        0.045     0.787 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.140     0.927    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3711, routed)        0.910     1.276    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





