// Seed: 2488785469
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2;
  logic id_3, id_4, id_5, id_6;
  initial
    @(posedge id_3) begin
      #1 SystemTFIdentifier(id_5, id_0, 1'b0);
      id_1 <= 1'b0 && id_2(
          1 && 1,
          id_6,
          {1, id_3 ? 1 : 1, 1 - id_5, 1, 1'b0, id_4, 1 ? 1 : id_5, id_4, id_5, id_0},
          id_2
      );
    end
  type_9(
      1, 1, id_3, id_5, 1
  );
endmodule
localparam module_0[~  1 : id_2] = !1;
module module_1 (
    output id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  always begin
    begin
      SystemTFIdentifier(1, 1, id_2, 1);
      @(posedge 1) if ({1 - 1, id_3, 1}) id_0 <= id_3;
    end
  end
  always
    if (1) begin
      id_1 = id_2;
    end
endmodule
