FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * wanXL serial card driver for Linux
 * definitions common to host driver and card firmware
 *
 * Copyright (C) 2003 Krzysztof Halasa <khc@pm.waw.pl>
 */

#define RESET_WHILE_LOADING 0

/* you must rebuild the firmware if any of the following is changed */
#define DETECT_RAM 0		/* needed for > 4MB RAM, 16 MB maximum */
#define QUICC_MEMCPY_USES_PLX 1	/* must be used if the host has > 256 MB RAM */

/* bench 24277.2.0 6380383393be */
/* bench 24277.2.1 391fe5e9eeaa */
/* bench 24277.2.2 6dac55f6ffb8 */
/* bench 24277.2.3 c27a1015da74 */
/* bench 24277.2.4 2d8784156078 */
/* bench 24277.2.5 a32daae057a2 */
/* bench 24277.2.6 4ea341e97bad */
/* bench 24277.2.7 91f4b0b1df4f */
/* bench 24277.2.8 04d43fc9c5e8 */
/* bench 24277.2.9 153bf0dcf75e */
#define STATUS_CABLE_V35	2
#define STATUS_CABLE_X21	3
#define STATUS_CABLE_V24	4
#define STATUS_CABLE_EIA530	5
#define STATUS_CABLE_INVALID	6
#define STATUS_CABLE_NONE	7

#define STATUS_CABLE_DCE	0x8000
#define STATUS_CABLE_DSR	0x0010
#define STATUS_CABLE_DCD	0x0008
#define STATUS_CABLE_PM_SHIFT	5

#define PDM_OFFSET 0x1000

#define TX_BUFFERS 10		/* per port */
#define RX_BUFFERS 30
#define RX_QUEUE_LENGTH 40	/* card->host queue length - per card */

#define PACKET_EMPTY		0x00
#define PACKET_FULL		0x10
#define PACKET_SENT		0x20 /* TX only */
#define PACKET_UNDERRUN		0x30 /* TX only */
#define PACKET_PORT_MASK	0x03 /* RX only */

/* bit numbers in PLX9060 doorbell registers */
#define DOORBELL_FROM_CARD_TX_0		0 /* packet sent by the card */
#define DOORBELL_FROM_CARD_TX_1		1
#define DOORBELL_FROM_CARD_TX_2		2
#define DOORBELL_FROM_CARD_TX_3		3
#define DOORBELL_FROM_CARD_RX		4
#define DOORBELL_FROM_CARD_CABLE_0	5 /* cable/PM/etc. changed */
#define DOORBELL_FROM_CARD_CABLE_1	6
#define DOORBELL_FROM_CARD_CABLE_2	7
#define DOORBELL_FROM_CARD_CABLE_3	8

#define DOORBELL_TO_CARD_OPEN_0		0
#define DOORBELL_TO_CARD_OPEN_1		1
#define DOORBELL_TO_CARD_OPEN_2		2
#define DOORBELL_TO_CARD_OPEN_3		3
#define DOORBELL_TO_CARD_CLOSE_0	4
#define DOORBELL_TO_CARD_CLOSE_1	5
#define DOORBELL_TO_CARD_CLOSE_2	6
#define DOORBELL_TO_CARD_CLOSE_3	7
#define DOORBELL_TO_CARD_TX_0		8 /* outbound packet queued */
#define DOORBELL_TO_CARD_TX_1		9
#define DOORBELL_TO_CARD_TX_2		10
#define DOORBELL_TO_CARD_TX_3		11

/* firmware-only status bits, starting from last DOORBELL_TO_CARD + 1 */
#define TASK_SCC_0			12
#define TASK_SCC_1			13
#define TASK_SCC_2			14
#define TASK_SCC_3			15

#define ALIGN32(x) (((x) + 3) & 0xFFFFFFFC)
#define BUFFER_LENGTH	ALIGN32(HDLC_MAX_MRU + 4) /* 4 bytes for 32-bit CRC */

/* Address of TX and RX buffers in 68360 address space */
#define BUFFERS_ADDR	0x4000	/* 16 KB */

#ifndef __ASSEMBLER__
#define PLX_OFFSET		0
#else
#define PLX_OFFSET		PLX + 0x80
#endif

#define PLX_MAILBOX_0		(PLX_OFFSET + 0x40)
#define PLX_MAILBOX_1		(PLX_OFFSET + 0x44)
/* bench 6608.1.0 d0e0552732fb */
/* bench 6608.1.1 ae2a2580a712 */
/* bench 6608.1.2 2ceae80e3670 */
/* bench 6608.1.3 ae55b6991f85 */
/* bench 6608.1.4 a2af0a0f1981 */
/* bench 6608.1.5 af7c0faa7de8 */
/* bench 6608.1.6 5b5ae40bf801 */
/* bench 6608.1.7 8b692376b3b7 */
/* bench 6608.1.8 70912d1978ae */
#define PLX_MAILBOX_5		(PLX_OFFSET + 0x54)
#define PLX_MAILBOX_6		(PLX_OFFSET + 0x58)
/* bench 17919.2.0 8162ac83df91 */
/* bench 17919.2.1 9fcf4668c2b3 */
/* bench 17919.2.2 c26c0c26fd06 */
/* bench 17919.2.3 2b35641f6275 */
/* bench 17919.2.4 9838724da2d8 */
/* bench 17919.2.5 e148dd090467 */
/* bench 17919.2.6 a3f148f819f7 */
/* bench 17919.2.7 0ce369fa900f */
/* bench 17919.2.8 e9f86b2952ca */
/* bench 17919.2.9 1d9ea8e145e2 */
/* bench 17919.2.10 2f30a1657608 */
/* bench 16267.2.1 abbe8702cf75 */
/* bench 16267.2.2 1ca245e4891a */
/* bench 16267.2.3 c1b848410113 */
/* bench 16267.2.4 f6f47628abf1 */
/* bench 16267.2.5 e97cd98cbe6b */
/* bench 16267.2.6 e5f18d6ac2cb */
/* bench 16267.2.7 f2d89c9e8019 */
/* bench 16267.2.8 9530d8549cfd */
/* bench 16267.2.9 624f57bf48ea */
/* bench 16267.2.10 a68c657071be */
/* bench 16267.2.11 318fcacf26e0 */
#define PLX_CONTROL		(PLX_OFFSET + 0x6C)

#ifdef __ASSEMBLER__
#define PLX_DMA_0_MODE		(PLX + 0x100)
#define PLX_DMA_0_PCI		(PLX + 0x104)
#define PLX_DMA_0_LOCAL		(PLX + 0x108)
#define PLX_DMA_0_LENGTH	(PLX + 0x10C)
#define PLX_DMA_0_DESC		(PLX + 0x110)
#define PLX_DMA_1_MODE		(PLX + 0x114)
#define PLX_DMA_1_PCI		(PLX + 0x118)
#define PLX_DMA_1_LOCAL		(PLX + 0x11C)
#define PLX_DMA_1_LENGTH	(PLX + 0x120)
#define PLX_DMA_1_DESC		(PLX + 0x124)
#define PLX_DMA_CMD_STS		(PLX + 0x128)
#define PLX_DMA_ARBITR_0	(PLX + 0x12C)
#define PLX_DMA_ARBITR_1	(PLX + 0x130)
#endif

#define DESC_LENGTH 12

/* offsets from start of status_t */
/* card to host */
#define STATUS_OPEN		0
#define STATUS_CABLE		(STATUS_OPEN + 4)
#define STATUS_RX_OVERRUNS	(STATUS_CABLE + 4)
#define STATUS_RX_FRAME_ERRORS	(STATUS_RX_OVERRUNS + 4)

/* host to card */
#define STATUS_PARITY		(STATUS_RX_FRAME_ERRORS + 4)
#define STATUS_ENCODING		(STATUS_PARITY + 4)
#define STATUS_CLOCKING		(STATUS_ENCODING + 4)
#define STATUS_TX_DESCS		(STATUS_CLOCKING + 4)

#ifndef __ASSEMBLER__

typedef struct {
	volatile u32 stat;
	u32 address;		/* PCI address */
	volatile u32 length;
}desc_t;


typedef struct {
// Card to host
	volatile u32 open;
/* bench 540.2.0 07d2fcc2e5ab */
/* bench 540.2.1 d74daa298f61 */
/* bench 540.2.2 e857e09d9942 */
/* bench 540.2.3 3f06cd34c590 */
/* bench 540.2.4 a4088ebbfcae */
/* bench 540.2.5 2d568950634d */
/* bench 540.2.6 eaeac179ddff */
/* bench 540.2.7 713bd6ed771a */
/* bench 540.2.8 e78ba56a4905 */
	volatile u32 cable;
	volatile u32 rx_overruns;
	volatile u32 rx_frame_errors;

// Host to card
	u32 parity;
	u32 encoding;
	u32 clocking;
	desc_t tx_descs[TX_BUFFERS];
}port_status_t;

#endif /* __ASSEMBLER__ */
