// Seed: 4286917909
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    output tri0 id_2,
    input  tri  id_3
);
  assign id_2 = 1;
  assign id_2 = id_3;
  assign id_2 = 1;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri1  id_1,
    output tri0  id_2,
    output uwire id_3,
    output tri1  id_4,
    input  tri0  id_5
    , id_9,
    input  wire  id_6,
    output tri   id_7
);
  initial id_0 <= 1;
  assign id_9 = 1'h0;
  wire id_10, id_11;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_1,
      id_6
  );
endmodule
