<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="I2C Transmit Abort Source Register"><title>rp2040_pac::i2c0::ic_tx_abrt_source - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module ic_<wbr>tx_<wbr>abrt_<wbr>source</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In rp2040_<wbr>pac::<wbr>i2c0</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">i2c0</a></div><h1>Module <span>ic_tx_abrt_source</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/i2c0/ic_tx_abrt_source.rs.html#1-980">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>I2C Transmit Abort Source Register</p>
<p>This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]).</p>
<p>Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.IC_TX_ABRT_SOURCE_SPEC.html" title="struct rp2040_pac::i2c0::ic_tx_abrt_source::IC_TX_ABRT_SOURCE_SPEC">IC_<wbr>TX_<wbr>ABRT_<wbr>SOURCE_<wbr>SPEC</a></dt><dd>I2C Transmit Abort Source Register</dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><dl class="item-table"><dt><a class="enum" href="enum.ABRT_7B_ADDR_NOACK_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_7B_ADDR_NOACK_A">ABRT_<wbr>7B_<wbr>ADDR_<wbr>NOACK_<wbr>A</a></dt><dd>This field indicates that the Master is in 7-bit addressing mode and the address sent was not acknowledged by any slave.</dd><dt><a class="enum" href="enum.ABRT_10ADDR1_NOACK_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10ADDR1_NOACK_A">ABRT_<wbr>10ADD<wbr>R1_<wbr>NOACK_<wbr>A</a></dt><dd>This field indicates that the Master is in 10-bit address mode and the first 10-bit address byte was not acknowledged by any slave.</dd><dt><a class="enum" href="enum.ABRT_10ADDR2_NOACK_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10ADDR2_NOACK_A">ABRT_<wbr>10ADD<wbr>R2_<wbr>NOACK_<wbr>A</a></dt><dd>This field indicates that the Master is in 10-bit address mode and that the second address byte of the 10-bit address was not acknowledged by any slave.</dd><dt><a class="enum" href="enum.ABRT_10B_RD_NORSTRT_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10B_RD_NORSTRT_A">ABRT_<wbr>10B_<wbr>RD_<wbr>NORSTRT_<wbr>A</a></dt><dd>This field indicates that the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the master sends a read command in 10-bit addressing mode.</dd><dt><a class="enum" href="enum.ABRT_GCALL_NOACK_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_GCALL_NOACK_A">ABRT_<wbr>GCALL_<wbr>NOACK_<wbr>A</a></dt><dd>This field indicates that DW_apb_i2c in master mode has sent a General Call and no slave on the bus acknowledged the General Call.</dd><dt><a class="enum" href="enum.ABRT_GCALL_READ_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_GCALL_READ_A">ABRT_<wbr>GCALL_<wbr>READ_<wbr>A</a></dt><dd>This field indicates that DW_apb_i2c in the master mode has sent a General Call but the user programmed the byte following the General Call to be a read from the bus (IC_DATA_CMD[9]
is set to 1).</dd><dt><a class="enum" href="enum.ABRT_HS_ACKDET_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_HS_ACKDET_A">ABRT_<wbr>HS_<wbr>ACKDET_<wbr>A</a></dt><dd>This field indicates that the Master is in High Speed mode and the High Speed Master code was acknowledged (wrong behavior).</dd><dt><a class="enum" href="enum.ABRT_HS_NORSTRT_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_HS_NORSTRT_A">ABRT_<wbr>HS_<wbr>NORSTRT_<wbr>A</a></dt><dd>This field indicates that the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the user is trying to use the master to transfer data in High Speed mode.</dd><dt><a class="enum" href="enum.ABRT_MASTER_DIS_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_MASTER_DIS_A">ABRT_<wbr>MASTER_<wbr>DIS_<wbr>A</a></dt><dd>This field indicates that the User tries to initiate a Master operation with the Master mode disabled.</dd><dt><a class="enum" href="enum.ABRT_SBYTE_ACKDET_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SBYTE_ACKDET_A">ABRT_<wbr>SBYTE_<wbr>ACKDET_<wbr>A</a></dt><dd>This field indicates that the Master has sent a START Byte and the START Byte was acknowledged (wrong behavior).</dd><dt><a class="enum" href="enum.ABRT_SBYTE_NORSTRT_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SBYTE_NORSTRT_A">ABRT_<wbr>SBYTE_<wbr>NORSTRT_<wbr>A</a></dt><dd>To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; restart must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, bit 9 clears for one cycle and then gets reasserted. When this field is set to 1, the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the user is trying to send a START Byte.</dd><dt><a class="enum" href="enum.ABRT_SLVFLUSH_TXFIFO_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLVFLUSH_TXFIFO_A">ABRT_<wbr>SLVFLUSH_<wbr>TXFIFO_<wbr>A</a></dt><dd>This field specifies that the Slave has received a read command and some data exists in the TX FIFO, so the slave issues a TX_ABRT interrupt to flush old data in TX FIFO.</dd><dt><a class="enum" href="enum.ABRT_SLVRD_INTX_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLVRD_INTX_A">ABRT_<wbr>SLVRD_<wbr>INTX_<wbr>A</a></dt><dd>1: When the processor side responds to a slave mode request for data to be transmitted to a remote master and user writes a 1 in CMD (bit 8) of IC_DATA_CMD register.</dd><dt><a class="enum" href="enum.ABRT_SLV_ARBLOST_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLV_ARBLOST_A">ABRT_<wbr>SLV_<wbr>ARBLOST_<wbr>A</a></dt><dd>This field indicates that a Slave has lost the bus while transmitting data to a remote master. IC_TX_ABRT_SOURCE[12]
is set at the same time. Note: Even though the slave never ‘owns’ the bus, something could go wrong on the bus. This is a fail safe check. For instance, during a data transmission at the low-to-high transition of SCL, if what is on the data bus is not what is supposed to be transmitted, then DW_apb_i2c no longer own the bus.</dd><dt><a class="enum" href="enum.ABRT_TXDATA_NOACK_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_TXDATA_NOACK_A">ABRT_<wbr>TXDATA_<wbr>NOACK_<wbr>A</a></dt><dd>This field indicates the master-mode only bit. When the master receives an acknowledgement for the address, but when it sends data byte(s) following the address, it did not receive an acknowledge from the remote slave(s).</dd><dt><a class="enum" href="enum.ABRT_USER_ABRT_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_USER_ABRT_A">ABRT_<wbr>USER_<wbr>ABRT_<wbr>A</a></dt><dd>This is a master-mode-only bit. Master has detected the transfer abort (IC_ENABLE[1])</dd><dt><a class="enum" href="enum.ARB_LOST_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ARB_LOST_A">ARB_<wbr>LOST_<wbr>A</a></dt><dd>This field specifies that the Master has lost arbitration, or if IC_TX_ABRT_SOURCE[14]
is also set, then the slave transmitter has lost arbitration.</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.ABRT_7B_ADDR_NOACK_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_7B_ADDR_NOACK_R">ABRT_<wbr>7B_<wbr>ADDR_<wbr>NOACK_<wbr>R</a></dt><dd>Field <code>ABRT_7B_ADDR_NOACK</code> reader - This field indicates that the Master is in 7-bit addressing mode and the address sent was not acknowledged by any slave.</dd><dt><a class="type" href="type.ABRT_10ADDR1_NOACK_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10ADDR1_NOACK_R">ABRT_<wbr>10ADD<wbr>R1_<wbr>NOACK_<wbr>R</a></dt><dd>Field <code>ABRT_10ADDR1_NOACK</code> reader - This field indicates that the Master is in 10-bit address mode and the first 10-bit address byte was not acknowledged by any slave.</dd><dt><a class="type" href="type.ABRT_10ADDR2_NOACK_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10ADDR2_NOACK_R">ABRT_<wbr>10ADD<wbr>R2_<wbr>NOACK_<wbr>R</a></dt><dd>Field <code>ABRT_10ADDR2_NOACK</code> reader - This field indicates that the Master is in 10-bit address mode and that the second address byte of the 10-bit address was not acknowledged by any slave.</dd><dt><a class="type" href="type.ABRT_10B_RD_NORSTRT_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10B_RD_NORSTRT_R">ABRT_<wbr>10B_<wbr>RD_<wbr>NORSTRT_<wbr>R</a></dt><dd>Field <code>ABRT_10B_RD_NORSTRT</code> reader - This field indicates that the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the master sends a read command in 10-bit addressing mode.</dd><dt><a class="type" href="type.ABRT_GCALL_NOACK_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_GCALL_NOACK_R">ABRT_<wbr>GCALL_<wbr>NOACK_<wbr>R</a></dt><dd>Field <code>ABRT_GCALL_NOACK</code> reader - This field indicates that DW_apb_i2c in master mode has sent a General Call and no slave on the bus acknowledged the General Call.</dd><dt><a class="type" href="type.ABRT_GCALL_READ_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_GCALL_READ_R">ABRT_<wbr>GCALL_<wbr>READ_<wbr>R</a></dt><dd>Field <code>ABRT_GCALL_READ</code> reader - This field indicates that DW_apb_i2c in the master mode has sent a General Call but the user programmed the byte following the General Call to be a read from the bus (IC_DATA_CMD[9]
is set to 1).</dd><dt><a class="type" href="type.ABRT_HS_ACKDET_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_HS_ACKDET_R">ABRT_<wbr>HS_<wbr>ACKDET_<wbr>R</a></dt><dd>Field <code>ABRT_HS_ACKDET</code> reader - This field indicates that the Master is in High Speed mode and the High Speed Master code was acknowledged (wrong behavior).</dd><dt><a class="type" href="type.ABRT_HS_NORSTRT_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_HS_NORSTRT_R">ABRT_<wbr>HS_<wbr>NORSTRT_<wbr>R</a></dt><dd>Field <code>ABRT_HS_NORSTRT</code> reader - This field indicates that the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the user is trying to use the master to transfer data in High Speed mode.</dd><dt><a class="type" href="type.ABRT_MASTER_DIS_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_MASTER_DIS_R">ABRT_<wbr>MASTER_<wbr>DIS_<wbr>R</a></dt><dd>Field <code>ABRT_MASTER_DIS</code> reader - This field indicates that the User tries to initiate a Master operation with the Master mode disabled.</dd><dt><a class="type" href="type.ABRT_SBYTE_ACKDET_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SBYTE_ACKDET_R">ABRT_<wbr>SBYTE_<wbr>ACKDET_<wbr>R</a></dt><dd>Field <code>ABRT_SBYTE_ACKDET</code> reader - This field indicates that the Master has sent a START Byte and the START Byte was acknowledged (wrong behavior).</dd><dt><a class="type" href="type.ABRT_SBYTE_NORSTRT_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SBYTE_NORSTRT_R">ABRT_<wbr>SBYTE_<wbr>NORSTRT_<wbr>R</a></dt><dd>Field <code>ABRT_SBYTE_NORSTRT</code> reader - To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; restart must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, bit 9 clears for one cycle and then gets reasserted. When this field is set to 1, the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the user is trying to send a START Byte.</dd><dt><a class="type" href="type.ABRT_SLVFLUSH_TXFIFO_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLVFLUSH_TXFIFO_R">ABRT_<wbr>SLVFLUSH_<wbr>TXFIFO_<wbr>R</a></dt><dd>Field <code>ABRT_SLVFLUSH_TXFIFO</code> reader - This field specifies that the Slave has received a read command and some data exists in the TX FIFO, so the slave issues a TX_ABRT interrupt to flush old data in TX FIFO.</dd><dt><a class="type" href="type.ABRT_SLVRD_INTX_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLVRD_INTX_R">ABRT_<wbr>SLVRD_<wbr>INTX_<wbr>R</a></dt><dd>Field <code>ABRT_SLVRD_INTX</code> reader - 1: When the processor side responds to a slave mode request for data to be transmitted to a remote master and user writes a 1 in CMD (bit 8) of IC_DATA_CMD register.</dd><dt><a class="type" href="type.ABRT_SLV_ARBLOST_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLV_ARBLOST_R">ABRT_<wbr>SLV_<wbr>ARBLOST_<wbr>R</a></dt><dd>Field <code>ABRT_SLV_ARBLOST</code> reader - This field indicates that a Slave has lost the bus while transmitting data to a remote master. IC_TX_ABRT_SOURCE[12]
is set at the same time. Note: Even though the slave never ‘owns’ the bus, something could go wrong on the bus. This is a fail safe check. For instance, during a data transmission at the low-to-high transition of SCL, if what is on the data bus is not what is supposed to be transmitted, then DW_apb_i2c no longer own the bus.</dd><dt><a class="type" href="type.ABRT_TXDATA_NOACK_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_TXDATA_NOACK_R">ABRT_<wbr>TXDATA_<wbr>NOACK_<wbr>R</a></dt><dd>Field <code>ABRT_TXDATA_NOACK</code> reader - This field indicates the master-mode only bit. When the master receives an acknowledgement for the address, but when it sends data byte(s) following the address, it did not receive an acknowledge from the remote slave(s).</dd><dt><a class="type" href="type.ABRT_USER_ABRT_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_USER_ABRT_R">ABRT_<wbr>USER_<wbr>ABRT_<wbr>R</a></dt><dd>Field <code>ABRT_USER_ABRT</code> reader - This is a master-mode-only bit. Master has detected the transfer abort (IC_ENABLE[1])</dd><dt><a class="type" href="type.ARB_LOST_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ARB_LOST_R">ARB_<wbr>LOST_<wbr>R</a></dt><dd>Field <code>ARB_LOST</code> reader - This field specifies that the Master has lost arbitration, or if IC_TX_ABRT_SOURCE[14]
is also set, then the slave transmitter has lost arbitration.</dd><dt><a class="type" href="type.R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::R">R</a></dt><dd>Register <code>IC_TX_ABRT_SOURCE</code> reader</dd><dt><a class="type" href="type.TX_FLUSH_CNT_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::TX_FLUSH_CNT_R">TX_<wbr>FLUSH_<wbr>CNT_<wbr>R</a></dt><dd>Field <code>TX_FLUSH_CNT</code> reader - This field indicates the number of Tx FIFO Data Commands which are flushed due to TX_ABRT interrupt. It is cleared whenever I2C is disabled.</dd></dl></section></div></main></body></html>