description: '8-bit microprocessor'
aliases:
  - 68A09E
  - 68B09E
family: Motorola
datasheet: 'http://www.classiccmp.org/dunfield/r/6809e.pdf'
pins:
  Vss:
    desc: ground
  '&#126;NMI':
    desc: 'non-maskable interrupt (active low)'
  '&#126;IRQ':
    desc: 'interrupt request (active low)'
  '&#126;FIRQ':
    desc: 'fast interrupt request (active low)'
  BS:
    desc: 'bus status output'
  BA:
    desc: 'bus available output'
  Vcc:
    desc: 'supply voltage'
  A0:
    desc: 'address bus'
  A1:
    desc: 'address bus'
  A2:
    desc: 'address bus'
  A3:
    desc: 'address bus'
  A4:
    desc: 'address bus'
  A5:
    desc: 'address bus'
  A6:
    desc: 'address bus'
  A7:
    desc: 'address bus'
  A8:
    desc: 'address bus'
  A9:
    desc: 'address bus'
  A10:
    desc: 'address bus'
  A11:
    desc: 'address bus'
  A12:
    desc: 'address bus'
  A13:
    desc: 'address bus'
  A14:
    desc: 'address bus'
  A15:
    desc: 'address bus'
  D7:
    desc: 'data bus'
  D6:
    desc: 'data bus'
  D5:
    desc: 'data bus'
  D4:
    desc: 'data bus'
  D3:
    desc: 'data bus'
  D2:
    desc: 'data bus'
  D1:
    desc: 'data bus'
  D0:
    desc: 'data bus'
  'R/&#126;W':
    desc: 'bus read/write'
  BUSY:
    desc: 'busy status'
  E:
    desc: 'clock input'
  Q:
    desc: 'quadrature clock input'
  AVMA:
    desc: 'advanced VMA signal (indicates bus will be used in the next cycle)'
  '&#126;RESET':
    desc: 'reset (active low)'
  LIC:
    desc: 'last instruction cycle (high during last cycle of instruction)'
  TSC:
    desc: 'three-state control (active high; tri-states address, data, R/&#126;W&#126;)'
  '&#126;HALT':
    desc: 'halt (active low)'
specs:
  -
    param: 'Clock speed'
    val:
      - '1 (6809E)'
      - '1.5 (68A09E)'
      - '2 (68B09E)'
    unit: MHz
notes:
  - 'Registers:&NewLine;<table>&NewLine;<tr><td>A, B</td><td>8-bit Accumulators (can be combined into 16-bit accumulator, D)</td></tr>&NewLine;<tr><td>X</td><td>16-bit Index Register</td></tr>&NewLine;<tr><td>Y</td><td>16-bit Index Register</td></tr>&NewLine;<tr><td>U</td><td>16-bit User Stack Pointer</td></tr>&NewLine;<tr><td>S</td><td>16-bit Hardware Stack Pointer</td></tr>&NewLine;<tr><td>PC</td><td>16-bit Program Counter</td></tr>&NewLine;<tr><td>DP</td><td>8-bit Direct Page Register</td></tr>&NewLine;<tr><td>CC</td><td>8-bit Condition Code Register</td></tr>&NewLine;</table><br/>'
  - 'Condition code bits: EFHINZVC&NewLine;<table>&NewLine;<tr><td>E</td><td>(bit 7)</td><td>Entire machine state was stacked</td></tr>&NewLine;<tr><td>F</td><td>(bit 6)</td><td>&#126;FIRQ inhibit flag</td></tr>&NewLine;<tr><td>H</td><td>(bit 5)</td><td>Half-carry flag (valid only after ADC or ADD instructions)</td></tr>&NewLine;<tr><td>I</td><td>(bit 4)</td><td>&#126;IRQ inhibit flag</td></tr>&NewLine;<tr><td>N</td><td>(bit 3)</td><td>Negative flag (most significant bit of previous result)</td></tr>&NewLine;<tr><td>Z</td><td>(bit 2)</td><td>Zero flag</td></tr>&NewLine;<tr><td>V</td><td>(bit 1)</td><td>Signed two''s complement overflow flag</td></tr>&NewLine;<tr><td>C</td><td>(bit 0)</td><td>Carry flag</td></tr>&NewLine;</table><br/>'
  - 'Register stacking order:&NewLine;<table>&NewLine;<tr><td>CC</td><td>(pulled first, pushed last)</td></tr>&NewLine;<tr><td>A</td><td></td></tr>&NewLine;<tr><td>B</td><td></td></tr>&NewLine;<tr><td>DP</td><td></td></tr>&NewLine;<tr><td>X msb</td><td></td></tr>&NewLine;<tr><td>X lsb</td><td></td></tr>&NewLine;<tr><td>Y msb</td><td></td></tr>&NewLine;<tr><td>Y lsb</td><td></td></tr>&NewLine;<tr><td>U/S msb</td><td></td></tr>&NewLine;<tr><td>U/S lsb</td><td></td></tr>&NewLine;<tr><td>PC msb</td><td></td></tr>&NewLine;<tr><td>PC lsb</td><td>(pulled last, pushed first)</td></tr>&NewLine;</table><br/>'
  - 'Interrupt vectors:&NewLine;<table>&NewLine;<tr><td>FFFE-FFFF</td><td>&#126;RESET</td></tr>&NewLine;<tr><td>FFFC-FFFD</td><td>&#126;NMI</td></tr>&NewLine;<tr><td>FFFA-FFFB</td><td>SWI</td></tr>&NewLine;<tr><td>FFF8-FFF9</td><td>&#126;IRQ</td></tr>&NewLine;<tr><td>FFF6-FFF7</td><td>&#126;FIRQ</td></tr>&NewLine;<tr><td>FFF4-FFF5</td><td>SWI2</td></tr>&NewLine;<tr><td>FFF2-FFF3</td><td>SWI3</td></tr>&NewLine;<tr><td>FFF1-FFF1</td><td>Reserved</td></tr>&NewLine;</table>'
packages:
  DIP:
    - Vss
    - '&#126;NMI'
    - '&#126;IRQ'
    - '&#126;FIRQ'
    - BS
    - BA
    - Vcc
    - A0
    - A1
    - A2
    - A3
    - A4
    - A5
    - A6
    - A7
    - A8
    - A9
    - A10
    - A11
    - A12
    - A13
    - A14
    - A15
    - D7
    - D6
    - D5
    - D4
    - D3
    - D2
    - D1
    - D0
    - 'R/&#126;W'
    - BUSY
    - E
    - Q
    - AVMA
    - '&#126;RESET'
    - LIC
    - TSC
    - '&#126;HALT'
