

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Mon Mar 11 09:29:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  25.068 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      314|      314|  7.871 us|  7.871 us|  315|  315|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6_fu_130  |mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6  |      265|      265|  5.300 us|  5.300 us|  265|  265|       no|
        |grp_mm_Pipeline_VITIS_LOOP_76_7_fu_166                  |mm_Pipeline_VITIS_LOOP_76_7                  |       20|       20|  0.400 us|  0.400 us|   20|   20|       no|
        |grp_mm_Pipeline_VITIS_LOOP_92_10_fu_202                 |mm_Pipeline_VITIS_LOOP_92_10                 |       19|       19|  0.476 us|  0.476 us|   19|   19|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       28|   612|    5963|   22884|    -|
|Memory           |        0|     -|     992|     128|    0|
|Multiplexer      |        -|     -|       -|    1226|    -|
|Register         |        -|     -|      78|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       28|   612|    7033|   24238|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    48|      ~0|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+-----+------+-------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+------+-------+-----+
    |fmul_32ns_32ns_32_2_max_dsp_1_U273                      |fmul_32ns_32ns_32_2_max_dsp_1                |        0|    3|   128|    135|    0|
    |fptosi_32ns_32_2_no_dsp_1_U274                          |fptosi_32ns_32_2_no_dsp_1                    |        0|    0|     0|      0|    0|
    |grp_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6_fu_130  |mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6  |        0|    6|   525|    507|    0|
    |grp_mm_Pipeline_VITIS_LOOP_76_7_fu_166                  |mm_Pipeline_VITIS_LOOP_76_7                  |       28|  600|  5233|  21527|    0|
    |grp_mm_Pipeline_VITIS_LOOP_92_10_fu_202                 |mm_Pipeline_VITIS_LOOP_92_10                 |        0|    0|    77|    694|    0|
    |mul_32s_32s_62_1_1_U276                                 |mul_32s_32s_62_1_1                           |        0|    3|     0|     21|    0|
    |sitofp_32ns_32_2_no_dsp_1_U275                          |sitofp_32ns_32_2_no_dsp_1                    |        0|    0|     0|      0|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                   |                                             |       28|  612|  5963|  22884|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |D_s9_23fixp_0_U   |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_1_U   |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_2_U   |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_3_U   |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_4_U   |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_5_U   |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_6_U   |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_7_U   |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_8_U   |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_9_U   |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_10_U  |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_11_U  |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_12_U  |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_13_U  |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_14_U  |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    |D_s9_23fixp_15_U  |D_s9_23fixp_0_RAM_AUTO_1R1W  |        0|  62|   8|    0|    16|   31|     1|          496|
    +------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                             |        0| 992| 128|    0|   256|  496|    16|         7936|
    +------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |D_s9_23fixp_0_address0   |  17|          4|    4|         16|
    |D_s9_23fixp_0_ce0        |  17|          4|    1|          4|
    |D_s9_23fixp_0_ce1        |   9|          2|    1|          2|
    |D_s9_23fixp_0_d0         |  13|          3|   31|         93|
    |D_s9_23fixp_0_we0        |  13|          3|    1|          3|
    |D_s9_23fixp_10_address0  |  17|          4|    4|         16|
    |D_s9_23fixp_10_ce0       |  17|          4|    1|          4|
    |D_s9_23fixp_10_ce1       |   9|          2|    1|          2|
    |D_s9_23fixp_10_d0        |  13|          3|   31|         93|
    |D_s9_23fixp_10_we0       |  13|          3|    1|          3|
    |D_s9_23fixp_11_address0  |  17|          4|    4|         16|
    |D_s9_23fixp_11_ce0       |  17|          4|    1|          4|
    |D_s9_23fixp_11_ce1       |   9|          2|    1|          2|
    |D_s9_23fixp_11_d0        |  13|          3|   31|         93|
    |D_s9_23fixp_11_we0       |  13|          3|    1|          3|
    |D_s9_23fixp_12_address0  |  17|          4|    4|         16|
    |D_s9_23fixp_12_ce0       |  17|          4|    1|          4|
    |D_s9_23fixp_12_ce1       |   9|          2|    1|          2|
    |D_s9_23fixp_12_d0        |  13|          3|   31|         93|
    |D_s9_23fixp_12_we0       |  13|          3|    1|          3|
    |D_s9_23fixp_13_address0  |  17|          4|    4|         16|
    |D_s9_23fixp_13_ce0       |  17|          4|    1|          4|
    |D_s9_23fixp_13_ce1       |   9|          2|    1|          2|
    |D_s9_23fixp_13_d0        |  13|          3|   31|         93|
    |D_s9_23fixp_13_we0       |  13|          3|    1|          3|
    |D_s9_23fixp_14_address0  |  17|          4|    4|         16|
    |D_s9_23fixp_14_ce0       |  17|          4|    1|          4|
    |D_s9_23fixp_14_ce1       |   9|          2|    1|          2|
    |D_s9_23fixp_14_d0        |  13|          3|   31|         93|
    |D_s9_23fixp_14_we0       |  13|          3|    1|          3|
    |D_s9_23fixp_15_address0  |  17|          4|    4|         16|
    |D_s9_23fixp_15_ce0       |  17|          4|    1|          4|
    |D_s9_23fixp_15_ce1       |   9|          2|    1|          2|
    |D_s9_23fixp_15_d0        |  13|          3|   31|         93|
    |D_s9_23fixp_15_we0       |  13|          3|    1|          3|
    |D_s9_23fixp_1_address0   |  17|          4|    4|         16|
    |D_s9_23fixp_1_ce0        |  17|          4|    1|          4|
    |D_s9_23fixp_1_ce1        |   9|          2|    1|          2|
    |D_s9_23fixp_1_d0         |  13|          3|   31|         93|
    |D_s9_23fixp_1_we0        |  13|          3|    1|          3|
    |D_s9_23fixp_2_address0   |  17|          4|    4|         16|
    |D_s9_23fixp_2_ce0        |  17|          4|    1|          4|
    |D_s9_23fixp_2_ce1        |   9|          2|    1|          2|
    |D_s9_23fixp_2_d0         |  13|          3|   31|         93|
    |D_s9_23fixp_2_we0        |  13|          3|    1|          3|
    |D_s9_23fixp_3_address0   |  17|          4|    4|         16|
    |D_s9_23fixp_3_ce0        |  17|          4|    1|          4|
    |D_s9_23fixp_3_ce1        |   9|          2|    1|          2|
    |D_s9_23fixp_3_d0         |  13|          3|   31|         93|
    |D_s9_23fixp_3_we0        |  13|          3|    1|          3|
    |D_s9_23fixp_4_address0   |  17|          4|    4|         16|
    |D_s9_23fixp_4_ce0        |  17|          4|    1|          4|
    |D_s9_23fixp_4_ce1        |   9|          2|    1|          2|
    |D_s9_23fixp_4_d0         |  13|          3|   31|         93|
    |D_s9_23fixp_4_we0        |  13|          3|    1|          3|
    |D_s9_23fixp_5_address0   |  17|          4|    4|         16|
    |D_s9_23fixp_5_ce0        |  17|          4|    1|          4|
    |D_s9_23fixp_5_ce1        |   9|          2|    1|          2|
    |D_s9_23fixp_5_d0         |  13|          3|   31|         93|
    |D_s9_23fixp_5_we0        |  13|          3|    1|          3|
    |D_s9_23fixp_6_address0   |  17|          4|    4|         16|
    |D_s9_23fixp_6_ce0        |  17|          4|    1|          4|
    |D_s9_23fixp_6_ce1        |   9|          2|    1|          2|
    |D_s9_23fixp_6_d0         |  13|          3|   31|         93|
    |D_s9_23fixp_6_we0        |  13|          3|    1|          3|
    |D_s9_23fixp_7_address0   |  17|          4|    4|         16|
    |D_s9_23fixp_7_ce0        |  17|          4|    1|          4|
    |D_s9_23fixp_7_ce1        |   9|          2|    1|          2|
    |D_s9_23fixp_7_d0         |  13|          3|   31|         93|
    |D_s9_23fixp_7_we0        |  13|          3|    1|          3|
    |D_s9_23fixp_8_address0   |  17|          4|    4|         16|
    |D_s9_23fixp_8_ce0        |  17|          4|    1|          4|
    |D_s9_23fixp_8_ce1        |   9|          2|    1|          2|
    |D_s9_23fixp_8_d0         |  13|          3|   31|         93|
    |D_s9_23fixp_8_we0        |  13|          3|    1|          3|
    |D_s9_23fixp_9_address0   |  17|          4|    4|         16|
    |D_s9_23fixp_9_ce0        |  17|          4|    1|          4|
    |D_s9_23fixp_9_ce1        |   9|          2|    1|          2|
    |D_s9_23fixp_9_d0         |  13|          3|   31|         93|
    |D_s9_23fixp_9_we0        |  13|          3|    1|          3|
    |ap_NS_fsm                |  49|         12|    1|         12|
    |grp_fu_223_ce            |  13|          3|    1|          3|
    |grp_fu_223_p0            |  17|          4|   32|        128|
    |grp_fu_223_p1            |  17|          4|   32|        128|
    |grp_fu_230_ce            |  13|          3|    1|          3|
    |grp_fu_230_p0            |  13|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |1226|        285|  707|       2258|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  11|   0|   11|          0|
    |grp_mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6_fu_130_ap_start_reg  |   1|   0|    1|          0|
    |grp_mm_Pipeline_VITIS_LOOP_76_7_fu_166_ap_start_reg                  |   1|   0|    1|          0|
    |grp_mm_Pipeline_VITIS_LOOP_92_10_fu_202_ap_start_reg                 |   1|   0|    1|          0|
    |mul130_s15_17fixp_reg_280                                            |  32|   0|   32|          0|
    |tmp_2_reg_285                                                        |  32|   0|   32|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  78|   0|   78|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|            mm|  return value|
|gamma      |   in|   32|     ap_none|         gamma|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

