#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 25 05:26:25 2022
# Process ID: 5740
# Current directory: E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.runs/synth_1
# Command line: vivado.exe -log channel_estimation.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source channel_estimation.tcl
# Log file: E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.runs/synth_1/channel_estimation.vds
# Journal file: E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source channel_estimation.tcl -notrace
Command: synth_design -top channel_estimation -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Device 21-403] Loading part xc7s100fgga676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 825.078 ; gain = 173.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'channel_estimation' [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/channel_estimation.v:22]
INFO: [Synth 8-6157] synthesizing module 'get_data' [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/get_data.v:22]
INFO: [Synth 8-6155] done synthesizing module 'get_data' (1#1) [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/get_data.v:22]
INFO: [Synth 8-6157] synthesizing module 'cmplx_mul_channel_est' [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/imports/new/cmplx_mul.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cmplx_mul_channel_est' (2#1) [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/imports/new/cmplx_mul.v:22]
INFO: [Synth 8-6157] synthesizing module 'estimation_memory' [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/estimation_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'estimation_memory' (3#1) [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/estimation_memory.v:22]
INFO: [Synth 8-6157] synthesizing module 'interpolation' [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/interpolation.v:22]
INFO: [Synth 8-226] default block is never used [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/interpolation.v:156]
INFO: [Synth 8-226] default block is never used [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/interpolation.v:159]
INFO: [Synth 8-226] default block is never used [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/interpolation.v:303]
INFO: [Synth 8-6155] done synthesizing module 'interpolation' (4#1) [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/interpolation.v:22]
INFO: [Synth 8-6155] done synthesizing module 'channel_estimation' (5#1) [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/channel_estimation.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 889.184 ; gain = 237.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 889.184 ; gain = 237.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 889.184 ; gain = 237.949
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/constrs_1/new/channel_est_const.xdc]
Finished Parsing XDC File [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/constrs_1/new/channel_est_const.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1008.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1008.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.309 ; gain = 357.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.309 ; gain = 357.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.309 ; gain = 357.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/interpolation.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/interpolation.v:159]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.309 ; gain = 357.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 20    
	   3 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 88    
	   4 Input     16 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module channel_estimation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module get_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 1     
Module cmplx_mul_channel_est 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
Module estimation_memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module interpolation 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 14    
	   2 Input     16 Bit       Adders := 16    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP o_h1real2, operation Mode is: A*(B:0x156).
DSP Report: operator o_h1real2 is absorbed into DSP o_h1real2.
DSP Report: Generating DSP o_h1real3, operation Mode is: A*(B:0x156).
DSP Report: operator o_h1real3 is absorbed into DSP o_h1real3.
DSP Report: Generating DSP o_h1img2, operation Mode is: A*(B:0x156).
DSP Report: operator o_h1img2 is absorbed into DSP o_h1img2.
DSP Report: Generating DSP o_h1img3, operation Mode is: A*(B:0x156).
DSP Report: operator o_h1img3 is absorbed into DSP o_h1img3.
DSP Report: Generating DSP o_h5real2, operation Mode is: A*(B:0x156).
DSP Report: operator o_h5real2 is absorbed into DSP o_h5real2.
DSP Report: Generating DSP o_h5real2, operation Mode is: A*(B:0x156).
DSP Report: operator o_h5real2 is absorbed into DSP o_h5real2.
DSP Report: Generating DSP o_h5img2, operation Mode is: A*(B:0x156).
DSP Report: operator o_h5img2 is absorbed into DSP o_h5img2.
DSP Report: Generating DSP o_h5img2, operation Mode is: A*(B:0x156).
DSP Report: operator o_h5img2 is absorbed into DSP o_h5img2.
DSP Report: Generating DSP Mul2/o_yr1, operation Mode is: A*B.
DSP Report: operator Mul2/o_yr1 is absorbed into DSP Mul2/o_yr1.
DSP Report: Generating DSP Mul2/o_yr1, operation Mode is: A*B.
DSP Report: operator Mul2/o_yr1 is absorbed into DSP Mul2/o_yr1.
DSP Report: Generating DSP Mul1/o_yr1, operation Mode is: A*B.
DSP Report: operator Mul1/o_yr1 is absorbed into DSP Mul1/o_yr1.
DSP Report: Generating DSP Mul1/o_yr1, operation Mode is: A*B.
DSP Report: operator Mul1/o_yr1 is absorbed into DSP Mul1/o_yr1.
DSP Report: Generating DSP Mul2/o_yi1, operation Mode is: A*B.
DSP Report: operator Mul2/o_yi1 is absorbed into DSP Mul2/o_yi1.
DSP Report: Generating DSP Mul2/o_yi1, operation Mode is: A*B.
DSP Report: operator Mul2/o_yi1 is absorbed into DSP Mul2/o_yi1.
DSP Report: Generating DSP Mul1/o_yi1, operation Mode is: A*B.
DSP Report: operator Mul1/o_yi1 is absorbed into DSP Mul1/o_yi1.
DSP Report: Generating DSP Mul1/o_yi1, operation Mode is: A*B.
DSP Report: operator Mul1/o_yi1 is absorbed into DSP Mul1/o_yi1.
WARNING: [Synth 8-3917] design channel_estimation has port o_nrsIdx1[2] driven by constant 0
WARNING: [Synth 8-3917] design channel_estimation has port o_nrsIdx2[2] driven by constant 1
WARNING: [Synth 8-3917] design channel_estimation has port o_col1[3] driven by constant 0
WARNING: [Synth 8-3917] design channel_estimation has port o_col1[2] driven by constant 1
WARNING: [Synth 8-3917] design channel_estimation has port o_col2[3] driven by constant 1
WARNING: [Synth 8-3917] design channel_estimation has port o_col2[2] driven by constant 1
WARNING: [Synth 8-3917] design channel_estimation has port o_col2[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1008.309 ; gain = 357.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|interpolation         | A*(B:0x156) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|interpolation         | A*(B:0x156) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|interpolation         | A*(B:0x156) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|interpolation         | A*(B:0x156) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|interpolation         | A*(B:0x156) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|interpolation         | A*(B:0x156) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|interpolation         | A*(B:0x156) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|interpolation         | A*(B:0x156) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul_channel_est | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul_channel_est | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul_channel_est | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul_channel_est | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul_channel_est | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul_channel_est | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul_channel_est | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cmplx_mul_channel_est | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1030.824 ; gain = 379.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1044.199 ; gain = 392.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/estimation_memory.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/estimation_memory.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/estimation_memory.v:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/estimation_memory.v:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/estimation_memory.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/estimation_memory.v:46]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/estimation_memory.v:50]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.srcs/sources_1/new/estimation_memory.v:50]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1062.008 ; gain = 410.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1076.871 ; gain = 425.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1076.871 ; gain = 425.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1076.871 ; gain = 425.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1076.871 ; gain = 425.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1076.871 ; gain = 425.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1076.871 ; gain = 425.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   144|
|3     |DSP48E1 |    16|
|4     |LUT1    |     2|
|5     |LUT2    |   370|
|6     |LUT3    |   302|
|7     |LUT4    |   155|
|8     |LUT5    |   148|
|9     |LUT6    |   721|
|10    |FDCE    |   167|
|11    |FDPE    |     2|
|12    |IBUF    |   135|
|13    |OBUF    |   403|
+------+--------+------+

Report Instance Areas: 
+------+----------------+------------------------+------+
|      |Instance        |Module                  |Cells |
+------+----------------+------------------------+------+
|1     |top             |                        |  2566|
|2     |  GetData       |get_data                |   571|
|3     |  Interpolation |interpolation           |  1008|
|4     |  Mul1          |cmplx_mul_channel_est   |    44|
|5     |  Mul2          |cmplx_mul_channel_est_0 |    44|
|6     |  estMEM        |estimation_memory       |   281|
+------+----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1076.871 ; gain = 425.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1076.871 ; gain = 306.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1076.871 ; gain = 425.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1092.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1092.801 ; gain = 737.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1092.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CUFE/Si-Vision/GP/22/vivadoRTL/channel_estimation/channel_estimation.runs/synth_1/channel_estimation.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file channel_estimation_utilization_synth.rpt -pb channel_estimation_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 05:27:28 2022...
