{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_6/SpaceCraft.vhd " "Source file: /home/vigas/Apollo/Apollo_6/SpaceCraft.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431128889559 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_6/Instrument_Unit.qsys " "Source file: /home/vigas/Apollo/Apollo_6/Instrument_Unit.qsys has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431128889559 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1431128889559 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_6/SpaceCraft.vhd " "Source file: /home/vigas/Apollo/Apollo_6/SpaceCraft.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431128889608 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_6/Instrument_Unit.qsys " "Source file: /home/vigas/Apollo/Apollo_6/Instrument_Unit.qsys has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431128889608 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1431128889608 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_6/SpaceCraft.vhd " "Source file: /home/vigas/Apollo/Apollo_6/SpaceCraft.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431128889649 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vigas/Apollo/Apollo_6/Instrument_Unit.qsys " "Source file: /home/vigas/Apollo/Apollo_6/Instrument_Unit.qsys has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1431128889649 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1431128889649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431128892672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431128892676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 20:48:12 2015 " "Processing started: Fri May  8 20:48:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431128892676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431128892676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Apollo_6 -c Apollo_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Apollo_6 -c Apollo_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431128892676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1431128896047 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Instrument_Unit.qsys " "Elaborating Qsys system entity \"Instrument_Unit.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431128905419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:29 Progress: Loading Apollo_6/Instrument_Unit.qsys " "2015.05.08.20:48:29 Progress: Loading Apollo_6/Instrument_Unit.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128909432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:29 Progress: Reading input file " "2015.05.08.20:48:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128909772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:29 Progress: Adding clk_0 \[clock_source 14.1\] " "2015.05.08.20:48:29 Progress: Adding clk_0 \[clock_source 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128909920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:30 Progress: Parameterizing module clk_0 " "2015.05.08.20:48:30 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128910900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:30 Progress: Adding hps_0 \[altera_hps 14.1\] " "2015.05.08.20:48:30 Progress: Adding hps_0 \[altera_hps 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128910904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:33 Progress: Parameterizing module hps_0 " "2015.05.08.20:48:33 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128913241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:33 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 14.1\] " "2015.05.08.20:48:33 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128913265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:33 Progress: Parameterizing module mem_if_ddr3_emif_0 " "2015.05.08.20:48:33 Progress: Parameterizing module mem_if_ddr3_emif_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128913632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:33 Progress: Adding new_component_0 \[new_component 1.0\] " "2015.05.08.20:48:33 Progress: Adding new_component_0 \[new_component 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128913638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:33 Progress: Parameterizing module new_component_0 " "2015.05.08.20:48:33 Progress: Parameterizing module new_component_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128913709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:33 Progress: Building connections " "2015.05.08.20:48:33 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128913709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:33 Progress: Parameterizing connections " "2015.05.08.20:48:33 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128913733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:33 Progress: Validating " "2015.05.08.20:48:33 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128913734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.08.20:48:50 Progress: Done reading input file " "2015.05.08.20:48:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128930138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Instrument_Unit.hps_0: HPS Main PLL counter settings: n = 0  m = 31 " "Instrument_Unit.hps_0: HPS Main PLL counter settings: n = 0  m = 31" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128933033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Instrument_Unit.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19 " "Instrument_Unit.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128933033 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Instrument_Unit.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Instrument_Unit.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1431128933033 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Instrument_Unit.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors " "Instrument_Unit.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1431128933038 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Instrument_Unit.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported " "Instrument_Unit.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1431128933038 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Instrument_Unit.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit. " "Instrument_Unit.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1431128933039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Instrument_Unit: Generating Instrument_Unit \"Instrument_Unit\" for QUARTUS_SYNTH " "Instrument_Unit: Generating Instrument_Unit \"Instrument_Unit\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128936434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master new_component_0.avalon_master and slave mem_if_ddr3_emif_0.avl_1 because the master has address signal 32 bit wide, but the slave is 27 bit wide. " "Interconnect is inserted between master new_component_0.avalon_master and slave mem_if_ddr3_emif_0.avl_1 because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128940653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master new_component_0.avalon_master and slave mem_if_ddr3_emif_0.avl_1 because the master has readdata signal 16 bit wide, but the slave is 32 bit wide. " "Interconnect is inserted between master new_component_0.avalon_master and slave mem_if_ddr3_emif_0.avl_1 because the master has readdata signal 16 bit wide, but the slave is 32 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128940653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master new_component_0.avalon_master and slave mem_if_ddr3_emif_0.avl_1 because the master has chipselect signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master new_component_0.avalon_master and slave mem_if_ddr3_emif_0.avl_1 because the master has chipselect signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128940653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master new_component_0.avalon_master and slave mem_if_ddr3_emif_0.avl_1 because the master has writedata signal 16 bit wide, but the slave is 32 bit wide. " "Interconnect is inserted between master new_component_0.avalon_master and slave mem_if_ddr3_emif_0.avl_1 because the master has writedata signal 16 bit wide, but the slave is 32 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128940654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_axi_master and slave mem_if_ddr3_emif_0.avl_0 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_axi_master and slave mem_if_ddr3_emif_0.avl_0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128941352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128945909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 31 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 31" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128946496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 19 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 19" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128946924 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1431128947255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Instrument_Unit\" instantiated altera_hps \"hps_0\" " "Hps_0: \"Instrument_Unit\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128947670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0: \"Instrument_Unit\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\" " "Mem_if_ddr3_emif_0: \"Instrument_Unit\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128948500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_component_0: \"Instrument_Unit\" instantiated new_component \"new_component_0\" " "New_component_0: \"Instrument_Unit\" instantiated new_component \"new_component_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128948505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Instrument_Unit\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Instrument_Unit\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128948671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"Instrument_Unit\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"Instrument_Unit\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128948829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Instrument_Unit\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Instrument_Unit\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128948830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128948861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128948940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\" " "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128949108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating clock pair generator " "P0: Generating clock pair generator" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128949109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs " "P0: Generating Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128949855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128957024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128957024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128957024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Remember to run the Instrument_Unit_mem_if_ddr3_emif_0_p0_pin_assignments.tcl " "P0: Remember to run the Instrument_Unit_mem_if_ddr3_emif_0_p0_pin_assignments.tcl" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128957024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: script after running Synthesis and before Fitting. " "P0: script after running Synthesis and before Fitting." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128957025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128957025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128957025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128957025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\" " "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128957026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: Generating Qsys sequencer system " "S0: Generating Qsys sequencer system" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128964070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: QSYS sequencer system generated successfully " "S0: QSYS sequencer system generated successfully" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128974945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\" " "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\" " "Dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\" " "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\" " "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\" " "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_component_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"new_component_0_avalon_master_translator\" " "New_component_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"new_component_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mem_if_ddr3_emif_0_avl_1_translator\" " "Mem_if_ddr3_emif_0_avl_1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mem_if_ddr3_emif_0_avl_1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_component_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"new_component_0_avalon_master_agent\" " "New_component_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"new_component_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_master_agent.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mem_if_ddr3_emif_0_avl_1_agent\" " "Mem_if_ddr3_emif_0_avl_1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mem_if_ddr3_emif_0_avl_1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo\" " "Mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"mem_if_ddr3_emif_0_avl_1_cmd_width_adapter\" " "Mem_if_ddr3_emif_0_avl_1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"mem_if_ddr3_emif_0_avl_1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0_avl_0_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"mem_if_ddr3_emif_0_avl_0_burst_adapter\" " "Mem_if_ddr3_emif_0_avl_0_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"mem_if_ddr3_emif_0_avl_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431128981959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_dll_cyclonev.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_dll_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_oct_cyclonev.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_oct_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Instrument_Unit: Done \"Instrument_Unit\" with 44 modules, 163 files " "Instrument_Unit: Done \"Instrument_Unit\" with 44 modules, 163 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1431129004221 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Instrument_Unit.qsys " "Finished elaborating Qsys system entity \"Instrument_Unit.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129006665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SpaceCraft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SpaceCraft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpaceCraft-behavior " "Found design unit 1: SpaceCraft-behavior" {  } { { "SpaceCraft.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/SpaceCraft.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014796 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpaceCraft " "Found entity 1: SpaceCraft" {  } { { "SpaceCraft.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/SpaceCraft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/Instrument_Unit.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/Instrument_Unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit " "Found entity 1: Instrument_Unit" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_hps_0 " "Found entity 1: Instrument_Unit_hps_0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_hps_0_fpga_interfaces " "Found entity 1: Instrument_Unit_hps_0_fpga_interfaces" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_fpga_interfaces.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_hps_0_hps_io " "Found entity 1: Instrument_Unit_hps_0_hps_io" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_hps_0_hps_io_border " "Found entity 1: Instrument_Unit_hps_0_hps_io_border" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_dmaster " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_dmaster" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_dmaster_p2b_adapter " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_dmaster_p2b_adapter" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_p0 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_p0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_p0_clock_pair_generator " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_p0_clock_pair_generator" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_p0_iss_probe " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_p0_iss_probe" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_iss_probe.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_p0_phy_csr " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_p0_phy_csr" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_phy_csr.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_p0_reset " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_p0_reset" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_pll0 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_pll0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_irq_mapper " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_irq_mapper" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_irq_mapper.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014916 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router " "Found entity 2: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014920 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014923 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014927 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 " "Found entity 2: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014931 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004 " "Found entity 2: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014936 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 " "Found entity 2: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0 " "Found entity 1: Instrument_Unit_mm_interconnect_0" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0_cmd_demux " "Found entity 1: Instrument_Unit_mm_interconnect_0_cmd_demux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0_cmd_mux " "Found entity 1: Instrument_Unit_mm_interconnect_0_cmd_mux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0_router_default_decode " "Found entity 1: Instrument_Unit_mm_interconnect_0_router_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014963 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mm_interconnect_0_router " "Found entity 2: Instrument_Unit_mm_interconnect_0_router" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0_router_001_default_decode " "Found entity 1: Instrument_Unit_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014967 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mm_interconnect_0_router_001 " "Found entity 2: Instrument_Unit_mm_interconnect_0_router_001" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_001.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_0_rsp_mux " "Found entity 1: Instrument_Unit_mm_interconnect_0_rsp_mux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_1 " "Found entity 1: Instrument_Unit_mm_interconnect_1" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_1_cmd_demux " "Found entity 1: Instrument_Unit_mm_interconnect_1_cmd_demux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_1_cmd_mux " "Found entity 1: Instrument_Unit_mm_interconnect_1_cmd_mux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_1_router_default_decode " "Found entity 1: Instrument_Unit_mm_interconnect_1_router_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014987 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mm_interconnect_1_router " "Found entity 2: Instrument_Unit_mm_interconnect_1_router" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Instrument_Unit_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at Instrument_Unit_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Instrument_Unit_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at Instrument_Unit_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129014987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_1_router_002_default_decode " "Found entity 1: Instrument_Unit_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014991 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instrument_Unit_mm_interconnect_1_router_002 " "Found entity 2: Instrument_Unit_mm_interconnect_1_router_002" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router_002.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_1_rsp_demux " "Found entity 1: Instrument_Unit_mm_interconnect_1_rsp_demux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrument_Unit_mm_interconnect_1_rsp_mux " "Found entity 1: Instrument_Unit_mm_interconnect_1_rsp_mux" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129014996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129014996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/SpaceCraft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpaceCraft-behavior " "Found design unit 1: SpaceCraft-behavior" {  } { { "db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015000 ""} { "Info" "ISGN_ENTITY_NAME" "1 SpaceCraft " "Found entity 1: SpaceCraft" {  } { { "db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/Instrument_Unit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015023 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015023 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015023 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015023 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015023 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015023 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/Instrument_Unit/submodules/altera_default_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/Instrument_Unit/submodules/altera_incr_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015056 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015056 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015086 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015086 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015103 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015121 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015121 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015121 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015121 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129015125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_master_agent.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_master_translator.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015142 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/Instrument_Unit/submodules/altera_reset_controller.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/Instrument_Unit/submodules/altera_reset_synchronizer.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/Instrument_Unit/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431129015165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/Instrument_Unit/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/Instrument_Unit/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/Instrument_Unit/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129015273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Instrument_Unit " "Elaborating entity \"Instrument_Unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1431129015461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_hps_0 Instrument_Unit_hps_0:hps_0 " "Elaborating entity \"Instrument_Unit_hps_0\" for hierarchy \"Instrument_Unit_hps_0:hps_0\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "hps_0" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_hps_0_fpga_interfaces Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Instrument_Unit_hps_0_fpga_interfaces\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" "fpga_interfaces" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_hps_0_hps_io Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io " "Elaborating entity \"Instrument_Unit_hps_0_hps_io\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" "hps_io" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_hps_0_hps_io_border Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border " "Elaborating entity \"Instrument_Unit_hps_0_hps_io_border\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io.v" "border" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "pll" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015576 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431129015578 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431129015578 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "p0" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015582 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1431129015584 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015623 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1431129015626 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129015627 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1431129015633 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431129015633 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/vigas/Apollo/Apollo_6/hps_AC_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/vigas/Apollo/Apollo_6/hps_AC_ROM.hex -- setting all initial values to 0" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1431129015691 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/vigas/Apollo/Apollo_6/hps_inst_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/vigas/Apollo/Apollo_6/hps_inst_ROM.hex -- setting all initial values to 0" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1431129015691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015703 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431129015704 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431129015704 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015709 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431129015716 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129015914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015925 ""}  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431129015925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/vigas/Apollo/Apollo_6/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129015976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129015976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129015991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "seq" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016141 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "seq" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1431129016143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "c0" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129016189 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129016190 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129016190 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129016190 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129016190 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129016190 "|Instrument_Unit|Instrument_Unit_hps_0:hps_0|Instrument_Unit_hps_0_hps_io:hps_io|Instrument_Unit_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "oct" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/Instrument_Unit/submodules/hps_sdram.v" "dll" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "mem_if_ddr3_emif_0" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_pll0 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_pll0\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" "pll0" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016676 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv(157) " "Verilog HDL Display System Task info at Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1431129016678 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" "p0" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016688 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models Instrument_Unit_mem_if_ddr3_emif_0_p0.sv(405) " "Verilog HDL Display System Task info at Instrument_Unit_mem_if_ddr3_emif_0_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1431129016690 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0.sv" "umemphy" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(436) " "Verilog HDL or VHDL warning at Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(436): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431129016731 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129016732 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_reset Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset:ureset " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_reset\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset:ureset\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "ureset" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset.v" "ureset_afi_clk" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset.v" "ureset_ctl_reset_clk" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset.v" "ureset_addr_cmd_clk" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset:ureset\|Instrument_Unit_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset.v" "ureset_avl_clk" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016854 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..68\] Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[179..68\]\" at Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431129016861 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[35..32\]\" at Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431129016861 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_clock_pair_generator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_clock_pair_generator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129016993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" "s0" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" "sequencer_rst" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" "cpu_inst" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129017366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017384 ""}  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431129017384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "/home/vigas/Apollo/Apollo_6/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129017457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129017457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" "sequencer_scc_mgr_inst" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129017667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017688 ""}  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431129017688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "/home/vigas/Apollo/Apollo_6/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129017732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129017732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altdpram.tdf" 200 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/vigas/Apollo/Apollo_6/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129017795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129017795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "/home/vigas/Apollo/Apollo_6/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/vigas/Apollo/Apollo_6/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129017835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129017835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "/home/vigas/Apollo/Apollo_6/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" "sequencer_reg_file_inst" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129017881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017904 ""}  } { { "db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431129017904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "/home/vigas/Apollo/Apollo_6/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129017954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129017954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" "hphy_bridge" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" "sequencer_mem" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129017991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129018011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5888 " "Parameter \"maximum_depth\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5888 " "Parameter \"numwords_a\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Instrument_Unit_mem_if_ddr3_emif_0_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"Instrument_Unit_mem_if_ddr3_emif_0_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018025 ""}  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431129018025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1m1 " "Found entity 1: altsyncram_f1m1" {  } { { "db/altsyncram_f1m1.tdf" "" { Text "/home/vigas/Apollo/Apollo_6/db/altsyncram_f1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129018072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129018072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f1m1 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_f1m1:auto_generated " "Elaborating entity \"altsyncram_f1m1\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_f1m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" "seq_bridge" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" "mm_interconnect_0" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent_rsp_fifo" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_001" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_002" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002:router_002\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_003" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003:router_003\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_004" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004:router_004\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "router_006" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006:router_006\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129018999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_s0_irq_mapper Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_s0_irq_mapper\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|Instrument_Unit_mem_if_ddr3_emif_0_s0_irq_mapper:irq_mapper\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" "irq_mapper" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_s0.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_dmaster Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_dmaster\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" "dmaster" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129019047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019058 ""}  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431129019058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129019118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019120 ""}  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431129019120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129019181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019183 ""}  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431129019183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" "timing_adt" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019220 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431129019220 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster|Instrument_Unit_mem_if_ddr3_emif_0_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" "fifo" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" "b2p" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" "p2b" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" "transacto" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" "b2p_adapter" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431129019310 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster|Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129019311 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster|Instrument_Unit_mem_if_ddr3_emif_0_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_dmaster_p2b_adapter Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_dmaster_p2b_adapter\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" "p2b_adapter" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" "rst_controller" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" "c0" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129019373 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129019374 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129019374 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129019374 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129019374 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431129019374 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1 Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" "mm_interconnect_1" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129019983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1.v" "dmaster_master_translator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_mm_interconnect_1.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpaceCraft SpaceCraft:new_component_0 " "Elaborating entity \"SpaceCraft\" for hierarchy \"SpaceCraft:new_component_0\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "new_component_0" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020060 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VGA_SYNC_n SpaceCraft.vhd(15) " "VHDL Signal Declaration warning at SpaceCraft.vhd(15): used explicit default value for signal \"VGA_SYNC_n\" because signal was never assigned a value" {  } { { "db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1431129020062 "|Instrument_Unit|SpaceCraft:new_component_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VGA_BLANK_n SpaceCraft.vhd(16) " "VHDL Signal Declaration warning at SpaceCraft.vhd(16): used explicit default value for signal \"VGA_BLANK_n\" because signal was never assigned a value" {  } { { "db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1431129020062 "|Instrument_Unit|SpaceCraft:new_component_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "chipselect SpaceCraft.vhd(19) " "VHDL Signal Declaration warning at SpaceCraft.vhd(19): used explicit default value for signal \"chipselect\" because signal was never assigned a value" {  } { { "db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1431129020062 "|Instrument_Unit|SpaceCraft:new_component_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "writeD SpaceCraft.vhd(22) " "VHDL Signal Declaration warning at SpaceCraft.vhd(22): used explicit default value for signal \"writeD\" because signal was never assigned a value" {  } { { "db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1431129020063 "|Instrument_Unit|SpaceCraft:new_component_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writedata SpaceCraft.vhd(23) " "VHDL Signal Declaration warning at SpaceCraft.vhd(23): used implicit default value for signal \"writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1431129020063 "|Instrument_Unit|SpaceCraft:new_component_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data SpaceCraft.vhd(101) " "VHDL Process Statement warning at SpaceCraft.vhd(101): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1431129020064 "|Instrument_Unit|SpaceCraft:new_component_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data SpaceCraft.vhd(102) " "VHDL Process Statement warning at SpaceCraft.vhd(102): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1431129020064 "|Instrument_Unit|SpaceCraft:new_component_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data SpaceCraft.vhd(103) " "VHDL Process Statement warning at SpaceCraft.vhd(103): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/SpaceCraft.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1431129020064 "|Instrument_Unit|SpaceCraft:new_component_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0 Instrument_Unit_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Instrument_Unit_mm_interconnect_0\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "mm_interconnect_0" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:new_component_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:new_component_0_avalon_master_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "new_component_0_avalon_master_translator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_1_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_1_translator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:new_component_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:new_component_0_avalon_master_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "new_component_0_avalon_master_agent" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_1_agent" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_router Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router:router " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_router\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router:router\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "router" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_router_default_decode Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router:router\|Instrument_Unit_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_router_default_decode\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router:router\|Instrument_Unit_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_router_001 Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_router_001\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "router_001" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_router_001_default_decode Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router_001:router_001\|Instrument_Unit_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_router_001:router_001\|Instrument_Unit_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_cmd_demux Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_cmd_demux\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "cmd_demux" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_cmd_mux Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_cmd_mux\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "cmd_mux" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_0_rsp_mux Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Instrument_Unit_mm_interconnect_0_rsp_mux\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|Instrument_Unit_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "rsp_mux" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_1_cmd_width_adapter\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_1_cmd_width_adapter" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_width_adapter.sv" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Instrument_Unit_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_1_rsp_width_adapter\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" "mem_if_ddr3_emif_0_avl_1_rsp_width_adapter" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_0.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129020996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_1 Instrument_Unit_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Instrument_Unit_mm_interconnect_1\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "mm_interconnect_1" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129021023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_if_ddr3_emif_0_avl_0_translator\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_translator" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129021102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "hps_0_h2f_axi_master_agent" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129021115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129021141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_agent" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129021156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129021173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129021188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129021969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_1_router Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_router:router " "Elaborating entity \"Instrument_Unit_mm_interconnect_1_router\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_router:router\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "router" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129021995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_1_router_default_decode Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_router:router\|Instrument_Unit_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mm_interconnect_1_router_default_decode\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_router:router\|Instrument_Unit_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_1_router_002 Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"Instrument_Unit_mm_interconnect_1_router_002\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_router_002:router_002\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "router_002" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_1_router_002_default_decode Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_router_002:router_002\|Instrument_Unit_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"Instrument_Unit_mm_interconnect_1_router_002_default_decode\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_router_002:router_002\|Instrument_Unit_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "mem_if_ddr3_emif_0_avl_0_burst_adapter" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mem_if_ddr3_emif_0_avl_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_1_cmd_demux Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Instrument_Unit_mm_interconnect_1_cmd_demux\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "cmd_demux" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_1_cmd_mux Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Instrument_Unit_mm_interconnect_1_cmd_mux\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "cmd_mux" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_cmd_mux.sv" "arb" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_1_rsp_demux Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Instrument_Unit_mm_interconnect_1_rsp_demux\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "rsp_demux" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrument_Unit_mm_interconnect_1_rsp_mux Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Instrument_Unit_mm_interconnect_1_rsp_mux\" for hierarchy \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|Instrument_Unit_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" "rsp_mux" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mm_interconnect_1.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129022157 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1431129025750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1431129031190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1431129031332 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1431129031672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1431129031691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1431129031734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1431129031738 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1431129031738 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1431129032492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9aefec44/alt_sld_fab.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/sld9aefec44/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129032660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129032660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/sld9aefec44/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129032664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129032664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/sld9aefec44/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129032673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129032673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129032702 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/sld9aefec44/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129032702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129032702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/sld9aefec44/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129032713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129032713 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|afi_phy_clk " "Synthesized away node \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|afi_phy_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv" 200 -1 0 } } { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" 178 0 0 } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129034273 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk " "Synthesized away node \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_mem_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv" 233 -1 0 } } { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" 178 0 0 } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129034273 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_pll0.sv" 329 -1 0 } } { "db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0.v" 178 0 0 } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129034273 "|Instrument_Unit|Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1431129034273 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1431129034273 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431129039477 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1431129039477 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1431129039477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129039517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Instrument_Unit_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039535 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431129039535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6n1 " "Found entity 1: altsyncram_k6n1" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "/home/vigas/Apollo/Apollo_6/db/altsyncram_k6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129039583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129039583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129039635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129039653 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431129039653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/vigas/Apollo/Apollo_6/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431129039697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431129039697 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "65 " "65 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1431129041523 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129044153 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129044153 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129044153 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129044153 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129044153 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129044153 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129044153 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129044153 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs~synth " "Node \"memory_mem_dqs~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129044153 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n~synth " "Node \"memory_mem_dqs_n~synth\"" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129044153 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1431129044153 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431129044156 "|Instrument_Unit|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank VCC " "Pin \"vga_blank\" is stuck at VCC" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431129044156 "|Instrument_Unit|vga_blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1431129044156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129044803 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "336 " "336 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1431129048343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Instrument_Unit_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Instrument_Unit_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129049006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129049897 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vigas/Apollo/Apollo_6/output_files/Apollo_6.map.smsg " "Generated suppressed messages file /home/vigas/Apollo/Apollo_6/output_files/Apollo_6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1431129051230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1000 180 6 0 175 " "Adding 1000 node(s), including 180 DDIO, 6 PLL, 0 transceiver and 175 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1431129055015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431129055015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5671 " "Implemented 5671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1431129056049 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1431129056049 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "30 " "Implemented 30 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1431129056049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4662 " "Implemented 4662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1431129056049 ""} { "Info" "ICUT_CUT_TM_RAMS" "206 " "Implemented 206 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1431129056049 ""} { "Info" "ICUT_CUT_TM_PLLS" "6 " "Implemented 6 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1431129056049 ""} { "Info" "ICUT_CUT_TM_DLLS" "2 " "Implemented 2 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1431129056049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1431129056049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1483 " "Peak virtual memory: 1483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431129056578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 20:50:56 2015 " "Processing ended: Fri May  8 20:50:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431129056578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:44 " "Elapsed time: 00:02:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431129056578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:00 " "Total CPU time (on all processors): 00:06:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431129056578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431129056578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431129060110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431129060114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 20:50:59 2015 " "Processing started: Fri May  8 20:50:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431129060114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1431129060114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Apollo_6 -c Apollo_6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Apollo_6 -c Apollo_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1431129060114 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1431129060156 ""}
{ "Info" "0" "" "Project  = Apollo_6" {  } {  } 0 0 "Project  = Apollo_6" 0 0 "Fitter" 0 0 1431129060157 ""}
{ "Info" "0" "" "Revision = Apollo_6" {  } {  } 0 0 "Revision = Apollo_6" 0 0 "Fitter" 0 0 1431129060157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1431129060423 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Apollo_6 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"Apollo_6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1431129060480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431129060521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431129060521 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1431129061123 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1431129067634 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1431129067844 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 121 " "No exact pin location assignment(s) for 41 pins of 121 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1431129068102 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 RUP, RDN, or RZQ pins of 2 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "oct_rzqin " "RUP, RDN, or RZQ pin oct_rzqin not assigned to an exact location on the device" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { oct_rzqin } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oct_rzqin" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 429 9695 10437 0 0 }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431129068129 ""} { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_oct_rzqin } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 428 9695 10437 0 0 }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431129068129 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1431129068129 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1431129159913 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (2 global, 2 dual-regional) " "Promoted 4 clocks (2 global, 2 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 1244 dual-regional CLKCTRL_R36 and CLKCTRL_R26 " "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 with 1244 fanout uses dual-regional clock CLKCTRL_R36 and CLKCTRL_R26" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Quartus II" 0 -1 1431129268798 ""} { "Info" "ICCLK_MERGED_CELL" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1431129268798 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431129268798 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 233 dual-regional CLKCTRL_R34 and CLKCTRL_R24 " "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 with 233 fanout uses dual-regional clock CLKCTRL_R34 and CLKCTRL_R24" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Quartus II" 0 -1 1431129268798 ""} { "Info" "ICCLK_MERGED_CELL" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1431129268798 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431129268798 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G13 " "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431129268798 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G0 " "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431129268798 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1431129268798 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 1664 global CLKCTRL_G5 " "clk_clk~inputCLKENA0 with 1664 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431129268800 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1431129268800 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:01:49 " "Fitter periphery placement operations ending: elapsed time is 00:01:49" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431129269814 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431129276954 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1431129276954 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431129277013 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1431129277016 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431129277781 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431129277781 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431129277800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1431129277802 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431129278246 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431129278247 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431129278247 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431129278247 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431129278249 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431129278249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 550 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(550): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1431129278262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 550 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278264 ""}  } { { "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1431129278264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1431129278265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278267 ""}  } { { "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1431129278267 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceCraft:new_component_0\|clk_pix " "Node: SpaceCraft:new_component_0\|clk_pix was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceCraft:new_component_0\|vc\[1\] SpaceCraft:new_component_0\|clk_pix " "Register SpaceCraft:new_component_0\|vc\[1\] is being clocked by SpaceCraft:new_component_0\|clk_pix" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1431129278290 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431129278290 "|Instrument_Unit|SpaceCraft:new_component_0|clk_pix"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1431129278337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1431129278434 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1431129278434 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[0\]_IN (Rise) booster_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[0\]_IN (Rise) to booster_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[0\]_IN (Rise) booster_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[0\]_IN (Rise) to booster_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[1\]_IN (Rise) booster_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[1\]_IN (Rise) to booster_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[1\]_IN (Rise) booster_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[1\]_IN (Rise) to booster_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129278500 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1431129278500 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1431129278503 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 25 clocks " "Found 25 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 booster_mem_ck\[0\] " "   3.333 booster_mem_ck\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 booster_mem_ck_n\[0\] " "   3.333 booster_mem_ck_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 booster_mem_dqs\[0\]_IN " "   3.333 booster_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 booster_mem_dqs\[0\]_OUT " "   3.333 booster_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 booster_mem_dqs\[1\]_IN " "   3.333 booster_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 booster_mem_dqs\[1\]_OUT " "   3.333 booster_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 booster_mem_dqs_n\[0\]_OUT " "   3.333 booster_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 booster_mem_dqs_n\[1\]_OUT " "   3.333 booster_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_clk " "  20.000      clk_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock " "   3.333 mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " "  50.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck " "   3.333 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck_n " "   3.333 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_IN " "   3.333 memory_mem_dqs_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n_OUT " "   3.333 memory_mem_dqs_n_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_OUT " "   3.333 memory_mem_dqs_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431129278537 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1431129278537 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431129278831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431129278880 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1431129278882 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431129278895 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431129278918 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1431129278942 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1431129278942 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1431129278954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1431129280803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 EC " "Packed 40 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1431129280818 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1431129280818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1431129280818 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_led\[0\] " "Node \"led_led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431129282117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_led\[1\] " "Node \"led_led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431129282117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_led\[2\] " "Node \"led_led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431129282117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_led\[3\] " "Node \"led_led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431129282117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_sw\[0\] " "Node \"test_sw\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "test_sw\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431129282117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_sw\[1\] " "Node \"test_sw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "test_sw\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431129282117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_sw\[2\] " "Node \"test_sw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "test_sw\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431129282117 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_sw\[3\] " "Node \"test_sw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "test_sw\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431129282117 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1431129282117 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:03:35 " "Fitter preparation operations ending: elapsed time is 00:03:35" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431129282118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1431129286773 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1431129290167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431129308073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1431129323134 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1431129328848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431129328848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1431129337016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1431129352644 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1431129352644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431129358371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1431129358374 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1431129358374 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "12.72 " "Total time spent on timing analysis during the Fitter is 12.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1431129364848 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431129365184 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1431129365184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431129370659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431129370775 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1431129370775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431129381249 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:36 " "Fitter post-fit operations ending: elapsed time is 00:00:36" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431129400300 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1431129400852 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 425 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 424 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 389 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 388 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 387 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 386 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 385 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 384 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[9\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[9\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[9] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[9\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 354 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[8\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[8\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[8] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[8\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 353 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[7\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[7\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[7] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[7\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 352 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[6\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[6\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[6] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[6\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 351 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[5\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[5\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[5] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[5\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 350 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[4\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[4\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[4] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[4\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 349 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[3\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[3\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[3\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 348 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[2\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[2\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 347 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[1\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[1\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 346 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[0\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[0\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 345 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[10\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[10\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[10] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[10\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 355 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[11\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[11\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[11] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[11\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 356 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[12\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[12\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[12] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[12\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 357 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[13\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[13\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[13] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[13\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 358 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[14\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[14\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[14] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[14\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 359 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dq\[15\] SSTL-135 " "Type bi-directional pin booster_mem_dq\[15\] uses the SSTL-135 I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dq[15] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dq\[15\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 360 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dqs\[0\] Differential 1.35-V SSTL " "Type bi-directional pin booster_mem_dqs\[0\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dqs[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dqs\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 361 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dqs\[1\] Differential 1.35-V SSTL " "Type bi-directional pin booster_mem_dqs\[1\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dqs[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dqs\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 362 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dqs_n\[0\] Differential 1.35-V SSTL " "Type bi-directional pin booster_mem_dqs_n\[0\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dqs_n[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dqs_n\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 363 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional booster_mem_dqs_n\[1\] Differential 1.35-V SSTL " "Type bi-directional pin booster_mem_dqs_n\[1\] uses the Differential 1.35-V SSTL I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { booster_mem_dqs_n[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "booster_mem_dqs_n\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 364 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 382 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_6/" { { 0 { 0 ""} 0 383 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431129400961 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1431129400961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vigas/Apollo/Apollo_6/output_files/Apollo_6.fit.smsg " "Generated suppressed messages file /home/vigas/Apollo/Apollo_6/output_files/Apollo_6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1431129402168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3982 " "Peak virtual memory: 3982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431129407100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 20:56:47 2015 " "Processing ended: Fri May  8 20:56:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431129407100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:48 " "Elapsed time: 00:05:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431129407100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:15 " "Total CPU time (on all processors): 00:05:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431129407100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1431129407100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1431129410562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431129410566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 20:56:50 2015 " "Processing started: Fri May  8 20:56:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431129410566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1431129410566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Apollo_6 -c Apollo_6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Apollo_6 -c Apollo_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1431129410566 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1431129419231 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1431129422466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1103 " "Peak virtual memory: 1103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431129422644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 20:57:02 2015 " "Processing ended: Fri May  8 20:57:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431129422644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431129422644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431129422644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1431129422644 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1431129423952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1431129425823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431129425827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 20:57:05 2015 " "Processing started: Fri May  8 20:57:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431129425827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431129425827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Apollo_6 -c Apollo_6 " "Command: quartus_sta Apollo_6 -c Apollo_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431129425827 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1431129425870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1431129427022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1431129427067 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1431129427067 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431129429141 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1431129429141 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431129429214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1431129429218 ""}
{ "Info" "0" "" "Initializing DDR database for CORE Instrument_Unit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE Instrument_Unit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431129429219 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: Instrument_Unit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: Instrument_Unit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431129429998 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1431129430086 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431129430087 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431129430088 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431129430112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1431129430115 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431129430115 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431129430687 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129430709 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129430709 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129430709 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129430709 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129430711 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431129430711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 550 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(550): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1431129430735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 550 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430737 ""}  } { { "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1431129430737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1431129430738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430739 ""}  } { { "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1431129430739 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1431129430741 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceCraft:new_component_0\|clk_pix " "Node: SpaceCraft:new_component_0\|clk_pix was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceCraft:new_component_0\|vc\[1\] SpaceCraft:new_component_0\|clk_pix " "Register SpaceCraft:new_component_0\|vc\[1\] is being clocked by SpaceCraft:new_component_0\|clk_pix" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1431129430764 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431129430764 "|Instrument_Unit|SpaceCraft:new_component_0|clk_pix"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129430907 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431129430907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431266 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431129431266 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[0\]_IN (Rise) booster_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[0\]_IN (Rise) to booster_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[0\]_IN (Rise) booster_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[0\]_IN (Rise) to booster_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[1\]_IN (Rise) booster_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[1\]_IN (Rise) to booster_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[1\]_IN (Rise) booster_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[1\]_IN (Rise) to booster_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129431328 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431129431328 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1431129431331 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1431129431358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.986 " "Worst-case setup slack is 1.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.986               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.986               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.263               0.000 clk_clk  " "    2.263               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.268               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.268               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.964               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    2.964               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.084               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    4.084               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.550               0.000 altera_reserved_tck  " "    6.550               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.245               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.245               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129431576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.303               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 clk_clk  " "    0.327               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.376               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.442               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 altera_reserved_tck  " "    0.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.689               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.380               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.380               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129431621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.505 " "Worst-case recovery slack is 4.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.505               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.505               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.516               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   10.516               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.363               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   11.363               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.154               0.000 clk_clk  " "   12.154               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.151               0.000 altera_reserved_tck  " "   14.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.322               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   20.322               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129431644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.814 " "Worst-case removal slack is 0.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814               0.000 clk_clk  " "    0.814               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    1.145               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248               0.000 altera_reserved_tck  " "    1.248               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.355               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.355               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.405               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.652               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    1.652               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129431672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.807 " "Worst-case minimum pulse width slack is 0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.807               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.819               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.822               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.822               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.832               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.860               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.731               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.731               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.310               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.310               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.386               0.000 clk_clk  " "    8.386               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.637               0.000 altera_reserved_tck  " "   15.637               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.878               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   23.878               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129431700 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.587 ns " "Worst Case Available Settling Time: 23.587 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431880 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431880 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129431880 ""}
{ "Info" "0" "" "Initializing DDR database for CORE Instrument_Unit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE Instrument_Unit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431129431972 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: Instrument_Unit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: Instrument_Unit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431129432707 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.986 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.986" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433677 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433677 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433735 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433735 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.516 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.516" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433776 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433776 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.145 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.145" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433818 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129433818 ""}
{ "Info" "0" "" "Core: Instrument_Unit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: Instrument_Unit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431129433870 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431129433871 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|   0.89  0.885" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|   0.89  0.885" 0 0 "Quartus II" 0 0 1431129433871 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.166     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.166     --" 0 0 "Quartus II" 0 0 1431129433871 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.986  0.303" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.986  0.303" 0 0 "Quartus II" 0 0 1431129433871 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \| 10.516  1.145" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \| 10.516  1.145" 0 0 "Quartus II" 0 0 1431129433871 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|   0.48  0.522" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|   0.48  0.522" 0 0 "Quartus II" 0 0 1431129433871 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.731  0.731" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.731  0.731" 0 0 "Quartus II" 0 0 1431129433871 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|   0.29  0.243" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|   0.29  0.243" 0 0 "Quartus II" 0 0 1431129433871 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.309  0.321" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.309  0.321" 0 0 "Quartus II" 0 0 1431129433871 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431129434082 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431129434596 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.268 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.268" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435453 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435453 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435503 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435503 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.505 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.505" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435555 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435555 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.405 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.405" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435604 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129435604 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431129435663 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431129435663 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.933  0.904" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.933  0.904" 0 0 "Quartus II" 0 0 1431129435663 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|   3.68     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|   3.68     --" 0 0 "Quartus II" 0 0 1431129435663 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.268  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.268  0.188" 0 0 "Quartus II" 0 0 1431129435663 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  4.505  1.405" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  4.505  1.405" 0 0 "Quartus II" 0 0 1431129435663 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.581  0.467" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.581  0.467" 0 0 "Quartus II" 0 0 1431129435663 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.722  0.722" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.722  0.722" 0 0 "Quartus II" 0 0 1431129435663 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.297   0.25" 0 0 "Quartus II" 0 0 1431129435664 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.316  0.326" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.316  0.326" 0 0 "Quartus II" 0 0 1431129435664 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1431129435856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1431129435925 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1431129435925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1431129450917 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceCraft:new_component_0\|clk_pix " "Node: SpaceCraft:new_component_0\|clk_pix was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceCraft:new_component_0\|vc\[1\] SpaceCraft:new_component_0\|clk_pix " "Register SpaceCraft:new_component_0\|vc\[1\] is being clocked by SpaceCraft:new_component_0\|clk_pix" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1431129451500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431129451500 "|Instrument_Unit|SpaceCraft:new_component_0|clk_pix"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451652 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431129451651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431129451977 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431129451977 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[0\]_IN (Rise) booster_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[0\]_IN (Rise) to booster_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[0\]_IN (Rise) booster_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[0\]_IN (Rise) to booster_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[1\]_IN (Rise) booster_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[1\]_IN (Rise) to booster_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[1\]_IN (Rise) booster_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[1\]_IN (Rise) to booster_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129452039 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431129452039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.900 " "Worst-case setup slack is 1.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.900               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.900               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.241               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.241               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.242               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.602               0.000 clk_clk  " "    2.602               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.071               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    3.071               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.163               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    4.163               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.068               0.000 altera_reserved_tck  " "    7.068               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.481               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.481               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129452225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk_clk  " "    0.305               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.347               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.419               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.434               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 altera_reserved_tck  " "    0.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.756               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.273               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.273               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129452305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.703 " "Worst-case recovery slack is 4.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.703               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.703               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.743               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   10.743               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.587               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   11.587               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.421               0.000 clk_clk  " "   12.421               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.464               0.000 altera_reserved_tck  " "   14.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.560               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   20.560               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129452362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.761 " "Worst-case removal slack is 0.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 clk_clk  " "    0.761               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    1.087               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.179               0.000 altera_reserved_tck  " "    1.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.269               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    1.269               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.271               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.582               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    1.582               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129452417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.770 " "Worst-case minimum pulse width slack is 0.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.770               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.816               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.833               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.836               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    0.839               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.690               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    6.690               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.366               0.000 clk_clk  " "    8.366               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.601               0.000 altera_reserved_tck  " "   15.601               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.884               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   23.884               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129452471 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.787 ns " "Worst Case Available Settling Time: 23.787 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452626 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452626 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129452626 ""}
{ "Info" "0" "" "Initializing DDR database for CORE Instrument_Unit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE Instrument_Unit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431129452792 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: Instrument_Unit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: Instrument_Unit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431129453482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.900 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.900" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454510 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454510 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.347 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454604 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454604 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.743 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 10.743" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454680 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454680 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.087 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.087" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454754 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129454754 ""}
{ "Info" "0" "" "Core: Instrument_Unit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: Instrument_Unit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431129454835 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431129454835 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.862  0.883" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.862  0.883" 0 0 "Quartus II" 0 0 1431129454835 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.227     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.227     --" 0 0 "Quartus II" 0 0 1431129454835 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|    1.9  0.347" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|    1.9  0.347" 0 0 "Quartus II" 0 0 1431129454835 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 10.743  1.087" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \| 10.743  1.087" 0 0 "Quartus II" 0 0 1431129454835 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.504  0.562" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.504  0.562" 0 0 "Quartus II" 0 0 1431129454835 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.718  0.718" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.718  0.718" 0 0 "Quartus II" 0 0 1431129454835 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.302  0.255" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.302  0.255" 0 0 "Quartus II" 0 0 1431129454835 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.327  0.341" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.327  0.341" 0 0 "Quartus II" 0 0 1431129454836 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431129455104 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431129455599 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.241 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.241" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456749 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456749 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456831 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456831 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.703 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 4.703" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456915 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456915 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.271 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.271" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456998 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129456998 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431129457094 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431129457095 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.922  0.891" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.922  0.891" 0 0 "Quartus II" 0 0 1431129457095 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.716     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.716     --" 0 0 "Quartus II" 0 0 1431129457095 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  2.241  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  2.241  0.228" 0 0 "Quartus II" 0 0 1431129457095 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.703  1.271" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.703  1.271" 0 0 "Quartus II" 0 0 1431129457095 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.637  0.472" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.637  0.472" 0 0 "Quartus II" 0 0 1431129457095 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.702  0.702" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.702  0.702" 0 0 "Quartus II" 0 0 1431129457095 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.314  0.266" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.314  0.266" 0 0 "Quartus II" 0 0 1431129457095 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.346  0.355" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.346  0.355" 0 0 "Quartus II" 0 0 1431129457095 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1431129457346 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1431129458086 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1431129458086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1431129467428 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceCraft:new_component_0\|clk_pix " "Node: SpaceCraft:new_component_0\|clk_pix was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceCraft:new_component_0\|vc\[1\] SpaceCraft:new_component_0\|clk_pix " "Register SpaceCraft:new_component_0\|vc\[1\] is being clocked by SpaceCraft:new_component_0\|clk_pix" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1431129467900 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431129467900 "|Instrument_Unit|SpaceCraft:new_component_0|clk_pix"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468060 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431129468060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468388 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431129468388 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[0\]_IN (Rise) booster_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[0\]_IN (Rise) to booster_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[0\]_IN (Rise) booster_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[0\]_IN (Rise) to booster_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[1\]_IN (Rise) booster_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[1\]_IN (Rise) to booster_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[1\]_IN (Rise) booster_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[1\]_IN (Rise) to booster_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129468452 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431129468452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.818 " "Worst-case setup slack is 2.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.818               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    2.818               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.879               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.879               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.632               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    5.632               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.733               0.000 clk_clk  " "    5.733               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.701               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   10.701               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.666               0.000 altera_reserved_tck  " "   11.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.914               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   12.914               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129468570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.080 " "Worst-case hold slack is 0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 altera_reserved_tck  " "    0.080               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk_clk  " "    0.149               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.156               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.182               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.219               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.226               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.389               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129468689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.393 " "Worst-case recovery slack is 5.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.393               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.393               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.328               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   13.328               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.342               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   14.342               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.381               0.000 clk_clk  " "   15.381               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.923               0.000 altera_reserved_tck  " "   15.923               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.655               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   22.655               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129468782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.297 " "Worst-case removal slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk_clk  " "    0.297               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 altera_reserved_tck  " "    0.395               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.411               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.491               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.804               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.984               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129468875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.215 " "Worst-case minimum pulse width slack is 1.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.215               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.215               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.291               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.291               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.300               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.307               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    1.309               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.228               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    7.228               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.888               0.000 clk_clk  " "    8.888               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.633               0.000 altera_reserved_tck  " "   15.633               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.536               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   24.536               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129468963 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129469155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129469155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129469155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129469155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129469155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.001 ns " "Worst Case Available Settling Time: 29.001 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129469155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129469155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129469155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129469155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129469155 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129469155 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129469155 ""}
{ "Info" "0" "" "Initializing DDR database for CORE Instrument_Unit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE Instrument_Unit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431129469442 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: Instrument_Unit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: Instrument_Unit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431129470176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.818 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.818" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471519 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471519 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471519 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.080 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.080" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471650 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471650 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.328 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.328" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471761 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471761 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471761 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.395 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.395" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471873 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129471873 ""}
{ "Info" "0" "" "Core: Instrument_Unit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: Instrument_Unit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431129471989 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431129471989 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.961  0.975" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.961  0.975" 0 0 "Quartus II" 0 0 1431129471989 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|    4.6     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|    4.6     --" 0 0 "Quartus II" 0 0 1431129471990 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.818   0.08" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.818   0.08" 0 0 "Quartus II" 0 0 1431129471990 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 13.328  0.395" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \| 13.328  0.395" 0 0 "Quartus II" 0 0 1431129471990 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.71  0.752" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.71  0.752" 0 0 "Quartus II" 0 0 1431129471990 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.933  0.933" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.933  0.933" 0 0 "Quartus II" 0 0 1431129471990 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.508  0.461" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.508  0.461" 0 0 "Quartus II" 0 0 1431129471990 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.485  0.485" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.485  0.485" 0 0 "Quartus II" 0 0 1431129471990 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431129472378 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431129472852 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474316 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474316 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474440 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474440 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474570 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474570 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474693 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129474693 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431129474825 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431129474825 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.038  0.967" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.038  0.967" 0 0 "Quartus II" 0 0 1431129474826 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "Quartus II" 0 0 1431129474826 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" 0 0 "Quartus II" 0 0 1431129474826 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" 0 0 "Quartus II" 0 0 1431129474826 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.755  0.684" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.755  0.684" 0 0 "Quartus II" 0 0 1431129474826 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.898  0.898" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.898  0.898" 0 0 "Quartus II" 0 0 1431129474826 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.524  0.477" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.524  0.477" 0 0 "Quartus II" 0 0 1431129474826 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.491  0.491" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.491  0.491" 0 0 "Quartus II" 0 0 1431129474826 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1431129475149 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpaceCraft:new_component_0\|clk_pix " "Node: SpaceCraft:new_component_0\|clk_pix was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpaceCraft:new_component_0\|vc\[1\] SpaceCraft:new_component_0\|clk_pix " "Register SpaceCraft:new_component_0\|vc\[1\] is being clocked by SpaceCraft:new_component_0\|clk_pix" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1431129476499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431129476499 "|Instrument_Unit|SpaceCraft:new_component_0|clk_pix"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476652 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431129476652 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431129476980 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431129476980 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[0\]_IN (Rise) booster_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[0\]_IN (Rise) to booster_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[0\]_IN (Rise) booster_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[0\]_IN (Rise) to booster_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[1\]_IN (Rise) booster_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[1\]_IN (Rise) to booster_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup booster_mem_dqs\[1\]_IN (Rise) booster_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from booster_mem_dqs\[1\]_IN (Rise) to booster_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) booster_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|Instrument_Unit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to booster_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) booster_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to booster_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431129477047 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431129477047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.838 " "Worst-case setup slack is 2.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.838               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    2.838               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.897               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    2.897               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.839               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    5.839               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.223               0.000 clk_clk  " "    6.223               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.306               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   11.306               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.298               0.000 altera_reserved_tck  " "   12.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.184               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   13.184               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129477207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.070 " "Worst-case hold slack is 0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 altera_reserved_tck  " "    0.070               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 clk_clk  " "    0.123               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    0.142               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.174               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.203               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    0.220               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.349               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129477364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.491 " "Worst-case recovery slack is 5.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.491               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.491               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.745               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "   13.745               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.454               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "   14.454               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.958               0.000 clk_clk  " "   15.958               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.022               0.000 altera_reserved_tck  " "   16.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.917               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   22.917               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129477499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.270 " "Worst-case removal slack is 0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 clk_clk  " "    0.270               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    0.380               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    0.445               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "    0.705               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.889               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129477636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.207 " "Worst-case minimum pulse width slack is 1.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.207               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk  " "    1.207               0.000 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.290               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk  " "    1.290               0.000 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.304               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk  " "    1.306               0.000 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.311               0.000 Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.228               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk  " "    7.228               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk  " "    8.321               0.000 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.883               0.000 clk_clk  " "    8.883               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.666               0.000 altera_reserved_tck  " "   15.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.539               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk  " "   24.539               0.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431129477764 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.272 ns " "Worst Case Available Settling Time: 29.272 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477997 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477997 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1431129477997 ""}
{ "Info" "0" "" "Initializing DDR database for CORE Instrument_Unit_mem_if_ddr3_emif_0_p0" {  } {  } 0 0 "Initializing DDR database for CORE Instrument_Unit_mem_if_ddr3_emif_0_p0" 0 0 "Quartus II" 0 0 1431129478479 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: Instrument_Unit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: Instrument_Unit_mem_if_ddr3_emif_0_p0 INSTANCE: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431129479173 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.838 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.838" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129480853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129480853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129480853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129480853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129480853 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129480853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.070 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.070" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\} " "-panel_name \{mem_if_ddr3_emif_0 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481020 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481020 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.745 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 13.745" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481174 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481174 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.345 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.345" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:mem_if_ddr3_emif_0\|*\}\] \[get_registers \{\{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:mem_if_ddr3_emif_0\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\} " "-panel_name \{mem_if_ddr3_emif_0 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481320 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129481320 ""}
{ "Info" "0" "" "Core: Instrument_Unit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" {  } {  } 0 0 "Core: Instrument_Unit_mem_if_ddr3_emif_0_p0 - Instance: mem_if_ddr3_emif_0" 0 0 "Quartus II" 0 0 1431129481498 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431129481498 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.943  0.994" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.943  0.994" 0 0 "Quartus II" 0 0 1431129481498 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.603     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.603     --" 0 0 "Quartus II" 0 0 1431129481498 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.838   0.07" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.838   0.07" 0 0 "Quartus II" 0 0 1431129481498 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 13.745  0.345" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \| 13.745  0.345" 0 0 "Quartus II" 0 0 1431129481498 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.698  0.772" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.698  0.772" 0 0 "Quartus II" 0 0 1431129481498 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|   0.95   0.95" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|   0.95   0.95" 0 0 "Quartus II" 0 0 1431129481498 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.512  0.465" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.512  0.465" 0 0 "Quartus II" 0 0 1431129481499 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.492  0.492" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.492  0.492" 0 0 "Quartus II" 0 0 1431129481499 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431129481933 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431129482406 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484247 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484247 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484420 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484420 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484758 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431129484758 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431129484933 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431129484933 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  1.013  0.988" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  1.013  0.988" 0 0 "Quartus II" 0 0 1431129484933 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "Quartus II" 0 0 1431129484933 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" 0 0 "Quartus II" 0 0 1431129484933 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" 0 0 "Quartus II" 0 0 1431129484933 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.752  0.712" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.752  0.712" 0 0 "Quartus II" 0 0 1431129484933 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" 0 0 "Quartus II" 0 0 1431129484933 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.524  0.477" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.524  0.477" 0 0 "Quartus II" 0 0 1431129484933 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.504  0.504" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.504  0.504" 0 0 "Quartus II" 0 0 1431129484934 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1431129488405 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1431129488406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2890 " "Peak virtual memory: 2890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431129491189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 20:58:11 2015 " "Processing ended: Fri May  8 20:58:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431129491189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431129491189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431129491189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431129491189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431129497984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431129497989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 20:58:17 2015 " "Processing started: Fri May  8 20:58:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431129497989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431129497989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Apollo_6 -c Apollo_6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Apollo_6 -c Apollo_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431129497989 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1431129499910 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Apollo_6.vho /home/vigas/Apollo/Apollo_6/simulation/modelsim/ simulation " "Generated file Apollo_6.vho in folder \"/home/vigas/Apollo/Apollo_6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1431129501698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1466 " "Peak virtual memory: 1466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431129502043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 20:58:22 2015 " "Processing ended: Fri May  8 20:58:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431129502043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431129502043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431129502043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431129502043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431129505088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus II 64-Bit " "Running Quartus II 64-Bit Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431129505092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  8 20:58:24 2015 " "Processing started: Fri May  8 20:58:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431129505092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1431129505092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb Apollo_6 -c Apollo_6 --incremental_compilation_export=Instrument_Unit.qxp --incremental_compilation_export_partition_name=Top --incremental_compilation_export_post_synth=ON --incremental_compilation_export_post_fit=ON --incremental_compilation_export_routing=ON " "Command: quartus_cdb Apollo_6 -c Apollo_6 --incremental_compilation_export=Instrument_Unit.qxp --incremental_compilation_export_partition_name=Top --incremental_compilation_export_post_synth=ON --incremental_compilation_export_post_fit=ON --incremental_compilation_export_routing=ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1431129505092 ""}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[0\] " "Node memory_mem_a\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[1\] " "Node memory_mem_a\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[2\] " "Node memory_mem_a\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[3\] " "Node memory_mem_a\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[4\] " "Node memory_mem_a\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[5\] " "Node memory_mem_a\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[6\] " "Node memory_mem_a\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[7\] " "Node memory_mem_a\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[8\] " "Node memory_mem_a\[8\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[9\] " "Node memory_mem_a\[9\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[10\] " "Node memory_mem_a\[10\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[11\] " "Node memory_mem_a\[11\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[12\] " "Node memory_mem_a\[12\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ba\[0\] " "Node memory_mem_ba\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ba\[1\] " "Node memory_mem_ba\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ba\[2\] " "Node memory_mem_ba\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_ck\[0\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_ck\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 19 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_ck_n\[0\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_ck_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 20 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_cke " "Node memory_mem_cke is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 27 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_cs_n " "Node memory_mem_cs_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 28 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ras_n " "Node memory_mem_ras_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 29 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_cas_n " "Node memory_mem_cas_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 30 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_we_n " "Node memory_mem_we_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 31 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_reset_n " "Node memory_mem_reset_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 32 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_odt " "Node memory_mem_odt is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dm\[0\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dm\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 31 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_hs " "Node vga_hs is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 47 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_vs " "Node vga_vs is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 48 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_sync " "Node vga_sync is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 49 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_vga_clk " "Node vga_vga_clk is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 50 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_blank " "Node vga_blank is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 52 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[0\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[1\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[2\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[3\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[4\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[5\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[6\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[7\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dqs\[0\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dqs\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 28 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dqs_n\[0\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dqs_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 29 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_oct_rzqin " "Node memory_oct_rzqin is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 38 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[0\] " "Node booster_mem_a\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[1\] " "Node booster_mem_a\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[2\] " "Node booster_mem_a\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[3\] " "Node booster_mem_a\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[4\] " "Node booster_mem_a\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[5\] " "Node booster_mem_a\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[6\] " "Node booster_mem_a\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[7\] " "Node booster_mem_a\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[8\] " "Node booster_mem_a\[8\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[9\] " "Node booster_mem_a\[9\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[10\] " "Node booster_mem_a\[10\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[11\] " "Node booster_mem_a\[11\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[12\] " "Node booster_mem_a\[12\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[13\] " "Node booster_mem_a\[13\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[14\] " "Node booster_mem_a\[14\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_ba\[0\] " "Node booster_mem_ba\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_ba\[1\] " "Node booster_mem_ba\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_ba\[2\] " "Node booster_mem_ba\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_ck\[0\] " "Node booster_mem_ck\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 9 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_ck_n\[0\] " "Node booster_mem_ck_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 10 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_cke\[0\] " "Node booster_mem_cke\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 11 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_cs_n\[0\] " "Node booster_mem_cs_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 12 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dm\[0\] " "Node booster_mem_dm\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 13 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dm\[1\] " "Node booster_mem_dm\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 13 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_ras_n\[0\] " "Node booster_mem_ras_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 14 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_cas_n\[0\] " "Node booster_mem_cas_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_we_n\[0\] " "Node booster_mem_we_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_reset_n " "Node booster_mem_reset_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 17 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_odt\[0\] " "Node booster_mem_odt\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "status_local_init_done " "Node status_local_init_done is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 41 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "status_local_cal_success " "Node status_local_cal_success is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 42 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "status_local_cal_fail " "Node status_local_cal_fail is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 43 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[0\] " "Node vga_r\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[1\] " "Node vga_r\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[2\] " "Node vga_r\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[3\] " "Node vga_r\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[4\] " "Node vga_r\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[5\] " "Node vga_r\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[6\] " "Node vga_r\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[7\] " "Node vga_r\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[0\] " "Node vga_g\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[1\] " "Node vga_g\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[2\] " "Node vga_g\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[3\] " "Node vga_g\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[4\] " "Node vga_g\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[5\] " "Node vga_g\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[6\] " "Node vga_g\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[7\] " "Node vga_g\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[0\] " "Node vga_b\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[1\] " "Node vga_b\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[2\] " "Node vga_b\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[3\] " "Node vga_b\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[4\] " "Node vga_b\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[5\] " "Node vga_b\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[6\] " "Node vga_b\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[7\] " "Node vga_b\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[0\] " "Node booster_mem_dq\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[1\] " "Node booster_mem_dq\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[2\] " "Node booster_mem_dq\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[3\] " "Node booster_mem_dq\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[4\] " "Node booster_mem_dq\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[5\] " "Node booster_mem_dq\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[6\] " "Node booster_mem_dq\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[7\] " "Node booster_mem_dq\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[8\] " "Node booster_mem_dq\[8\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[9\] " "Node booster_mem_dq\[9\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[10\] " "Node booster_mem_dq\[10\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[11\] " "Node booster_mem_dq\[11\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[12\] " "Node booster_mem_dq\[12\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[13\] " "Node booster_mem_dq\[13\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[14\] " "Node booster_mem_dq\[14\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[15\] " "Node booster_mem_dq\[15\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dqs\[0\] " "Node booster_mem_dqs\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 19 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dqs\[1\] " "Node booster_mem_dqs\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 19 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dqs_n\[0\] " "Node booster_mem_dqs_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 20 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dqs_n\[1\] " "Node booster_mem_dqs_n\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 20 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "oct_rzqin " "Node oct_rzqin is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 39 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "clk_clk " "Node clk_clk is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 22 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "reset_reset_n " "Node reset_reset_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 40 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "altera_reserved_tms " "Node altera_reserved_tms is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "altera_reserved_tck " "Node altera_reserved_tck is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "altera_reserved_tdi " "Node altera_reserved_tdi is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "altera_reserved_tdo " "Node altera_reserved_tdo is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129507998 ""}  } {  } 0 142007 "Exported design partition includes one or more complex I/O elements" 0 0 "Compiler Database Interface" 0 -1 1431129507998 ""}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[0\] " "Node memory_mem_a\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[1\] " "Node memory_mem_a\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[2\] " "Node memory_mem_a\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[3\] " "Node memory_mem_a\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[4\] " "Node memory_mem_a\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[5\] " "Node memory_mem_a\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[6\] " "Node memory_mem_a\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[7\] " "Node memory_mem_a\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[8\] " "Node memory_mem_a\[8\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[9\] " "Node memory_mem_a\[9\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[10\] " "Node memory_mem_a\[10\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[11\] " "Node memory_mem_a\[11\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_a\[12\] " "Node memory_mem_a\[12\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 23 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ba\[0\] " "Node memory_mem_ba\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ba\[1\] " "Node memory_mem_ba\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ba\[2\] " "Node memory_mem_ba\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 24 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_ck\[0\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_ck\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 19 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_ck_n\[0\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_ck_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 20 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_cke " "Node memory_mem_cke is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 27 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_cs_n " "Node memory_mem_cs_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 28 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_ras_n " "Node memory_mem_ras_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 29 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_cas_n " "Node memory_mem_cas_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 30 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_we_n " "Node memory_mem_we_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 31 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_reset_n " "Node memory_mem_reset_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 32 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_mem_odt " "Node memory_mem_odt is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dm\[0\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dm\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 31 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_hs " "Node vga_hs is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 47 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_vs " "Node vga_vs is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 48 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_sync " "Node vga_sync is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 49 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_vga_clk " "Node vga_vga_clk is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 50 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_blank " "Node vga_blank is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 52 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[0\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[1\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[2\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[3\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[4\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[5\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[6\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[7\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dq\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 27 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dqs\[0\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dqs\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 28 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dqs_n\[0\] " "Node Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|mem_dqs_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/submodules/Instrument_Unit_hps_0_hps_io_border.sv" 29 -1 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "memory_oct_rzqin " "Node memory_oct_rzqin is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 38 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[0\] " "Node booster_mem_a\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[1\] " "Node booster_mem_a\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[2\] " "Node booster_mem_a\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[3\] " "Node booster_mem_a\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[4\] " "Node booster_mem_a\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[5\] " "Node booster_mem_a\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[6\] " "Node booster_mem_a\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[7\] " "Node booster_mem_a\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[8\] " "Node booster_mem_a\[8\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[9\] " "Node booster_mem_a\[9\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[10\] " "Node booster_mem_a\[10\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[11\] " "Node booster_mem_a\[11\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[12\] " "Node booster_mem_a\[12\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[13\] " "Node booster_mem_a\[13\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_a\[14\] " "Node booster_mem_a\[14\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 7 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_ba\[0\] " "Node booster_mem_ba\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_ba\[1\] " "Node booster_mem_ba\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_ba\[2\] " "Node booster_mem_ba\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 8 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_ck\[0\] " "Node booster_mem_ck\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 9 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_ck_n\[0\] " "Node booster_mem_ck_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 10 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_cke\[0\] " "Node booster_mem_cke\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 11 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_cs_n\[0\] " "Node booster_mem_cs_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 12 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dm\[0\] " "Node booster_mem_dm\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 13 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dm\[1\] " "Node booster_mem_dm\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 13 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_ras_n\[0\] " "Node booster_mem_ras_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 14 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_cas_n\[0\] " "Node booster_mem_cas_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 15 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_we_n\[0\] " "Node booster_mem_we_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 16 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_reset_n " "Node booster_mem_reset_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 17 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_odt\[0\] " "Node booster_mem_odt\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 21 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "status_local_init_done " "Node status_local_init_done is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 41 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "status_local_cal_success " "Node status_local_cal_success is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 42 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "status_local_cal_fail " "Node status_local_cal_fail is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 43 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[0\] " "Node vga_r\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[1\] " "Node vga_r\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[2\] " "Node vga_r\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[3\] " "Node vga_r\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[4\] " "Node vga_r\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[5\] " "Node vga_r\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[6\] " "Node vga_r\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_r\[7\] " "Node vga_r\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 44 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[0\] " "Node vga_g\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[1\] " "Node vga_g\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[2\] " "Node vga_g\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[3\] " "Node vga_g\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[4\] " "Node vga_g\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[5\] " "Node vga_g\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[6\] " "Node vga_g\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_g\[7\] " "Node vga_g\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 45 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[0\] " "Node vga_b\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[1\] " "Node vga_b\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[2\] " "Node vga_b\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[3\] " "Node vga_b\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[4\] " "Node vga_b\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[5\] " "Node vga_b\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[6\] " "Node vga_b\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "vga_b\[7\] " "Node vga_b\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 46 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[0\] " "Node booster_mem_dq\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[1\] " "Node booster_mem_dq\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[2\] " "Node booster_mem_dq\[2\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[3\] " "Node booster_mem_dq\[3\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[4\] " "Node booster_mem_dq\[4\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[5\] " "Node booster_mem_dq\[5\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[6\] " "Node booster_mem_dq\[6\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[7\] " "Node booster_mem_dq\[7\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[8\] " "Node booster_mem_dq\[8\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[9\] " "Node booster_mem_dq\[9\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[10\] " "Node booster_mem_dq\[10\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[11\] " "Node booster_mem_dq\[11\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[12\] " "Node booster_mem_dq\[12\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[13\] " "Node booster_mem_dq\[13\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[14\] " "Node booster_mem_dq\[14\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dq\[15\] " "Node booster_mem_dq\[15\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dqs\[0\] " "Node booster_mem_dqs\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 19 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dqs\[1\] " "Node booster_mem_dqs\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 19 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dqs_n\[0\] " "Node booster_mem_dqs_n\[0\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 20 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "booster_mem_dqs_n\[1\] " "Node booster_mem_dqs_n\[1\] is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 20 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "oct_rzqin " "Node oct_rzqin is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 39 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "clk_clk " "Node clk_clk is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 22 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "reset_reset_n " "Node reset_reset_n is a complex I/O" {  } { { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_6/db/ip/Instrument_Unit/Instrument_Unit.v" 40 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "altera_reserved_tms " "Node altera_reserved_tms is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "altera_reserved_tck " "Node altera_reserved_tck is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "altera_reserved_tdi " "Node altera_reserved_tdi is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "altera_reserved_tdo " "Node altera_reserved_tdo is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Quartus II" 0 -1 1431129516338 ""}  } {  } 0 142007 "Exported design partition includes one or more complex I/O elements" 0 0 "Compiler Database Interface" 0 -1 1431129516338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Compiler Database Interface was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1476 " "Peak virtual memory: 1476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431129522019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 20:58:42 2015 " "Processing ended: Fri May  8 20:58:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431129522019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431129522019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431129522019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1431129522019 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus II Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1431129524574 ""}
