{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Full Version " "Info: Version 6.1 Build 201 11/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 01 09:13:08 2007 " "Info: Processing started: Sat Sep 01 09:13:08 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pacman -c pacman " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pacman -c pacman" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_25MHz " "Info: Assuming node \"clk_25MHz\" is an undefined clock" {  } { { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "26 " "Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keyboard:keyboard_0\|keyboard_clk_filtered " "Info: Detected ripple clock \"keyboard:keyboard_0\|keyboard_clk_filtered\" as buffer" {  } { { "keyboard.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/keyboard.vhdl" 18 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:keyboard_0\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_normal\|clk " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div_n:clk_div_n_ghost_normal\|clk\" as buffer" {  } { { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_normal\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_slow\|clk " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div_n:clk_div_n_ghost_slow\|clk\" as buffer" {  } { { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_slow\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div_n:clk_div_n_0\|clk " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div_n:clk_div_n_0\|clk\" as buffer" {  } { { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div_n:clk_div_n_0\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_pacman\|count\[1\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_pacman\|count\[1\]\" as buffer" {  } { { "clk_div.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_pacman\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector138~83 " "Info: Detected gated clock \"pacman_core:core_0\|Selector138~83\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 723 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector138~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector138~84 " "Info: Detected gated clock \"pacman_core:core_0\|Selector138~84\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 723 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector138~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector175~83 " "Info: Detected gated clock \"pacman_core:core_0\|Selector175~83\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 723 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector175~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector175~84 " "Info: Detected gated clock \"pacman_core:core_0\|Selector175~84\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 723 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector175~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector64~83 " "Info: Detected gated clock \"pacman_core:core_0\|Selector64~83\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 723 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector64~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_2\|lpm_counter:count_rtl_5\|alt_counter_f10ke:wysi_counter\|q\[10\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_2\|lpm_counter:count_rtl_5\|alt_counter_f10ke:wysi_counter\|q\[10\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_2\|lpm_counter:count_rtl_5\|alt_counter_f10ke:wysi_counter\|q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector64~84 " "Info: Detected gated clock \"pacman_core:core_0\|Selector64~84\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 723 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector64~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector101~83 " "Info: Detected gated clock \"pacman_core:core_0\|Selector101~83\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 723 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector101~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_fast\|clk " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div_n:clk_div_n_ghost_fast\|clk\" as buffer" {  } { { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_fast\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector101~84 " "Info: Detected gated clock \"pacman_core:core_0\|Selector101~84\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 723 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector101~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_3\|lpm_counter:count_rtl_3\|alt_counter_f10ke:wysi_counter\|q\[21\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_3\|lpm_counter:count_rtl_3\|alt_counter_f10ke:wysi_counter\|q\[21\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_3\|lpm_counter:count_rtl_3\|alt_counter_f10ke:wysi_counter\|q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[3\].dead " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[3\].dead\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[3\].dead" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[3\].weak " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[3\].weak\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 111 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[3\].weak" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[2\].dead " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[2\].dead\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[2\].dead" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[2\].weak " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[2\].weak\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 111 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[2\].weak" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[0\].weak " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[0\].weak\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 111 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[0\].weak" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[0\].dead " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[0\].dead\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[0\].dead" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[1\].weak " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[1\].weak\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 111 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[1\].weak" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[1\].dead " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[1\].dead\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[1\].dead" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_0\|lpm_counter:count_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_0\|lpm_counter:count_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_0\|lpm_counter:count_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_25MHz register pacman_core:core_0\|ghost_y\[2\]\[4\] register pacman_core:core_0\|bitmap_address\[9\] 20.33 MHz 49.2 ns Internal " "Info: Clock \"clk_25MHz\" has Internal fmax of 20.33 MHz between source register \"pacman_core:core_0\|ghost_y\[2\]\[4\]\" and destination register \"pacman_core:core_0\|bitmap_address\[9\]\" (period= 49.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "34.200 ns + Longest register register " "Info: + Longest register to register delay is 34.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pacman_core:core_0\|ghost_y\[2\]\[4\] 1 REG LC3_H33 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_H33; Fanout = 7; REG Node = 'pacman_core:core_0\|ghost_y\[2\]\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pacman_core:core_0|ghost_y[2][4] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.700 ns) 6.600 ns pacman_core:core_0\|Equal33~36 2 COMB LC7_H17 3 " "Info: 2: + IC(3.900 ns) + CELL(2.700 ns) = 6.600 ns; Loc. = LC7_H17; Fanout = 3; COMB Node = 'pacman_core:core_0\|Equal33~36'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { pacman_core:core_0|ghost_y[2][4] pacman_core:core_0|Equal33~36 } "NODE_NAME" } } { "c:/altera/61/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/61/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.700 ns) 14.200 ns pacman_core:core_0\|Equal33~39 3 COMB LC1_G33 4 " "Info: 3: + IC(4.900 ns) + CELL(2.700 ns) = 14.200 ns; Loc. = LC1_G33; Fanout = 4; COMB Node = 'pacman_core:core_0\|Equal33~39'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { pacman_core:core_0|Equal33~36 pacman_core:core_0|Equal33~39 } "NODE_NAME" } } { "c:/altera/61/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/61/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 19.300 ns pacman_core:core_0\|bitmap_address~14348 4 COMB LC7_G30 2 " "Info: 4: + IC(2.700 ns) + CELL(2.400 ns) = 19.300 ns; Loc. = LC7_G30; Fanout = 2; COMB Node = 'pacman_core:core_0\|bitmap_address~14348'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { pacman_core:core_0|Equal33~39 pacman_core:core_0|bitmap_address~14348 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 24.800 ns pacman_core:core_0\|bitmap_address~14353 5 COMB LC5_G32 1 " "Info: 5: + IC(2.800 ns) + CELL(2.700 ns) = 24.800 ns; Loc. = LC5_G32; Fanout = 1; COMB Node = 'pacman_core:core_0\|bitmap_address~14353'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { pacman_core:core_0|bitmap_address~14348 pacman_core:core_0|bitmap_address~14353 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 28.000 ns pacman_core:core_0\|bitmap_address~14354 6 COMB LC8_G32 1 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 28.000 ns; Loc. = LC8_G32; Fanout = 1; COMB Node = 'pacman_core:core_0\|bitmap_address~14354'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|bitmap_address~14353 pacman_core:core_0|bitmap_address~14354 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(1.700 ns) 34.200 ns pacman_core:core_0\|bitmap_address\[9\] 7 REG LC6_F27 15 " "Info: 7: + IC(4.500 ns) + CELL(1.700 ns) = 34.200 ns; Loc. = LC6_F27; Fanout = 15; REG Node = 'pacman_core:core_0\|bitmap_address\[9\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { pacman_core:core_0|bitmap_address~14354 pacman_core:core_0|bitmap_address[9] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.900 ns ( 43.57 % ) " "Info: Total cell delay = 14.900 ns ( 43.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.300 ns ( 56.43 % ) " "Info: Total interconnect delay = 19.300 ns ( 56.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "34.200 ns" { pacman_core:core_0|ghost_y[2][4] pacman_core:core_0|Equal33~36 pacman_core:core_0|Equal33~39 pacman_core:core_0|bitmap_address~14348 pacman_core:core_0|bitmap_address~14353 pacman_core:core_0|bitmap_address~14354 pacman_core:core_0|bitmap_address[9] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "34.200 ns" { pacman_core:core_0|ghost_y[2][4] pacman_core:core_0|Equal33~36 pacman_core:core_0|Equal33~39 pacman_core:core_0|bitmap_address~14348 pacman_core:core_0|bitmap_address~14353 pacman_core:core_0|bitmap_address~14354 pacman_core:core_0|bitmap_address[9] } { 0.000ns 3.900ns 4.900ns 2.700ns 2.800ns 0.500ns 4.500ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.000 ns - Smallest " "Info: - Smallest clock skew is -11.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_25MHz\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 374 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 374; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns pacman_core:core_0\|bitmap_address\[9\] 2 REG LC6_F27 15 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_F27; Fanout = 15; REG Node = 'pacman_core:core_0\|bitmap_address\[9\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25MHz pacman_core:core_0|bitmap_address[9] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 399 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz pacman_core:core_0|bitmap_address[9] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|bitmap_address[9] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz source 18.000 ns - Longest register " "Info: - Longest clock path from clock \"clk_25MHz\" to source register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 374 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 374; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] 2 REG LC8_C21 501 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC8_C21; Fanout = 501; REG Node = 'pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.600 ns) + CELL(0.000 ns) 18.000 ns pacman_core:core_0\|ghost_y\[2\]\[4\] 3 REG LC3_H33 7 " "Info: 3: + IC(9.600 ns) + CELL(0.000 ns) = 18.000 ns; Loc. = LC3_H33; Fanout = 7; REG Node = 'pacman_core:core_0\|ghost_y\[2\]\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_y[2][4] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 23.89 % ) " "Info: Total cell delay = 4.300 ns ( 23.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.700 ns ( 76.11 % ) " "Info: Total interconnect delay = 13.700 ns ( 76.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_y[2][4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_y[2][4] } { 0.000ns 0.000ns 4.100ns 9.600ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz pacman_core:core_0|bitmap_address[9] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|bitmap_address[9] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_y[2][4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_y[2][4] } { 0.000ns 0.000ns 4.100ns 9.600ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 399 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "34.200 ns" { pacman_core:core_0|ghost_y[2][4] pacman_core:core_0|Equal33~36 pacman_core:core_0|Equal33~39 pacman_core:core_0|bitmap_address~14348 pacman_core:core_0|bitmap_address~14353 pacman_core:core_0|bitmap_address~14354 pacman_core:core_0|bitmap_address[9] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "34.200 ns" { pacman_core:core_0|ghost_y[2][4] pacman_core:core_0|Equal33~36 pacman_core:core_0|Equal33~39 pacman_core:core_0|bitmap_address~14348 pacman_core:core_0|bitmap_address~14353 pacman_core:core_0|bitmap_address~14354 pacman_core:core_0|bitmap_address[9] } { 0.000ns 3.900ns 4.900ns 2.700ns 2.800ns 0.500ns 4.500ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns 1.700ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz pacman_core:core_0|bitmap_address[9] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|bitmap_address[9] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_y[2][4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_y[2][4] } { 0.000ns 0.000ns 4.100ns 9.600ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_25MHz 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk_25MHz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pacman_core:core_0\|ghost_west\[2\]\[1\] pacman_core:core_0\|ghost_next_c_signal\[2\]\[1\] clk_25MHz 27.8 ns " "Info: Found hold time violation between source  pin or register \"pacman_core:core_0\|ghost_west\[2\]\[1\]\" and destination pin or register \"pacman_core:core_0\|ghost_next_c_signal\[2\]\[1\]\" for clock \"clk_25MHz\" (Hold time is 27.8 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "31.400 ns + Largest " "Info: + Largest clock skew is 31.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz destination 46.100 ns + Longest register " "Info: + Longest clock path from clock \"clk_25MHz\" to destination register is 46.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 374 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 374; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns pacman_core:core_0\|clk_div:clk_div_2\|lpm_counter:count_rtl_5\|alt_counter_f10ke:wysi_counter\|q\[10\] 2 REG LC6_B13 36 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_B13; Fanout = 36; REG Node = 'pacman_core:core_0\|clk_div:clk_div_2\|lpm_counter:count_rtl_5\|alt_counter_f10ke:wysi_counter\|q\[10\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_2|lpm_counter:count_rtl_5|alt_counter_f10ke:wysi_counter|q[10] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(1.400 ns) 16.300 ns pacman_core:core_0\|clk_div_n:clk_div_n_ghost_normal\|clk 3 REG LC6_I1 5 " "Info: 3: + IC(6.500 ns) + CELL(1.400 ns) = 16.300 ns; Loc. = LC6_I1; Fanout = 5; REG Node = 'pacman_core:core_0\|clk_div_n:clk_div_n_ghost_normal\|clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { pacman_core:core_0|clk_div:clk_div_2|lpm_counter:count_rtl_5|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_normal|clk } "NODE_NAME" } } { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.300 ns) + CELL(2.700 ns) 27.300 ns pacman_core:core_0\|Selector138~83 4 COMB LC1_B46 1 " "Info: 4: + IC(8.300 ns) + CELL(2.700 ns) = 27.300 ns; Loc. = LC1_B46; Fanout = 1; COMB Node = 'pacman_core:core_0\|Selector138~83'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { pacman_core:core_0|clk_div_n:clk_div_n_ghost_normal|clk pacman_core:core_0|Selector138~83 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 723 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 32.800 ns pacman_core:core_0\|Selector138~84 5 COMB LC4_B42 60 " "Info: 5: + IC(2.800 ns) + CELL(2.700 ns) = 32.800 ns; Loc. = LC4_B42; Fanout = 60; COMB Node = 'pacman_core:core_0\|Selector138~84'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { pacman_core:core_0|Selector138~83 pacman_core:core_0|Selector138~84 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 723 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(13.300 ns) + CELL(0.000 ns) 46.100 ns pacman_core:core_0\|ghost_next_c_signal\[2\]\[1\] 6 REG LC6_H6 1 " "Info: 6: + IC(13.300 ns) + CELL(0.000 ns) = 46.100 ns; Loc. = LC6_H6; Fanout = 1; REG Node = 'pacman_core:core_0\|ghost_next_c_signal\[2\]\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "13.300 ns" { pacman_core:core_0|Selector138~84 pacman_core:core_0|ghost_next_c_signal[2][1] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 729 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.100 ns ( 24.08 % ) " "Info: Total cell delay = 11.100 ns ( 24.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "35.000 ns ( 75.92 % ) " "Info: Total interconnect delay = 35.000 ns ( 75.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "46.100 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_2|lpm_counter:count_rtl_5|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_normal|clk pacman_core:core_0|Selector138~83 pacman_core:core_0|Selector138~84 pacman_core:core_0|ghost_next_c_signal[2][1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "46.100 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_2|lpm_counter:count_rtl_5|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_normal|clk pacman_core:core_0|Selector138~83 pacman_core:core_0|Selector138~84 pacman_core:core_0|ghost_next_c_signal[2][1] } { 0.000ns 0.000ns 4.100ns 6.500ns 8.300ns 2.800ns 13.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz source 14.700 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_25MHz\" to source register is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 374 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 374; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] 2 REG LC8_C21 501 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC8_C21; Fanout = 501; REG Node = 'pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(0.000 ns) 14.700 ns pacman_core:core_0\|ghost_west\[2\]\[1\] 3 REG LC7_H24 3 " "Info: 3: + IC(6.300 ns) + CELL(0.000 ns) = 14.700 ns; Loc. = LC7_H24; Fanout = 3; REG Node = 'pacman_core:core_0\|ghost_west\[2\]\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_west[2][1] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 29.25 % ) " "Info: Total cell delay = 4.300 ns ( 29.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.400 ns ( 70.75 % ) " "Info: Total interconnect delay = 10.400 ns ( 70.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_west[2][1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_west[2][1] } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "46.100 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_2|lpm_counter:count_rtl_5|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_normal|clk pacman_core:core_0|Selector138~83 pacman_core:core_0|Selector138~84 pacman_core:core_0|ghost_next_c_signal[2][1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "46.100 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_2|lpm_counter:count_rtl_5|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_normal|clk pacman_core:core_0|Selector138~83 pacman_core:core_0|Selector138~84 pacman_core:core_0|ghost_next_c_signal[2][1] } { 0.000ns 0.000ns 4.100ns 6.500ns 8.300ns 2.800ns 13.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.700ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_west[2][1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_west[2][1] } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.300 ns - Shortest register register " "Info: - Shortest register to register delay is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pacman_core:core_0\|ghost_west\[2\]\[1\] 1 REG LC7_H24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_H24; Fanout = 3; REG Node = 'pacman_core:core_0\|ghost_west\[2\]\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pacman_core:core_0|ghost_west[2][1] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.000 ns) 5.300 ns pacman_core:core_0\|ghost_next_c_signal\[2\]\[1\] 2 REG LC6_H6 1 " "Info: 2: + IC(3.300 ns) + CELL(2.000 ns) = 5.300 ns; Loc. = LC6_H6; Fanout = 1; REG Node = 'pacman_core:core_0\|ghost_next_c_signal\[2\]\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { pacman_core:core_0|ghost_west[2][1] pacman_core:core_0|ghost_next_c_signal[2][1] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 729 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 37.74 % ) " "Info: Total cell delay = 2.000 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 62.26 % ) " "Info: Total interconnect delay = 3.300 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { pacman_core:core_0|ghost_west[2][1] pacman_core:core_0|ghost_next_c_signal[2][1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { pacman_core:core_0|ghost_west[2][1] pacman_core:core_0|ghost_next_c_signal[2][1] } { 0.000ns 3.300ns } { 0.000ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 729 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "46.100 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_2|lpm_counter:count_rtl_5|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_normal|clk pacman_core:core_0|Selector138~83 pacman_core:core_0|Selector138~84 pacman_core:core_0|ghost_next_c_signal[2][1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "46.100 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_2|lpm_counter:count_rtl_5|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_normal|clk pacman_core:core_0|Selector138~83 pacman_core:core_0|Selector138~84 pacman_core:core_0|ghost_next_c_signal[2][1] } { 0.000ns 0.000ns 4.100ns 6.500ns 8.300ns 2.800ns 13.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.700ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_west[2][1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|ghost_west[2][1] } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { pacman_core:core_0|ghost_west[2][1] pacman_core:core_0|ghost_next_c_signal[2][1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { pacman_core:core_0|ghost_west[2][1] pacman_core:core_0|ghost_next_c_signal[2][1] } { 0.000ns 3.300ns } { 0.000ns 2.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "debouncer:debouncer_0\|debouncer_fifo\[1\]\[0\] game_start_n clk_25MHz 17.800 ns register " "Info: tsu for register \"debouncer:debouncer_0\|debouncer_fifo\[1\]\[0\]\" (data pin = \"game_start_n\", clock pin = \"clk_25MHz\") is 17.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.200 ns + Longest pin register " "Info: + Longest pin to register delay is 22.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns game_start_n 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'game_start_n'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { game_start_n } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(10.200 ns) + CELL(1.700 ns) 22.200 ns debouncer:debouncer_0\|debouncer_fifo\[1\]\[0\] 2 REG LC6_G3 3 " "Info: 2: + IC(10.200 ns) + CELL(1.700 ns) = 22.200 ns; Loc. = LC6_G3; Fanout = 3; REG Node = 'debouncer:debouncer_0\|debouncer_fifo\[1\]\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { game_start_n debouncer:debouncer_0|debouncer_fifo[1][0] } "NODE_NAME" } } { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 54.05 % ) " "Info: Total cell delay = 12.000 ns ( 54.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.200 ns ( 45.95 % ) " "Info: Total interconnect delay = 10.200 ns ( 45.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "22.200 ns" { game_start_n debouncer:debouncer_0|debouncer_fifo[1][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "22.200 ns" { game_start_n game_start_n~out debouncer:debouncer_0|debouncer_fifo[1][0] } { 0.000ns 0.000ns 10.200ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_25MHz\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 374 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 374; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns debouncer:debouncer_0\|debouncer_fifo\[1\]\[0\] 2 REG LC6_G3 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_G3; Fanout = 3; REG Node = 'debouncer:debouncer_0\|debouncer_fifo\[1\]\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25MHz debouncer:debouncer_0|debouncer_fifo[1][0] } "NODE_NAME" } } { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz debouncer:debouncer_0|debouncer_fifo[1][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out debouncer:debouncer_0|debouncer_fifo[1][0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "22.200 ns" { game_start_n debouncer:debouncer_0|debouncer_fifo[1][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "22.200 ns" { game_start_n game_start_n~out debouncer:debouncer_0|debouncer_fifo[1][0] } { 0.000ns 0.000ns 10.200ns } { 0.000ns 10.300ns 1.700ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25MHz debouncer:debouncer_0|debouncer_fifo[1][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25MHz clk_25MHz~out debouncer:debouncer_0|debouncer_fifo[1][0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_25MHz display\[3\] pacman_core:core_0\|pacman_pellets\[1\] 36.500 ns register " "Info: tco from clock \"clk_25MHz\" to destination pin \"display\[3\]\" through register \"pacman_core:core_0\|pacman_pellets\[1\]\" is 36.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz source 16.400 ns + Longest register " "Info: + Longest clock path from clock \"clk_25MHz\" to source register is 16.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 374 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 374; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] 2 REG LC8_C21 501 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC8_C21; Fanout = 501; REG Node = 'pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(0.000 ns) 16.400 ns pacman_core:core_0\|pacman_pellets\[1\] 3 REG LC2_B4 12 " "Info: 3: + IC(8.000 ns) + CELL(0.000 ns) = 16.400 ns; Loc. = LC2_B4; Fanout = 12; REG Node = 'pacman_core:core_0\|pacman_pellets\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|pacman_pellets[1] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 26.22 % ) " "Info: Total cell delay = 4.300 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.100 ns ( 73.78 % ) " "Info: Total interconnect delay = 12.100 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|pacman_pellets[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|pacman_pellets[1] } { 0.000ns 0.000ns 4.100ns 8.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.700 ns + Longest register pin " "Info: + Longest register to pin delay is 18.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pacman_core:core_0\|pacman_pellets\[1\] 1 REG LC2_B4 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B4; Fanout = 12; REG Node = 'pacman_core:core_0\|pacman_pellets\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pacman_core:core_0|pacman_pellets[1] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.700 ns) 9.700 ns display7:display7_0\|Mux3~3 2 COMB LC3_B51 1 " "Info: 2: + IC(7.000 ns) + CELL(2.700 ns) = 9.700 ns; Loc. = LC3_B51; Fanout = 1; COMB Node = 'display7:display7_0\|Mux3~3'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { pacman_core:core_0|pacman_pellets[1] display7:display7_0|Mux3~3 } "NODE_NAME" } } { "display7.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/display7.vhdl" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(5.000 ns) 18.700 ns display\[3\] 3 PIN PIN_20 0 " "Info: 3: + IC(4.000 ns) + CELL(5.000 ns) = 18.700 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'display\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { display7:display7_0|Mux3~3 display[3] } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 41.18 % ) " "Info: Total cell delay = 7.700 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.000 ns ( 58.82 % ) " "Info: Total interconnect delay = 11.000 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { pacman_core:core_0|pacman_pellets[1] display7:display7_0|Mux3~3 display[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { pacman_core:core_0|pacman_pellets[1] display7:display7_0|Mux3~3 display[3] } { 0.000ns 7.000ns 4.000ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { clk_25MHz pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|pacman_pellets[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { clk_25MHz clk_25MHz~out pacman_core:core_0|clk_div:clk_div_1|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7] pacman_core:core_0|pacman_pellets[1] } { 0.000ns 0.000ns 4.100ns 8.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { pacman_core:core_0|pacman_pellets[1] display7:display7_0|Mux3~3 display[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { pacman_core:core_0|pacman_pellets[1] display7:display7_0|Mux3~3 display[3] } { 0.000ns 7.000ns 4.000ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "keyboard:keyboard_0\|SHIFTIN\[8\] keyboard_data clk_25MHz -3.900 ns register " "Info: th for register \"keyboard:keyboard_0\|SHIFTIN\[8\]\" (data pin = \"keyboard_data\", clock pin = \"clk_25MHz\") is -3.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25MHz destination 14.300 ns + Longest register " "Info: + Longest clock path from clock \"clk_25MHz\" to destination register is 14.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25MHz 1 CLK PIN_91 374 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 374; CLK Node = 'clk_25MHz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25MHz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns keyboard:keyboard_0\|keyboard_clk_filtered 2 REG LC4_E25 23 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_E25; Fanout = 23; REG Node = 'keyboard:keyboard_0\|keyboard_clk_filtered'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_25MHz keyboard:keyboard_0|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/keyboard.vhdl" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(0.000 ns) 14.300 ns keyboard:keyboard_0\|SHIFTIN\[8\] 3 REG LC7_F12 1 " "Info: 3: + IC(5.900 ns) + CELL(0.000 ns) = 14.300 ns; Loc. = LC7_F12; Fanout = 1; REG Node = 'keyboard:keyboard_0\|SHIFTIN\[8\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { keyboard:keyboard_0|keyboard_clk_filtered keyboard:keyboard_0|SHIFTIN[8] } "NODE_NAME" } } { "keyboard.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/keyboard.vhdl" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 30.07 % ) " "Info: Total cell delay = 4.300 ns ( 30.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.000 ns ( 69.93 % ) " "Info: Total interconnect delay = 10.000 ns ( 69.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { clk_25MHz keyboard:keyboard_0|keyboard_clk_filtered keyboard:keyboard_0|SHIFTIN[8] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { clk_25MHz clk_25MHz~out keyboard:keyboard_0|keyboard_clk_filtered keyboard:keyboard_0|SHIFTIN[8] } { 0.000ns 0.000ns 4.100ns 5.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "keyboard.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/keyboard.vhdl" 72 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 21.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns keyboard_data 1 PIN PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_31; Fanout = 2; PIN Node = 'keyboard_data'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_data } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.300 ns) + CELL(1.700 ns) 21.300 ns keyboard:keyboard_0\|SHIFTIN\[8\] 2 REG LC7_F12 1 " "Info: 2: + IC(9.300 ns) + CELL(1.700 ns) = 21.300 ns; Loc. = LC7_F12; Fanout = 1; REG Node = 'keyboard:keyboard_0\|SHIFTIN\[8\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { keyboard_data keyboard:keyboard_0|SHIFTIN[8] } "NODE_NAME" } } { "keyboard.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/keyboard.vhdl" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 56.34 % ) " "Info: Total cell delay = 12.000 ns ( 56.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.300 ns ( 43.66 % ) " "Info: Total interconnect delay = 9.300 ns ( 43.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "21.300 ns" { keyboard_data keyboard:keyboard_0|SHIFTIN[8] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "21.300 ns" { keyboard_data keyboard_data~out keyboard:keyboard_0|SHIFTIN[8] } { 0.000ns 0.000ns 9.300ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { clk_25MHz keyboard:keyboard_0|keyboard_clk_filtered keyboard:keyboard_0|SHIFTIN[8] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { clk_25MHz clk_25MHz~out keyboard:keyboard_0|keyboard_clk_filtered keyboard:keyboard_0|SHIFTIN[8] } { 0.000ns 0.000ns 4.100ns 5.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "21.300 ns" { keyboard_data keyboard:keyboard_0|SHIFTIN[8] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "21.300 ns" { keyboard_data keyboard_data~out keyboard:keyboard_0|SHIFTIN[8] } { 0.000ns 0.000ns 9.300ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 01 09:14:06 2007 " "Info: Processing ended: Sat Sep 01 09:14:06 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Info: Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
