--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Lab7Phase2I2C2019FallJJS_JJS.twx
Lab7Phase2I2C2019FallJJS_JJS.ncd -o Lab7Phase2I2C2019FallJJS_JJS.twr
Lab7Phase2I2C2019FallJJS_JJS.pcf -ucf Lab7Phase2I2C2019FallJJS_JJS.ucf

Design file:              Lab7Phase2I2C2019FallJJS_JJS.ncd
Physical constraint file: Lab7Phase2I2C2019FallJJS_JJS.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
ChipSelect<0>|    3.550(R)|      SLOW  |   -1.878(R)|      FAST  |clock75MHz        |   0.000|
ChipSelect<1>|    3.391(R)|      SLOW  |   -1.727(R)|      FAST  |clock75MHz        |   0.000|
ChipSelect<2>|    4.024(R)|      SLOW  |   -2.184(R)|      FAST  |clock75MHz        |   0.000|
Mode         |    5.073(R)|      SLOW  |   -2.567(R)|      FAST  |clock75MHz        |   0.000|
Reset        |    8.494(R)|      SLOW  |   -1.709(R)|      FAST  |clock75MHz        |   0.000|
SDA          |    5.509(R)|      SLOW  |   -1.979(R)|      FAST  |clock75MHz        |   0.000|
Start        |    5.566(R)|      SLOW  |   -1.960(R)|      FAST  |clock75MHz        |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
DONE           |         8.455(R)|      SLOW  |         5.457(R)|      FAST  |clock75MHz        |   0.000|
Display<0>     |         8.384(R)|      SLOW  |         4.290(R)|      FAST  |clock75MHz        |   0.000|
Display<1>     |         8.111(R)|      SLOW  |         4.150(R)|      FAST  |clock75MHz        |   0.000|
Display<2>     |         8.616(R)|      SLOW  |         4.613(R)|      FAST  |clock75MHz        |   0.000|
Display<3>     |         8.791(R)|      SLOW  |         4.293(R)|      FAST  |clock75MHz        |   0.000|
Display<4>     |         8.787(R)|      SLOW  |         4.198(R)|      FAST  |clock75MHz        |   0.000|
Display<5>     |         8.800(R)|      SLOW  |         4.480(R)|      FAST  |clock75MHz        |   0.000|
Display<6>     |         8.756(R)|      SLOW  |         4.188(R)|      FAST  |clock75MHz        |   0.000|
Display<7>     |         7.989(R)|      SLOW  |         4.305(R)|      FAST  |clock75MHz        |   0.000|
ReceivedData<0>|         7.147(R)|      SLOW  |         4.653(R)|      FAST  |clock75MHz        |   0.000|
ReceivedData<1>|         7.437(R)|      SLOW  |         4.799(R)|      FAST  |clock75MHz        |   0.000|
ReceivedData<2>|         6.922(R)|      SLOW  |         4.513(R)|      FAST  |clock75MHz        |   0.000|
ReceivedData<3>|         7.171(R)|      SLOW  |         4.654(R)|      FAST  |clock75MHz        |   0.000|
ReceivedData<4>|         6.913(R)|      SLOW  |         4.434(R)|      FAST  |clock75MHz        |   0.000|
ReceivedData<5>|         6.635(R)|      SLOW  |         4.309(R)|      FAST  |clock75MHz        |   0.000|
ReceivedData<6>|         6.694(R)|      SLOW  |         4.352(R)|      FAST  |clock75MHz        |   0.000|
ReceivedData<7>|         6.444(R)|      SLOW  |         4.174(R)|      FAST  |clock75MHz        |   0.000|
SCL            |         6.382(R)|      SLOW  |         4.122(R)|      FAST  |clock75MHz        |   0.000|
SDA            |         9.854(R)|      SLOW  |         4.549(R)|      FAST  |clock75MHz        |   0.000|
Transistors<0> |         6.927(R)|      SLOW  |         4.172(R)|      FAST  |clock75MHz        |   0.000|
Transistors<1> |         6.523(R)|      SLOW  |         4.091(R)|      FAST  |clock75MHz        |   0.000|
Transistors<2> |         6.583(R)|      SLOW  |         3.981(R)|      FAST  |clock75MHz        |   0.000|
Transistors<3> |         6.564(R)|      SLOW  |         4.160(R)|      FAST  |clock75MHz        |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   13.451|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 28 12:03:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4576 MB



