Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../work/sw/tests/test_mm_ws.c
cp ./build/bin/test_mm_ws ../work/sw/tests/test_mm_ws.c/verif
objcopy --srec-len 1 --output-target=srec ../work/sw/tests/test_mm_ws.c/verif ../work/sw/tests/test_mm_ws.c/verif.s19
scripts/parse_s19.pl ../work/sw/tests/test_mm_ws.c/verif.s19 > ../work/sw/tests/test_mm_ws.c/verif.txt
python3 scripts/s19tomem.py ../work/sw/tests/test_mm_ws.c/verif.txt ../work/sw/tests/test_mm_ws.c/stim_instr.txt ../work/sw/tests/test_mm_ws.c/stim_data.txt
cd ../work/sw/tests/test_mm_ws.c													&& \
cp -sf ../../../../modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../../work work         			
riscv32-unknown-elf-objdump -d -S ../work/sw/tests/test_mm_ws.c/verif > ../work/sw/tests/test_mm_ws.c/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../work/sw/tests/test_mm_ws.c/verif > ../work/sw/tests/test_mm_ws.c/verif.objdump
python3 scripts/objdump2itb.py ../work/sw/tests/test_mm_ws.c/verif.objdump > ../work/sw/tests/test_mm_ws.c/verif.itb
cd /scratch/visachi/magia_sdk/profiling/MAGIA 												&& \
make run test=test_mm_ws gui=0 mesh_dv=1
make[1]: Entering directory `/scratch/visachi/magia_sdk/profiling/MAGIA'
cd /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c;                                                                \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a"                               \
+INST_HEX=stim_instr.txt                                                                    \
+DATA_HEX=stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log                                                                                             \
+itb_file=/scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a" "+INST_HEX=stim_instr.txt" "+DATA_HEX=stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+itb_file=/scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb" 
# Start time: 15:23:17 on Sep 16,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_fixture(fast)
# Loading work.magia(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.data2obi_req(fast)
# Loading work.obi2data_rsp(fast)
# Loading work.obi2hci_req(fast)
# Loading work.hci2obi_rsp(fast)
# Loading work.obi_to_axi(fast)
# Loading work.fifo_v3(fast)
# Loading work.fifo_v3(fast__1)
# Loading work.instr2cache_req(fast)
# Loading work.cache2instr_rsp(fast)
# Loading work.obi2hci_req(fast__1)
# Loading work.hci2obi_rsp(fast__1)
# Loading work.axi_to_obi(fast)
# Loading work.axi_demux_simple(fast)
# Loading work.counter(fast)
# Loading work.delta_counter(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast)
# Loading work.axi_to_detailed_mem_user(fast)
# Loading work.stream_mux(fast)
# Loading work.stream_fork(fast)
# Loading work.stream_fifo(fast)
# Loading work.fifo_v3(fast__2)
# Loading work.stream_fifo(fast__1)
# Loading work.fifo_v3(fast__3)
# Loading work.stream_to_mem(fast)
# Loading work.stream_fifo(fast__2)
# Loading work.fifo_v3(fast__4)
# Loading work.mem_to_banks_detailed(fast)
# Loading work.stream_fifo(fast__3)
# Loading work.fifo_v3(fast__5)
# Loading work.fifo_v3(fast__6)
# Loading work.stream_fifo(fast__4)
# Loading work.fifo_v3(fast__7)
# Loading work.stream_join(fast)
# Loading work.stream_join_dynamic(fast)
# Loading work.stream_fork_dynamic(fast)
# Loading work.stream_fork(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__1)
# Loading work.stream_mux(fast__1)
# Loading work.stream_fifo(fast__5)
# Loading work.fifo_v3(fast__8)
# Loading work.stream_to_mem(fast__1)
# Loading work.stream_fifo(fast__6)
# Loading work.fifo_v3(fast__9)
# Loading work.mem_to_banks_detailed(fast__1)
# Loading work.stream_fifo(fast__7)
# Loading work.fifo_v3(fast__10)
# Loading work.obi_mux(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fifo_v3(fast__11)
# Loading work.tc_clk_gating(fast)
# Loading work.cv32e40x_if_xif(fast__1)
# Loading work.cv32e40x_if_xif(fast__2)
# Loading work.cv32e40x_if_xif(fast__3)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_intf(fast__4)
# Loading work.hwpe_ctrl_intf_periph(fast__1)
# Loading work.redmule_inst_decoder(fast)
# Loading work.tc_clk_gating(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__2)
# Loading work.hwpe_stream_intf_stream(fast__3)
# Loading work.redmule_streamer(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hci_core_sink(fast)
# Loading work.hwpe_stream_intf_stream(fast__4)
# Loading work.hwpe_stream_intf_stream(fast__5)
# Loading work.hci_core_intf(fast__7)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_fifo(fast)
# Loading work.hci_core_assign(fast__1)
# Loading work.hci_core_intf(fast__2)
# Loading work.hci_core_intf(fast__8)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.redmule_castout(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__1)
# Loading work.fpnew_rounding(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.hci_core_fifo(fast)
# Loading work.hwpe_stream_intf_stream(fast__6)
# Loading work.hwpe_stream_intf_stream(fast__7)
# Loading work.hwpe_stream_intf_stream(fast__8)
# Loading work.hwpe_stream_intf_stream(fast__9)
# Loading work.hwpe_stream_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__2)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castin(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_intf_stream(fast__10)
# Loading work.hwpe_stream_intf_stream(fast__11)
# Loading work.hwpe_stream_addressgen_v3(fast__1)
# Loading work.hwpe_stream_fifo(fast__3)
# Loading work.hwpe_stream_intf_stream(fast__12)
# Loading work.hwpe_stream_intf_stream(fast__13)
# Loading work.hwpe_stream_fifo(fast__4)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.hwpe_stream_fifo(fast__5)
# Loading work.hwpe_stream_fifo(fast__6)
# Loading work.redmule_x_buffer(fast)
# Loading work.redmule_w_buffer(fast)
# Loading work.redmule_z_buffer(fast)
# Loading work.redmule_engine(fast)
# Loading work.redmule_row(fast)
# Loading work.redmule_ce(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.tc_clk_gating(fast__2)
# Loading work.redmule_noncomp(fast)
# Loading work.fpnew_classifier(fast__3)
# Loading work.redmule_fma(fast)
# Loading work.fpnew_classifier(fast__4)
# Loading work.lzc(fast__2)
# Loading work.fpnew_rounding(fast__1)
# Loading work.redmule_noncomp(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_ctrl(fast)
# Loading work.hwpe_ctrl_slave(fast)
# Loading work.hwpe_ctrl_regfile(fast)
# Loading work.hwpe_ctrl_regfile_latch_test_wrap(fast)
# Loading work.hwpe_ctrl_regfile_ff(fast)
# Loading work.redmule_tiler(fast)
# Loading work.hwpe_ctrl_seq_mult(fast)
# Loading work.hwpe_ctrl_seq_mult(fast__1)
# Loading work.redmule_scheduler(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_core_log(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_instr_obi(fast)
# Loading work.cv32e40x_rvfi_data_obi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.cv32e40x_core(fast)
# Loading work.cv32e40x_if_c_obi(fast__1)
# Loading work.cv32e40x_if_c_obi(fast__2)
# Loading work.cv32e40x_sleep_unit(fast)
# Loading work.cv32e40x_clock_gate(fast)
# Loading work.cv32e40x_if_stage(fast)
# Loading work.cv32e40x_prefetch_unit(fast)
# Loading work.cv32e40x_prefetcher(fast)
# Loading work.cv32e40x_alignment_buffer(fast)
# Loading work.cv32e40x_mpu(fast)
# Loading work.cv32e40x_pma(fast)
# Loading work.cv32e40x_instr_obi_interface(fast)
# Loading work.cv32e40x_compressed_decoder(fast)
# Loading work.cv32e40x_sequencer(fast)
# Loading work.cv32e40x_id_stage(fast)
# Loading work.cv32e40x_pc_target(fast)
# Loading work.cv32e40x_decoder(fast)
# Loading work.cv32e40x_i_decoder(fast)
# Loading work.cv32e40x_a_decoder(fast)
# Loading work.cv32e40x_b_decoder(fast)
# Loading work.cv32e40x_m_decoder(fast)
# Loading work.cv32e40x_ex_stage(fast)
# Loading work.cv32e40x_alu(fast)
# Loading work.cv32e40x_ff_one(fast)
# Loading work.cv32e40x_alu_b_cpop(fast)
# Loading work.cv32e40x_div(fast)
# Loading work.cv32e40x_mult(fast)
# Loading work.cv32e40x_load_store_unit(fast)
# Loading work.cv32e40x_wpt(fast)
# Loading work.cv32e40x_mpu(fast__1)
# Loading work.cv32e40x_pma(fast__1)
# Loading work.cv32e40x_align_check(fast)
# Loading work.cv32e40x_lsu_response_filter(fast)
# Loading work.cv32e40x_write_buffer(fast)
# Loading work.cv32e40x_data_obi_interface(fast)
# Loading work.cv32e40x_wb_stage(fast)
# Loading work.cv32e40x_cs_registers(fast)
# Loading work.cv32e40x_csr(fast)
# Loading work.cv32e40x_csr(fast__1)
# Loading work.cv32e40x_csr(fast__2)
# Loading work.cv32e40x_csr(fast__3)
# Loading work.cv32e40x_csr(fast__4)
# Loading work.cv32e40x_csr(fast__5)
# Loading work.cv32e40x_csr(fast__6)
# Loading work.cv32e40x_csr(fast__7)
# Loading work.cv32e40x_debug_triggers(fast)
# Loading work.cv32e40x_csr(fast__8)
# Loading work.cv32e40x_controller(fast)
# Loading work.cv32e40x_controller_fsm(fast)
# Loading work.cv32e40x_controller_bypass(fast)
# Loading work.cv32e40x_int_controller(fast)
# Loading work.cv32e40x_register_file_wrapper(fast)
# Loading work.cv32e40x_register_file(fast)
# Loading work.obi_atop_resolver(fast)
# Loading work.lzc(fast__3)
# Loading work.spill_register(fast)
# Loading work.spill_register_flushable(fast)
# Loading work.fifo_v3(fast__12)
# Loading work.obi_cut(fast)
# Loading work.spill_register(fast__1)
# Loading work.spill_register_flushable(fast__1)
# Loading work.spill_register(fast__2)
# Loading work.spill_register_flushable(fast__2)
# Loading work.obi_xbar(fast)
# Loading work.addr_decode(fast)
# Loading work.addr_decode_dync(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.XBAR_L2(fast)
# Loading work.ResponseBlock_L2(fast)
# Loading work.ResponseTree_L2(fast)
# Loading work.FanInPrimitive_Resp_L2(fast)
# Loading work.AddressDecoder_Req_L2(fast)
# Loading work.ResponseBlock_L2(fast__1)
# Loading work.AddressDecoder_Req_L2(fast__1)
# Loading work.ResponseBlock_L2(fast__2)
# Loading work.AddressDecoder_Req_L2(fast__2)
# Loading work.RequestBlock_L2_2CH(fast)
# Loading work.ArbitrationTree_L2(fast)
# Loading work.FanInPrimitive_Req_L2(fast)
# Loading work.RR_Flag_Req_L2(fast)
# Loading work.MUX2_REQ_L2(fast)
# Loading work.AddressDecoder_Resp_L2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_assign(fast__3)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.addr_dec_resp_mux(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_ctrl(fast)
# Loading work.cv32e40x_if_xif(fast__5)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_xif_inst_decoder(fast)
# Loading work.idma_axi_obi_transfer_ch(fast)
# Loading work.idma_reg32_3d(fast)
# Loading work.idma_reg32_3d_reg_top(fast)
# Loading work.prim_subreg(fast)
# Loading work.prim_subreg_arb(fast)
# Loading work.prim_subreg(fast__1)
# Loading work.prim_subreg_arb(fast__1)
# Loading work.prim_subreg(fast__2)
# Loading work.prim_subreg_arb(fast__2)
# Loading work.prim_subreg_ext(fast)
# Loading work.prim_subreg_ext(fast__1)
# Loading work.prim_subreg(fast__3)
# Loading work.prim_subreg_arb(fast__3)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_transfer_id_gen(fast)
# Loading work.stream_fifo_optimal_wrap(fast)
# Loading work.spill_register_flushable(fast__3)
# Loading work.idma_nd_midend(fast)
# Loading work.idma_nd_counter(fast)
# Loading work.popcount(fast)
# Loading work.idma_backend_r_axi_w_obi(fast)
# Loading work.idma_legalizer_r_axi_w_obi(fast)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.stream_fifo_optimal_wrap(fast__1)
# Loading work.spill_register_flushable(fast__4)
# Loading work.stream_fifo_optimal_wrap(fast__2)
# Loading work.spill_register_flushable(fast__5)
# Loading work.fall_through_register(fast)
# Loading work.fifo_v3(fast__13)
# Loading work.stream_fifo_optimal_wrap(fast__3)
# Loading work.stream_fifo(fast__8)
# Loading work.fifo_v3(fast__14)
# Loading work.idma_transport_layer_r_axi_w_obi(fast)
# Loading work.idma_axi_read(fast)
# Loading work.idma_dataflow_element(fast)
# Loading work.passthrough_stream_fifo(fast)
# Loading work.idma_obi_write(fast)
# Loading work.stream_fifo_optimal_wrap(fast__4)
# Loading work.spill_register_flushable(fast__6)
# Loading work.idma_axi_obi_transfer_ch(fast__1)
# Loading work.idma_backend_r_obi_w_axi(fast)
# Loading work.idma_legalizer_r_obi_w_axi(fast)
# Loading work.stream_fifo_optimal_wrap(fast__5)
# Loading work.spill_register_flushable(fast__7)
# Loading work.stream_fifo_optimal_wrap(fast__6)
# Loading work.spill_register_flushable(fast__8)
# Loading work.idma_transport_layer_r_obi_w_axi(fast)
# Loading work.idma_obi_read(fast)
# Loading work.idma_axi_write(fast)
# Loading work.fall_through_register(fast__1)
# Loading work.fifo_v3(fast__15)
# Loading work.axi_rw_join(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.spill_register(fast__3)
# Loading work.spill_register_flushable(fast__9)
# Loading work.snitch_icache(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_l0(fast)
# Loading work.tc_clk_inverter(fast)
# Loading work.plru_tree(fast)
# Loading work.isochronous_spill_register(fast)
# Loading work.isochronous_spill_register(fast__1)
# Loading work.l0_to_bypass(fast)
# Loading work.stream_arbiter(fast)
# Loading work.stream_arbiter_flushable(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.fifo_v3(fast__16)
# Loading work.onehot_to_bin(fast)
# Loading work.stream_demux(fast)
# Loading work.isochronous_spill_register(fast__2)
# Loading work.isochronous_spill_register(fast__3)
# Loading work.multi_accept_rr_arb(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.snitch_icache_lookup_serial(fast)
# Loading work.register_file_1r_1w(fast)
# Loading work.lzc(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.tc_sram(fast__1)
# Loading work.snitch_icache_handler(fast)
# Loading work.onehot_to_bin(fast__1)
# Loading work.stream_arbiter(fast__1)
# Loading work.stream_arbiter_flushable(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.stream_demux(fast__1)
# Loading work.snitch_icache_refill(fast)
# Loading work.fifo_v3(fast__17)
# Loading work.axi_xbar(fast)
# Loading work.axi_xbar_unmuxed(fast)
# Loading work.addr_decode(fast__1)
# Loading work.addr_decode_dync(fast__1)
# Loading work.axi_demux(fast)
# Loading work.spill_register(fast__4)
# Loading work.spill_register_flushable(fast__10)
# Loading work.spill_register(fast__5)
# Loading work.spill_register_flushable(fast__11)
# Loading work.spill_register(fast__6)
# Loading work.spill_register_flushable(fast__12)
# Loading work.spill_register(fast__7)
# Loading work.spill_register_flushable(fast__13)
# Loading work.spill_register(fast__8)
# Loading work.spill_register_flushable(fast__14)
# Loading work.spill_register(fast__9)
# Loading work.spill_register_flushable(fast__15)
# Loading work.axi_demux_simple(fast__1)
# Loading work.axi_demux_id_counters(fast)
# Loading work.delta_counter(fast__1)
# Loading work.counter(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.lzc(fast__5)
# Loading work.axi_err_slv(fast)
# Loading work.axi_atop_filter(fast)
# Loading work.stream_register(fast)
# Loading work.fifo_v3(fast__18)
# Loading work.fifo_v3(fast__19)
# Loading work.fifo_v3(fast__20)
# Loading work.counter(fast__2)
# Loading work.delta_counter(fast__2)
# Loading work.axi_multicut(fast)
# Loading work.axi_mux(fast)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fifo_v3(fast__21)
# Loading work.spill_register(fast__10)
# Loading work.spill_register_flushable(fast__16)
# Loading work.spill_register(fast__11)
# Loading work.spill_register_flushable(fast__17)
# Loading work.rr_arb_tree(fast__8)
# Loading work.spill_register(fast__12)
# Loading work.spill_register_flushable(fast__18)
# Loading work.spill_register(fast__13)
# Loading work.spill_register_flushable(fast__19)
# Loading work.floo_axi_chimney(fast)
# Loading work.floo_rob_wrapper(fast)
# Loading work.axi_demux_id_counters(fast__1)
# Loading work.delta_counter(fast__3)
# Loading work.floo_rob_wrapper(fast__1)
# Loading work.floo_route_comp(fast)
# Loading work.addr_decode(fast__2)
# Loading work.addr_decode_dync(fast__2)
# Loading work.floo_wormhole_arbiter(fast)
# Loading work.floo_wormhole_arbiter(fast__1)
# Loading work.floo_meta_buffer(fast)
# Loading work.fifo_v3(fast__22)
# Loading work.lzc(fast__6)
# Loading work.floo_axi_router(fast)
# Loading work.floo_router(fast)
# Loading work.stream_fifo_optimal_wrap(fast__7)
# Loading work.spill_register_flushable(fast__20)
# Loading work.floo_route_select(fast)
# Loading work.floo_wormhole_arbiter(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_vc_arbiter(fast)
# Loading work.floo_router(fast__1)
# Loading work.stream_fifo_optimal_wrap(fast__8)
# Loading work.spill_register_flushable(fast__21)
# Loading work.floo_route_select(fast__1)
# Loading work.floo_wormhole_arbiter(fast__3)
# Loading work.floo_vc_arbiter(fast__1)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.fpu_ss(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_compressed_predecoder(fast)
# Loading work.fpu_ss_predecoder(fast)
# Loading work.stream_fifo(fast__9)
# Loading work.fifo_v3(fast__23)
# Loading work.fpu_ss_decoder(fast)
# Loading work.stream_fifo(fast__10)
# Loading work.fifo_v3(fast__24)
# Loading work.fpu_ss_csr(fast)
# Loading work.fpu_ss_controller(fast)
# Loading work.fpu_ss_regfile(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast__5)
# Loading work.lzc(fast__7)
# Loading work.fpnew_rounding(fast__2)
# Loading work.rr_arb_tree(fast__10)
# Loading work.lzc(fast__8)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_th_32(fast)
# Loading work.pa_fdsu_top(fast)
# Loading work.pa_fdsu_special(fast)
# Loading work.pa_fdsu_prepare(fast)
# Loading work.pa_fdsu_ff1(fast)
# Loading work.pa_fdsu_srt_single(fast)
# Loading work.gated_clk_cell(fast)
# Loading work.pa_fdsu_round_single(fast)
# Loading work.pa_fdsu_pack_single(fast)
# Loading work.pa_fdsu_ctrl(fast)
# Loading work.pa_fpu_dp(fast)
# Loading work.pa_fpu_src_type(fast)
# Loading work.pa_fpu_frbus(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__6)
# Loading work.rr_arb_tree(fast__12)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.fpnew_classifier(fast__7)
# Loading work.lzc(fast__9)
# Loading work.fpnew_rounding(fast__3)
# Loading work.rr_arb_tree(fast__13)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.lzc(fast__10)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4(fast)
# Loading work.fractal_sync_neighbor(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_pipeline(fast)
# Loading work.fractal_sync_1d(fast)
# Loading work.fractal_sync_rx(fast)
# Loading work.fractal_sync_fifo(fast)
# Loading work.fractal_sync_arbiter(fast)
# Loading work.fractal_sync_arbiter_fa(fast)
# Loading work.fractal_sync_tx(fast)
# Loading work.fractal_sync_fifo(fast__1)
# Loading work.fractal_sync_arbiter(fast__1)
# Loading work.fractal_sync_arbiter_fa(fast__1)
# Loading work.fractal_sync_cc(fast)
# Loading work.fractal_sync_1d_rf(fast)
# Loading work.fractal_sync_1d_local_rf(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast)
# Loading work.fractal_sync_mp_cam_br(fast)
# Loading work.fractal_sync_mp_cam_line(fast)
# Loading work.fractal_sync_1d(fast__1)
# Loading work.fractal_sync_cc(fast__1)
# Loading work.fractal_sync_pipeline(fast__1)
# Loading work.fractal_sync_2d(fast)
# Loading work.fractal_sync_rx(fast__1)
# Loading work.fractal_sync_fifo(fast__2)
# Loading work.fractal_sync_arbiter(fast__2)
# Loading work.fractal_sync_arbiter_fa(fast__2)
# Loading work.fractal_sync_tx(fast__1)
# Loading work.fractal_sync_fifo(fast__3)
# Loading work.fractal_sync_arbiter(fast__3)
# Loading work.fractal_sync_arbiter_fa(fast__3)
# Loading work.fractal_sync_cc(fast__2)
# Loading work.fractal_sync_2d_rf(fast)
# Loading work.fractal_sync_2d_local_rf(fast)
# Loading work.fractal_sync_2d_remote_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast__1)
# Loading work.fractal_sync_mp_cam_br(fast__1)
# Loading work.fractal_sync_mp_cam_line(fast__1)
# Loading work.fractal_sync_2x2_core(fast__1)
# Loading work.fractal_sync_pipeline(fast__2)
# Loading work.fractal_sync_1d(fast__2)
# Loading work.fractal_sync_rx(fast__2)
# Loading work.fractal_sync_fifo(fast__4)
# Loading work.fractal_sync_arbiter(fast__4)
# Loading work.fractal_sync_arbiter_fa(fast__4)
# Loading work.fractal_sync_arbiter(fast__5)
# Loading work.fractal_sync_arbiter_fa(fast__5)
# Loading work.fractal_sync_cc(fast__3)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_1d_local_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__2)
# Loading work.fractal_sync_mp_rf_br(fast)
# Loading work.fractal_sync_1d(fast__3)
# Loading work.fractal_sync_cc(fast__4)
# Loading work.fractal_sync_pipeline(fast__3)
# Loading work.fractal_sync_2d(fast__1)
# Loading work.fractal_sync_rx(fast__3)
# Loading work.fractal_sync_fifo(fast__5)
# Loading work.fractal_sync_arbiter(fast__6)
# Loading work.fractal_sync_arbiter_fa(fast__6)
# Loading work.fractal_sync_arbiter(fast__7)
# Loading work.fractal_sync_arbiter_fa(fast__7)
# Loading work.fractal_sync_cc(fast__5)
# Loading work.fractal_sync_2d_rf(fast__1)
# Loading work.fractal_sync_2d_local_rf(fast__1)
# Loading work.fractal_sync_2d_remote_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_mp_rf_br(fast__1)
# Loading work.magia_vip(fast)
# Loading work.clk_rst_gen(fast)
# Loading work.magia_l2_mem_wrapper(fast)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.axi_err_slv(fast__1)
# Loading work.axi_atop_filter(fast__1)
# Loading work.stream_register(fast__2)
# Loading work.fifo_v3(fast__25)
# Loading work.fifo_v3(fast__26)
# Loading work.fifo_v3(fast__27)
# Loading work.counter(fast__3)
# Loading work.delta_counter(fast__4)
# Loading work.floo_rob_wrapper(fast__2)
# Loading work.axi_demux_id_counters(fast__2)
# Loading work.delta_counter(fast__5)
# Loading work.floo_rob_wrapper(fast__3)
# Loading work.floo_route_comp(fast__1)
# Loading work.floo_wormhole_arbiter(fast__4)
# Loading work.rr_arb_tree(fast__16)
# Loading work.floo_wormhole_arbiter(fast__5)
# Loading work.floo_meta_buffer(fast__1)
# Loading work.fifo_v3(fast__28)
# Loading work.axi_sim_mem(fast)
# Loading work.fractal_sync_if(fast__1)
# Loading work.fractal_sync_if(fast__2)
# Loading work.stream_register(fast__3)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__3)
# Loading work.stream_register(fast__1)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hci_core_intf(fast__9)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2350 instructions.
# [mhartid 0] timeslots: 4
# [mhartid 4] timeslots: 4
# [mhartid 8] timeslots: 4
# [mhartid 12] timeslots: 4
# [mhartid 1] timeslots: 4
# [mhartid 5] timeslots: 4
# [mhartid 9] timeslots: 4
# [mhartid 13] timeslots: 4
# [mhartid 2] timeslots: 4
# [mhartid 6] timeslots: 4
# [mhartid 10] timeslots: 4
# [mhartid 14] timeslots: 4
# [mhartid 3] timeslots: 4
# [mhartid 7] timeslots: 4
# [mhartid 11] timeslots: 4
# [mhartid 15] timeslots: 4
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x20000, len=32, std=128, reps=16
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 55735ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc010800, obi_addr=0x420000, len=32, std=128, reps=16
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc011000, obi_addr=0x820000, len=32, std=128, reps=16
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc011800, obi_addr=0xc20000, len=32, std=128, reps=16
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 56335ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 56335ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 56360ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 59700ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 3960ns (792 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 60305ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 3965ns (793 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 60315ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 3975ns (795 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 60335ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 3970ns (794 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc011020, obi_addr=0x920000, len=32, std=128, reps=16
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc010820, obi_addr=0x520000, len=32, std=128, reps=16
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x120000, len=32, std=128, reps=16
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc011820, obi_addr=0xd20000, len=32, std=128, reps=16
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 63375ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 63395ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 63405ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 63410ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 68715ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 5335ns (1067 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 68745ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 5335ns (1067 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 68745ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 5345ns (1069 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 68760ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 5345ns (1069 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc010840, obi_addr=0x620000, len=32, std=128, reps=16
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x220000, len=32, std=128, reps=16
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc011840, obi_addr=0xe20000, len=32, std=128, reps=16
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc011040, obi_addr=0xa20000, len=32, std=128, reps=16
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 70675ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 70720ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 70740ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 70745ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 77360ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 6680ns (1336 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 77420ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 6695ns (1339 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 77445ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 6700ns (1340 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 77455ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 6705ns (1341 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc010860, obi_addr=0x720000, len=32, std=128, reps=16
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x320000, len=32, std=128, reps=16
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc011860, obi_addr=0xf20000, len=32, std=128, reps=16
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc011060, obi_addr=0xb20000, len=32, std=128, reps=16
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 78340ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 78360ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 78375ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 78385ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 86400ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 8055ns (1611 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 86445ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 8065ns (1613 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 86460ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 8070ns (1614 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 86465ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 8100ns (1620 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x20200, len=32, std=128, reps=24
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 99830ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0x820200, len=32, std=128, reps=24
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0xc20200, len=32, std=128, reps=24
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x420200, len=32, std=128, reps=24
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 100970ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 101030ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 101040ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 105340ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 5505ns (1101 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 106460ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 5485ns (1097 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 106535ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 5500ns (1100 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 106555ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 5510ns (1102 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0x920200, len=32, std=128, reps=24
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x120200, len=32, std=128, reps=24
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x520200, len=32, std=128, reps=24
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0xd20200, len=32, std=128, reps=24
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 113435ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 113440ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 113450ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 113480ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 120830ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 7390ns (1478 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 120840ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 7385ns (1477 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 120845ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 7400ns (1480 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 120870ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 7385ns (1477 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x620200, len=32, std=128, reps=24
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0xe20200, len=32, std=128, reps=24
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x220200, len=32, std=128, reps=24
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0xa20200, len=32, std=128, reps=24
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 126045ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 126180ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 126205ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 126220ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 135350ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 9300ns (1860 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 135510ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 9325ns (1865 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 135530ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 9305ns (1861 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 135570ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 9360ns (1872 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x720200, len=32, std=128, reps=24
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x320200, len=32, std=128, reps=24
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0xf20200, len=32, std=128, reps=24
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0xb20200, len=32, std=128, reps=24
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 139175ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 139200ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 139225ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 139240ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015000, obi_addr=0x20500, len=32, std=128, reps=24
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 144625ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 150325ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 5695ns (1139 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 150390ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 11210ns (2242 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 150440ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 11210ns (2242 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 150455ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 11210ns (2242 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 150460ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 11255ns (2251 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc015020, obi_addr=0x120500, len=32, std=128, reps=24
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 164680ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 172080ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 7395ns (1479 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc015040, obi_addr=0x220500, len=32, std=128, reps=24
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 183265ns
# [mhartid 0] RedMulE with parameter: x=0x20200, w=0x20000, y=0x20500, m=24, n=16, k=16
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 189640ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 191260ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 192720ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 9450ns (1890 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc015060, obi_addr=0x320500, len=32, std=128, reps=24
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 202000ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 213415ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 11410ns (2282 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120200, w=0x120000, y=0x120500, m=24, n=16, k=16
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 217525ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 219185ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x20500, obi_addr=0x420500, len=768
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 221465ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x20200, len=32, std=128, reps=24
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 231865ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 233215ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 11745ns (2349 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 237425ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 5555ns (1111 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220200, w=0x220000, y=0x220500, m=24, n=16, k=16
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 242280ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 243980ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1695ns (339 clock cycles)
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x120500, obi_addr=0x520500, len=768
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 253385ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x120200, len=32, std=128, reps=24
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 264375ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 265200ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 11810ns (2362 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320200, w=0x320000, y=0x320500, m=24, n=16, k=16
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 267185ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 268925ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 271800ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 7420ns (1484 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420200, w=0x420000, y=0x420500, m=24, n=16, k=16
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 274295ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 275915ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c00, obi_addr=0x20800, len=32, std=128, reps=24
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 276645ns
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x220500, obi_addr=0x620500, len=768
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 281475ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 282145ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 5495ns (1099 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x220200, len=32, std=128, reps=24
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 293080ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 293390ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 11910ns (2382 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 302405ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 9320ns (1864 clock cycles)
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x420500, obi_addr=0x820500, len=768
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 306780ns
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x320500, obi_addr=0x720500, len=768
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 309780ns
# [mhartid 5] RedMulE with parameter: x=0x520200, w=0x520000, y=0x520500, m=24, n=16, k=16
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 310565ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 312225ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c20, obi_addr=0x120800, len=32, std=128, reps=24
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 315410ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x420200, len=32, std=128, reps=24
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 317140ns
# [mhartid 0] RedMulE with parameter: x=0x20200, w=0x20000, y=0x20800, m=24, n=16, k=16
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 318300ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 318490ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 11705ns (2341 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 319805ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 321740ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 11955ns (2391 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x320200, len=32, std=128, reps=24
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 322125ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 322625ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 5480ns (1096 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 322815ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 7400ns (1480 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 333370ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620200, w=0x620000, y=0x620500, m=24, n=16, k=16
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 343090ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 344790ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 1695ns (339 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x520500, obi_addr=0x920500, len=768
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 346435ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c40, obi_addr=0x220800, len=32, std=128, reps=24
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 349805ns
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x20800, obi_addr=0x420800, len=768
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 352420ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x520200, len=32, std=128, reps=24
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 357450ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 358275ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 11835ns (2367 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 359125ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 9315ns (1863 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820200, w=0x820000, y=0x820500, m=24, n=16, k=16
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 359595ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 361250ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x20200, len=32, std=128, reps=24
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 362475ns
# [mhartid 1] RedMulE with parameter: x=0x120200, w=0x120000, y=0x120800, m=24, n=16, k=16
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 363850ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 363900ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 11475ns (2295 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 364880ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 7425ns (1485 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 365355ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 367940ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 5460ns (1092 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720200, w=0x720000, y=0x720500, m=24, n=16, k=16
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 375565ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 377305ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x620500, obi_addr=0xa20500, len=768
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 382310ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c60, obi_addr=0x320800, len=32, std=128, reps=24
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 384625ns
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x820500, obi_addr=0xc20500, len=768
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 392255ns
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x620200, len=32, std=128, reps=24
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 393895ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 394205ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 11890ns (2378 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 395875ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 11245ns (2249 clock cycles)
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x120800, obi_addr=0x520800, len=768
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 398795ns
# [mhartid 4] RedMulE with parameter: x=0x420200, w=0x420000, y=0x420800, m=24, n=16, k=16
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 402020ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0x820200, len=32, std=128, reps=24
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 402415ns
# [mhartid 2] RedMulE with parameter: x=0x220200, w=0x220000, y=0x220800, m=24, n=16, k=16
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 403125ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 403215ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 9315ns (1863 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920200, w=0x920000, y=0x920500, m=24, n=16, k=16
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 403525ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 403655ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 403995ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 11735ns (2347 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 404630ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 405315ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc016800, obi_addr=0x20500, len=32, std=128, reps=24
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 406950ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 408140ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 5720ns (1144 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x120200, len=32, std=128, reps=24
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 409475ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 410300ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 11500ns (2300 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 412505ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 5550ns (1110 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 416910ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 7430ns (1486 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x720500, obi_addr=0xb20500, len=768
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 418210ns
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x720200, len=32, std=128, reps=24
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 430150ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 11935ns (2387 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 430495ns
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x420800, obi_addr=0x820800, len=768
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 438515ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x920500, obi_addr=0xd20500, len=768
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 439825ns
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x220800, obi_addr=0x620800, len=768
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 441080ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 441730ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 11230ns (2246 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320200, w=0x320000, y=0x320800, m=24, n=16, k=16
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 442895ns
# [mhartid 10] RedMulE with parameter: x=0xa20200, w=0xa20000, y=0xa20500, m=24, n=16, k=16
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 443965ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 444400ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20200, w=0xc20000, y=0xc20500, m=24, n=16, k=16
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 445145ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 445665ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 1695ns (339 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 446765ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x420200, len=32, std=128, reps=24
# [mhartid 0] RedMulE with parameter: x=0x20200, w=0x20000, y=0x20500, m=24, n=16, k=16
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 448480ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 448515ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 450020ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 450020ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 11500ns (2300 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0x920200, len=32, std=128, reps=24
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 450715ns
# [mhartid 5] RedMulE with parameter: x=0x520200, w=0x520000, y=0x520800, m=24, n=16, k=16
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 451330ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 451655ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 11825ns (2365 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x220200, len=32, std=128, reps=24
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 452515ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 452595ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 11510ns (2302 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 452835ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 453970ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 5485ns (1097 clock cycles)
# [mhartid 0] LAST TIMESLOT
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 458160ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 7440ns (1488 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc016820, obi_addr=0x120500, len=32, std=128, reps=24
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 460365ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 461855ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 9335ns (1867 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 467780ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 7410ns (1482 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xa20500, obi_addr=0xe20500, len=768
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x20500, obi_addr=0x420500, len=768
# [mhartid 11] RedMulE with parameter: x=0xb20200, w=0xb20000, y=0xb20500, m=24, n=16, k=16
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x320800, obi_addr=0x720800, len=768
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 483545ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 483570ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 483920ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 484090ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 485830ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=1, axi_addr=0xcc015000, obi_addr=0xc20500, len=32, std=128, reps=24
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 486585ns
# [mhartid 8] RedMulE with parameter: x=0x820200, w=0x820000, y=0x820800, m=24, n=16, k=16
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 488105ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 489355ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 2765ns (553 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 489610ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x520800, obi_addr=0x920800, len=768
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 491545ns
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0xa20200, len=32, std=128, reps=24
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 494930ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 495090ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 11515ns (2303 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 495390ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 11465ns (2293 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 495410ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 11860ns (2372 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x320200, len=32, std=128, reps=24
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 496000ns
# [mhartid 6] RedMulE with parameter: x=0x620200, w=0x620000, y=0x620800, m=24, n=16, k=16
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 496620ns
# [mhartid 13] RedMulE with parameter: x=0xd20200, w=0xd20000, y=0xd20500, m=24, n=16, k=16
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x20200, len=32, std=128, reps=24
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 497045ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 497225ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 498125ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 498895ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x520200, len=32, std=128, reps=24
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 502345ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 502720ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 5670ns (1134 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 503055ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 11505ns (2301 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 504235ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 9300ns (1860 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 507235ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 11230ns (2246 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120200, w=0x120000, y=0x120500, m=24, n=16, k=16
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 508620ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc016840, obi_addr=0x220500, len=32, std=128, reps=24
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 509105ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 509735ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 7385ns (1477 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 510125ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 1] LAST TIMESLOT
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 518530ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 9420ns (1884 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xb20500, obi_addr=0xf20500, len=768
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 527145ns
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0xc20200, len=32, std=128, reps=24
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 529385ns
# [mhartid 4] RedMulE with parameter: x=0x420200, w=0x420000, y=0x420500, m=24, n=16, k=16
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 532945ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 534450ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 534910ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 5520ns (1104 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0xb20200, len=32, std=128, reps=24
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 539105ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 11955ns (2391 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 539125ns
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x620800, obi_addr=0xa20800, len=768
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 540675ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc017400, obi_addr=0x20800, len=32, std=128, reps=24
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 541855ns
# [mhartid 7] RedMulE with parameter: x=0x720200, w=0x720000, y=0x720800, m=24, n=16, k=16
# [mhartid 13] iDMA 2D with parameter: dir=1, axi_addr=0xcc015020, obi_addr=0xd20500, len=32, std=128, reps=24
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 542510ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 542675ns
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x120500, obi_addr=0x520500, len=768
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 543265ns
# [mhartid 9] RedMulE with parameter: x=0x920200, w=0x920000, y=0x920800, m=24, n=16, k=16
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 544015ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 544095ns
# [mhartid 14] RedMulE with parameter: x=0xe20200, w=0xe20000, y=0xe20500, m=24, n=16, k=16
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 545225ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 545600ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 546280ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 3600ns (720 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 546960ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 1730ns (346 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 547355ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 5495ns (1099 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 550350ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 11220ns (2244 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x620200, len=32, std=128, reps=24
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 552090ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 552170ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 11490ns (2298 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 554710ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 11440ns (2288 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc016860, obi_addr=0x320500, len=32, std=128, reps=24
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x120200, len=32, std=128, reps=24
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 558230ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 558270ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 561485ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 9390ns (1878 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220200, w=0x220000, y=0x220500, m=24, n=16, k=16
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 562375ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 563880ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x820800, obi_addr=0xc20800, len=768
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 565650ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 565745ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 7510ns (1502 clock cycles)
# [mhartid 2] LAST TIMESLOT
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 569525ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 11250ns (2250 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0x820200, len=32, std=128, reps=24
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 575330ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 577140ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 11485ns (2297 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 580780ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 5445ns (1089 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20200, w=0x20000, y=0x20800, m=24, n=16, k=16
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 583420ns
# [mhartid 4] LAST TIMESLOT
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 584925ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x720800, obi_addr=0xb20800, len=768
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0xd20200, len=32, std=128, reps=24
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 589915ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 590220ns
# [mhartid 15] RedMulE with parameter: x=0xf20200, w=0xf20000, y=0xf20500, m=24, n=16, k=16
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 593220ns
# [mhartid 14] iDMA 2D with parameter: dir=1, axi_addr=0xcc015040, obi_addr=0xe20500, len=32, std=128, reps=24
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 594600ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 594960ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 1735ns (347 clock cycles)
# [mhartid 5] RedMulE with parameter: x=0x520200, w=0x520000, y=0x520500, m=24, n=16, k=16
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 595525ns
# [mhartid 10] RedMulE with parameter: x=0xa20200, w=0xa20000, y=0xa20800, m=24, n=16, k=16
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 596285ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 597030ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 597790ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 598285ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 8060ns (1612 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 599025ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 4420ns (884 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x220500, obi_addr=0x620500, len=768
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 600095ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 601360ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 11440ns (2288 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x720200, len=32, std=128, reps=24
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 601935ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc017420, obi_addr=0x120800, len=32, std=128, reps=24
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 609235ns
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x420500, obi_addr=0x820500, len=768
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 610930ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 611565ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 11465ns (2293 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 613160ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 11220ns (2244 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20200, w=0xc20000, y=0xc20800, m=24, n=16, k=16
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 615500ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x220200, len=32, std=128, reps=24
# [mhartid 3] RedMulE with parameter: x=0x320200, w=0x320000, y=0x320500, m=24, n=16, k=16
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 616210ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 616280ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 616630ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 7390ns (1478 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 617005ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 617785ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 622425ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 11490ns (2298 clock cycles)
# [mhartid 3] LAST TIMESLOT
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x420200, len=32, std=128, reps=24
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 624255ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 625560ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 9345ns (1869 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 629745ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 5485ns (1097 clock cycles)
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x920800, obi_addr=0xd20800, len=768
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 631715ns
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0x920200, len=32, std=128, reps=24
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 642390ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 643215ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 11495ns (2299 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015060, obi_addr=0xf20500, len=32, std=128, reps=24
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0xe20200, len=32, std=128, reps=24
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 646625ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 646780ns
# [mhartid 11] RedMulE with parameter: x=0xb20200, w=0xb20000, y=0xb20800, m=24, n=16, k=16
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 648530ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 649780ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 7385ns (1477 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 650035ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 651885ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 5255ns (1051 clock cycles)
# [mhartid 5] LAST TIMESLOT
# [mhartid 6] RedMulE with parameter: x=0x620200, w=0x620000, y=0x620500, m=24, n=16, k=16
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 655295ns
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x320500, obi_addr=0x720500, len=768
# [mhartid 12] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c00, obi_addr=0xc20800, len=32, std=128, reps=24
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 656800ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 656985ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 657030ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 657085ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 10300ns (2060 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120200, w=0x120000, y=0x120800, m=24, n=16, k=16
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 657560ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 659065ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 4] iDMA 1D with parameter: dir=0, axi_addr=0x20800, obi_addr=0x420800, len=768
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 659430ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 659625ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 2635ns (527 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820200, w=0x820000, y=0x820500, m=24, n=16, k=16
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 660240ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 661745ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 668460ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 11425ns (2285 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 670675ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc017440, obi_addr=0x220800, len=32, std=128, reps=24
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 672780ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x320200, len=32, std=128, reps=24
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 674645ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 682145ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 9360ns (1872 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x520500, obi_addr=0x920500, len=768
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 682935ns
# [mhartid 13] RedMulE with parameter: x=0xd20200, w=0xd20000, y=0xd20800, m=24, n=16, k=16
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 684860ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 685885ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 11235ns (2247 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 686365ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xa20800, obi_addr=0xe20800, len=768
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 693705ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 694455ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 11515ns (2303 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x520200, len=32, std=128, reps=24
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 697755ns
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0xc20200, len=32, std=128, reps=24
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 699350ns
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0xf20200, len=32, std=128, reps=24
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 703685ns
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0xa20200, len=32, std=128, reps=24
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 704815ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 5460ns (1092 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 704930ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 705140ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 7380ns (1476 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 705180ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 11470ns (2294 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420200, w=0x420000, y=0x420800, m=24, n=16, k=16
# [mhartid 8] LAST TIMESLOT
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 708545ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 710050ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 714235ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 9300ns (1860 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720200, w=0x720000, y=0x720500, m=24, n=16, k=16
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 714970ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 11280ns (2256 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 715185ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 716690ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 6] LAST TIMESLOT
# [mhartid 2] RedMulE with parameter: x=0x220200, w=0x220000, y=0x220800, m=24, n=16, k=16
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 725915ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 727420ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c20, obi_addr=0xd20800, len=32, std=128, reps=24
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 730030ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 733365ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 3330ns (666 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920200, w=0x920000, y=0x920500, m=24, n=16, k=16
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x820500, obi_addr=0xc20500, len=768
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 735230ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 735320ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc017460, obi_addr=0x320800, len=32, std=128, reps=24
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 736735ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 736920ns
# [mhartid 5] iDMA 1D with parameter: dir=0, axi_addr=0x120800, obi_addr=0x520800, len=768
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 738490ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 746815ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 11490ns (2298 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0x820200, len=32, std=128, reps=24
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 748135ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 11210ns (2242 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 748380ns
# [mhartid 14] RedMulE with parameter: x=0xe20200, w=0xe20000, y=0xe20800, m=24, n=16, k=16
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 749350ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 749735ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x620500, obi_addr=0xa20500, len=768
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 750475ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 750855ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 753855ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 5470ns (1094 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xb20800, obi_addr=0xf20800, len=768
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 754580ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 761910ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 11430ns (2286 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 766010ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 11425ns (2285 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x620200, len=32, std=128, reps=24
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0xb20200, len=32, std=128, reps=24
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 766515ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 766685ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 775815ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 9295ns (1859 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0xd20200, len=32, std=128, reps=24
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 776860ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 777920ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 11230ns (2246 clock cycles)
# [mhartid 7] LAST TIMESLOT
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x420800, obi_addr=0x820800, len=768
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 784085ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 784260ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 7395ns (1479 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20200, w=0xc20000, y=0xc20500, m=24, n=16, k=16
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 784695ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 786200ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 9] LAST TIMESLOT
# [mhartid 5] RedMulE with parameter: x=0x520200, w=0x520000, y=0x520800, m=24, n=16, k=16
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 790520ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 792025ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320200, w=0x320000, y=0x320800, m=24, n=16, k=16
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 794830ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 795330ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 796335ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c40, obi_addr=0xe20800, len=32, std=128, reps=24
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 798275ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 802385ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 4105ns (821 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20200, w=0xa20000, y=0xa20500, m=24, n=16, k=16
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 805725ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 807230ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 6] iDMA 1D with parameter: dir=0, axi_addr=0x220800, obi_addr=0x620800, len=768
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 812225ns
# [mhartid 15] RedMulE with parameter: x=0xf20200, w=0xf20000, y=0xf20800, m=24, n=16, k=16
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 813205ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 814710ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x720500, obi_addr=0xb20500, len=768
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 817185ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x920500, obi_addr=0xd20500, len=768
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 817620ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 823470ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=1, axi_addr=0xcc016800, obi_addr=0xc20500, len=32, std=128, reps=24
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 825880ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 828490ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 2605ns (521 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 828620ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 11430ns (2286 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 829130ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 11505ns (2301 clock cycles)
# [mhartid 12] LAST TIMESLOT
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0x920200, len=32, std=128, reps=24
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 832245ns
# [mhartid 8] RedMulE with parameter: x=0x820200, w=0x820000, y=0x820800, m=24, n=16, k=16
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 833150ns
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x720200, len=32, std=128, reps=24
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 834655ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 834705ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 839630ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 7380ns (1476 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 845935ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 11225ns (2245 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0xe20200, len=32, std=128, reps=24
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 849765ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 859110ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 9340ns (1868 clock cycles)
# [mhartid 10] LAST TIMESLOT
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c60, obi_addr=0xf20800, len=32, std=128, reps=24
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 866065ns
# [mhartid 6] RedMulE with parameter: x=0x620200, w=0x620000, y=0x620800, m=24, n=16, k=16
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 867190ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 868695ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 13] RedMulE with parameter: x=0xd20200, w=0xd20000, y=0xd20500, m=24, n=16, k=16
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 870100ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 870965ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 4895ns (979 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0xc20200, len=32, std=128, reps=24
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 871605ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 871665ns
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x520800, obi_addr=0x920800, len=768
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 872910ns
# [mhartid 11] RedMulE with parameter: x=0xb20200, w=0xb20000, y=0xb20500, m=24, n=16, k=16
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 875445ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 876950ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 877190ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 5520ns (1104 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 884155ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [mhartid 7] iDMA 1D with parameter: dir=0, axi_addr=0x320800, obi_addr=0x720800, len=768
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 885395ns
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xa20500, obi_addr=0xe20500, len=768
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 895580ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 896640ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 907045ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 11460ns (2292 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x820800, obi_addr=0xc20800, len=768
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 907570ns
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0xa20200, len=32, std=128, reps=24
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 911450ns
# [mhartid 13] iDMA 2D with parameter: dir=1, axi_addr=0xcc016820, obi_addr=0xd20500, len=32, std=128, reps=24
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 915080ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 918415ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 3330ns (666 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 918815ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 920765ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 9310ns (1862 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0xf20200, len=32, std=128, reps=24
# [mhartid 13] LAST TIMESLOT
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 922290ns
# [mhartid 9] RedMulE with parameter: x=0x920200, w=0x920000, y=0x920800, m=24, n=16, k=16
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 924920ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 926425ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 933525ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 11230ns (2246 clock cycles)
# [mhartid 11] LAST TIMESLOT
# [mhartid 7] RedMulE with parameter: x=0x720200, w=0x720000, y=0x720800, m=24, n=16, k=16
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 943310ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 944815ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20200, w=0xe20000, y=0xe20500, m=24, n=16, k=16
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 950835ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 952340ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20200, w=0xc20000, y=0xc20800, m=24, n=16, k=16
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 956775ns
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x620800, obi_addr=0xa20800, len=768
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 957135ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 958280ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0xd20200, len=32, std=128, reps=24
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 965855ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 968380ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xb20500, obi_addr=0xf20500, len=768
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 972920ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 973260ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 7400ns (1480 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 984365ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 11440ns (2288 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0xb20200, len=32, std=128, reps=24
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 990315ns
# [mhartid 12] iDMA 2D with parameter: dir=1, axi_addr=0xcc017400, obi_addr=0xc20800, len=32, std=128, reps=24
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 998005ns
# [mhartid 14] iDMA 2D with parameter: dir=1, axi_addr=0xcc016840, obi_addr=0xe20500, len=32, std=128, reps=24
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 999640ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1001000ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start-end pair with latency 2990ns (598 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1001540ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 11220ns (2244 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1003985ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 4340ns (868 clock cycles)
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x920800, obi_addr=0xd20800, len=768
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1007065ns
# [mhartid 4] Tile 4 returned.
# [mhartid 8] Tile 8 returned.
# [mhartid 0] Tile 0 returned.
# [mhartid 14] LAST TIMESLOT
# [mhartid 10] RedMulE with parameter: x=0xa20200, w=0xa20000, y=0xa20800, m=24, n=16, k=16
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1012220ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1013725ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1018310ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20200, w=0xf20000, y=0xf20500, m=24, n=16, k=16
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1031425ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1032930ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x720800, obi_addr=0xb20800, len=768
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1040980ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1052225ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0xe20200, len=32, std=128, reps=24
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1055830ns
# [mhartid 13] RedMulE with parameter: x=0xd20200, w=0xd20000, y=0xd20800, m=24, n=16, k=16
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1059205ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1060710ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1065145ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 9310ns (1862 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc016860, obi_addr=0xf20500, len=32, std=128, reps=24
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1083965ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1088865ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 4895ns (979 clock cycles)
# [mhartid 15] LAST TIMESLOT
# [mhartid 11] RedMulE with parameter: x=0xb20200, w=0xb20000, y=0xb20800, m=24, n=16, k=16
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1098970ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1100475ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0xa20800, obi_addr=0xe20800, len=768
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1101865ns
# [mhartid 13] iDMA 2D with parameter: dir=1, axi_addr=0xcc017420, obi_addr=0xd20800, len=32, std=128, reps=24
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1104235ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1107565ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start-end pair with latency 3325ns (665 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1113110ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [mhartid 1] Tile 1 returned.
# [mhartid 5] Tile 5 returned.
# [mhartid 9] Tile 9 returned.
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0xf20200, len=32, std=128, reps=24
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1145345ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1156575ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 11225ns (2245 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20200, w=0xe20000, y=0xe20800, m=24, n=16, k=16
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1156915ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1158420ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0xb20800, obi_addr=0xf20800, len=768
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1196160ns
# [mhartid 14] iDMA 2D with parameter: dir=1, axi_addr=0xcc017440, obi_addr=0xe20800, len=32, std=128, reps=24
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1205625ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1207405ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 11240ns (2248 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1209745ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start-end pair with latency 4115ns (823 clock cycles)
# [mhartid 2] Tile 2 returned.
# [mhartid 6] Tile 6 returned.
# [mhartid 10] Tile 10 returned.
# [mhartid 15] RedMulE with parameter: x=0xf20200, w=0xf20000, y=0xf20800, m=24, n=16, k=16
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1254320ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1255825ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 1500ns (300 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc017460, obi_addr=0xf20800, len=32, std=128, reps=24
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1306820ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1311720ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start-end pair with latency 4895ns (979 clock cycles)
# [mhartid 3] Tile 3 returned.
# [mhartid 7] Tile 7 returned.
# [mhartid 11] Tile 11 returned.
# [mhartid 12] Number of errors: 0
# [mhartid 12] Tile 12 returned.
# [mhartid 13] Number of errors: 0
# [mhartid 13] Tile 13 returned.
# [mhartid 14] Number of errors: 0
# [mhartid 14] Tile 14 returned.
# [mhartid 15] Number of errors: 0
# [mhartid 15] Tile 15 returned.
# SIMULATION FINISHED WITH EXIT CODE: 800080008000800080008000800080008000800080008000800080008000800
# 
# ** Note: $finish    : /scratch/visachi/magia_sdk/profiling/MAGIA/target/sim/src/mesh/magia_tb.sv(51)
#    Time: 1882030 ns  Iteration: 0  Instance: /magia_tb
# End time: 15:44:28 on Sep 16,2025, Elapsed time: 0:21:11
# Errors: 0, Warnings: 16
make[1]: Leaving directory `/scratch/visachi/magia_sdk/profiling/MAGIA'
