$date
	Sat Nov 23 14:27:58 2013
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module test_bench $end
$var reg 5 ! packet [4:0] $end
$upscope $end
$scope module test_bench $end
$var wire 2 " out [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 !
$end
#20000
b11 "
b11111 !
#40000
b1 "
b1010 !
#60000
b1111 !
#80000
