

================================================================
== Vitis HLS Report for 'clusterOp2'
================================================================
* Date:           Fri Apr 28 03:36:32 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+------+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max   |  min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+------+-----+---------+
        |grp_clusterOp2_Pipeline_1_fu_196                 |clusterOp2_Pipeline_1                 |      362|      362|   3.620 us|  3.620 us|   362|  362|       no|
        |grp_clusterOp2_Pipeline_VITIS_LOOP_172_1_fu_202  |clusterOp2_Pipeline_VITIS_LOOP_172_1  |      362|      362|   3.620 us|  3.620 us|   362|  362|       no|
        |grp_dbscan_fu_222                                |dbscan                                |     1081|        ?|  10.810 us|         ?|  1081|    ?|       no|
        |grp_clusterOp2_Pipeline_VITIS_LOOP_201_3_fu_235  |clusterOp2_Pipeline_VITIS_LOOP_201_3  |        9|        ?|  90.000 ns|         ?|     9|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+------+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_185_2  |        ?|        ?|     3 ~ ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    127|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|   13|    2797|   3200|    0|
|Memory           |       75|    -|       1|      6|    0|
|Multiplexer      |        -|    -|       -|    465|    -|
|Register         |        -|    -|     277|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       78|   13|    3075|   3798|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       27|    5|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |CTRL_BUS_s_axi_U                                 |CTRL_BUS_s_axi                        |        0|   0|    36|    40|    0|
    |grp_clusterOp2_Pipeline_1_fu_196                 |clusterOp2_Pipeline_1                 |        0|   0|    11|    52|    0|
    |grp_clusterOp2_Pipeline_VITIS_LOOP_172_1_fu_202  |clusterOp2_Pipeline_VITIS_LOOP_172_1  |        0|   0|    11|    83|    0|
    |grp_clusterOp2_Pipeline_VITIS_LOOP_201_3_fu_235  |clusterOp2_Pipeline_VITIS_LOOP_201_3  |        0|   0|    34|   128|    0|
    |grp_dbscan_fu_222                                |dbscan                                |        3|  13|  2705|  2897|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        3|  13|  2797|  3200|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+--------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |          Memory         |             Module             | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |clusters_id_U            |clusters_id_RAM_AUTO_1R1W       |        1|  0|   0|    0|     360|    5|     1|         1800|
    |clusters_members_U       |clusters_members_RAM_AUTO_1R1W  |       72|  0|   0|    0|  129600|    9|     1|      1166400|
    |distances_U              |distances_RAM_AUTO_1R1W         |        1|  0|   0|    0|     360|   32|     1|        11520|
    |clusters_member_count_U  |distances_RAM_AUTO_1R1W         |        1|  0|   0|    0|     360|   32|     1|        11520|
    |visited_U                |visited_RAM_AUTO_1R1W           |        0|  1|   6|    0|     360|    1|     1|          360|
    +-------------------------+--------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total                    |                                |       75|  1|   6|    0|  131040|   79|     5|      1191600|
    +-------------------------+--------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln185_fu_292_p2                                               |         +|   0|  0|  38|          31|           1|
    |next_mul_fu_277_p2                                                |         +|   0|  0|  47|          40|           9|
    |ap_block_state12_on_subcall_done                                  |       and|   0|  0|   2|           1|           1|
    |grp_clusterOp2_Pipeline_VITIS_LOOP_201_3_fu_235_outStream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln185_fu_287_p2                                              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln187_fu_303_p2                                              |      icmp|   0|  0|  18|          32|           3|
    |ap_block_state14                                                  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                             |          |   0|  0| 127|         138|          48|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  65|         15|    1|         15|
    |clusters_id_address0            |  14|          3|    9|         27|
    |clusters_id_ce0                 |  14|          3|    1|          3|
    |clusters_id_we0                 |   9|          2|    1|          2|
    |clusters_member_count_address0  |  14|          3|    9|         27|
    |clusters_member_count_ce0       |  14|          3|    1|          3|
    |clusters_member_count_we0       |   9|          2|    1|          2|
    |clusters_members_address0       |  14|          3|   17|         51|
    |clusters_members_ce0            |  14|          3|    1|          3|
    |clusters_members_we0            |   9|          2|    1|          2|
    |distances_address0              |  14|          3|    9|         27|
    |distances_ce0                   |  14|          3|    1|          3|
    |distances_we0                   |   9|          2|    1|          2|
    |i_1_fu_112                      |   9|          2|   31|         62|
    |inStream_TREADY_int_regslice    |   9|          2|    1|          2|
    |outStream_TDATA_blk_n           |   9|          2|    1|          2|
    |outStream_TDATA_int_regslice    |  20|          4|   32|        128|
    |outStream_TDEST_int_regslice    |  14|          3|    6|         18|
    |outStream_TID_int_regslice      |  20|          4|    5|         20|
    |outStream_TKEEP_int_regslice    |  14|          3|    4|         12|
    |outStream_TLAST_int_regslice    |  20|          4|    1|          4|
    |outStream_TSTRB_int_regslice    |  14|          3|    4|         12|
    |outStream_TUSER_int_regslice    |  20|          4|    2|          8|
    |outStream_TVALID_int_regslice   |  14|          3|    1|          3|
    |phi_mul_fu_108                  |   9|          2|   40|         80|
    |visited_address0                |  20|          4|    9|         36|
    |visited_ce0                     |  20|          4|    1|          4|
    |visited_d0                      |  20|          4|    1|          4|
    |visited_we0                     |  20|          4|    1|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 465|         99|  193|        566|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_ln185_reg_353                                             |  31|   0|   31|          0|
    |ap_CS_fsm                                                     |  14|   0|   14|          0|
    |cluster_count_reg_335                                         |  32|   0|   32|          0|
    |empty_76_reg_340                                              |  17|   0|   17|          0|
    |grp_clusterOp2_Pipeline_1_fu_196_ap_start_reg                 |   1|   0|    1|          0|
    |grp_clusterOp2_Pipeline_VITIS_LOOP_172_1_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |grp_clusterOp2_Pipeline_VITIS_LOOP_201_3_fu_235_ap_start_reg  |   1|   0|    1|          0|
    |grp_dbscan_fu_222_ap_start_reg                                |   1|   0|    1|          0|
    |i_1_fu_112                                                    |  31|   0|   31|          0|
    |icmp_ln187_reg_368                                            |   1|   0|    1|          0|
    |next_mul_reg_345                                              |  40|   0|   40|          0|
    |phi_mul_fu_108                                                |  40|   0|   40|          0|
    |tmp_id_V_reg_382                                              |   5|   0|    5|          0|
    |trunc_ln201_reg_377                                           |  31|   0|   31|          0|
    |zext_ln185_reg_358                                            |  31|   0|   64|         33|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 277|   0|  310|         33|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |   in|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWREADY  |  out|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWADDR   |   in|    4|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WVALID   |   in|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WREADY   |  out|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WDATA    |   in|   32|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WSTRB    |   in|    4|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARVALID  |   in|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARREADY  |  out|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARADDR   |   in|    4|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RVALID   |  out|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RREADY   |   in|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RDATA    |  out|   32|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RRESP    |  out|    2|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BVALID   |  out|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BREADY   |   in|    1|       s_axi|            CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BRESP    |  out|    2|       s_axi|            CTRL_BUS|   return void|
|ap_clk                  |   in|    1|  ap_ctrl_hs|          clusterOp2|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|          clusterOp2|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|          clusterOp2|  return value|
|inStream_TDATA          |   in|   32|        axis|   inStream_V_data_V|       pointer|
|inStream_TVALID         |   in|    1|        axis|   inStream_V_dest_V|       pointer|
|inStream_TREADY         |  out|    1|        axis|   inStream_V_dest_V|       pointer|
|inStream_TDEST          |   in|    6|        axis|   inStream_V_dest_V|       pointer|
|inStream_TKEEP          |   in|    4|        axis|   inStream_V_keep_V|       pointer|
|inStream_TSTRB          |   in|    4|        axis|   inStream_V_strb_V|       pointer|
|inStream_TUSER          |   in|    2|        axis|   inStream_V_user_V|       pointer|
|inStream_TLAST          |   in|    1|        axis|   inStream_V_last_V|       pointer|
|inStream_TID            |   in|    5|        axis|     inStream_V_id_V|       pointer|
|outStream_TDATA         |  out|   32|        axis|  outStream_V_data_V|       pointer|
|outStream_TVALID        |  out|    1|        axis|  outStream_V_dest_V|       pointer|
|outStream_TREADY        |   in|    1|        axis|  outStream_V_dest_V|       pointer|
|outStream_TDEST         |  out|    6|        axis|  outStream_V_dest_V|       pointer|
|outStream_TKEEP         |  out|    4|        axis|  outStream_V_keep_V|       pointer|
|outStream_TSTRB         |  out|    4|        axis|  outStream_V_strb_V|       pointer|
|outStream_TUSER         |  out|    2|        axis|  outStream_V_user_V|       pointer|
|outStream_TLAST         |  out|    1|        axis|  outStream_V_last_V|       pointer|
|outStream_TID           |  out|    5|        axis|    outStream_V_id_V|       pointer|
+------------------------+-----+-----+------------+--------------------+--------------+

