
*** Running vivado
    with args -log My_processor.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source My_processor.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source My_processor.tcl -notrace
Command: link_design -top My_processor -part xc7k70tfbv676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1408.234 ; gain = 244.414 ; free physical = 59670 ; free virtual = 70613
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1505.266 ; gain = 97.031 ; free physical = 59599 ; free virtual = 70579

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 51b30989

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1960.820 ; gain = 455.555 ; free physical = 58423 ; free virtual = 69749

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 51b30989

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1960.820 ; gain = 0.000 ; free physical = 58422 ; free virtual = 69748
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10792090c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1960.820 ; gain = 0.000 ; free physical = 58422 ; free virtual = 69748
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8f3f13bb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1960.820 ; gain = 0.000 ; free physical = 58422 ; free virtual = 69748
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8f3f13bb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1960.820 ; gain = 0.000 ; free physical = 58422 ; free virtual = 69748
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1158670a3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2016.848 ; gain = 56.027 ; free physical = 58422 ; free virtual = 69748
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1158670a3

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2016.848 ; gain = 56.027 ; free physical = 58422 ; free virtual = 69748
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2016.848 ; gain = 0.000 ; free physical = 58422 ; free virtual = 69748
Ending Logic Optimization Task | Checksum: 1158670a3

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2016.848 ; gain = 56.027 ; free physical = 58422 ; free virtual = 69748

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1158670a3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2016.848 ; gain = 0.000 ; free physical = 58421 ; free virtual = 69748

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1158670a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2016.848 ; gain = 0.000 ; free physical = 58421 ; free virtual = 69748
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2016.848 ; gain = 608.613 ; free physical = 58421 ; free virtual = 69748
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.runs/impl_1/My_processor_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file My_processor_drc_opted.rpt -pb My_processor_drc_opted.pb -rpx My_processor_drc_opted.rpx
Command: report_drc -file My_processor_drc_opted.rpt -pb My_processor_drc_opted.pb -rpx My_processor_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.runs/impl_1/My_processor_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2080.879 ; gain = 0.000 ; free physical = 58360 ; free virtual = 69687
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cef72afe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2080.879 ; gain = 0.000 ; free physical = 58360 ; free virtual = 69687
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2080.879 ; gain = 0.000 ; free physical = 58360 ; free virtual = 69687

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13bdbfa08

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2080.879 ; gain = 0.000 ; free physical = 58356 ; free virtual = 69688

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 149be5305

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2080.879 ; gain = 0.000 ; free physical = 58356 ; free virtual = 69688

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 149be5305

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2080.879 ; gain = 0.000 ; free physical = 58356 ; free virtual = 69688
Phase 1 Placer Initialization | Checksum: 149be5305

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2080.879 ; gain = 0.000 ; free physical = 58356 ; free virtual = 69688

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 149be5305

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2080.879 ; gain = 0.000 ; free physical = 58356 ; free virtual = 69688
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 19af6a1df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58321 ; free virtual = 69653

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19af6a1df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58321 ; free virtual = 69653

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 135a65fc3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58321 ; free virtual = 69653

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 155cfb0aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58321 ; free virtual = 69653

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 155cfb0aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58321 ; free virtual = 69653

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2545769a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58317 ; free virtual = 69650

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2545769a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58317 ; free virtual = 69650

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2545769a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58317 ; free virtual = 69650
Phase 3 Detail Placement | Checksum: 2545769a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58317 ; free virtual = 69650

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2545769a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58317 ; free virtual = 69650

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2545769a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58316 ; free virtual = 69650

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2545769a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58316 ; free virtual = 69650

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2293c367a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58316 ; free virtual = 69650
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2293c367a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58316 ; free virtual = 69650
Ending Placer Task | Checksum: 177858309

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.922 ; gain = 92.043 ; free physical = 58330 ; free virtual = 69663
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2172.922 ; gain = 0.000 ; free physical = 58333 ; free virtual = 69667
INFO: [Common 17-1381] The checkpoint '/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.runs/impl_1/My_processor_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file My_processor_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2172.922 ; gain = 0.000 ; free physical = 58312 ; free virtual = 69645
INFO: [runtcl-4] Executing : report_utilization -file My_processor_utilization_placed.rpt -pb My_processor_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2172.922 ; gain = 0.000 ; free physical = 58314 ; free virtual = 69649
INFO: [runtcl-4] Executing : report_control_sets -verbose -file My_processor_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2172.922 ; gain = 0.000 ; free physical = 58312 ; free virtual = 69646
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: eef1ca41 ConstDB: 0 ShapeSum: 8893b8c8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1467290d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.176 ; gain = 34.254 ; free physical = 58200 ; free virtual = 69535
Post Restoration Checksum: NetGraph: 7c5db19d NumContArr: ca14df34 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1467290d1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2214.164 ; gain = 41.242 ; free physical = 58171 ; free virtual = 69507

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1467290d1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2214.164 ; gain = 41.242 ; free physical = 58171 ; free virtual = 69507
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 13701a953

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.539 ; gain = 58.617 ; free physical = 58156 ; free virtual = 69491

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 137c7b077

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.539 ; gain = 58.617 ; free physical = 58162 ; free virtual = 69497

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 69a57156

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.539 ; gain = 58.617 ; free physical = 58164 ; free virtual = 69499
Phase 4 Rip-up And Reroute | Checksum: 69a57156

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.539 ; gain = 58.617 ; free physical = 58164 ; free virtual = 69499

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 69a57156

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.539 ; gain = 58.617 ; free physical = 58164 ; free virtual = 69499

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 69a57156

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.539 ; gain = 58.617 ; free physical = 58164 ; free virtual = 69499
Phase 6 Post Hold Fix | Checksum: 69a57156

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.539 ; gain = 58.617 ; free physical = 58164 ; free virtual = 69499

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0352008 %
  Global Horizontal Routing Utilization  = 0.046942 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 17.1171%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 14.4144%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 69a57156

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.539 ; gain = 58.617 ; free physical = 58164 ; free virtual = 69499

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 69a57156

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.539 ; gain = 58.617 ; free physical = 58164 ; free virtual = 69499

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b1322f3d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.539 ; gain = 58.617 ; free physical = 58164 ; free virtual = 69499
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.539 ; gain = 58.617 ; free physical = 58195 ; free virtual = 69530

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2231.539 ; gain = 58.617 ; free physical = 58195 ; free virtual = 69530
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2231.539 ; gain = 0.000 ; free physical = 58194 ; free virtual = 69531
INFO: [Common 17-1381] The checkpoint '/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.runs/impl_1/My_processor_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file My_processor_drc_routed.rpt -pb My_processor_drc_routed.pb -rpx My_processor_drc_routed.rpx
Command: report_drc -file My_processor_drc_routed.rpt -pb My_processor_drc_routed.pb -rpx My_processor_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.runs/impl_1/My_processor_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file My_processor_methodology_drc_routed.rpt -pb My_processor_methodology_drc_routed.pb -rpx My_processor_methodology_drc_routed.rpx
Command: report_methodology -file My_processor_methodology_drc_routed.rpt -pb My_processor_methodology_drc_routed.pb -rpx My_processor_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.runs/impl_1/My_processor_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file My_processor_power_routed.rpt -pb My_processor_power_summary_routed.pb -rpx My_processor_power_routed.rpx
Command: report_power -file My_processor_power_routed.rpt -pb My_processor_power_summary_routed.pb -rpx My_processor_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file My_processor_route_status.rpt -pb My_processor_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file My_processor_timing_summary_routed.rpt -pb My_processor_timing_summary_routed.pb -rpx My_processor_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file My_processor_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file My_processor_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file My_processor_bus_skew_routed.rpt -pb My_processor_bus_skew_routed.pb -rpx My_processor_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 31 17:22:00 2023...
