
time_base_100ms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000006fc  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080008c0  080008c0  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080008c0  080008c0  0000200c  2**0
                  CONTENTS
  4 .ARM          00000000  080008c0  080008c0  0000200c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080008c0  080008c0  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080008c0  080008c0  000018c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080008c4  080008c4  000018c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080008c8  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  080008d4  0000200c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  080008d4  00002074  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005a8f  00000000  00000000  0000203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ca3  00000000  00000000  00007acb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c0  00000000  00000000  00008770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000052d  00000000  00000000  00008e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000209c7  00000000  00000000  0000935d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006772  00000000  00000000  00029d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ccbbc  00000000  00000000  00030496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fd052  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001bbc  00000000  00000000  000fd098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000fec54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080008a8 	.word	0x080008a8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	080008a8 	.word	0x080008a8

08000204 <SysTick_Handler>:
 *  Created on: Jan 17, 2025
 *      Author: User
 */

void SysTick_Handler(void) //systick interrupt handler
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000208:	f000 f8fc 	bl	8000404 <HAL_IncTick>

	HAL_SYSTICK_IRQHandler();
 800020c:	f000 fa1f 	bl	800064e <HAL_SYSTICK_IRQHandler>

}
 8000210:	bf00      	nop
 8000212:	bd80      	pop	{r7, pc}

08000214 <main>:
void TIMER6_init(void);

TIM_HandleTypeDef htimer6;

int main(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
	HAL_Init();
 8000218:	f000 f8a2 	bl	8000360 <HAL_Init>
	SystemClockConfig();
 800021c:	f000 f804 	bl	8000228 <SystemClockConfig>
	TIMER6_init();
 8000220:	f000 f80a 	bl	8000238 <TIMER6_init>

	while(1);
 8000224:	bf00      	nop
 8000226:	e7fd      	b.n	8000224 <main+0x10>

08000228 <SystemClockConfig>:
	return 0;
}

void SystemClockConfig(void)
{
 8000228:	b480      	push	{r7}
 800022a:	af00      	add	r7, sp, #0

}
 800022c:	bf00      	nop
 800022e:	46bd      	mov	sp, r7
 8000230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000234:	4770      	bx	lr
	...

08000238 <TIMER6_init>:

void TIMER6_init(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
	htimer6.Instance = TIM6;
 800023c:	4b07      	ldr	r3, [pc, #28]	@ (800025c <TIMER6_init+0x24>)
 800023e:	4a08      	ldr	r2, [pc, #32]	@ (8000260 <TIMER6_init+0x28>)
 8000240:	601a      	str	r2, [r3, #0]
	htimer6.Init.Prescaler = 24;
 8000242:	4b06      	ldr	r3, [pc, #24]	@ (800025c <TIMER6_init+0x24>)
 8000244:	2218      	movs	r2, #24
 8000246:	605a      	str	r2, [r3, #4]
	htimer6.Init.Period = 64000-1;
 8000248:	4b04      	ldr	r3, [pc, #16]	@ (800025c <TIMER6_init+0x24>)
 800024a:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 800024e:	60da      	str	r2, [r3, #12]

	HAL_TIM_Base_Init(&htimer6);
 8000250:	4802      	ldr	r0, [pc, #8]	@ (800025c <TIMER6_init+0x24>)
 8000252:	f000 fa09 	bl	8000668 <HAL_TIM_Base_Init>
}
 8000256:	bf00      	nop
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	20000028 	.word	0x20000028
 8000260:	40001000 	.word	0x40001000

08000264 <HAL_MspInit>:

#include "main.h"


void HAL_MspInit(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
  //here will do low level processor specific init

	//1- set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000268:	2003      	movs	r0, #3
 800026a:	f000 f9af 	bl	80005cc <HAL_NVIC_SetPriorityGrouping>

	//2- enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x07 << 16; // usg fault , memory fault and bus fault system exceptions
 800026e:	4b0d      	ldr	r3, [pc, #52]	@ (80002a4 <HAL_MspInit+0x40>)
 8000270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000272:	4a0c      	ldr	r2, [pc, #48]	@ (80002a4 <HAL_MspInit+0x40>)
 8000274:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8000278:	6253      	str	r3, [r2, #36]	@ 0x24

	//3- configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn , 0 , 0);
 800027a:	2200      	movs	r2, #0
 800027c:	2100      	movs	r1, #0
 800027e:	f06f 000b 	mvn.w	r0, #11
 8000282:	f000 f9ae 	bl	80005e2 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn , 0 , 0);
 8000286:	2200      	movs	r2, #0
 8000288:	2100      	movs	r1, #0
 800028a:	f06f 000a 	mvn.w	r0, #10
 800028e:	f000 f9a8 	bl	80005e2 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn , 0 , 0);
 8000292:	2200      	movs	r2, #0
 8000294:	2100      	movs	r1, #0
 8000296:	f06f 0009 	mvn.w	r0, #9
 800029a:	f000 f9a2 	bl	80005e2 <HAL_NVIC_SetPriority>
}
 800029e:	bf00      	nop
 80002a0:	bd80      	pop	{r7, pc}
 80002a2:	bf00      	nop
 80002a4:	e000ed00 	.word	0xe000ed00

080002a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htimer)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b084      	sub	sp, #16
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
	//1 - enable the clock for TIM6 peripheral
	__HAL_RCC_TIM6_CLK_ENABLE();
 80002b0:	2300      	movs	r3, #0
 80002b2:	60fb      	str	r3, [r7, #12]
 80002b4:	4b0b      	ldr	r3, [pc, #44]	@ (80002e4 <HAL_TIM_Base_MspInit+0x3c>)
 80002b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002b8:	4a0a      	ldr	r2, [pc, #40]	@ (80002e4 <HAL_TIM_Base_MspInit+0x3c>)
 80002ba:	f043 0310 	orr.w	r3, r3, #16
 80002be:	6413      	str	r3, [r2, #64]	@ 0x40
 80002c0:	4b08      	ldr	r3, [pc, #32]	@ (80002e4 <HAL_TIM_Base_MspInit+0x3c>)
 80002c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002c4:	f003 0310 	and.w	r3, r3, #16
 80002c8:	60fb      	str	r3, [r7, #12]
 80002ca:	68fb      	ldr	r3, [r7, #12]

	//2 - enable the IRQ for TIM6
	HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80002cc:	2036      	movs	r0, #54	@ 0x36
 80002ce:	f000 f9a4 	bl	800061a <HAL_NVIC_EnableIRQ>

	// set up the priority TIM6_DAC_IRQn
	HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 80002d2:	2200      	movs	r2, #0
 80002d4:	210f      	movs	r1, #15
 80002d6:	2036      	movs	r0, #54	@ 0x36
 80002d8:	f000 f983 	bl	80005e2 <HAL_NVIC_SetPriority>
}
 80002dc:	bf00      	nop
 80002de:	3710      	adds	r7, #16
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	40023800 	.word	0x40023800

080002e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002ec:	4b06      	ldr	r3, [pc, #24]	@ (8000308 <SystemInit+0x20>)
 80002ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002f2:	4a05      	ldr	r2, [pc, #20]	@ (8000308 <SystemInit+0x20>)
 80002f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80002fc:	bf00      	nop
 80002fe:	46bd      	mov	sp, r7
 8000300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	e000ed00 	.word	0xe000ed00

0800030c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800030c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000344 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000310:	f7ff ffea 	bl	80002e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000314:	480c      	ldr	r0, [pc, #48]	@ (8000348 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000316:	490d      	ldr	r1, [pc, #52]	@ (800034c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000318:	4a0d      	ldr	r2, [pc, #52]	@ (8000350 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800031a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800031c:	e002      	b.n	8000324 <LoopCopyDataInit>

0800031e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800031e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000320:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000322:	3304      	adds	r3, #4

08000324 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000324:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000326:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000328:	d3f9      	bcc.n	800031e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800032a:	4a0a      	ldr	r2, [pc, #40]	@ (8000354 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800032c:	4c0a      	ldr	r4, [pc, #40]	@ (8000358 <LoopFillZerobss+0x22>)
  movs r3, #0
 800032e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000330:	e001      	b.n	8000336 <LoopFillZerobss>

08000332 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000332:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000334:	3204      	adds	r2, #4

08000336 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000336:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000338:	d3fb      	bcc.n	8000332 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800033a:	f000 fa91 	bl	8000860 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800033e:	f7ff ff69 	bl	8000214 <main>
  bx  lr    
 8000342:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000344:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800034c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000350:	080008c8 	.word	0x080008c8
  ldr r2, =_sbss
 8000354:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000358:	20000074 	.word	0x20000074

0800035c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800035c:	e7fe      	b.n	800035c <ADC_IRQHandler>
	...

08000360 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000364:	4b0e      	ldr	r3, [pc, #56]	@ (80003a0 <HAL_Init+0x40>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	4a0d      	ldr	r2, [pc, #52]	@ (80003a0 <HAL_Init+0x40>)
 800036a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800036e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000370:	4b0b      	ldr	r3, [pc, #44]	@ (80003a0 <HAL_Init+0x40>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	4a0a      	ldr	r2, [pc, #40]	@ (80003a0 <HAL_Init+0x40>)
 8000376:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800037a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800037c:	4b08      	ldr	r3, [pc, #32]	@ (80003a0 <HAL_Init+0x40>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	4a07      	ldr	r2, [pc, #28]	@ (80003a0 <HAL_Init+0x40>)
 8000382:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000386:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000388:	2003      	movs	r0, #3
 800038a:	f000 f91f 	bl	80005cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800038e:	2000      	movs	r0, #0
 8000390:	f000 f808 	bl	80003a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000394:	f7ff ff66 	bl	8000264 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000398:	2300      	movs	r3, #0
}
 800039a:	4618      	mov	r0, r3
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	40023c00 	.word	0x40023c00

080003a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80003ac:	4b12      	ldr	r3, [pc, #72]	@ (80003f8 <HAL_InitTick+0x54>)
 80003ae:	681a      	ldr	r2, [r3, #0]
 80003b0:	4b12      	ldr	r3, [pc, #72]	@ (80003fc <HAL_InitTick+0x58>)
 80003b2:	781b      	ldrb	r3, [r3, #0]
 80003b4:	4619      	mov	r1, r3
 80003b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80003ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80003be:	fbb2 f3f3 	udiv	r3, r2, r3
 80003c2:	4618      	mov	r0, r3
 80003c4:	f000 f937 	bl	8000636 <HAL_SYSTICK_Config>
 80003c8:	4603      	mov	r3, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d001      	beq.n	80003d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80003ce:	2301      	movs	r3, #1
 80003d0:	e00e      	b.n	80003f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	2b0f      	cmp	r3, #15
 80003d6:	d80a      	bhi.n	80003ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80003d8:	2200      	movs	r2, #0
 80003da:	6879      	ldr	r1, [r7, #4]
 80003dc:	f04f 30ff 	mov.w	r0, #4294967295
 80003e0:	f000 f8ff 	bl	80005e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80003e4:	4a06      	ldr	r2, [pc, #24]	@ (8000400 <HAL_InitTick+0x5c>)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80003ea:	2300      	movs	r3, #0
 80003ec:	e000      	b.n	80003f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80003ee:	2301      	movs	r3, #1
}
 80003f0:	4618      	mov	r0, r3
 80003f2:	3708      	adds	r7, #8
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	20000000 	.word	0x20000000
 80003fc:	20000008 	.word	0x20000008
 8000400:	20000004 	.word	0x20000004

08000404 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000408:	4b06      	ldr	r3, [pc, #24]	@ (8000424 <HAL_IncTick+0x20>)
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	461a      	mov	r2, r3
 800040e:	4b06      	ldr	r3, [pc, #24]	@ (8000428 <HAL_IncTick+0x24>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	4413      	add	r3, r2
 8000414:	4a04      	ldr	r2, [pc, #16]	@ (8000428 <HAL_IncTick+0x24>)
 8000416:	6013      	str	r3, [r2, #0]
}
 8000418:	bf00      	nop
 800041a:	46bd      	mov	sp, r7
 800041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000420:	4770      	bx	lr
 8000422:	bf00      	nop
 8000424:	20000008 	.word	0x20000008
 8000428:	20000070 	.word	0x20000070

0800042c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800042c:	b480      	push	{r7}
 800042e:	b085      	sub	sp, #20
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	f003 0307 	and.w	r3, r3, #7
 800043a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800043c:	4b0c      	ldr	r3, [pc, #48]	@ (8000470 <__NVIC_SetPriorityGrouping+0x44>)
 800043e:	68db      	ldr	r3, [r3, #12]
 8000440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000442:	68ba      	ldr	r2, [r7, #8]
 8000444:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000448:	4013      	ands	r3, r2
 800044a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000450:	68bb      	ldr	r3, [r7, #8]
 8000452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000454:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000458:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800045c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800045e:	4a04      	ldr	r2, [pc, #16]	@ (8000470 <__NVIC_SetPriorityGrouping+0x44>)
 8000460:	68bb      	ldr	r3, [r7, #8]
 8000462:	60d3      	str	r3, [r2, #12]
}
 8000464:	bf00      	nop
 8000466:	3714      	adds	r7, #20
 8000468:	46bd      	mov	sp, r7
 800046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046e:	4770      	bx	lr
 8000470:	e000ed00 	.word	0xe000ed00

08000474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000478:	4b04      	ldr	r3, [pc, #16]	@ (800048c <__NVIC_GetPriorityGrouping+0x18>)
 800047a:	68db      	ldr	r3, [r3, #12]
 800047c:	0a1b      	lsrs	r3, r3, #8
 800047e:	f003 0307 	and.w	r3, r3, #7
}
 8000482:	4618      	mov	r0, r3
 8000484:	46bd      	mov	sp, r7
 8000486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048a:	4770      	bx	lr
 800048c:	e000ed00 	.word	0xe000ed00

08000490 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	4603      	mov	r3, r0
 8000498:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800049a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	db0b      	blt.n	80004ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004a2:	79fb      	ldrb	r3, [r7, #7]
 80004a4:	f003 021f 	and.w	r2, r3, #31
 80004a8:	4907      	ldr	r1, [pc, #28]	@ (80004c8 <__NVIC_EnableIRQ+0x38>)
 80004aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004ae:	095b      	lsrs	r3, r3, #5
 80004b0:	2001      	movs	r0, #1
 80004b2:	fa00 f202 	lsl.w	r2, r0, r2
 80004b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80004ba:	bf00      	nop
 80004bc:	370c      	adds	r7, #12
 80004be:	46bd      	mov	sp, r7
 80004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop
 80004c8:	e000e100 	.word	0xe000e100

080004cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b083      	sub	sp, #12
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	4603      	mov	r3, r0
 80004d4:	6039      	str	r1, [r7, #0]
 80004d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	db0a      	blt.n	80004f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	b2da      	uxtb	r2, r3
 80004e4:	490c      	ldr	r1, [pc, #48]	@ (8000518 <__NVIC_SetPriority+0x4c>)
 80004e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004ea:	0112      	lsls	r2, r2, #4
 80004ec:	b2d2      	uxtb	r2, r2
 80004ee:	440b      	add	r3, r1
 80004f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80004f4:	e00a      	b.n	800050c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004f6:	683b      	ldr	r3, [r7, #0]
 80004f8:	b2da      	uxtb	r2, r3
 80004fa:	4908      	ldr	r1, [pc, #32]	@ (800051c <__NVIC_SetPriority+0x50>)
 80004fc:	79fb      	ldrb	r3, [r7, #7]
 80004fe:	f003 030f 	and.w	r3, r3, #15
 8000502:	3b04      	subs	r3, #4
 8000504:	0112      	lsls	r2, r2, #4
 8000506:	b2d2      	uxtb	r2, r2
 8000508:	440b      	add	r3, r1
 800050a:	761a      	strb	r2, [r3, #24]
}
 800050c:	bf00      	nop
 800050e:	370c      	adds	r7, #12
 8000510:	46bd      	mov	sp, r7
 8000512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000516:	4770      	bx	lr
 8000518:	e000e100 	.word	0xe000e100
 800051c:	e000ed00 	.word	0xe000ed00

08000520 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000520:	b480      	push	{r7}
 8000522:	b089      	sub	sp, #36	@ 0x24
 8000524:	af00      	add	r7, sp, #0
 8000526:	60f8      	str	r0, [r7, #12]
 8000528:	60b9      	str	r1, [r7, #8]
 800052a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	f003 0307 	and.w	r3, r3, #7
 8000532:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000534:	69fb      	ldr	r3, [r7, #28]
 8000536:	f1c3 0307 	rsb	r3, r3, #7
 800053a:	2b04      	cmp	r3, #4
 800053c:	bf28      	it	cs
 800053e:	2304      	movcs	r3, #4
 8000540:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000542:	69fb      	ldr	r3, [r7, #28]
 8000544:	3304      	adds	r3, #4
 8000546:	2b06      	cmp	r3, #6
 8000548:	d902      	bls.n	8000550 <NVIC_EncodePriority+0x30>
 800054a:	69fb      	ldr	r3, [r7, #28]
 800054c:	3b03      	subs	r3, #3
 800054e:	e000      	b.n	8000552 <NVIC_EncodePriority+0x32>
 8000550:	2300      	movs	r3, #0
 8000552:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000554:	f04f 32ff 	mov.w	r2, #4294967295
 8000558:	69bb      	ldr	r3, [r7, #24]
 800055a:	fa02 f303 	lsl.w	r3, r2, r3
 800055e:	43da      	mvns	r2, r3
 8000560:	68bb      	ldr	r3, [r7, #8]
 8000562:	401a      	ands	r2, r3
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000568:	f04f 31ff 	mov.w	r1, #4294967295
 800056c:	697b      	ldr	r3, [r7, #20]
 800056e:	fa01 f303 	lsl.w	r3, r1, r3
 8000572:	43d9      	mvns	r1, r3
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000578:	4313      	orrs	r3, r2
         );
}
 800057a:	4618      	mov	r0, r3
 800057c:	3724      	adds	r7, #36	@ 0x24
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
	...

08000588 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	3b01      	subs	r3, #1
 8000594:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000598:	d301      	bcc.n	800059e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800059a:	2301      	movs	r3, #1
 800059c:	e00f      	b.n	80005be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800059e:	4a0a      	ldr	r2, [pc, #40]	@ (80005c8 <SysTick_Config+0x40>)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	3b01      	subs	r3, #1
 80005a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005a6:	210f      	movs	r1, #15
 80005a8:	f04f 30ff 	mov.w	r0, #4294967295
 80005ac:	f7ff ff8e 	bl	80004cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005b0:	4b05      	ldr	r3, [pc, #20]	@ (80005c8 <SysTick_Config+0x40>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005b6:	4b04      	ldr	r3, [pc, #16]	@ (80005c8 <SysTick_Config+0x40>)
 80005b8:	2207      	movs	r2, #7
 80005ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80005bc:	2300      	movs	r3, #0
}
 80005be:	4618      	mov	r0, r3
 80005c0:	3708      	adds	r7, #8
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	e000e010 	.word	0xe000e010

080005cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f7ff ff29 	bl	800042c <__NVIC_SetPriorityGrouping>
}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}

080005e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005e2:	b580      	push	{r7, lr}
 80005e4:	b086      	sub	sp, #24
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	4603      	mov	r3, r0
 80005ea:	60b9      	str	r1, [r7, #8]
 80005ec:	607a      	str	r2, [r7, #4]
 80005ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80005f0:	2300      	movs	r3, #0
 80005f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80005f4:	f7ff ff3e 	bl	8000474 <__NVIC_GetPriorityGrouping>
 80005f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80005fa:	687a      	ldr	r2, [r7, #4]
 80005fc:	68b9      	ldr	r1, [r7, #8]
 80005fe:	6978      	ldr	r0, [r7, #20]
 8000600:	f7ff ff8e 	bl	8000520 <NVIC_EncodePriority>
 8000604:	4602      	mov	r2, r0
 8000606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800060a:	4611      	mov	r1, r2
 800060c:	4618      	mov	r0, r3
 800060e:	f7ff ff5d 	bl	80004cc <__NVIC_SetPriority>
}
 8000612:	bf00      	nop
 8000614:	3718      	adds	r7, #24
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}

0800061a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800061a:	b580      	push	{r7, lr}
 800061c:	b082      	sub	sp, #8
 800061e:	af00      	add	r7, sp, #0
 8000620:	4603      	mov	r3, r0
 8000622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000628:	4618      	mov	r0, r3
 800062a:	f7ff ff31 	bl	8000490 <__NVIC_EnableIRQ>
}
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}

08000636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000636:	b580      	push	{r7, lr}
 8000638:	b082      	sub	sp, #8
 800063a:	af00      	add	r7, sp, #0
 800063c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f7ff ffa2 	bl	8000588 <SysTick_Config>
 8000644:	4603      	mov	r3, r0
}
 8000646:	4618      	mov	r0, r3
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000652:	f000 f802 	bl	800065a <HAL_SYSTICK_Callback>
}
 8000656:	bf00      	nop
 8000658:	bd80      	pop	{r7, pc}

0800065a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800065a:	b480      	push	{r7}
 800065c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800065e:	bf00      	nop
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr

08000668 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d101      	bne.n	800067a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000676:	2301      	movs	r3, #1
 8000678:	e041      	b.n	80006fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000680:	b2db      	uxtb	r3, r3
 8000682:	2b00      	cmp	r3, #0
 8000684:	d106      	bne.n	8000694 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	2200      	movs	r2, #0
 800068a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800068e:	6878      	ldr	r0, [r7, #4]
 8000690:	f7ff fe0a 	bl	80002a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	2202      	movs	r2, #2
 8000698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681a      	ldr	r2, [r3, #0]
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	3304      	adds	r3, #4
 80006a4:	4619      	mov	r1, r3
 80006a6:	4610      	mov	r0, r2
 80006a8:	f000 f82e 	bl	8000708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	2201      	movs	r2, #1
 80006b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	2201      	movs	r2, #1
 80006b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2201      	movs	r2, #1
 80006c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2201      	movs	r2, #1
 80006c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2201      	movs	r2, #1
 80006d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2201      	movs	r2, #1
 80006d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2201      	movs	r2, #1
 80006e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2201      	movs	r2, #1
 80006e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2201      	movs	r2, #1
 80006f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2201      	movs	r2, #1
 80006f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80006fc:	2300      	movs	r3, #0
}
 80006fe:	4618      	mov	r0, r3
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
	...

08000708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8000708:	b480      	push	{r7}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
 8000710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	4a46      	ldr	r2, [pc, #280]	@ (8000834 <TIM_Base_SetConfig+0x12c>)
 800071c:	4293      	cmp	r3, r2
 800071e:	d013      	beq.n	8000748 <TIM_Base_SetConfig+0x40>
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000726:	d00f      	beq.n	8000748 <TIM_Base_SetConfig+0x40>
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	4a43      	ldr	r2, [pc, #268]	@ (8000838 <TIM_Base_SetConfig+0x130>)
 800072c:	4293      	cmp	r3, r2
 800072e:	d00b      	beq.n	8000748 <TIM_Base_SetConfig+0x40>
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	4a42      	ldr	r2, [pc, #264]	@ (800083c <TIM_Base_SetConfig+0x134>)
 8000734:	4293      	cmp	r3, r2
 8000736:	d007      	beq.n	8000748 <TIM_Base_SetConfig+0x40>
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	4a41      	ldr	r2, [pc, #260]	@ (8000840 <TIM_Base_SetConfig+0x138>)
 800073c:	4293      	cmp	r3, r2
 800073e:	d003      	beq.n	8000748 <TIM_Base_SetConfig+0x40>
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	4a40      	ldr	r2, [pc, #256]	@ (8000844 <TIM_Base_SetConfig+0x13c>)
 8000744:	4293      	cmp	r3, r2
 8000746:	d108      	bne.n	800075a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800074e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	68fa      	ldr	r2, [r7, #12]
 8000756:	4313      	orrs	r3, r2
 8000758:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4a35      	ldr	r2, [pc, #212]	@ (8000834 <TIM_Base_SetConfig+0x12c>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d02b      	beq.n	80007ba <TIM_Base_SetConfig+0xb2>
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000768:	d027      	beq.n	80007ba <TIM_Base_SetConfig+0xb2>
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4a32      	ldr	r2, [pc, #200]	@ (8000838 <TIM_Base_SetConfig+0x130>)
 800076e:	4293      	cmp	r3, r2
 8000770:	d023      	beq.n	80007ba <TIM_Base_SetConfig+0xb2>
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	4a31      	ldr	r2, [pc, #196]	@ (800083c <TIM_Base_SetConfig+0x134>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d01f      	beq.n	80007ba <TIM_Base_SetConfig+0xb2>
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	4a30      	ldr	r2, [pc, #192]	@ (8000840 <TIM_Base_SetConfig+0x138>)
 800077e:	4293      	cmp	r3, r2
 8000780:	d01b      	beq.n	80007ba <TIM_Base_SetConfig+0xb2>
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4a2f      	ldr	r2, [pc, #188]	@ (8000844 <TIM_Base_SetConfig+0x13c>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d017      	beq.n	80007ba <TIM_Base_SetConfig+0xb2>
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4a2e      	ldr	r2, [pc, #184]	@ (8000848 <TIM_Base_SetConfig+0x140>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d013      	beq.n	80007ba <TIM_Base_SetConfig+0xb2>
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	4a2d      	ldr	r2, [pc, #180]	@ (800084c <TIM_Base_SetConfig+0x144>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d00f      	beq.n	80007ba <TIM_Base_SetConfig+0xb2>
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4a2c      	ldr	r2, [pc, #176]	@ (8000850 <TIM_Base_SetConfig+0x148>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d00b      	beq.n	80007ba <TIM_Base_SetConfig+0xb2>
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4a2b      	ldr	r2, [pc, #172]	@ (8000854 <TIM_Base_SetConfig+0x14c>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d007      	beq.n	80007ba <TIM_Base_SetConfig+0xb2>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	4a2a      	ldr	r2, [pc, #168]	@ (8000858 <TIM_Base_SetConfig+0x150>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d003      	beq.n	80007ba <TIM_Base_SetConfig+0xb2>
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	4a29      	ldr	r2, [pc, #164]	@ (800085c <TIM_Base_SetConfig+0x154>)
 80007b6:	4293      	cmp	r3, r2
 80007b8:	d108      	bne.n	80007cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80007c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	68db      	ldr	r3, [r3, #12]
 80007c6:	68fa      	ldr	r2, [r7, #12]
 80007c8:	4313      	orrs	r3, r2
 80007ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	695b      	ldr	r3, [r3, #20]
 80007d6:	4313      	orrs	r3, r2
 80007d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	68fa      	ldr	r2, [r7, #12]
 80007de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	689a      	ldr	r2, [r3, #8]
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	681a      	ldr	r2, [r3, #0]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	4a10      	ldr	r2, [pc, #64]	@ (8000834 <TIM_Base_SetConfig+0x12c>)
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d003      	beq.n	8000800 <TIM_Base_SetConfig+0xf8>
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4a12      	ldr	r2, [pc, #72]	@ (8000844 <TIM_Base_SetConfig+0x13c>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d103      	bne.n	8000808 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	691a      	ldr	r2, [r3, #16]
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2201      	movs	r2, #1
 800080c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	691b      	ldr	r3, [r3, #16]
 8000812:	f003 0301 	and.w	r3, r3, #1
 8000816:	2b01      	cmp	r3, #1
 8000818:	d105      	bne.n	8000826 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	691b      	ldr	r3, [r3, #16]
 800081e:	f023 0201 	bic.w	r2, r3, #1
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	611a      	str	r2, [r3, #16]
  }
}
 8000826:	bf00      	nop
 8000828:	3714      	adds	r7, #20
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	40010000 	.word	0x40010000
 8000838:	40000400 	.word	0x40000400
 800083c:	40000800 	.word	0x40000800
 8000840:	40000c00 	.word	0x40000c00
 8000844:	40010400 	.word	0x40010400
 8000848:	40014000 	.word	0x40014000
 800084c:	40014400 	.word	0x40014400
 8000850:	40014800 	.word	0x40014800
 8000854:	40001800 	.word	0x40001800
 8000858:	40001c00 	.word	0x40001c00
 800085c:	40002000 	.word	0x40002000

08000860 <__libc_init_array>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	4d0d      	ldr	r5, [pc, #52]	@ (8000898 <__libc_init_array+0x38>)
 8000864:	4c0d      	ldr	r4, [pc, #52]	@ (800089c <__libc_init_array+0x3c>)
 8000866:	1b64      	subs	r4, r4, r5
 8000868:	10a4      	asrs	r4, r4, #2
 800086a:	2600      	movs	r6, #0
 800086c:	42a6      	cmp	r6, r4
 800086e:	d109      	bne.n	8000884 <__libc_init_array+0x24>
 8000870:	4d0b      	ldr	r5, [pc, #44]	@ (80008a0 <__libc_init_array+0x40>)
 8000872:	4c0c      	ldr	r4, [pc, #48]	@ (80008a4 <__libc_init_array+0x44>)
 8000874:	f000 f818 	bl	80008a8 <_init>
 8000878:	1b64      	subs	r4, r4, r5
 800087a:	10a4      	asrs	r4, r4, #2
 800087c:	2600      	movs	r6, #0
 800087e:	42a6      	cmp	r6, r4
 8000880:	d105      	bne.n	800088e <__libc_init_array+0x2e>
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f855 3b04 	ldr.w	r3, [r5], #4
 8000888:	4798      	blx	r3
 800088a:	3601      	adds	r6, #1
 800088c:	e7ee      	b.n	800086c <__libc_init_array+0xc>
 800088e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000892:	4798      	blx	r3
 8000894:	3601      	adds	r6, #1
 8000896:	e7f2      	b.n	800087e <__libc_init_array+0x1e>
 8000898:	080008c0 	.word	0x080008c0
 800089c:	080008c0 	.word	0x080008c0
 80008a0:	080008c0 	.word	0x080008c0
 80008a4:	080008c4 	.word	0x080008c4

080008a8 <_init>:
 80008a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008aa:	bf00      	nop
 80008ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008ae:	bc08      	pop	{r3}
 80008b0:	469e      	mov	lr, r3
 80008b2:	4770      	bx	lr

080008b4 <_fini>:
 80008b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008b6:	bf00      	nop
 80008b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008ba:	bc08      	pop	{r3}
 80008bc:	469e      	mov	lr, r3
 80008be:	4770      	bx	lr
