Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: i2c_master_write_tester.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "i2c_master_write_tester.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "i2c_master_write_tester"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : i2c_master_write_tester
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\fpga_project\i2c\i2c\i2c_master.v" into library work
Parsing module <i2c_master_write_byte>.
Parsing module <freq_maker>.
Analyzing Verilog file "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" into library work
Parsing module <i2c_master_write_tester>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 40: Port led is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 53: Port led is not connected to this instance

Elaborating module <i2c_master_write_tester>.
WARNING:HDLCompiler:1016 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 62: Port led is not connected to this instance

Elaborating module <i2c_master_write_byte>.

Elaborating module <freq_maker>.
WARNING:HDLCompiler:189 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 62: Size mismatch in connection of port <freq_in_mhz>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 81: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 88: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 93: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 94: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 99: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 103: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 105: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 108: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 113: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 114: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 119: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 123: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 125: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 127: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 133: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 134: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 139: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 143: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 145: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 147: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 151: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 155: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master.v" Line 160: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:189 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 46: Size mismatch in connection of port <slave_address>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 47: Size mismatch in connection of port <slave_register>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 48: Size mismatch in connection of port <slave_data>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 49: Size mismatch in connection of port <i2c_status>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 53: Size mismatch in connection of port <freq_in_mhz>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 57: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 58: Result of 5-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 59: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 62: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 63: Result of 5-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 64: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 68: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 69: Result of 5-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 70: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 74: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 75: Result of 5-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 76: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 80: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 81: Result of 5-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 82: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" Line 89: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i2c_master_write_tester>.
    Related source file is "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v".
INFO:Xst:3210 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" line 40: Output port <led> of the instance <k> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\fpga_project\i2c\i2c\i2c_master_write_tester.v" line 53: Output port <led> of the instance <freq_test> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <slv_register>.
    Found 1-bit register for signal <slv_data>.
    Found 8-bit register for signal <counter_data>.
    Found 8-bit register for signal <led>.
    Found 1-bit register for signal <enable_send>.
    Found 1-bit register for signal <slv_address>.
    Found 8-bit adder for signal <counter_data[0]_GND_1_o_add_14_OUT> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <i2c_master_write_tester> synthesized.

Synthesizing Unit <i2c_master_write_byte>.
    Related source file is "D:\fpga_project\i2c\i2c\i2c_master.v".
INFO:Xst:3210 - "D:\fpga_project\i2c\i2c\i2c_master.v" line 62: Output port <led> of the instance <freq_i2c> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <led>.
    Found 8-bit register for signal <i2c_status>.
    Found 1-bit register for signal <scl_clock_i2c_DFF_45_q>.
    Found 1-bit register for signal <reset_clock_i2c_DFF_46>.
    Found 1-bit register for signal <sda_clock_i2c_DFF_47_q>.
    Found 1-bit register for signal <reset_clock_i2c_DFF_48>.
    Found 8-bit register for signal <counter_i2c>.
    Found 1-bit register for signal <flag_finished>.
    Found 8-bit register for signal <counter_data>.
    Found 1-bit register for signal <i2c_busy>.
    Found 9-bit subtractor for signal <GND_2_o_GND_2_o_sub_49_OUT> created at line 133.
    Found 8-bit adder for signal <counter_i2c[0]_GND_2_o_add_68_OUT> created at line 160.
    Found 32-bit shifter logical left for signal <GND_2_o_GND_2_o_shift_left_49_OUT> created at line 133
    Found 1-bit tristate buffer for signal <scl> created at line 64
    Found 1-bit tristate buffer for signal <sda> created at line 64
    Found 8-bit comparator lessequal for signal <n0006> created at line 90
    Found 8-bit comparator lessequal for signal <n0008> created at line 90
    Found 8-bit comparator lessequal for signal <n0017> created at line 110
    Found 8-bit comparator lessequal for signal <n0019> created at line 110
    Found 8-bit comparator lessequal for signal <n0030> created at line 130
    Found 8-bit comparator lessequal for signal <n0032> created at line 130
    Found 8-bit comparator lessequal for signal <n0035> created at line 131
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  31 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   2 Tristate(s).
Unit <i2c_master_write_byte> synthesized.

Synthesizing Unit <freq_maker>.
    Related source file is "D:\fpga_project\i2c\i2c\i2c_master.v".
    Found 1-bit register for signal <freq_output>.
    Found 1-bit register for signal <led>.
    Found 32-bit register for signal <counter_clock>.
    Found 32-bit adder for signal <counter_clock[0]_GND_3_o_add_4_OUT> created at line 215.
    Found 8x20-bit multiplier for signal <freq_in_mhz[0]_PWR_3_o_MuLt_1_OUT> created at line 209.
    Found 32-bit comparator greater for signal <GND_3_o_counter_clock[1]_LessThan_4_o> created at line 209
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <freq_maker> synthesized.

Synthesizing Unit <div_28u_32u>.
    Related source file is "".
    Found 60-bit adder for signal <n2904> created at line 0.
    Found 60-bit adder for signal <GND_5_o_b[31]_add_1_OUT> created at line 0.
    Found 59-bit adder for signal <n2908> created at line 0.
    Found 59-bit adder for signal <GND_5_o_b[31]_add_3_OUT> created at line 0.
    Found 58-bit adder for signal <n2912> created at line 0.
    Found 58-bit adder for signal <GND_5_o_b[31]_add_5_OUT> created at line 0.
    Found 57-bit adder for signal <n2916> created at line 0.
    Found 57-bit adder for signal <GND_5_o_b[31]_add_7_OUT> created at line 0.
    Found 56-bit adder for signal <n2920> created at line 0.
    Found 56-bit adder for signal <GND_5_o_b[31]_add_9_OUT> created at line 0.
    Found 55-bit adder for signal <n2924> created at line 0.
    Found 55-bit adder for signal <GND_5_o_b[31]_add_11_OUT> created at line 0.
    Found 54-bit adder for signal <n2928> created at line 0.
    Found 54-bit adder for signal <GND_5_o_b[31]_add_13_OUT> created at line 0.
    Found 53-bit adder for signal <n2932> created at line 0.
    Found 53-bit adder for signal <GND_5_o_b[31]_add_15_OUT> created at line 0.
    Found 52-bit adder for signal <n2936> created at line 0.
    Found 52-bit adder for signal <GND_5_o_b[31]_add_17_OUT> created at line 0.
    Found 51-bit adder for signal <n2940> created at line 0.
    Found 51-bit adder for signal <GND_5_o_b[31]_add_19_OUT> created at line 0.
    Found 50-bit adder for signal <n2944> created at line 0.
    Found 50-bit adder for signal <GND_5_o_b[31]_add_21_OUT> created at line 0.
    Found 49-bit adder for signal <n2948> created at line 0.
    Found 49-bit adder for signal <GND_5_o_b[31]_add_23_OUT> created at line 0.
    Found 48-bit adder for signal <n2952> created at line 0.
    Found 48-bit adder for signal <GND_5_o_b[31]_add_25_OUT> created at line 0.
    Found 47-bit adder for signal <n2956> created at line 0.
    Found 47-bit adder for signal <GND_5_o_b[31]_add_27_OUT> created at line 0.
    Found 46-bit adder for signal <n2960> created at line 0.
    Found 46-bit adder for signal <GND_5_o_b[31]_add_29_OUT> created at line 0.
    Found 45-bit adder for signal <n2964> created at line 0.
    Found 45-bit adder for signal <GND_5_o_b[31]_add_31_OUT> created at line 0.
    Found 44-bit adder for signal <n2968> created at line 0.
    Found 44-bit adder for signal <GND_5_o_b[31]_add_33_OUT> created at line 0.
    Found 43-bit adder for signal <n2972> created at line 0.
    Found 43-bit adder for signal <GND_5_o_b[31]_add_35_OUT> created at line 0.
    Found 42-bit adder for signal <n2976> created at line 0.
    Found 42-bit adder for signal <GND_5_o_b[31]_add_37_OUT> created at line 0.
    Found 41-bit adder for signal <n2980> created at line 0.
    Found 41-bit adder for signal <GND_5_o_b[31]_add_39_OUT> created at line 0.
    Found 40-bit adder for signal <n2984> created at line 0.
    Found 40-bit adder for signal <GND_5_o_b[31]_add_41_OUT> created at line 0.
    Found 39-bit adder for signal <n2988> created at line 0.
    Found 39-bit adder for signal <GND_5_o_b[31]_add_43_OUT> created at line 0.
    Found 38-bit adder for signal <n2992> created at line 0.
    Found 38-bit adder for signal <GND_5_o_b[31]_add_45_OUT> created at line 0.
    Found 37-bit adder for signal <n2996> created at line 0.
    Found 37-bit adder for signal <GND_5_o_b[31]_add_47_OUT> created at line 0.
    Found 36-bit adder for signal <n3000> created at line 0.
    Found 36-bit adder for signal <GND_5_o_b[31]_add_49_OUT> created at line 0.
    Found 35-bit adder for signal <n3004> created at line 0.
    Found 35-bit adder for signal <GND_5_o_b[31]_add_51_OUT> created at line 0.
    Found 34-bit adder for signal <n3008> created at line 0.
    Found 34-bit adder for signal <GND_5_o_b[31]_add_53_OUT> created at line 0.
    Found 33-bit adder for signal <n3012> created at line 0.
    Found 33-bit adder for signal <GND_5_o_b[31]_add_55_OUT> created at line 0.
    Found 60-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Summary:
	inferred  56 Adder/Subtractor(s).
	inferred  29 Comparator(s).
	inferred 784 Multiplexer(s).
Unit <div_28u_32u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 20x8-bit multiplier                                   : 2
# Adders/Subtractors                                   : 117
 32-bit adder                                          : 2
 33-bit adder                                          : 4
 34-bit adder                                          : 4
 35-bit adder                                          : 4
 36-bit adder                                          : 4
 37-bit adder                                          : 4
 38-bit adder                                          : 4
 39-bit adder                                          : 4
 40-bit adder                                          : 4
 41-bit adder                                          : 4
 42-bit adder                                          : 4
 43-bit adder                                          : 4
 44-bit adder                                          : 4
 45-bit adder                                          : 4
 46-bit adder                                          : 4
 47-bit adder                                          : 4
 48-bit adder                                          : 4
 49-bit adder                                          : 4
 50-bit adder                                          : 4
 51-bit adder                                          : 4
 52-bit adder                                          : 4
 53-bit adder                                          : 4
 54-bit adder                                          : 4
 55-bit adder                                          : 4
 56-bit adder                                          : 4
 57-bit adder                                          : 4
 58-bit adder                                          : 4
 59-bit adder                                          : 4
 60-bit adder                                          : 4
 8-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Registers                                            : 20
 1-bit register                                        : 13
 32-bit register                                       : 2
 8-bit register                                        : 5
# Comparators                                          : 67
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 2
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 2
 39-bit comparator lessequal                           : 2
 40-bit comparator lessequal                           : 2
 41-bit comparator lessequal                           : 2
 42-bit comparator lessequal                           : 2
 43-bit comparator lessequal                           : 2
 44-bit comparator lessequal                           : 2
 45-bit comparator lessequal                           : 2
 46-bit comparator lessequal                           : 2
 47-bit comparator lessequal                           : 2
 48-bit comparator lessequal                           : 2
 49-bit comparator lessequal                           : 2
 50-bit comparator lessequal                           : 2
 51-bit comparator lessequal                           : 2
 52-bit comparator lessequal                           : 2
 53-bit comparator lessequal                           : 2
 54-bit comparator lessequal                           : 2
 55-bit comparator lessequal                           : 2
 56-bit comparator lessequal                           : 2
 57-bit comparator lessequal                           : 2
 58-bit comparator lessequal                           : 2
 59-bit comparator lessequal                           : 2
 60-bit comparator lessequal                           : 2
 8-bit comparator lessequal                            : 7
# Multiplexers                                         : 1605
 1-bit 2-to-1 multiplexer                              : 1582
 32-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 20
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <led_6> (without init value) has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_5> (without init value) has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_4> (without init value) has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_3> (without init value) has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_2> (without init value) has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_1> (without init value) has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_0> (without init value) has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <led<0:0>> (without init value) have a constant value of 0 in block <i2c_master_write_tester>.

Synthesizing (advanced) Unit <freq_maker>.
The following registers are absorbed into counter <counter_clock>: 1 register on signal <counter_clock>.
Unit <freq_maker> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master_write_byte>.
The following registers are absorbed into counter <counter_i2c>: 1 register on signal <counter_i2c>.
Unit <i2c_master_write_byte> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 20x8-bit multiplier                                   : 2
# Adders/Subtractors                                   : 59
 28-bit adder carry in                                 : 56
 8-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Counters                                             : 3
 32-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Comparators                                          : 67
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 2
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 2
 37-bit comparator lessequal                           : 2
 38-bit comparator lessequal                           : 2
 39-bit comparator lessequal                           : 2
 40-bit comparator lessequal                           : 2
 41-bit comparator lessequal                           : 2
 42-bit comparator lessequal                           : 2
 43-bit comparator lessequal                           : 2
 44-bit comparator lessequal                           : 2
 45-bit comparator lessequal                           : 2
 46-bit comparator lessequal                           : 2
 47-bit comparator lessequal                           : 2
 48-bit comparator lessequal                           : 2
 49-bit comparator lessequal                           : 2
 50-bit comparator lessequal                           : 2
 51-bit comparator lessequal                           : 2
 52-bit comparator lessequal                           : 2
 53-bit comparator lessequal                           : 2
 54-bit comparator lessequal                           : 2
 55-bit comparator lessequal                           : 2
 56-bit comparator lessequal                           : 2
 57-bit comparator lessequal                           : 2
 58-bit comparator lessequal                           : 2
 59-bit comparator lessequal                           : 2
 60-bit comparator lessequal                           : 2
 8-bit comparator lessequal                            : 7
# Multiplexers                                         : 1603
 1-bit 2-to-1 multiplexer                              : 1582
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 20
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <freq_i2c/led> of sequential type is unconnected in block <i2c_master_write_byte>.
WARNING:Xst:2677 - Node <freq_test/led> of sequential type is unconnected in block <i2c_master_write_tester>.
WARNING:Xst:1293 - FF/Latch <i2c_status_1> has a constant value of 0 in block <i2c_master_write_byte>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i2c_status_0> has a constant value of 0 in block <i2c_master_write_byte>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <freq_i2c/counter_clock_0> of sequential type is unconnected in block <i2c_master_write_byte>.
WARNING:Xst:2677 - Node <freq_test/counter_clock_0> of sequential type is unconnected in block <i2c_master_write_tester>.
WARNING:Xst:2677 - Node <k/led> of sequential type is unconnected in block <i2c_master_write_tester>.
WARNING:Xst:2677 - Node <k/i2c_status_2> of sequential type is unconnected in block <i2c_master_write_tester>.
WARNING:Xst:2677 - Node <k/i2c_status_3> of sequential type is unconnected in block <i2c_master_write_tester>.
WARNING:Xst:2677 - Node <k/i2c_status_4> of sequential type is unconnected in block <i2c_master_write_tester>.
WARNING:Xst:2677 - Node <k/i2c_status_5> of sequential type is unconnected in block <i2c_master_write_tester>.
WARNING:Xst:2677 - Node <k/i2c_status_6> of sequential type is unconnected in block <i2c_master_write_tester>.
WARNING:Xst:2042 - Unit i2c_master_write_tester: 2 internal tristates are replaced by logic (pull-up yes): N3, N4.

Optimizing unit <i2c_master_write_tester> ...

Optimizing unit <div_28u_32u> ...
WARNING:Xst:1710 - FF/Latch <k/counter_data_3> (without init value) has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <k/counter_data_2> (without init value) has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <k/counter_data_1> (without init value) has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <k/counter_i2c_0> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <k/counter_i2c_1> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <k/counter_data_0> (without init value) has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_20> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_19> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_18> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_17> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_16> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_15> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_14> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_13> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_12> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_11> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_10> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_9> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_8> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_7> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_6> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_5> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_4> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_3> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_2> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <k/freq_i2c/counter_clock_1> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <freq_test/counter_clock_1> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <freq_test/counter_clock_2> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <freq_test/counter_clock_3> has a constant value of 0 in block <i2c_master_write_tester>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block i2c_master_write_tester, actual ratio is 42.
FlipFlop k/counter_i2c_2 has been replicated 1 time(s)
FlipFlop k/counter_i2c_3 has been replicated 2 time(s)
FlipFlop k/counter_i2c_4 has been replicated 3 time(s)
FlipFlop k/counter_i2c_5 has been replicated 2 time(s)
FlipFlop k/counter_i2c_6 has been replicated 2 time(s)
FlipFlop k/counter_i2c_7 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : i2c_master_write_tester.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3461
#      GND                         : 1
#      INV                         : 28
#      LUT1                        : 29
#      LUT2                        : 59
#      LUT3                        : 550
#      LUT4                        : 386
#      LUT5                        : 619
#      LUT6                        : 159
#      MUXCY                       : 1031
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 596
# FlipFlops/Latches                : 81
#      FD                          : 2
#      FDE                         : 17
#      FDR                         : 41
#      FDRE                        : 21
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 8
#      OBUFT                       : 2
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              80  out of  11440     0%  
 Number of Slice LUTs:                 1830  out of   5720    31%  
    Number used as Logic:              1830  out of   5720    31%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1839
   Number with an unused Flip Flop:    1759  out of   1839    95%  
   Number with an unused LUT:             9  out of   1839     0%  
   Number of fully used LUT-FF pairs:    71  out of   1839     3%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
freq_test/freq_output              | NONE(enable_send)      | 11    |
clock                              | BUFGP                  | 41    |
k/freq_i2c/freq_output             | BUFG                   | 29    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.485ns (Maximum Frequency: 154.202MHz)
   Minimum input arrival time before clock: 4.883ns
   Maximum output required time after clock: 5.138ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq_test/freq_output'
  Clock period: 4.194ns (frequency: 238.436MHz)
  Total number of paths / destination ports: 55 / 11
-------------------------------------------------------------------------
Delay:               4.194ns (Levels of Logic = 2)
  Source:            counter_data_7 (FF)
  Destination:       slv_data (FF)
  Source Clock:      freq_test/freq_output rising
  Destination Clock: freq_test/freq_output rising

  Data Path: counter_data_7 to slv_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.525   1.220  counter_data_7 (counter_data_7)
     LUT4:I0->O            1   0.254   0.958  _n0154_inv_SW0 (N2)
     LUT6:I2->O            1   0.254   0.681  _n0154_inv (_n0154_inv)
     FDE:CE                    0.302          slv_data
    ----------------------------------------
    Total                      4.194ns (1.335ns logic, 2.859ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 5.236ns (frequency: 190.991MHz)
  Total number of paths / destination ports: 26550 / 43
-------------------------------------------------------------------------
Delay:               5.236ns (Levels of Logic = 42)
  Source:            freq_test/counter_clock_31 (FF)
  Destination:       freq_test/counter_clock_4 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: freq_test/counter_clock_31 to freq_test/counter_clock_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   1.042  freq_test/counter_clock_31 (freq_test/counter_clock_31)
     LUT4:I0->O            1   0.254   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_lut<0> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<0> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<1> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<2> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<3> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<4> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<5> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<6> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<7> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<8> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<9> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<10> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<11> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<12> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<13> (freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<13>)
     MUXCY:CI->O          30   0.023   1.595  freq_test/Mcompar_GND_3_o_counter_clock[1]_LessThan_4_o_cy<14> (freq_test/GND_3_o_counter_clock[1]_LessThan_4_o_inv)
     LUT2:I0->O            1   0.250   0.000  freq_test/Mcount_counter_clock_lut<3> (freq_test/Mcount_counter_clock_lut<3>)
     MUXCY:S->O            1   0.215   0.000  freq_test/Mcount_counter_clock_cy<3> (freq_test/Mcount_counter_clock_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<4> (freq_test/Mcount_counter_clock_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<5> (freq_test/Mcount_counter_clock_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<6> (freq_test/Mcount_counter_clock_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<7> (freq_test/Mcount_counter_clock_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<8> (freq_test/Mcount_counter_clock_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<9> (freq_test/Mcount_counter_clock_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<10> (freq_test/Mcount_counter_clock_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<11> (freq_test/Mcount_counter_clock_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<12> (freq_test/Mcount_counter_clock_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<13> (freq_test/Mcount_counter_clock_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<14> (freq_test/Mcount_counter_clock_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<15> (freq_test/Mcount_counter_clock_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<16> (freq_test/Mcount_counter_clock_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<17> (freq_test/Mcount_counter_clock_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<18> (freq_test/Mcount_counter_clock_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<19> (freq_test/Mcount_counter_clock_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<20> (freq_test/Mcount_counter_clock_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<21> (freq_test/Mcount_counter_clock_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<22> (freq_test/Mcount_counter_clock_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<23> (freq_test/Mcount_counter_clock_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<24> (freq_test/Mcount_counter_clock_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  freq_test/Mcount_counter_clock_cy<25> (freq_test/Mcount_counter_clock_cy<25>)
     MUXCY:CI->O           0   0.023   0.000  freq_test/Mcount_counter_clock_cy<26> (freq_test/Mcount_counter_clock_cy<26>)
     XORCY:CI->O           1   0.206   0.000  freq_test/Mcount_counter_clock_xor<27> (freq_test/Mcount_counter_clock27)
     FDR:D                     0.074          freq_test/counter_clock_4
    ----------------------------------------
    Total                      5.236ns (2.599ns logic, 2.637ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'k/freq_i2c/freq_output'
  Clock period: 6.485ns (frequency: 154.202MHz)
  Total number of paths / destination ports: 2047 / 56
-------------------------------------------------------------------------
Delay:               6.485ns (Levels of Logic = 5)
  Source:            k/counter_i2c_6_1 (FF)
  Destination:       k/counter_data_5 (FF)
  Source Clock:      k/freq_i2c/freq_output rising
  Destination Clock: k/freq_i2c/freq_output rising

  Data Path: k/counter_i2c_6_1 to k/counter_data_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.156  k/counter_i2c_6_1 (k/counter_i2c_6_1)
     LUT5:I0->O           20   0.254   1.286  k/_n0340<0>1 (k/_n0340)
     LUT6:I5->O            1   0.254   0.682  k/_n0442_inv4 (k/_n0442_inv5)
     LUT5:I4->O            2   0.254   0.726  k/_n0442_inv5_SW0 (N18)
     LUT5:I4->O            3   0.254   0.766  k/_n0442_inv5_rstpot (k/_n0442_inv5_rstpot)
     LUT4:I3->O            1   0.254   0.000  k/counter_data_7_dpot (k/counter_data_7_dpot)
     FDE:D                     0.074          k/counter_data_7
    ----------------------------------------
    Total                      6.485ns (1.869ns logic, 4.616ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              4.883ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       freq_test/freq_output (FF)
  Destination Clock: clock rising

  Data Path: reset to freq_test/freq_output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.943  reset_IBUF (reset_IBUF)
     INV:I->O             60   0.255   1.898  freq_test/reset_inv1_INV_0 (freq_test/reset_inv)
     FDRE:R                    0.459          freq_test/freq_output
    ----------------------------------------
    Total                      4.883ns (2.042ns logic, 2.841ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'k/freq_i2c/freq_output'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              4.883ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       k/counter_i2c_2 (FF)
  Destination Clock: k/freq_i2c/freq_output rising

  Data Path: reset to k/counter_i2c_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.943  reset_IBUF (reset_IBUF)
     INV:I->O             60   0.255   1.898  freq_test/reset_inv1_INV_0 (freq_test/reset_inv)
     FDRE:R                    0.459          k/counter_i2c_7
    ----------------------------------------
    Total                      4.883ns (2.042ns logic, 2.841ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'freq_test/freq_output'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            led (FF)
  Destination:       led<7> (PAD)
  Source Clock:      freq_test/freq_output rising

  Data Path: led to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  led (led)
     OBUF:I->O                 2.912          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'k/freq_i2c/freq_output'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              5.138ns (Levels of Logic = 2)
  Source:            k/reset_clock_i2c_DFF_48 (FF)
  Destination:       sda_pin (PAD)
  Source Clock:      k/freq_i2c/freq_output rising

  Data Path: k/reset_clock_i2c_DFF_48 to sda_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   0.765  k/reset_clock_i2c_DFF_48 (k/reset_clock_i2c_DFF_48)
     INV:I->O              1   0.255   0.681  k/reset_clock_i2c_DFF_48_inv1_INV_0 (k/reset_clock_i2c_DFF_48_inv)
     OBUFT:T->O                2.912          sda_pin_OBUFT (sda_pin)
    ----------------------------------------
    Total                      5.138ns (3.692ns logic, 1.446ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.236|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock freq_test/freq_output
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
freq_test/freq_output |    4.194|         |         |         |
k/freq_i2c/freq_output|    4.147|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock k/freq_i2c/freq_output
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
freq_test/freq_output |    4.556|         |         |         |
k/freq_i2c/freq_output|    6.485|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.18 secs
 
--> 

Total memory usage is 336644 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   98 (   0 filtered)
Number of infos    :    4 (   0 filtered)

