// Seed: 1956750609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(id_3), .id_1(id_4), .id_2(1)
  );
  wire id_8;
  supply1 id_9;
  wire id_10;
  assign id_7 = 'b0 ? ~id_9 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
endmodule
