module t_flipflop_tb;
reg clk,rst,t;
wire q;
t_flipflop DUT(clk,rst,t,q);
always #5
clk=~clk;
initial begin
$monitor("time=%0t clk=%b rst=%b t=%b q=%b",$time,clk,rst,t,q);
$dumpfile("dump.vcd");
$dumpvars(0);
clk=0;
rst=1; t=0;
#10 rst=0; #10
t=1;   #10
t=0;   #10
t=1;   #10
$finish;
end
endmodule
