git clone --depth 1 --no-tags https://github.com/ibelingb/ecen5863_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298726259
git clone --depth 1 --no-tags https://github.com/Gagandheep/Mini-Project-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298361143
git clone --depth 1 --no-tags https://github.com/ser-gik/conway-life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299524796
git clone --depth 1 --no-tags https://github.com/KrzysiekMiskowicz/Statki.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299678586
git clone --depth 1 --no-tags https://github.com/tropssap/labWeek5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300539130
git clone --depth 1 --no-tags https://github.com/kushaltapaudel/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301249321
git clone --depth 1 --no-tags https://github.com/antoniovilela/firmware-cyclone10-nios-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300693017
git clone --depth 1 --no-tags https://github.com/bryan-kenneth/obstacle-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294871406
git clone --depth 1 --no-tags https://github.com/alexscheuermann/aks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295543011
git clone --depth 1 --no-tags https://github.com/timwang1550/SAP-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297570471
git clone --depth 1 --no-tags https://github.com/yayaya123456789/1A2B-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297378839
git clone --depth 1 --no-tags https://github.com/kmoschos95/Riscv-core-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297395539
git clone --depth 1 --no-tags https://github.com/sdamghan/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296988637
git clone --depth 1 --no-tags https://github.com/UP3M/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296310168
git clone --depth 1 --no-tags https://github.com/brandonhoang98/brandonhoang98.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296744004
git clone --depth 1 --no-tags https://github.com/foxxy777/RAM_related_verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295099086
git clone --depth 1 --no-tags https://github.com/CaWen/Ariane_Gatelevel_SoC_Timing_Analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295615546
git clone --depth 1 --no-tags https://github.com/lollogrottesi/DLX_PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297993354
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab02-sumulation-grupo05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298049956
git clone --depth 1 --no-tags https://github.com/strongwong/bittyCore_DE10_lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297182790
git clone --depth 1 --no-tags https://github.com/AhmadRoshanfar/FPGA-Altera-CycloneIV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301652491
git clone --depth 1 --no-tags https://github.com/norikmb/mipsfuct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292561944
git clone --depth 1 --no-tags https://github.com/Hxiaofei96/NoCRouter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292585387
git clone --depth 1 --no-tags https://github.com/Pike1950/Microprocessor-Architecture-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295835158
git clone --depth 1 --no-tags https://github.com/sai-315/Router_1-by-3_in_verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295351220
git clone --depth 1 --no-tags https://github.com/MohammadHashemi-ai/Simulating-Fault-with-Several-Applications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295706942
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294402099
git clone --depth 1 --no-tags https://github.com/Glinttsd/SDRAM_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299047981
git clone --depth 1 --no-tags https://github.com/kjakx/intro-verilog-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301729087
git clone --depth 1 --no-tags https://github.com/nezbyte/ice30lp384_dev_board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301606899
git clone --depth 1 --no-tags https://github.com/jem2000/EC413Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301771977
git clone --depth 1 --no-tags https://github.com/IshaniGowaikar/Pulse_clock_and_Pyramid_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297770288
git clone --depth 1 --no-tags https://github.com/pmassolino/hw-subterranean.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295862831
git clone --depth 1 --no-tags https://github.com/1kresh/QuartusPrime.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296345388
git clone --depth 1 --no-tags https://github.com/DyllasDek/CA-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296343368
git clone --depth 1 --no-tags https://github.com/dhunt10/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298085452
git clone --depth 1 --no-tags https://github.com/Arc3554/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299380236
git clone --depth 1 --no-tags https://github.com/LvivD/hdl_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300407877
git clone --depth 1 --no-tags https://github.com/Joel-Luo/HDL_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296991700
git clone --depth 1 --no-tags https://github.com/Park-Yegi/EE303-DigitalSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297005631
git clone --depth 1 --no-tags https://github.com/henry-czh/systemverilog-training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297645465
git clone --depth 1 --no-tags https://github.com/StiveMan1/CA_HomeWorks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298257867
git clone --depth 1 --no-tags https://github.com/fdsa654hg/-Gluttonous-snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298203456
git clone --depth 1 --no-tags https://github.com/xwang8998/downsample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298470656
git clone --depth 1 --no-tags https://github.com/Tseing/FPGA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298791720
git clone --depth 1 --no-tags https://github.com/BerryJepsen/MIPS_CPU_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298559880
git clone --depth 1 --no-tags https://github.com/BobIllumine/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296309432
git clone --depth 1 --no-tags https://github.com/pyhdl20/lattice-repo-2018-jul24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296505035
git clone --depth 1 --no-tags https://github.com/mitulty/CISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292897029
git clone --depth 1 --no-tags https://github.com/Dynamitelaw/scratchComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293161436
git clone --depth 1 --no-tags https://github.com/agunter7/PSX_DDR_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293702614
git clone --depth 1 --no-tags https://github.com/aanchalchobisa/Cache-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293363218
git clone --depth 1 --no-tags https://github.com/antailbaxt3r/CompArch-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293421518
git clone --depth 1 --no-tags https://github.com/rksingh23/Delay_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294299335
git clone --depth 1 --no-tags https://github.com/gar19421/digital1_lab06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293104353
git clone --depth 1 --no-tags https://github.com/trevor1232/Verilog-Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299905602
git clone --depth 1 --no-tags https://github.com/Jseok-Heo/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301031136
git clone --depth 1 --no-tags https://github.com/ychuang0310/CVSD_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301307268
git clone --depth 1 --no-tags https://github.com/laurahomet/GuitarTuner_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301933085
git clone --depth 1 --no-tags https://github.com/hxhue/colab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299352105
git clone --depth 1 --no-tags https://github.com/victorleite06/AC1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292847477
git clone --depth 1 --no-tags https://github.com/atangzer/multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294835232
git clone --depth 1 --no-tags https://github.com/mohamed-elkhawas/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293690038
git clone --depth 1 --no-tags https://github.com/Liraz-Benbenishti/Verilog-Codes-I-Wrote-For-School.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297446180
git clone --depth 1 --no-tags https://github.com/IshaniGowaikar/Blinkenlights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297773915
git clone --depth 1 --no-tags https://github.com/sriyash421/COA-Lab-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295138333
git clone --depth 1 --no-tags https://github.com/shresta-m/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295349325
git clone --depth 1 --no-tags https://github.com/abdullah2808/ECEN_350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295243111
git clone --depth 1 --no-tags https://github.com/Better-Idea/Mix-F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296214045
git clone --depth 1 --no-tags https://github.com/khushpatel2002/Computer-Arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296397294
git clone --depth 1 --no-tags https://github.com/tanmayaeron/CS203_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301737559
git clone --depth 1 --no-tags https://github.com/epazoff/Verilog-SSD-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301922076
git clone --depth 1 --no-tags https://github.com/BenAndrew310/nctu-digital-circuit-lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301480700
git clone --depth 1 --no-tags https://github.com/GeertArien/munkyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301318006
git clone --depth 1 --no-tags https://github.com/ee-FAN/hello_world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299045387
git clone --depth 1 --no-tags https://github.com/yuva-kishore/Hazard-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296505448
git clone --depth 1 --no-tags https://github.com/Owenber123/Single-Cycle-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296644518
git clone --depth 1 --no-tags https://github.com/chp327626/mips32-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293978922
git clone --depth 1 --no-tags https://github.com/christianlanx/CSE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293994546
git clone --depth 1 --no-tags https://github.com/tyo3oyt/PrimaryMips-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295744267
git clone --depth 1 --no-tags https://github.com/dhunt10/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299323877
git clone --depth 1 --no-tags https://github.com/Caoshizhuo/reconfig_multi_topology_b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299990141
git clone --depth 1 --no-tags https://github.com/rebbyling/50.002-1D-MHP-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299858906
git clone --depth 1 --no-tags https://github.com/afiklevi/MIPS-forwarding-unit---verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300321298
git clone --depth 1 --no-tags https://github.com/eiclpy/digital-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295131852
git clone --depth 1 --no-tags https://github.com/electricdream11/FPGA_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296291241
git clone --depth 1 --no-tags https://github.com/Z1K0-inno/B20-01-CAl-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296595952
git clone --depth 1 --no-tags https://github.com/mariajesus1399/Microelectronica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296472238
git clone --depth 1 --no-tags https://github.com/zhandand/pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296529379
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-josmorenosa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294146389
git clone --depth 1 --no-tags https://github.com/dmcmanus173/calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297605108
git clone --depth 1 --no-tags https://github.com/mwyzhao/Aqueduct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296453926
git clone --depth 1 --no-tags https://github.com/tropssap/labWeek4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298256770
git clone --depth 1 --no-tags https://github.com/elektro155/Projekt-SDUP-MinMax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292516964
git clone --depth 1 --no-tags https://github.com/fue19389/LAB06D1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293207480
git clone --depth 1 --no-tags https://github.com/quatrolavita/drift_score_device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302088229
git clone --depth 1 --no-tags https://github.com/bryan-kenneth/audio-synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298725198
git clone --depth 1 --no-tags https://github.com/nettok/tangprimer7segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301049594
git clone --depth 1 --no-tags https://github.com/Lingyiw/E402-Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301089583
git clone --depth 1 --no-tags https://github.com/jyan0302/Poker_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300995778
