#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Apr 27 16:57:07 2021
# Process ID: 8240
# Current directory: C:/Project/GameOfLife/prj/project_gol
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12700 C:\Project\GameOfLife\prj\project_gol\project_gol.xpr
# Log file: C:/Project/GameOfLife/prj/project_gol/vivado.log
# Journal file: C:/Project/GameOfLife/prj/project_gol\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Project/GameOfLife/prj/project_gol/project_gol.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_2
launch_runs impl_2 -jobs 8
[Tue Apr 27 16:58:33 2021] Launched impl_2...
Run output will be captured here: C:/Project/GameOfLife/prj/project_gol/project_gol.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Project/GameOfLife/prj/project_gol/.Xil/Vivado-8240-DEVPC/dcp5/ca_core.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_gol/.Xil/Vivado-8240-DEVPC/dcp5/ca_core.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1076.250 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1076.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1213.395 ; gain = 361.953
create_run synth_3 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg484-1
current_run [get_runs synth_3]
set_property strategy Flow_RuntimeOptimized [get_runs synth_3]
launch_runs impl_1 -jobs 8
[Tue Apr 27 17:08:39 2021] Launched synth_3...
Run output will be captured here: C:/Project/GameOfLife/prj/project_gol/project_gol.runs/synth_3/runme.log
[Tue Apr 27 17:08:39 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_gol/project_gol.runs/impl_1/runme.log
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_3]
reset_run synth_3
launch_runs impl_1 -jobs 8
[Tue Apr 27 17:12:03 2021] Launched synth_3...
Run output will be captured here: C:/Project/GameOfLife/prj/project_gol/project_gol.runs/synth_3/runme.log
[Tue Apr 27 17:12:03 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_gol/project_gol.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Project/GameOfLife/prj/project_gol/.Xil/Vivado-8240-DEVPC/dcp7/ca_core.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_gol/.Xil/Vivado-8240-DEVPC/dcp7/ca_core.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1862.559 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1862.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1914.234 ; gain = 126.469
current_design impl_2
close_design
close_design
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Project/GameOfLife/prj/project_gol/project_gol.runs/synth_3

launch_runs impl_1 -jobs 8
[Tue Apr 27 17:21:40 2021] Launched synth_3...
Run output will be captured here: C:/Project/GameOfLife/prj/project_gol/project_gol.runs/synth_3/runme.log
[Tue Apr 27 17:21:40 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_gol/project_gol.runs/impl_1/runme.log
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Project/GameOfLife/prj/project_gol/project_gol.runs/synth_3

launch_runs synth_3 -jobs 8
[Tue Apr 27 17:25:30 2021] Launched synth_3...
Run output will be captured here: C:/Project/GameOfLife/prj/project_gol/project_gol.runs/synth_3/runme.log
launch_runs impl_1 -jobs 8
[Tue Apr 27 17:27:51 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_gol/project_gol.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 230 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Project/GameOfLife/prj/project_gol/.Xil/Vivado-8240-DEVPC/dcp13/ca_core.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_gol/.Xil/Vivado-8240-DEVPC/dcp13/ca_core.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1965.426 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1965.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1965.426 ; gain = 0.000
close_project
open_project C:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Project/GameOfLife/ip/game_of_life_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Apr 27 17:54:31 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/synth_1/runme.log
[Tue Apr 27 17:54:31 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.srcs/constrs_1/new/game_of_life_v1_0.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.srcs/constrs_1/new/game_of_life_v1_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list s00_axi_aclk_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list bitstream ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list ce ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list d_in ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list shift_ca ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
[Tue Apr 27 18:33:04 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Project/GameOfLife/prj/project_gol/.Xil/Vivado-8240-DEVPC/dcp18/game_of_life_v1_0.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/impl_1/.Xil/Vivado-5636-DEVPC/dbg_hub_CV.0/out/xsdbm.xdc:11]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_gol/.Xil/Vivado-8240-DEVPC/dcp18/game_of_life_v1_0.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.674 . Memory (MB): peak = 1965.426 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.674 . Memory (MB): peak = 1965.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 44 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1965.426 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Apr 27 20:39:27 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/synth_1/runme.log
[Tue Apr 27 20:39:27 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/ip/managed_ip_project/game_of_life_0_v1_0_project/game_of_life_0_v1_0_project.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 27 21:25:11 2021...
