

================================================================
== Vivado HLS Report for 'aes128_add_round_key'
================================================================
* Date:           Tue Apr  9 22:40:17 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.312|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         4|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     54|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    126|
|Register         |        -|      -|      47|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      47|    180|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_15_3_fu_165_p2    |     +    |      0|  0|  15|           3|           5|
    |exitcond_fu_137_p2  |   icmp   |      0|  0|  11|           5|           6|
    |i_15_1_fu_171_p2    |    or    |      0|  0|   4|           4|           2|
    |i_15_2_fu_182_p2    |    or    |      0|  0|   4|           4|           2|
    |i_15_s_fu_153_p2    |    or    |      0|  0|   4|           4|           1|
    |grp_fu_115_p2       |    xor   |      0|  0|   8|           8|           8|
    |grp_fu_121_p2       |    xor   |      0|  0|   8|           8|           8|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  54|          36|          32|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  33|          6|    1|          6|
    |i_reg_104           |   9|          2|    5|         10|
    |round_key_address0  |  15|          3|    4|         12|
    |round_key_address1  |  15|          3|    4|         12|
    |state_address0      |  27|          5|    4|         20|
    |state_address1      |  27|          5|    4|         20|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 126|         24|   22|         80|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  5|   0|    5|          0|
    |i_15_3_reg_222         |  5|   0|    5|          0|
    |i_reg_104              |  5|   0|    5|          0|
    |reg_127                |  8|   0|    8|          0|
    |reg_132                |  8|   0|    8|          0|
    |state_addr_34_reg_217  |  3|   0|    4|          1|
    |state_addr_35_reg_232  |  3|   0|    4|          1|
    |state_addr_36_reg_242  |  2|   0|    4|          2|
    |state_addr_reg_201     |  4|   0|    4|          0|
    |tmp_16_reg_206         |  4|   0|    4|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 47|   0|   51|          4|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_start            |  in |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_done             | out |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_idle             | out |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_ready            | out |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|state_address0      | out |    4|  ap_memory |         state        |     array    |
|state_ce0           | out |    1|  ap_memory |         state        |     array    |
|state_we0           | out |    1|  ap_memory |         state        |     array    |
|state_d0            | out |    8|  ap_memory |         state        |     array    |
|state_q0            |  in |    8|  ap_memory |         state        |     array    |
|state_address1      | out |    4|  ap_memory |         state        |     array    |
|state_ce1           | out |    1|  ap_memory |         state        |     array    |
|state_we1           | out |    1|  ap_memory |         state        |     array    |
|state_d1            | out |    8|  ap_memory |         state        |     array    |
|state_q1            |  in |    8|  ap_memory |         state        |     array    |
|round_key_address0  | out |    4|  ap_memory |       round_key      |     array    |
|round_key_ce0       | out |    1|  ap_memory |       round_key      |     array    |
|round_key_q0        |  in |    8|  ap_memory |       round_key      |     array    |
|round_key_address1  | out |    4|  ap_memory |       round_key      |     array    |
|round_key_ce1       | out |    1|  ap_memory |       round_key      |     array    |
|round_key_q1        |  in |    8|  ap_memory |       round_key      |     array    |
+--------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_15_3, %2 ]" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %i, -16" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 9 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = zext i5 %i to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 11 'zext' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%round_key_addr = getelementptr [16 x i8]* %round_key, i64 0, i64 %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 12 'getelementptr' 'round_key_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (2.32ns)   --->   "%round_key_load = load i8* %round_key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 13 'load' 'round_key_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 14 'getelementptr' 'state_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 15 'load' 'state_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i5 %i to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 16 'trunc' 'tmp_16' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_15_s = or i4 %tmp_16, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 17 'or' 'i_15_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = zext i4 %i_15_s to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 18 'zext' 'tmp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%round_key_addr_16 = getelementptr [16 x i8]* %round_key, i64 0, i64 %tmp_1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 19 'getelementptr' 'round_key_addr_16' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.32ns)   --->   "%round_key_load_1 = load i8* %round_key_addr_16, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 20 'load' 'round_key_load_1' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%state_addr_34 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 21 'getelementptr' 'state_addr_34' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_34, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 22 'load' 'state_load_1' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%i_15_3 = add i5 4, %i" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 23 'add' 'i_15_3' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:223]   --->   Operation 24 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 25 [1/2] (2.32ns)   --->   "%round_key_load = load i8* %round_key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 25 'load' 'round_key_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 26 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 26 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 27 [1/1] (0.99ns)   --->   "%tmp_s = xor i8 %state_load, %round_key_load" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 27 'xor' 'tmp_s' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/2] (2.32ns)   --->   "%round_key_load_1 = load i8* %round_key_addr_16, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 28 'load' 'round_key_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_34, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 29 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 30 [1/1] (0.99ns)   --->   "%tmp_1_4 = xor i8 %state_load_1, %round_key_load_1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 30 'xor' 'tmp_1_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i_15_1 = or i4 %tmp_16, 2" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 31 'or' 'i_15_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = zext i4 %i_15_1 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 32 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%round_key_addr_17 = getelementptr [16 x i8]* %round_key, i64 0, i64 %tmp_2" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 33 'getelementptr' 'round_key_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.32ns)   --->   "%round_key_load_2 = load i8* %round_key_addr_17, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 34 'load' 'round_key_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%state_addr_35 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_2" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 35 'getelementptr' 'state_addr_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_35, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 36 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%i_15_2 = or i4 %tmp_16, 3" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 37 'or' 'i_15_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %i_15_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 38 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%round_key_addr_18 = getelementptr [16 x i8]* %round_key, i64 0, i64 %tmp_3" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 39 'getelementptr' 'round_key_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.32ns)   --->   "%round_key_load_3 = load i8* %round_key_addr_18, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 40 'load' 'round_key_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%state_addr_36 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_3" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 41 'getelementptr' 'state_addr_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_36, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 42 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 4 <SV = 3> <Delay = 3.31>
ST_4 : Operation 43 [1/1] (2.32ns)   --->   "store i8 %tmp_s, i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 43 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 44 [1/1] (2.32ns)   --->   "store i8 %tmp_1_4, i8* %state_addr_34, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 45 [1/2] (2.32ns)   --->   "%round_key_load_2 = load i8* %round_key_addr_17, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 45 'load' 'round_key_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 46 [1/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_35, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 46 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 47 [1/1] (0.99ns)   --->   "%tmp_2_5 = xor i8 %state_load_2, %round_key_load_2" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 47 'xor' 'tmp_2_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/2] (2.32ns)   --->   "%round_key_load_3 = load i8* %round_key_addr_18, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 48 'load' 'round_key_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 49 [1/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_36, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 49 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 50 [1/1] (0.99ns)   --->   "%tmp_3_6 = xor i8 %state_load_3, %round_key_load_3" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 50 'xor' 'tmp_3_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 51 [1/1] (2.32ns)   --->   "store i8 %tmp_2_5, i8* %state_addr_35, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 52 [1/1] (2.32ns)   --->   "store i8 %tmp_3_6, i8* %state_addr_36, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:221]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:219]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ round_key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6        (br               ) [ 011111]
i                 (phi              ) [ 001000]
empty             (speclooptripcount) [ 000000]
exitcond          (icmp             ) [ 001111]
StgValue_10       (br               ) [ 000000]
tmp               (zext             ) [ 000000]
round_key_addr    (getelementptr    ) [ 000100]
state_addr        (getelementptr    ) [ 000110]
tmp_16            (trunc            ) [ 000100]
i_15_s            (or               ) [ 000000]
tmp_1             (zext             ) [ 000000]
round_key_addr_16 (getelementptr    ) [ 000100]
state_addr_34     (getelementptr    ) [ 000110]
i_15_3            (add              ) [ 011111]
StgValue_24       (ret              ) [ 000000]
round_key_load    (load             ) [ 000000]
state_load        (load             ) [ 000000]
tmp_s             (xor              ) [ 000010]
round_key_load_1  (load             ) [ 000000]
state_load_1      (load             ) [ 000000]
tmp_1_4           (xor              ) [ 000010]
i_15_1            (or               ) [ 000000]
tmp_2             (zext             ) [ 000000]
round_key_addr_17 (getelementptr    ) [ 000010]
state_addr_35     (getelementptr    ) [ 000011]
i_15_2            (or               ) [ 000000]
tmp_3             (zext             ) [ 000000]
round_key_addr_18 (getelementptr    ) [ 000010]
state_addr_36     (getelementptr    ) [ 000011]
StgValue_43       (store            ) [ 000000]
StgValue_44       (store            ) [ 000000]
round_key_load_2  (load             ) [ 000000]
state_load_2      (load             ) [ 000000]
tmp_2_5           (xor              ) [ 000001]
round_key_load_3  (load             ) [ 000000]
state_load_3      (load             ) [ 000000]
tmp_3_6           (xor              ) [ 000001]
StgValue_51       (store            ) [ 000000]
StgValue_52       (store            ) [ 000000]
StgValue_53       (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="round_key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round_key"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="round_key_addr_gep_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="8" slack="0"/>
<pin id="24" dir="0" index="1" bw="1" slack="0"/>
<pin id="25" dir="0" index="2" bw="5" slack="0"/>
<pin id="26" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="round_key_addr/2 "/>
</bind>
</comp>

<comp id="29" class="1004" name="grp_access_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="4" slack="0"/>
<pin id="31" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="32" dir="0" index="2" bw="0" slack="0"/>
<pin id="55" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="56" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="57" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="33" dir="1" index="3" bw="8" slack="0"/>
<pin id="58" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="round_key_load/2 round_key_load_1/2 round_key_load_2/3 round_key_load_3/3 "/>
</bind>
</comp>

<comp id="35" class="1004" name="state_addr_gep_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="8" slack="0"/>
<pin id="37" dir="0" index="1" bw="1" slack="0"/>
<pin id="38" dir="0" index="2" bw="5" slack="0"/>
<pin id="39" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/2 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_access_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="4" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="1"/>
<pin id="45" dir="0" index="2" bw="0" slack="0"/>
<pin id="67" dir="0" index="4" bw="4" slack="1"/>
<pin id="68" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="69" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="46" dir="1" index="3" bw="8" slack="0"/>
<pin id="70" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/2 state_load_1/2 state_load_2/3 state_load_3/3 StgValue_43/4 StgValue_44/4 StgValue_51/5 StgValue_52/5 "/>
</bind>
</comp>

<comp id="48" class="1004" name="round_key_addr_16_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="round_key_addr_16/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="state_addr_34_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_34/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="round_key_addr_17_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="round_key_addr_17/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="state_addr_35_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_35/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="round_key_addr_18_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="round_key_addr_18/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="state_addr_36_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_36/3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="1"/>
<pin id="106" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/3 tmp_2_5/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1_4/3 tmp_3_6/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="1"/>
<pin id="129" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_2_5 "/>
</bind>
</comp>

<comp id="132" class="1005" name="reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="1"/>
<pin id="134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_4 tmp_3_6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="exitcond_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_16_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_15_s_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_15_s/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_15_3_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="5" slack="0"/>
<pin id="168" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15_3/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_15_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_15_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_15_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="1"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_15_2/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="round_key_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="1"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="round_key_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="state_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp_16_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="1"/>
<pin id="208" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="212" class="1005" name="round_key_addr_16_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="round_key_addr_16 "/>
</bind>
</comp>

<comp id="217" class="1005" name="state_addr_34_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="1"/>
<pin id="219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_34 "/>
</bind>
</comp>

<comp id="222" class="1005" name="i_15_3_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_15_3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="round_key_addr_17_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="1"/>
<pin id="229" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="round_key_addr_17 "/>
</bind>
</comp>

<comp id="232" class="1005" name="state_addr_35_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_35 "/>
</bind>
</comp>

<comp id="237" class="1005" name="round_key_addr_18_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="round_key_addr_18 "/>
</bind>
</comp>

<comp id="242" class="1005" name="state_addr_36_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="12" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="34"><net_src comp="22" pin="3"/><net_sink comp="29" pin=0"/></net>

<net id="40"><net_src comp="0" pin="0"/><net_sink comp="35" pin=0"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="47"><net_src comp="35" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="29" pin=2"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="72" pin="3"/><net_sink comp="29" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="80" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="29" pin=2"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="42" pin=2"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="42" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="29" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="42" pin="7"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="29" pin="7"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="115" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="135"><net_src comp="121" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="42" pin=4"/></net>

<net id="141"><net_src comp="108" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="108" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="22" pin=2"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="35" pin=2"/></net>

<net id="152"><net_src comp="108" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="108" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="171" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="182" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="199"><net_src comp="22" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="29" pin=0"/></net>

<net id="204"><net_src comp="35" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="209"><net_src comp="149" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="215"><net_src comp="48" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="29" pin=2"/></net>

<net id="220"><net_src comp="60" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="225"><net_src comp="165" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="230"><net_src comp="72" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="29" pin=0"/></net>

<net id="235"><net_src comp="80" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="240"><net_src comp="88" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="29" pin=2"/></net>

<net id="245"><net_src comp="96" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="42" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {4 5 }
 - Input state : 
	Port: aes128_add_round_key : state | {2 3 4 }
	Port: aes128_add_round_key : round_key | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		StgValue_10 : 2
		tmp : 1
		round_key_addr : 2
		round_key_load : 3
		state_addr : 2
		state_load : 3
		tmp_16 : 1
		i_15_s : 2
		tmp_1 : 2
		round_key_addr_16 : 3
		round_key_load_1 : 4
		state_addr_34 : 3
		state_load_1 : 4
		i_15_3 : 1
	State 3
		tmp_s : 1
		tmp_1_4 : 1
		round_key_addr_17 : 1
		round_key_load_2 : 2
		state_addr_35 : 1
		state_load_2 : 2
		round_key_addr_18 : 1
		round_key_load_3 : 2
		state_addr_36 : 1
		state_load_3 : 2
	State 4
		tmp_2_5 : 1
		tmp_3_6 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    xor   |    grp_fu_115   |    0    |    8    |
|          |    grp_fu_121   |    0    |    8    |
|----------|-----------------|---------|---------|
|    add   |  i_15_3_fu_165  |    0    |    15   |
|----------|-----------------|---------|---------|
|   icmp   | exitcond_fu_137 |    0    |    11   |
|----------|-----------------|---------|---------|
|          |    tmp_fu_143   |    0    |    0    |
|   zext   |   tmp_1_fu_159  |    0    |    0    |
|          |   tmp_2_fu_176  |    0    |    0    |
|          |   tmp_3_fu_187  |    0    |    0    |
|----------|-----------------|---------|---------|
|   trunc  |  tmp_16_fu_149  |    0    |    0    |
|----------|-----------------|---------|---------|
|          |  i_15_s_fu_153  |    0    |    0    |
|    or    |  i_15_1_fu_171  |    0    |    0    |
|          |  i_15_2_fu_182  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    42   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      i_15_3_reg_222     |    5   |
|        i_reg_104        |    5   |
|         reg_127         |    8   |
|         reg_132         |    8   |
|round_key_addr_16_reg_212|    4   |
|round_key_addr_17_reg_227|    4   |
|round_key_addr_18_reg_237|    4   |
|  round_key_addr_reg_196 |    4   |
|  state_addr_34_reg_217  |    4   |
|  state_addr_35_reg_232  |    4   |
|  state_addr_36_reg_242  |    4   |
|    state_addr_reg_201   |    4   |
|      tmp_16_reg_206     |    4   |
+-------------------------+--------+
|          Total          |   62   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_29 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_29 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_42 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_42 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  7.442  ||    84   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   42   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   84   |
|  Register |    -   |   62   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   62   |   126  |
+-----------+--------+--------+--------+
