Here&#8217;s what a MIPS CPU does when it decides to take an exception: 
<P></P>
<P>1. It sets up EPC to point to the restart location. </P>
<P>2. It sets SR(EXL),which forces the CPU into kernel (high-privilege) mode and disables interrupts. </P>
<P>3. Cause is set up so that software can see the reason for the exception. On address exceptions, BadVAddr is also set. Memory management system exceptions set up some of the MMU registers too; more details are given in Chapter 6. </P>
<P>4. <SPAN class=cloze>[...]</SPAN>