// Seed: 3328662477
module module_0;
  always_ff
    if (1'b0) begin : LABEL_0
      id_1 <= 1'd0;
    end
  assign id_2 = 1;
  always_ff @(id_2 or posedge id_2) id_2 <= id_2;
endmodule
module module_1 (
    output logic id_0
    , id_8,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input wor id_4,
    output supply1 id_5,
    input tri id_6
);
  always @(posedge id_2 or posedge id_1) id_0 <= id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always @(1 or posedge id_2 or negedge 1) begin : LABEL_0
    if (id_2)
      if (id_1) id_0 <= id_8[1];
      else begin : LABEL_0
        id_3 <= 1;
      end
  end
  wire id_9;
endmodule
