digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS:or1200_reg2mem"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 3;
	4 [label="VAR_DECLARE  INPUT"];
	3 -> 4;
	5 [label="IDENTIFIERS:addr"];
	4 -> 5;
	6 [label="NUMBERS DEC:1"];
	4 -> 6;
	7 [label="NUMBERS DEC:0"];
	4 -> 7;
	16 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 16;
	17 [label="VAR_DECLARE  INPUT"];
	16 -> 17;
	18 [label="IDENTIFIERS:lsu_op"];
	17 -> 18;
	19 [label="NUMBERS LONG_LONG:3"];
	17 -> 19;
	20 [label="NUMBERS DEC:0"];
	17 -> 20;
	29 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 29;
	30 [label="VAR_DECLARE  INPUT"];
	29 -> 30;
	31 [label="IDENTIFIERS:regdata"];
	30 -> 31;
	32 [label="NUMBERS LONG_LONG:31"];
	30 -> 32;
	33 [label="NUMBERS DEC:0"];
	30 -> 33;
	42 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 42;
	43 [label="VAR_DECLARE  OUTPUT"];
	42 -> 43;
	44 [label="IDENTIFIERS:memdata"];
	43 -> 44;
	45 [label="NUMBERS LONG_LONG:31"];
	43 -> 45;
	46 [label="NUMBERS DEC:0"];
	43 -> 46;
	55 [label="MODULE_ITEMS"];
	0 -> 55;
	56 [label="VAR_DECLARE_LIST"];
	55 -> 56;
	57 [label="VAR_DECLARE  INPUT"];
	56 -> 57;
	58 [label="IDENTIFIERS:addr"];
	57 -> 58;
	59 [label="NUMBERS DEC:1"];
	57 -> 59;
	60 [label="NUMBERS DEC:0"];
	57 -> 60;
	64 [label="VAR_DECLARE_LIST"];
	55 -> 64;
	65 [label="VAR_DECLARE  INPUT"];
	64 -> 65;
	66 [label="IDENTIFIERS:lsu_op"];
	65 -> 66;
	67 [label="NUMBERS LONG_LONG:3"];
	65 -> 67;
	68 [label="NUMBERS DEC:0"];
	65 -> 68;
	72 [label="VAR_DECLARE_LIST"];
	55 -> 72;
	73 [label="VAR_DECLARE  INPUT"];
	72 -> 73;
	74 [label="IDENTIFIERS:regdata"];
	73 -> 74;
	75 [label="NUMBERS LONG_LONG:31"];
	73 -> 75;
	76 [label="NUMBERS DEC:0"];
	73 -> 76;
	80 [label="VAR_DECLARE_LIST"];
	55 -> 80;
	81 [label="VAR_DECLARE  OUTPUT"];
	80 -> 81;
	82 [label="IDENTIFIERS:memdata"];
	81 -> 82;
	83 [label="NUMBERS LONG_LONG:31"];
	81 -> 83;
	84 [label="NUMBERS DEC:0"];
	81 -> 84;
	88 [label="VAR_DECLARE_LIST"];
	55 -> 88;
	89 [label="VAR_DECLARE  REG"];
	88 -> 89;
	90 [label="IDENTIFIERS:memdata_hh"];
	89 -> 90;
	91 [label="NUMBERS DEC:7"];
	89 -> 91;
	92 [label="NUMBERS DEC:0"];
	89 -> 92;
	96 [label="VAR_DECLARE_LIST"];
	55 -> 96;
	97 [label="VAR_DECLARE  REG"];
	96 -> 97;
	98 [label="IDENTIFIERS:memdata_hl"];
	97 -> 98;
	99 [label="NUMBERS DEC:7"];
	97 -> 99;
	100 [label="NUMBERS DEC:0"];
	97 -> 100;
	104 [label="VAR_DECLARE_LIST"];
	55 -> 104;
	105 [label="VAR_DECLARE  REG"];
	104 -> 105;
	106 [label="IDENTIFIERS:memdata_lh"];
	105 -> 106;
	107 [label="NUMBERS DEC:7"];
	105 -> 107;
	108 [label="NUMBERS DEC:0"];
	105 -> 108;
	112 [label="VAR_DECLARE_LIST"];
	55 -> 112;
	113 [label="VAR_DECLARE  REG"];
	112 -> 113;
	114 [label="IDENTIFIERS:memdata_ll"];
	113 -> 114;
	115 [label="NUMBERS DEC:7"];
	113 -> 115;
	116 [label="NUMBERS DEC:0"];
	113 -> 116;
	120 [label="ASSIGN"];
	55 -> 120;
	121 [label="BLOCKING_STATEMENT"];
	120 -> 121;
	122 [label="IDENTIFIERS:memdata"];
	121 -> 122;
	123 [label="CONCATENATE"];
	121 -> 123;
	124 [label="IDENTIFIERS:memdata_hh"];
	123 -> 124;
	125 [label="IDENTIFIERS:memdata_hl"];
	123 -> 125;
	126 [label="IDENTIFIERS:memdata_lh"];
	123 -> 126;
	127 [label="IDENTIFIERS:memdata_ll"];
	123 -> 127;
	128 [label="ALWAYS"];
	55 -> 128;
	129 [label="DELAY_CONTROL"];
	128 -> 129;
	130 [label="IDENTIFIERS:lsu_op"];
	129 -> 130;
	131 [label="IDENTIFIERS:addr"];
	129 -> 131;
	132 [label="IDENTIFIERS:regdata"];
	129 -> 132;
	133 [label="BLOCK"];
	128 -> 133;
	134 [label="CASE"];
	133 -> 134;
	135 [label="CONCATENATE"];
	134 -> 135;
	136 [label="IDENTIFIERS:lsu_op"];
	135 -> 136;
	137 [label="RANGE_REF"];
	135 -> 137;
	138 [label="IDENTIFIERS:addr"];
	137 -> 138;
	139 [label="NUMBERS DEC:1"];
	137 -> 139;
	140 [label="NUMBERS DEC:0"];
	137 -> 140;
	141 [label="CASE_LIST"];
	134 -> 141;
	142 [label="CASE_ITEM"];
	141 -> 142;
	143 [label="CONCATENATE"];
	142 -> 143;
	144 [label="NUMBERS BIN:1010"];
	143 -> 144;
	145 [label="NUMBERS BIN:00"];
	143 -> 145;
	146 [label="BLOCKING_STATEMENT"];
	142 -> 146;
	147 [label="IDENTIFIERS:memdata_hh"];
	146 -> 147;
	148 [label="RANGE_REF"];
	146 -> 148;
	149 [label="IDENTIFIERS:regdata"];
	148 -> 149;
	150 [label="NUMBERS DEC:7"];
	148 -> 150;
	151 [label="NUMBERS DEC:0"];
	148 -> 151;
	152 [label="CASE_ITEM"];
	141 -> 152;
	153 [label="CONCATENATE"];
	152 -> 153;
	154 [label="NUMBERS BIN:1100"];
	153 -> 154;
	155 [label="NUMBERS BIN:00"];
	153 -> 155;
	156 [label="BLOCKING_STATEMENT"];
	152 -> 156;
	157 [label="IDENTIFIERS:memdata_hh"];
	156 -> 157;
	158 [label="RANGE_REF"];
	156 -> 158;
	159 [label="IDENTIFIERS:regdata"];
	158 -> 159;
	160 [label="NUMBERS DEC:15"];
	158 -> 160;
	161 [label="NUMBERS DEC:8"];
	158 -> 161;
	162 [label="CASE_DEFAULT"];
	141 -> 162;
	163 [label="BLOCKING_STATEMENT"];
	162 -> 163;
	164 [label="IDENTIFIERS:memdata_hh"];
	163 -> 164;
	165 [label="RANGE_REF"];
	163 -> 165;
	166 [label="IDENTIFIERS:regdata"];
	165 -> 166;
	167 [label="NUMBERS DEC:31"];
	165 -> 167;
	168 [label="NUMBERS DEC:24"];
	165 -> 168;
	169 [label="ALWAYS"];
	55 -> 169;
	170 [label="DELAY_CONTROL"];
	169 -> 170;
	171 [label="IDENTIFIERS:lsu_op"];
	170 -> 171;
	172 [label="IDENTIFIERS:addr"];
	170 -> 172;
	173 [label="IDENTIFIERS:regdata"];
	170 -> 173;
	174 [label="BLOCK"];
	169 -> 174;
	175 [label="CASE"];
	174 -> 175;
	176 [label="CONCATENATE"];
	175 -> 176;
	177 [label="IDENTIFIERS:lsu_op"];
	176 -> 177;
	178 [label="RANGE_REF"];
	176 -> 178;
	179 [label="IDENTIFIERS:addr"];
	178 -> 179;
	180 [label="NUMBERS DEC:1"];
	178 -> 180;
	181 [label="NUMBERS DEC:0"];
	178 -> 181;
	182 [label="CASE_LIST"];
	175 -> 182;
	183 [label="CASE_ITEM"];
	182 -> 183;
	184 [label="CONCATENATE"];
	183 -> 184;
	185 [label="NUMBERS BIN:1110"];
	184 -> 185;
	186 [label="NUMBERS BIN:00"];
	184 -> 186;
	187 [label="BLOCKING_STATEMENT"];
	183 -> 187;
	188 [label="IDENTIFIERS:memdata_hl"];
	187 -> 188;
	189 [label="RANGE_REF"];
	187 -> 189;
	190 [label="IDENTIFIERS:regdata"];
	189 -> 190;
	191 [label="NUMBERS DEC:23"];
	189 -> 191;
	192 [label="NUMBERS DEC:16"];
	189 -> 192;
	193 [label="CASE_DEFAULT"];
	182 -> 193;
	194 [label="BLOCKING_STATEMENT"];
	193 -> 194;
	195 [label="IDENTIFIERS:memdata_hl"];
	194 -> 195;
	196 [label="RANGE_REF"];
	194 -> 196;
	197 [label="IDENTIFIERS:regdata"];
	196 -> 197;
	198 [label="NUMBERS DEC:7"];
	196 -> 198;
	199 [label="NUMBERS DEC:0"];
	196 -> 199;
	200 [label="ALWAYS"];
	55 -> 200;
	201 [label="DELAY_CONTROL"];
	200 -> 201;
	202 [label="IDENTIFIERS:lsu_op"];
	201 -> 202;
	203 [label="IDENTIFIERS:addr"];
	201 -> 203;
	204 [label="IDENTIFIERS:regdata"];
	201 -> 204;
	205 [label="BLOCK"];
	200 -> 205;
	206 [label="CASE"];
	205 -> 206;
	207 [label="CONCATENATE"];
	206 -> 207;
	208 [label="IDENTIFIERS:lsu_op"];
	207 -> 208;
	209 [label="RANGE_REF"];
	207 -> 209;
	210 [label="IDENTIFIERS:addr"];
	209 -> 210;
	211 [label="NUMBERS DEC:1"];
	209 -> 211;
	212 [label="NUMBERS DEC:0"];
	209 -> 212;
	213 [label="CASE_LIST"];
	206 -> 213;
	214 [label="CASE_ITEM"];
	213 -> 214;
	215 [label="CONCATENATE"];
	214 -> 215;
	216 [label="NUMBERS BIN:1010"];
	215 -> 216;
	217 [label="NUMBERS BIN:10"];
	215 -> 217;
	218 [label="BLOCKING_STATEMENT"];
	214 -> 218;
	219 [label="IDENTIFIERS:memdata_lh"];
	218 -> 219;
	220 [label="RANGE_REF"];
	218 -> 220;
	221 [label="IDENTIFIERS:regdata"];
	220 -> 221;
	222 [label="NUMBERS DEC:7"];
	220 -> 222;
	223 [label="NUMBERS DEC:0"];
	220 -> 223;
	224 [label="CASE_DEFAULT"];
	213 -> 224;
	225 [label="BLOCKING_STATEMENT"];
	224 -> 225;
	226 [label="IDENTIFIERS:memdata_lh"];
	225 -> 226;
	227 [label="RANGE_REF"];
	225 -> 227;
	228 [label="IDENTIFIERS:regdata"];
	227 -> 228;
	229 [label="NUMBERS DEC:15"];
	227 -> 229;
	230 [label="NUMBERS DEC:8"];
	227 -> 230;
	231 [label="ALWAYS"];
	55 -> 231;
	232 [label="DELAY_CONTROL"];
	231 -> 232;
	233 [label="IDENTIFIERS:regdata"];
	232 -> 233;
	234 [label="BLOCKING_STATEMENT"];
	231 -> 234;
	235 [label="IDENTIFIERS:memdata_ll"];
	234 -> 235;
	236 [label="RANGE_REF"];
	234 -> 236;
	237 [label="IDENTIFIERS:regdata"];
	236 -> 237;
	238 [label="NUMBERS DEC:7"];
	236 -> 238;
	239 [label="NUMBERS DEC:0"];
	236 -> 239;
}
