<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/casesynth2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casesynth2.v</a>
defines: 
time_elapsed: 0.179s
ram usage: 10696 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/casesynth2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casesynth2.v</a>
module main;
	reg clk;
	reg rst;
	reg set;
	reg [3:0] out;
	reg [3:0] load;
	reg carry;
	reg [1:0] op;
	(* ivl_synthesis_on *) always @(posedge clk or posedge rst)
		if (rst) begin
			out &lt;= 0;
			carry &lt;= 0;
		end
		else if (set) begin
			out &lt;= load;
			carry &lt;= 0;
		end
		else
			case (op)
				2&#39;b01: {carry, out} &lt;= {carry, out} + 1;
				2&#39;b10: {carry, out} &lt;= {carry, out} - 1;
				2&#39;b11: out &lt;= ~out;
			endcase
	(* ivl_synthesis_off *) initial begin
		op = 2&#39;b00;
		rst = 1;
		set = 0;
		load = 0;
		clk = 0;
		#(1) clk = 1;
		#(1) clk = 0;
		if ((out !== 4&#39;b0000) || (carry !== 1&#39;b0)) begin
			$display(&#34;FAILED -- out=%b, carry=%b (reset)&#34;, out, carry);
			$finish;
		end
		rst = 0;
		set = 1;
		load = 4&#39;b1110;
		#(1) clk = 1;
		#(1) clk = 0;
		if ((out !== 4&#39;b1110) || (carry !== 1&#39;b0)) begin
			$display(&#34;FAILED -- out=%b, carry=%b (load)&#34;, out, carry);
			$finish;
		end
		op = 2&#39;b01;
		rst = 0;
		set = 0;
		load = 0;
		#(1) clk = 1;
		#(1) clk = 0;
		if ((out !== 4&#39;b1111) || (carry !== 1&#39;b0)) begin
			$display(&#34;FAILED -- out=%b, carry=%b (increment 1)&#34;, out, carry);
			$finish;
		end
		#(1) clk = 1;
		#(1) clk = 0;
		if ((out !== 4&#39;b0000) || (carry !== 1&#39;b1)) begin
			$display(&#34;FAILED -- out=%b, carry=%b (increment 2)&#34;, out, carry);
			$finish;
		end
		op = 2&#39;b11;
		#(1) clk = 1;
		#(1) clk = 0;
		if ((out !== 4&#39;b1111) || (carry !== 1&#39;b1)) begin
			$display(&#34;FAILED == out=%b, carry=%b (invert)&#34;, out, carry);
			$finish;
		end
		op = 2&#39;b00;
		#(1) clk = 1;
		#(1) clk = 0;
		if ((out !== 4&#39;b1111) || (carry !== 1&#39;b1)) begin
			$display(&#34;FAILED -- out=%b, carry=%b (noop)&#34;, out, carry);
			$finish;
		end
		op = 2&#39;b10;
		#(1) clk = 1;
		#(1) clk = 0;
		if (out !== 4&#39;b1110) begin
			$display(&#34;FAILED -- out=%b, carry=%b (decrement 1)&#34;, out, carry);
			$finish;
		end
		#(1) clk = 1;
		#(1) clk = 0;
		if (out !== 4&#39;b1101) begin
			$display(&#34;FAILED -- out=%b, carry=%b (decrement 2)&#34;, out, carry);
			$finish;
		end
		$display(&#34;PASSED&#34;);
		$finish;
	end
endmodule

</pre>
</body>