// Seed: 201414554
module module_0 (
    id_1
);
  input wire id_1;
  id_2 :
  assert property (@(posedge id_2 or posedge id_1 + "") id_2 == 1) id_2 = 1;
  assign id_2 = id_2;
  wire id_3;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  id_2(
      id_3, (1), 1, id_1
  ); module_0(
      id_1
  );
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    input  uwire id_0,
    output tri   id_1,
    input  tri   id_2,
    output wor   id_3,
    output tri   id_4,
    input  tri1  id_5,
    output tri1  id_6,
    input  uwire id_7,
    input  wor   id_8,
    input  tri0  id_9,
    output tri   id_10,
    input  tri1  id_11,
    input  tri1  id_12
    , id_14
);
  wire id_15;
  wire id_16 = 1;
  assign id_3 = id_16;
  wire id_17;
  module_0(
      id_14
  );
endmodule
