# Single Cycle RISC-V CPU in Verilog
Final Project for EC 413 Computer Architecture at Boston University
