// Seed: 3043790395
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4;
  type_8(
      1, id_3[1], id_1
  );
  logic id_5;
  logic id_6;
  assign id_4 = id_4;
  type_11(
      1, id_4, id_2, 1
  ); type_12(
      1'h0, id_4, 1, id_1
  );
endmodule
