// Seed: 4155441771
module module_0 (
    output wand id_0
);
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wire id_8
);
  wire  id_10;
  logic id_11;
  wire  id_12;
  wire  id_13;
  assign id_2 = id_11;
  always begin
    id_2 <= 1;
  end
  module_0(
      id_7
  );
  assign id_10 = 1;
endmodule
