{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687433918417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687433918422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 04:38:38 2023 " "Processing started: Thu Jun 22 04:38:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687433918422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433918422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433918422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687433918757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687433918757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.sv 1 1 " "Found 1 design units, including 1 entities, in source file system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET raised_transmitter.sv(3) " "Verilog HDL Declaration information at raised_transmitter.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "raised_transmitter.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687433924650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raised_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file raised_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 raised_transmitter " "Found entity 1: raised_transmitter" {  } { { "raised_transmitter.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET raised_receiver.sv(2) " "Verilog HDL Declaration information at raised_receiver.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "raised_receiver.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_receiver.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687433924651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raised_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file raised_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 raised_receiver " "Found entity 1: raised_receiver" {  } { { "raised_receiver.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET QPSK_Complex_Demod.sv(3) " "Verilog HDL Declaration information at QPSK_Complex_Demod.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "QPSK_Complex_Demod.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/QPSK_Complex_Demod.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687433924653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpsk_complex_demod.sv 1 1 " "Found 1 design units, including 1 entities, in source file qpsk_complex_demod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QPSK_Complex_Demod " "Found entity 1: QPSK_Complex_Demod" {  } { { "QPSK_Complex_Demod.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/QPSK_Complex_Demod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET QPSK_Complex.sv(4) " "Verilog HDL Declaration information at QPSK_Complex.sv(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "QPSK_Complex.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/QPSK_Complex.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687433924654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpsk_complex.sv 1 1 " "Found 1 design units, including 1 entities, in source file qpsk_complex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QPSK_Complex " "Found entity 1: QPSK_Complex" {  } { { "QPSK_Complex.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/QPSK_Complex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET memory.sv(2) " "Verilog HDL Declaration information at memory.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/memory.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687433924655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR8bit " "Found entity 1: LFSR8bit" {  } { { "LFSR.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hamming_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hamming_encoder " "Found entity 1: Hamming_encoder" {  } { { "Hamming_encoder.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Hamming_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hamming_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hamming_decoder " "Found entity 1: Hamming_decoder" {  } { { "Hamming_decoder.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Hamming_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924660 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "clock_sync_slow_to_fast.v(30) " "Verilog HDL Event Control warning at clock_sync_slow_to_fast.v(30): Event Control contains a complex event expression" {  } { { "clock_sync_slow_to_fast.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_sync_slow_to_fast.v" 30 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1687433924661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_sync_slow_to_fast.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_sync_slow_to_fast.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_sync_slow_to_fast " "Found entity 1: clock_sync_slow_to_fast" {  } { { "clock_sync_slow_to_fast.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_sync_slow_to_fast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924661 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "clock_sync_fast_to_slow.v(28) " "Verilog HDL Event Control warning at clock_sync_fast_to_slow.v(28): Event Control contains a complex event expression" {  } { { "clock_sync_fast_to_slow.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_sync_fast_to_slow.v" 28 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1687433924663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_sync_fast_to_slow.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_sync_fast_to_slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_sync_fast_to_slow " "Found entity 1: clock_sync_fast_to_slow" {  } { { "clock_sync_fast_to_slow.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_sync_fast_to_slow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_changer.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_changer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockChanger " "Found entity 1: ClockChanger" {  } { { "clock_changer.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_changer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_connection.sv 2 2 " "Found 2 design units, including 2 entities, in source file channel_connection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 channel_connect " "Found entity 1: channel_connect" {  } { { "Channel_Connection.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924668 ""} { "Info" "ISGN_ENTITY_NAME" "2 channel_connect_tb " "Found entity 2: channel_connect_tb" {  } { { "Channel_Connection.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "audio_and_video_config.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "Altera_UP_Slow_Clock_Generator.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "Altera_UP_I2C.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Altera_UP_Clock_Edge.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433924685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433924685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 system.sv(21) " "Verilog HDL Implicit Net warning at system.sv(21): created implicit net for \"CLOCK_50\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_writeready system.sv(23) " "Verilog HDL Implicit Net warning at system.sv(23): created implicit net for \"en_writeready\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "waitwrite system.sv(26) " "Verilog HDL Implicit Net warning at system.sv(26): created implicit net for \"waitwrite\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full1 system.sv(30) " "Verilog HDL Implicit Net warning at system.sv(30): created implicit net for \"full1\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full2 system.sv(32) " "Verilog HDL Implicit Net warning at system.sv(32): created implicit net for \"full2\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "real_rece system.sv(40) " "Verilog HDL Implicit Net warning at system.sv(40): created implicit net for \"real_rece\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imag_rece system.sv(42) " "Verilog HDL Implicit Net warning at system.sv(42): created implicit net for \"imag_rece\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "de_writeready system.sv(48) " "Verilog HDL Implicit Net warning at system.sv(48): created implicit net for \"de_writeready\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty Channel_Connection.sv(44) " "Verilog HDL Implicit Net warning at Channel_Connection.sv(44): created implicit net for \"empty\"" {  } { { "Channel_Connection.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687433924711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:left " "Elaborating entity \"system\" for hierarchy \"system:left\"" {  } { { "top.sv" "left" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/top.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924734 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write system.sv(4) " "Output port \"write\" at system.sv(4) has no driver" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1687433924735 "|top|system:left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockChanger system:left\|ClockChanger:clock48kHz " "Elaborating entity \"ClockChanger\" for hierarchy \"system:left\|ClockChanger:clock48kHz\"" {  } { { "system.sv" "clock48kHz" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hamming_encoder system:left\|Hamming_encoder:encoder " "Elaborating entity \"Hamming_encoder\" for hierarchy \"system:left\|Hamming_encoder:encoder\"" {  } { { "system.sv" "encoder" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QPSK_Complex system:left\|QPSK_Complex:modululator " "Elaborating entity \"QPSK_Complex\" for hierarchy \"system:left\|QPSK_Complex:modululator\"" {  } { { "system.sv" "modululator" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raised_transmitter system:left\|raised_transmitter:real_transimtter " "Elaborating entity \"raised_transmitter\" for hierarchy \"system:left\|raised_transmitter:real_transimtter\"" {  } { { "system.sv" "real_transimtter" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924778 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.data_a 0 raised_transmitter.sv(13) " "Net \"lut.data_a\" at raised_transmitter.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "raised_transmitter.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687433924787 "|top|system:left|raised_transmitter:real_transimtter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.waddr_a 0 raised_transmitter.sv(13) " "Net \"lut.waddr_a\" at raised_transmitter.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "raised_transmitter.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687433924787 "|top|system:left|raised_transmitter:real_transimtter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "conv.data_a 0 raised_transmitter.sv(14) " "Net \"conv.data_a\" at raised_transmitter.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "raised_transmitter.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687433924787 "|top|system:left|raised_transmitter:real_transimtter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "conv.waddr_a 0 raised_transmitter.sv(14) " "Net \"conv.waddr_a\" at raised_transmitter.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "raised_transmitter.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687433924787 "|top|system:left|raised_transmitter:real_transimtter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.we_a 0 raised_transmitter.sv(13) " "Net \"lut.we_a\" at raised_transmitter.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "raised_transmitter.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687433924787 "|top|system:left|raised_transmitter:real_transimtter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "conv.we_a 0 raised_transmitter.sv(14) " "Net \"conv.we_a\" at raised_transmitter.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "raised_transmitter.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687433924787 "|top|system:left|raised_transmitter:real_transimtter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_connect system:left\|channel_connect:AWGNreal " "Elaborating entity \"channel_connect\" for hierarchy \"system:left\|channel_connect:AWGNreal\"" {  } { { "system.sv" "AWGNreal" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockChanger system:left\|channel_connect:AWGNreal\|ClockChanger:slow_change " "Elaborating entity \"ClockChanger\" for hierarchy \"system:left\|channel_connect:AWGNreal\|ClockChanger:slow_change\"" {  } { { "Channel_Connection.sv" "slow_change" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR8bit system:left\|channel_connect:AWGNreal\|LFSR8bit:lfsr_inst1 " "Elaborating entity \"LFSR8bit\" for hierarchy \"system:left\|channel_connect:AWGNreal\|LFSR8bit:lfsr_inst1\"" {  } { { "Channel_Connection.sv" "lfsr_inst1" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo system:left\|channel_connect:AWGNreal\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\"" {  } { { "Channel_Connection.sv" "fifo1" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433924832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\"" {  } { { "fifo.v" "dcfifo_component" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/fifo.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433925294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\"" {  } { { "fifo.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/fifo.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433925301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433925302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433925302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433925302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433925302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433925302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433925302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433925302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433925302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433925302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433925302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433925302 ""}  } { { "fifo.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/fifo.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687433925302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ekl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ekl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ekl1 " "Found entity 1: dcfifo_ekl1" {  } { { "db/dcfifo_ekl1.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433925354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433925354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ekl1 system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated " "Elaborating entity \"dcfifo_ekl1\" for hierarchy \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433925355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_graycounter_cg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433925398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433925398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_ekl1.tdf" "rdptr_g1p" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433925399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_graycounter_8ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433925437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433925437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_ekl1.tdf" "wrptr_g1p" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433925437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gia1 " "Found entity 1: altsyncram_gia1" {  } { { "db/altsyncram_gia1.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/altsyncram_gia1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433925482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433925482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gia1 system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|altsyncram_gia1:fifo_ram " "Elaborating entity \"altsyncram_gia1\" for hierarchy \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|altsyncram_gia1:fifo_ram\"" {  } { { "db/dcfifo_ekl1.tdf" "fifo_ram" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433925482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433925506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433925506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_ekl1.tdf" "rs_dgwp" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433925506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433925518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433925518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433925519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433925533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433925533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_ekl1.tdf" "ws_dgrp" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433925534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433925547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433925547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe15 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe15" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433925548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/cmpr_0v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433925594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433925594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|cmpr_0v5:rdempty_eq_comp " "Elaborating entity \"cmpr_0v5\" for hierarchy \"system:left\|channel_connect:AWGNreal\|fifo:fifo1\|dcfifo:dcfifo_component\|dcfifo_ekl1:auto_generated\|cmpr_0v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_ekl1.tdf" "rdempty_eq_comp" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/dcfifo_ekl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433925594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raised_receiver system:left\|raised_receiver:real_receiver " "Elaborating entity \"raised_receiver\" for hierarchy \"system:left\|raised_receiver:real_receiver\"" {  } { { "system.sv" "real_receiver" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433926263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check raised_receiver.sv(15) " "Verilog HDL or VHDL warning at raised_receiver.sv(15): object \"check\" assigned a value but never read" {  } { { "raised_receiver.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_receiver.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687433926263 "|top|system:left|raised_receiver:real_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QPSK_Complex_Demod system:left\|QPSK_Complex_Demod:demodulator " "Elaborating entity \"QPSK_Complex_Demod\" for hierarchy \"system:left\|QPSK_Complex_Demod:demodulator\"" {  } { { "system.sv" "demodulator" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433926298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hamming_decoder system:left\|Hamming_decoder:decoder " "Elaborating entity \"Hamming_decoder\" for hierarchy \"system:left\|Hamming_decoder:decoder\"" {  } { { "system.sv" "decoder" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433926315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "top.sv" "cfg" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433927648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "audio_and_video_config.v" "Clock_Generator_400KHz" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433927654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "audio_and_video_config.v" "Auto_Initialize" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433927661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "audio_and_video_config.v" "I2C_Controller" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433927672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "top.sv" "codec" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/top.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433927682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio_codec.v" "Bit_Clock_Edges" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433927691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio_codec.v" "Audio_In_Deserializer" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433927697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433927705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433927712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433927955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433927962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433927962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433927962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433927962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433927962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433927962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433927962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433927962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433927962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433927962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687433927962 ""}  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687433927962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9ba1 " "Found entity 1: scfifo_9ba1" {  } { { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/scfifo_9ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433928002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433928002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9ba1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated " "Elaborating entity \"scfifo_9ba1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433928002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s2a1 " "Found entity 1: a_dpfifo_s2a1" {  } { { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433928016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433928016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s2a1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo " "Elaborating entity \"a_dpfifo_s2a1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\"" {  } { { "db/scfifo_9ba1.tdf" "dpfifo" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/scfifo_9ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433928017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/altsyncram_r3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433928059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433928059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s2a1.tdf" "FIFOram" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433928060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433928101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433928101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s2a1.tdf" "almost_full_comparer" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433928102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_s2a1.tdf" "three_comparison" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433928107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433928152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433928152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s2a1.tdf" "rd_ptr_msb" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433928152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433928195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433928195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_s2a1.tdf" "usedw_counter" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433928195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433928233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433928233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_s2a1.tdf" "wr_ptr" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/db/a_dpfifo_s2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433928234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio_codec.v" "Audio_Out_Serializer" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433928389 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_clock_gen clock_generator " "Node instance \"my_clock_gen\" instantiates undefined entity \"clock_generator\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.sv" "my_clock_gen" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/top.sv" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1687433928673 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433928715 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687433928780 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 22 04:38:48 2023 " "Processing ended: Thu Jun 22 04:38:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687433928780 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687433928780 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687433928780 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433928780 ""}
