verilog xil_defaultlib  \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_0/sim/full_testbench_bd_xlslice_0_0.v" \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_0/sim/full_testbench_bd_xlslice_1_0.v" \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_1/sim/full_testbench_bd_xlslice_0_1.v" \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_1/sim/full_testbench_bd_xlslice_1_1.v" \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/sim/full_testbench_bd_program_memory_0_0.v" \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/sim/full_testbench_bd_alu_0_0.v" \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/sim/full_testbench_bd_alu_op_A_0.v" \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/sim/full_testbench_bd_alu_op_B_0.v" \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/sim/full_testbench_bd_control_unit_0_0.v" \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/sim/full_testbench_bd_cu_ram_0_0.v" \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/sim/full_testbench_bd_general_registers_0_0.v" \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/sim/full_testbench_bd_multiplexer_0_0.v" \
"../../../bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/sim/full_testbench_bd_multiplexer_0_1.v" \
"../../../bd/full_testbench_bd/sim/full_testbench_bd.v" \

verilog xil_defaultlib "glbl.v"

nosort
