// Generated by CIRCT 42e53322a
module gates_mux(	// /tmp/tmp.WQ9bkMfc3G/54_100DaysRTL_Day020-BasicLogicGatesusingMux_gates_mux.cleaned.mlir:2:3
  input  a,	// /tmp/tmp.WQ9bkMfc3G/54_100DaysRTL_Day020-BasicLogicGatesusingMux_gates_mux.cleaned.mlir:2:27
         b,	// /tmp/tmp.WQ9bkMfc3G/54_100DaysRTL_Day020-BasicLogicGatesusingMux_gates_mux.cleaned.mlir:2:39
  output and_out,	// /tmp/tmp.WQ9bkMfc3G/54_100DaysRTL_Day020-BasicLogicGatesusingMux_gates_mux.cleaned.mlir:2:52
         or_out,	// /tmp/tmp.WQ9bkMfc3G/54_100DaysRTL_Day020-BasicLogicGatesusingMux_gates_mux.cleaned.mlir:2:70
         not_out	// /tmp/tmp.WQ9bkMfc3G/54_100DaysRTL_Day020-BasicLogicGatesusingMux_gates_mux.cleaned.mlir:2:87
);

  assign and_out = a & b;	// /tmp/tmp.WQ9bkMfc3G/54_100DaysRTL_Day020-BasicLogicGatesusingMux_gates_mux.cleaned.mlir:4:10, :7:5
  assign or_out = a | b;	// /tmp/tmp.WQ9bkMfc3G/54_100DaysRTL_Day020-BasicLogicGatesusingMux_gates_mux.cleaned.mlir:5:10, :7:5
  assign not_out = ~a;	// /tmp/tmp.WQ9bkMfc3G/54_100DaysRTL_Day020-BasicLogicGatesusingMux_gates_mux.cleaned.mlir:6:10, :7:5
endmodule

