
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202512030840]     |
 |  Copyright (C) 2012 - 2025 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77d, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `always_assert/gold.ys' --

1. Executing RTLIL frontend.
Input filename: ../rtlil/verific/always_assert.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: simple_immediate_assert_statement
Automatically selected simple_immediate_assert_statement as design top module.

2.2. Analyzing design hierarchy..
Top module:  \simple_immediate_assert_statement

2.3. Analyzing design hierarchy..
Top module:  \simple_immediate_assert_statement
Removed 0 unused modules.
Module simple_immediate_assert_statement directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\simple_immediate_assert_statement.$proc$../tests/always_assert.sv:9$1'.

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `simple_immediate_assert_statement.$proc$../tests/always_assert.sv:9$1'.
Cleaned up 0 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_immediate_assert_statement.
<suppressed ~1 debug messages>

4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_immediate_assert_statement..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5. Executing CHECK pass (checking for obvious problems).
Checking module simple_immediate_assert_statement...
Found and reported 0 problems.

6. Executing SETUNDEF pass (replace undef values with defined constants).

7. Executing RTLIL backend.
Output filename: always_assert/gold.il

End of script. Logfile hash: 8e1424e330, CPU: user 0.02s system 0.01s, MEM: 27.05 MB peak
Yosys 0.60 (git sha1 5bafeb77d, clang++ 18.1.8 -fPIC -O3)
Time spent: 33% 1x opt_expr (0 sec), 23% 1x opt_clean (0 sec), ...
