
MiniatureDifferential.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b28  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08006c38  08006c38  00016c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d98  08006d98  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08006d98  08006d98  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006d98  08006d98  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d98  08006d98  00016d98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d9c  08006d9c  00016d9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006da0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a24  20000074  08006e14  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a98  08006e14  00020a98  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001078c  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026bd  00000000  00000000  00030829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  00032ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fd8  00000000  00000000  00033fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003cf3  00000000  00000000  00034f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013473  00000000  00000000  00038c6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f4ba  00000000  00000000  0004c0de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000db598  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005208  00000000  00000000  000db5e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08006c20 	.word	0x08006c20

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08006c20 	.word	0x08006c20

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_frsub>:
 800098c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000990:	e002      	b.n	8000998 <__addsf3>
 8000992:	bf00      	nop

08000994 <__aeabi_fsub>:
 8000994:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000998 <__addsf3>:
 8000998:	0042      	lsls	r2, r0, #1
 800099a:	bf1f      	itttt	ne
 800099c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a0:	ea92 0f03 	teqne	r2, r3
 80009a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ac:	d06a      	beq.n	8000a84 <__addsf3+0xec>
 80009ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b6:	bfc1      	itttt	gt
 80009b8:	18d2      	addgt	r2, r2, r3
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	4048      	eorgt	r0, r1
 80009be:	4041      	eorgt	r1, r0
 80009c0:	bfb8      	it	lt
 80009c2:	425b      	neglt	r3, r3
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	bf88      	it	hi
 80009c8:	4770      	bxhi	lr
 80009ca:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4249      	negne	r1, r1
 80009ea:	ea92 0f03 	teq	r2, r3
 80009ee:	d03f      	beq.n	8000a70 <__addsf3+0xd8>
 80009f0:	f1a2 0201 	sub.w	r2, r2, #1
 80009f4:	fa41 fc03 	asr.w	ip, r1, r3
 80009f8:	eb10 000c 	adds.w	r0, r0, ip
 80009fc:	f1c3 0320 	rsb	r3, r3, #32
 8000a00:	fa01 f103 	lsl.w	r1, r1, r3
 8000a04:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a08:	d502      	bpl.n	8000a10 <__addsf3+0x78>
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a10:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a14:	d313      	bcc.n	8000a3e <__addsf3+0xa6>
 8000a16:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a1a:	d306      	bcc.n	8000a2a <__addsf3+0x92>
 8000a1c:	0840      	lsrs	r0, r0, #1
 8000a1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a22:	f102 0201 	add.w	r2, r2, #1
 8000a26:	2afe      	cmp	r2, #254	; 0xfe
 8000a28:	d251      	bcs.n	8000ace <__addsf3+0x136>
 8000a2a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	ea40 0003 	orr.w	r0, r0, r3
 8000a3c:	4770      	bx	lr
 8000a3e:	0049      	lsls	r1, r1, #1
 8000a40:	eb40 0000 	adc.w	r0, r0, r0
 8000a44:	3a01      	subs	r2, #1
 8000a46:	bf28      	it	cs
 8000a48:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a4c:	d2ed      	bcs.n	8000a2a <__addsf3+0x92>
 8000a4e:	fab0 fc80 	clz	ip, r0
 8000a52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a56:	ebb2 020c 	subs.w	r2, r2, ip
 8000a5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5e:	bfaa      	itet	ge
 8000a60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a64:	4252      	neglt	r2, r2
 8000a66:	4318      	orrge	r0, r3
 8000a68:	bfbc      	itt	lt
 8000a6a:	40d0      	lsrlt	r0, r2
 8000a6c:	4318      	orrlt	r0, r3
 8000a6e:	4770      	bx	lr
 8000a70:	f092 0f00 	teq	r2, #0
 8000a74:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a78:	bf06      	itte	eq
 8000a7a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7e:	3201      	addeq	r2, #1
 8000a80:	3b01      	subne	r3, #1
 8000a82:	e7b5      	b.n	80009f0 <__addsf3+0x58>
 8000a84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a8c:	bf18      	it	ne
 8000a8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a92:	d021      	beq.n	8000ad8 <__addsf3+0x140>
 8000a94:	ea92 0f03 	teq	r2, r3
 8000a98:	d004      	beq.n	8000aa4 <__addsf3+0x10c>
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	4608      	moveq	r0, r1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea90 0f01 	teq	r0, r1
 8000aa8:	bf1c      	itt	ne
 8000aaa:	2000      	movne	r0, #0
 8000aac:	4770      	bxne	lr
 8000aae:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ab2:	d104      	bne.n	8000abe <__addsf3+0x126>
 8000ab4:	0040      	lsls	r0, r0, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000abc:	4770      	bx	lr
 8000abe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ac2:	bf3c      	itt	cc
 8000ac4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac8:	4770      	bxcc	lr
 8000aca:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ace:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000adc:	bf16      	itet	ne
 8000ade:	4608      	movne	r0, r1
 8000ae0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae4:	4601      	movne	r1, r0
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	bf06      	itte	eq
 8000aea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aee:	ea90 0f01 	teqeq	r0, r1
 8000af2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_ui2f>:
 8000af8:	f04f 0300 	mov.w	r3, #0
 8000afc:	e004      	b.n	8000b08 <__aeabi_i2f+0x8>
 8000afe:	bf00      	nop

08000b00 <__aeabi_i2f>:
 8000b00:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	bf48      	it	mi
 8000b06:	4240      	negmi	r0, r0
 8000b08:	ea5f 0c00 	movs.w	ip, r0
 8000b0c:	bf08      	it	eq
 8000b0e:	4770      	bxeq	lr
 8000b10:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b14:	4601      	mov	r1, r0
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	e01c      	b.n	8000b56 <__aeabi_l2f+0x2a>

08000b1c <__aeabi_ul2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e00a      	b.n	8000b40 <__aeabi_l2f+0x14>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_l2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__aeabi_l2f+0x14>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b40:	ea5f 0c01 	movs.w	ip, r1
 8000b44:	bf02      	ittt	eq
 8000b46:	4684      	moveq	ip, r0
 8000b48:	4601      	moveq	r1, r0
 8000b4a:	2000      	moveq	r0, #0
 8000b4c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b50:	bf08      	it	eq
 8000b52:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b56:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b5a:	fabc f28c 	clz	r2, ip
 8000b5e:	3a08      	subs	r2, #8
 8000b60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b64:	db10      	blt.n	8000b88 <__aeabi_l2f+0x5c>
 8000b66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b70:	f1c2 0220 	rsb	r2, r2, #32
 8000b74:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b78:	fa20 f202 	lsr.w	r2, r0, r2
 8000b7c:	eb43 0002 	adc.w	r0, r3, r2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f102 0220 	add.w	r2, r2, #32
 8000b8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b98:	fa21 f202 	lsr.w	r2, r1, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_fmul>:
 8000ba8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bb0:	bf1e      	ittt	ne
 8000bb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb6:	ea92 0f0c 	teqne	r2, ip
 8000bba:	ea93 0f0c 	teqne	r3, ip
 8000bbe:	d06f      	beq.n	8000ca0 <__aeabi_fmul+0xf8>
 8000bc0:	441a      	add	r2, r3
 8000bc2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc6:	0240      	lsls	r0, r0, #9
 8000bc8:	bf18      	it	ne
 8000bca:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bce:	d01e      	beq.n	8000c0e <__aeabi_fmul+0x66>
 8000bd0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bdc:	fba0 3101 	umull	r3, r1, r0, r1
 8000be0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be8:	bf3e      	ittt	cc
 8000bea:	0049      	lslcc	r1, r1, #1
 8000bec:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bf0:	005b      	lslcc	r3, r3, #1
 8000bf2:	ea40 0001 	orr.w	r0, r0, r1
 8000bf6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bfa:	2afd      	cmp	r2, #253	; 0xfd
 8000bfc:	d81d      	bhi.n	8000c3a <__aeabi_fmul+0x92>
 8000bfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	4770      	bx	lr
 8000c0e:	f090 0f00 	teq	r0, #0
 8000c12:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c16:	bf08      	it	eq
 8000c18:	0249      	lsleq	r1, r1, #9
 8000c1a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c22:	3a7f      	subs	r2, #127	; 0x7f
 8000c24:	bfc2      	ittt	gt
 8000c26:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c2a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2e:	4770      	bxgt	lr
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	3a01      	subs	r2, #1
 8000c3a:	dc5d      	bgt.n	8000cf8 <__aeabi_fmul+0x150>
 8000c3c:	f112 0f19 	cmn.w	r2, #25
 8000c40:	bfdc      	itt	le
 8000c42:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c46:	4770      	bxle	lr
 8000c48:	f1c2 0200 	rsb	r2, r2, #0
 8000c4c:	0041      	lsls	r1, r0, #1
 8000c4e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c52:	f1c2 0220 	rsb	r2, r2, #32
 8000c56:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c5a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5e:	f140 0000 	adc.w	r0, r0, #0
 8000c62:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c66:	bf08      	it	eq
 8000c68:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c6c:	4770      	bx	lr
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c76:	bf02      	ittt	eq
 8000c78:	0040      	lsleq	r0, r0, #1
 8000c7a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7e:	3a01      	subeq	r2, #1
 8000c80:	d0f9      	beq.n	8000c76 <__aeabi_fmul+0xce>
 8000c82:	ea40 000c 	orr.w	r0, r0, ip
 8000c86:	f093 0f00 	teq	r3, #0
 8000c8a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8e:	bf02      	ittt	eq
 8000c90:	0049      	lsleq	r1, r1, #1
 8000c92:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c96:	3b01      	subeq	r3, #1
 8000c98:	d0f9      	beq.n	8000c8e <__aeabi_fmul+0xe6>
 8000c9a:	ea41 010c 	orr.w	r1, r1, ip
 8000c9e:	e78f      	b.n	8000bc0 <__aeabi_fmul+0x18>
 8000ca0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca4:	ea92 0f0c 	teq	r2, ip
 8000ca8:	bf18      	it	ne
 8000caa:	ea93 0f0c 	teqne	r3, ip
 8000cae:	d00a      	beq.n	8000cc6 <__aeabi_fmul+0x11e>
 8000cb0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb4:	bf18      	it	ne
 8000cb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cba:	d1d8      	bne.n	8000c6e <__aeabi_fmul+0xc6>
 8000cbc:	ea80 0001 	eor.w	r0, r0, r1
 8000cc0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc4:	4770      	bx	lr
 8000cc6:	f090 0f00 	teq	r0, #0
 8000cca:	bf17      	itett	ne
 8000ccc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	f091 0f00 	teqne	r1, #0
 8000cd6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cda:	d014      	beq.n	8000d06 <__aeabi_fmul+0x15e>
 8000cdc:	ea92 0f0c 	teq	r2, ip
 8000ce0:	d101      	bne.n	8000ce6 <__aeabi_fmul+0x13e>
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	d10f      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000ce6:	ea93 0f0c 	teq	r3, ip
 8000cea:	d103      	bne.n	8000cf4 <__aeabi_fmul+0x14c>
 8000cec:	024b      	lsls	r3, r1, #9
 8000cee:	bf18      	it	ne
 8000cf0:	4608      	movne	r0, r1
 8000cf2:	d108      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000cf4:	ea80 0001 	eor.w	r0, r0, r1
 8000cf8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d04:	4770      	bx	lr
 8000d06:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d0a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_fdiv>:
 8000d10:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d18:	bf1e      	ittt	ne
 8000d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1e:	ea92 0f0c 	teqne	r2, ip
 8000d22:	ea93 0f0c 	teqne	r3, ip
 8000d26:	d069      	beq.n	8000dfc <__aeabi_fdiv+0xec>
 8000d28:	eba2 0203 	sub.w	r2, r2, r3
 8000d2c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d30:	0249      	lsls	r1, r1, #9
 8000d32:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d36:	d037      	beq.n	8000da8 <__aeabi_fdiv+0x98>
 8000d38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d3c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d40:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d44:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	bf38      	it	cc
 8000d4c:	005b      	lslcc	r3, r3, #1
 8000d4e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d52:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d56:	428b      	cmp	r3, r1
 8000d58:	bf24      	itt	cs
 8000d5a:	1a5b      	subcs	r3, r3, r1
 8000d5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d60:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d64:	bf24      	itt	cs
 8000d66:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d6a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d72:	bf24      	itt	cs
 8000d74:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d7c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d80:	bf24      	itt	cs
 8000d82:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d86:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d8a:	011b      	lsls	r3, r3, #4
 8000d8c:	bf18      	it	ne
 8000d8e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d92:	d1e0      	bne.n	8000d56 <__aeabi_fdiv+0x46>
 8000d94:	2afd      	cmp	r2, #253	; 0xfd
 8000d96:	f63f af50 	bhi.w	8000c3a <__aeabi_fmul+0x92>
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dac:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db0:	327f      	adds	r2, #127	; 0x7f
 8000db2:	bfc2      	ittt	gt
 8000db4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dbc:	4770      	bxgt	lr
 8000dbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc2:	f04f 0300 	mov.w	r3, #0
 8000dc6:	3a01      	subs	r2, #1
 8000dc8:	e737      	b.n	8000c3a <__aeabi_fmul+0x92>
 8000dca:	f092 0f00 	teq	r2, #0
 8000dce:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0040      	lsleq	r0, r0, #1
 8000dd6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dda:	3a01      	subeq	r2, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fdiv+0xc2>
 8000dde:	ea40 000c 	orr.w	r0, r0, ip
 8000de2:	f093 0f00 	teq	r3, #0
 8000de6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0049      	lsleq	r1, r1, #1
 8000dee:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df2:	3b01      	subeq	r3, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fdiv+0xda>
 8000df6:	ea41 010c 	orr.w	r1, r1, ip
 8000dfa:	e795      	b.n	8000d28 <__aeabi_fdiv+0x18>
 8000dfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e00:	ea92 0f0c 	teq	r2, ip
 8000e04:	d108      	bne.n	8000e18 <__aeabi_fdiv+0x108>
 8000e06:	0242      	lsls	r2, r0, #9
 8000e08:	f47f af7d 	bne.w	8000d06 <__aeabi_fmul+0x15e>
 8000e0c:	ea93 0f0c 	teq	r3, ip
 8000e10:	f47f af70 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e776      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e18:	ea93 0f0c 	teq	r3, ip
 8000e1c:	d104      	bne.n	8000e28 <__aeabi_fdiv+0x118>
 8000e1e:	024b      	lsls	r3, r1, #9
 8000e20:	f43f af4c 	beq.w	8000cbc <__aeabi_fmul+0x114>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e76e      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e28:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e2c:	bf18      	it	ne
 8000e2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e32:	d1ca      	bne.n	8000dca <__aeabi_fdiv+0xba>
 8000e34:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e38:	f47f af5c 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e3c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e40:	f47f af3c 	bne.w	8000cbc <__aeabi_fmul+0x114>
 8000e44:	e75f      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e46:	bf00      	nop

08000e48 <__gesf2>:
 8000e48:	f04f 3cff 	mov.w	ip, #4294967295
 8000e4c:	e006      	b.n	8000e5c <__cmpsf2+0x4>
 8000e4e:	bf00      	nop

08000e50 <__lesf2>:
 8000e50:	f04f 0c01 	mov.w	ip, #1
 8000e54:	e002      	b.n	8000e5c <__cmpsf2+0x4>
 8000e56:	bf00      	nop

08000e58 <__cmpsf2>:
 8000e58:	f04f 0c01 	mov.w	ip, #1
 8000e5c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e6c:	bf18      	it	ne
 8000e6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e72:	d011      	beq.n	8000e98 <__cmpsf2+0x40>
 8000e74:	b001      	add	sp, #4
 8000e76:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e7a:	bf18      	it	ne
 8000e7c:	ea90 0f01 	teqne	r0, r1
 8000e80:	bf58      	it	pl
 8000e82:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e86:	bf88      	it	hi
 8000e88:	17c8      	asrhi	r0, r1, #31
 8000e8a:	bf38      	it	cc
 8000e8c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e90:	bf18      	it	ne
 8000e92:	f040 0001 	orrne.w	r0, r0, #1
 8000e96:	4770      	bx	lr
 8000e98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e9c:	d102      	bne.n	8000ea4 <__cmpsf2+0x4c>
 8000e9e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ea2:	d105      	bne.n	8000eb0 <__cmpsf2+0x58>
 8000ea4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea8:	d1e4      	bne.n	8000e74 <__cmpsf2+0x1c>
 8000eaa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eae:	d0e1      	beq.n	8000e74 <__cmpsf2+0x1c>
 8000eb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <__aeabi_cfrcmple>:
 8000eb8:	4684      	mov	ip, r0
 8000eba:	4608      	mov	r0, r1
 8000ebc:	4661      	mov	r1, ip
 8000ebe:	e7ff      	b.n	8000ec0 <__aeabi_cfcmpeq>

08000ec0 <__aeabi_cfcmpeq>:
 8000ec0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ec2:	f7ff ffc9 	bl	8000e58 <__cmpsf2>
 8000ec6:	2800      	cmp	r0, #0
 8000ec8:	bf48      	it	mi
 8000eca:	f110 0f00 	cmnmi.w	r0, #0
 8000ece:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ed0 <__aeabi_fcmpeq>:
 8000ed0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed4:	f7ff fff4 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000ed8:	bf0c      	ite	eq
 8000eda:	2001      	moveq	r0, #1
 8000edc:	2000      	movne	r0, #0
 8000ede:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_fcmplt>:
 8000ee4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee8:	f7ff ffea 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000eec:	bf34      	ite	cc
 8000eee:	2001      	movcc	r0, #1
 8000ef0:	2000      	movcs	r0, #0
 8000ef2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef6:	bf00      	nop

08000ef8 <__aeabi_fcmple>:
 8000ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000efc:	f7ff ffe0 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000f00:	bf94      	ite	ls
 8000f02:	2001      	movls	r0, #1
 8000f04:	2000      	movhi	r0, #0
 8000f06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0a:	bf00      	nop

08000f0c <__aeabi_fcmpge>:
 8000f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f10:	f7ff ffd2 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f14:	bf94      	ite	ls
 8000f16:	2001      	movls	r0, #1
 8000f18:	2000      	movhi	r0, #0
 8000f1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1e:	bf00      	nop

08000f20 <__aeabi_fcmpgt>:
 8000f20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f24:	f7ff ffc8 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f28:	bf34      	ite	cc
 8000f2a:	2001      	movcc	r0, #1
 8000f2c:	2000      	movcs	r0, #0
 8000f2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f32:	bf00      	nop

08000f34 <__aeabi_f2uiz>:
 8000f34:	0042      	lsls	r2, r0, #1
 8000f36:	d20e      	bcs.n	8000f56 <__aeabi_f2uiz+0x22>
 8000f38:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f3c:	d30b      	bcc.n	8000f56 <__aeabi_f2uiz+0x22>
 8000f3e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f42:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f46:	d409      	bmi.n	8000f5c <__aeabi_f2uiz+0x28>
 8000f48:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f50:	fa23 f002 	lsr.w	r0, r3, r2
 8000f54:	4770      	bx	lr
 8000f56:	f04f 0000 	mov.w	r0, #0
 8000f5a:	4770      	bx	lr
 8000f5c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f60:	d101      	bne.n	8000f66 <__aeabi_f2uiz+0x32>
 8000f62:	0242      	lsls	r2, r0, #9
 8000f64:	d102      	bne.n	8000f6c <__aeabi_f2uiz+0x38>
 8000f66:	f04f 30ff 	mov.w	r0, #4294967295
 8000f6a:	4770      	bx	lr
 8000f6c:	f04f 0000 	mov.w	r0, #0
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <huansic_jy62_init>:
uint8_t setBaud9600_pack[3] = { 0xFF, 0xAA, 0x64 };
uint8_t setHorizontal_pack[3] = { 0xFF, 0xAA, 0x65 };
uint8_t setVertical_pack[3] = { 0xFF, 0xAA, 0x66 };
uint8_t sleepAndAwake_pack[3] = { 0xFF, 0xAA, 0x60 };

void huansic_jy62_init(JY62_HandleTypeDef *hjy62) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	if(!hjy62) return;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d038      	beq.n	8000ff4 <huansic_jy62_init+0x80>
	if(!hjy62->uartPort) return;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d036      	beq.n	8000ff8 <huansic_jy62_init+0x84>

	huansic_jy62_resetAngle(hjy62);
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f000 f838 	bl	8001000 <huansic_jy62_resetAngle>

	hjy62->accel_x = 0;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f04f 0200 	mov.w	r2, #0
 8000f96:	605a      	str	r2, [r3, #4]
	hjy62->accel_y = 0;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f04f 0200 	mov.w	r2, #0
 8000f9e:	609a      	str	r2, [r3, #8]
	hjy62->accel_z = 0;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f04f 0200 	mov.w	r2, #0
 8000fa6:	60da      	str	r2, [r3, #12]
	hjy62->omega_x = 0;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	611a      	str	r2, [r3, #16]
	hjy62->omega_y = 0;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f04f 0200 	mov.w	r2, #0
 8000fb6:	615a      	str	r2, [r3, #20]
	hjy62->omega_z = 0;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	f04f 0200 	mov.w	r2, #0
 8000fbe:	619a      	str	r2, [r3, #24]
	hjy62->theta_x = 0;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f04f 0200 	mov.w	r2, #0
 8000fc6:	61da      	str	r2, [r3, #28]
	hjy62->theta_y = 0;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f04f 0200 	mov.w	r2, #0
 8000fce:	621a      	str	r2, [r3, #32]
	hjy62->theta_z = 0;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f04f 0200 	mov.w	r2, #0
 8000fd6:	625a      	str	r2, [r3, #36]	; 0x24

	hjy62->lastUpdated = HAL_GetTick();
 8000fd8:	f001 ff98 	bl	8002f0c <HAL_GetTick>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	629a      	str	r2, [r3, #40]	; 0x28

	HAL_UART_Receive_DMA(hjy62->uartPort, hjy62->buffer, JY62_MESSAGE_LENGTH);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6818      	ldr	r0, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	332c      	adds	r3, #44	; 0x2c
 8000fea:	220b      	movs	r2, #11
 8000fec:	4619      	mov	r1, r3
 8000fee:	f004 fb42 	bl	8005676 <HAL_UART_Receive_DMA>
 8000ff2:	e002      	b.n	8000ffa <huansic_jy62_init+0x86>
	if(!hjy62) return;
 8000ff4:	bf00      	nop
 8000ff6:	e000      	b.n	8000ffa <huansic_jy62_init+0x86>
	if(!hjy62->uartPort) return;
 8000ff8:	bf00      	nop
}
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <huansic_jy62_resetAngle>:

void huansic_jy62_resetAngle(JY62_HandleTypeDef *hjy62) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(hjy62->uartPort, initAngle_pack, 3, HAL_MAX_DELAY);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6818      	ldr	r0, [r3, #0]
 800100c:	f04f 33ff 	mov.w	r3, #4294967295
 8001010:	2203      	movs	r2, #3
 8001012:	4903      	ldr	r1, [pc, #12]	; (8001020 <huansic_jy62_resetAngle+0x20>)
 8001014:	f004 fa9d 	bl	8005552 <HAL_UART_Transmit>
}
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20000000 	.word	0x20000000
 8001024:	00000000 	.word	0x00000000

08001028 <huansic_jy62_decodePackage>:

void huansic_jy62_decodePackage(JY62_HandleTypeDef *hjy62) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	// package header
	if (hjy62->buffer[0] != 0x55)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001036:	2b55      	cmp	r3, #85	; 0x55
 8001038:	f040 81f2 	bne.w	8001420 <huansic_jy62_decodePackage+0x3f8>
		return;

	// checksum
	uint8_t sum = hjy62->buffer[0] + hjy62->buffer[1] + hjy62->buffer[2] + hjy62->buffer[3]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001048:	4413      	add	r3, r2
 800104a:	b2da      	uxtb	r2, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8001052:	4413      	add	r3, r2
 8001054:	b2da      	uxtb	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800105c:	4413      	add	r3, r2
 800105e:	b2da      	uxtb	r2, r3
			+ hjy62->buffer[4] + hjy62->buffer[5] + hjy62->buffer[6] + hjy62->buffer[7]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001066:	4413      	add	r3, r2
 8001068:	b2da      	uxtb	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001070:	4413      	add	r3, r2
 8001072:	b2da      	uxtb	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800107a:	4413      	add	r3, r2
 800107c:	b2da      	uxtb	r2, r3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8001084:	4413      	add	r3, r2
 8001086:	b2da      	uxtb	r2, r3
			+ hjy62->buffer[8] + hjy62->buffer[9];
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800108e:	4413      	add	r3, r2
 8001090:	b2da      	uxtb	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
	uint8_t sum = hjy62->buffer[0] + hjy62->buffer[1] + hjy62->buffer[2] + hjy62->buffer[3]
 8001098:	4413      	add	r3, r2
 800109a:	73fb      	strb	r3, [r7, #15]
	if (hjy62->buffer[10] != sum)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80010a2:	7bfa      	ldrb	r2, [r7, #15]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	f040 81bd 	bne.w	8001424 <huansic_jy62_decodePackage+0x3fc>
		return;

	// decoding
	int16_t temp;
	if (hjy62->buffer[1] == 0x51) {		// acceleration
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80010b0:	2b51      	cmp	r3, #81	; 0x51
 80010b2:	d175      	bne.n	80011a0 <huansic_jy62_decodePackage+0x178>
		temp = (hjy62->buffer[3] << 8) | hjy62->buffer[2];
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80010ba:	021b      	lsls	r3, r3, #8
 80010bc:	b21a      	sxth	r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80010c4:	b21b      	sxth	r3, r3
 80010c6:	4313      	orrs	r3, r2
 80010c8:	81bb      	strh	r3, [r7, #12]
		hjy62->accel_x = temp / 32768.0 * 16.0;
 80010ca:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff f990 	bl	80003f4 <__aeabi_i2d>
 80010d4:	f04f 0200 	mov.w	r2, #0
 80010d8:	4b8d      	ldr	r3, [pc, #564]	; (8001310 <huansic_jy62_decodePackage+0x2e8>)
 80010da:	f7ff fb1f 	bl	800071c <__aeabi_ddiv>
 80010de:	4602      	mov	r2, r0
 80010e0:	460b      	mov	r3, r1
 80010e2:	4610      	mov	r0, r2
 80010e4:	4619      	mov	r1, r3
 80010e6:	f04f 0200 	mov.w	r2, #0
 80010ea:	4b8a      	ldr	r3, [pc, #552]	; (8001314 <huansic_jy62_decodePackage+0x2ec>)
 80010ec:	f7ff f9ec 	bl	80004c8 <__aeabi_dmul>
 80010f0:	4602      	mov	r2, r0
 80010f2:	460b      	mov	r3, r1
 80010f4:	4610      	mov	r0, r2
 80010f6:	4619      	mov	r1, r3
 80010f8:	f7ff fbf8 	bl	80008ec <__aeabi_d2f>
 80010fc:	4602      	mov	r2, r0
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	605a      	str	r2, [r3, #4]
		temp = (hjy62->buffer[5] << 8) | hjy62->buffer[4];
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001108:	021b      	lsls	r3, r3, #8
 800110a:	b21a      	sxth	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001112:	b21b      	sxth	r3, r3
 8001114:	4313      	orrs	r3, r2
 8001116:	81bb      	strh	r3, [r7, #12]
		hjy62->accel_y = temp / 32768.0 * 16.0;
 8001118:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff f969 	bl	80003f4 <__aeabi_i2d>
 8001122:	f04f 0200 	mov.w	r2, #0
 8001126:	4b7a      	ldr	r3, [pc, #488]	; (8001310 <huansic_jy62_decodePackage+0x2e8>)
 8001128:	f7ff faf8 	bl	800071c <__aeabi_ddiv>
 800112c:	4602      	mov	r2, r0
 800112e:	460b      	mov	r3, r1
 8001130:	4610      	mov	r0, r2
 8001132:	4619      	mov	r1, r3
 8001134:	f04f 0200 	mov.w	r2, #0
 8001138:	4b76      	ldr	r3, [pc, #472]	; (8001314 <huansic_jy62_decodePackage+0x2ec>)
 800113a:	f7ff f9c5 	bl	80004c8 <__aeabi_dmul>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	4610      	mov	r0, r2
 8001144:	4619      	mov	r1, r3
 8001146:	f7ff fbd1 	bl	80008ec <__aeabi_d2f>
 800114a:	4602      	mov	r2, r0
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	609a      	str	r2, [r3, #8]
		temp = (hjy62->buffer[7] << 8) | hjy62->buffer[6];
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8001156:	021b      	lsls	r3, r3, #8
 8001158:	b21a      	sxth	r2, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001160:	b21b      	sxth	r3, r3
 8001162:	4313      	orrs	r3, r2
 8001164:	81bb      	strh	r3, [r7, #12]
		hjy62->accel_z = temp / 32768.0 * 16.0;
 8001166:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f942 	bl	80003f4 <__aeabi_i2d>
 8001170:	f04f 0200 	mov.w	r2, #0
 8001174:	4b66      	ldr	r3, [pc, #408]	; (8001310 <huansic_jy62_decodePackage+0x2e8>)
 8001176:	f7ff fad1 	bl	800071c <__aeabi_ddiv>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	4610      	mov	r0, r2
 8001180:	4619      	mov	r1, r3
 8001182:	f04f 0200 	mov.w	r2, #0
 8001186:	4b63      	ldr	r3, [pc, #396]	; (8001314 <huansic_jy62_decodePackage+0x2ec>)
 8001188:	f7ff f99e 	bl	80004c8 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f7ff fbaa 	bl	80008ec <__aeabi_d2f>
 8001198:	4602      	mov	r2, r0
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	e139      	b.n	8001414 <huansic_jy62_decodePackage+0x3ec>
	} else if (hjy62->buffer[1] == 0x52) {		// angular speed
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80011a6:	2b52      	cmp	r3, #82	; 0x52
 80011a8:	f040 80ba 	bne.w	8001320 <huansic_jy62_decodePackage+0x2f8>
		temp = (hjy62->buffer[3] << 8) | hjy62->buffer[2];
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80011b2:	021b      	lsls	r3, r3, #8
 80011b4:	b21a      	sxth	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80011bc:	b21b      	sxth	r3, r3
 80011be:	4313      	orrs	r3, r2
 80011c0:	81bb      	strh	r3, [r7, #12]
		hjy62->omega_x = temp / 32768.0 * 2000.0 / 180.0 * M_PI;
 80011c2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff f914 	bl	80003f4 <__aeabi_i2d>
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	4b4f      	ldr	r3, [pc, #316]	; (8001310 <huansic_jy62_decodePackage+0x2e8>)
 80011d2:	f7ff faa3 	bl	800071c <__aeabi_ddiv>
 80011d6:	4602      	mov	r2, r0
 80011d8:	460b      	mov	r3, r1
 80011da:	4610      	mov	r0, r2
 80011dc:	4619      	mov	r1, r3
 80011de:	f04f 0200 	mov.w	r2, #0
 80011e2:	4b4d      	ldr	r3, [pc, #308]	; (8001318 <huansic_jy62_decodePackage+0x2f0>)
 80011e4:	f7ff f970 	bl	80004c8 <__aeabi_dmul>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	4610      	mov	r0, r2
 80011ee:	4619      	mov	r1, r3
 80011f0:	f04f 0200 	mov.w	r2, #0
 80011f4:	4b49      	ldr	r3, [pc, #292]	; (800131c <huansic_jy62_decodePackage+0x2f4>)
 80011f6:	f7ff fa91 	bl	800071c <__aeabi_ddiv>
 80011fa:	4602      	mov	r2, r0
 80011fc:	460b      	mov	r3, r1
 80011fe:	4610      	mov	r0, r2
 8001200:	4619      	mov	r1, r3
 8001202:	a341      	add	r3, pc, #260	; (adr r3, 8001308 <huansic_jy62_decodePackage+0x2e0>)
 8001204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001208:	f7ff f95e 	bl	80004c8 <__aeabi_dmul>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4610      	mov	r0, r2
 8001212:	4619      	mov	r1, r3
 8001214:	f7ff fb6a 	bl	80008ec <__aeabi_d2f>
 8001218:	4602      	mov	r2, r0
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	611a      	str	r2, [r3, #16]
		temp = (hjy62->buffer[5] << 8) | hjy62->buffer[4];
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001224:	021b      	lsls	r3, r3, #8
 8001226:	b21a      	sxth	r2, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800122e:	b21b      	sxth	r3, r3
 8001230:	4313      	orrs	r3, r2
 8001232:	81bb      	strh	r3, [r7, #12]
		hjy62->omega_y = temp / 32768.0 * 2000.0 / 180.0 * M_PI;
 8001234:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff f8db 	bl	80003f4 <__aeabi_i2d>
 800123e:	f04f 0200 	mov.w	r2, #0
 8001242:	4b33      	ldr	r3, [pc, #204]	; (8001310 <huansic_jy62_decodePackage+0x2e8>)
 8001244:	f7ff fa6a 	bl	800071c <__aeabi_ddiv>
 8001248:	4602      	mov	r2, r0
 800124a:	460b      	mov	r3, r1
 800124c:	4610      	mov	r0, r2
 800124e:	4619      	mov	r1, r3
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	4b30      	ldr	r3, [pc, #192]	; (8001318 <huansic_jy62_decodePackage+0x2f0>)
 8001256:	f7ff f937 	bl	80004c8 <__aeabi_dmul>
 800125a:	4602      	mov	r2, r0
 800125c:	460b      	mov	r3, r1
 800125e:	4610      	mov	r0, r2
 8001260:	4619      	mov	r1, r3
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	4b2d      	ldr	r3, [pc, #180]	; (800131c <huansic_jy62_decodePackage+0x2f4>)
 8001268:	f7ff fa58 	bl	800071c <__aeabi_ddiv>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4610      	mov	r0, r2
 8001272:	4619      	mov	r1, r3
 8001274:	a324      	add	r3, pc, #144	; (adr r3, 8001308 <huansic_jy62_decodePackage+0x2e0>)
 8001276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800127a:	f7ff f925 	bl	80004c8 <__aeabi_dmul>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	4610      	mov	r0, r2
 8001284:	4619      	mov	r1, r3
 8001286:	f7ff fb31 	bl	80008ec <__aeabi_d2f>
 800128a:	4602      	mov	r2, r0
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	615a      	str	r2, [r3, #20]
		temp = (hjy62->buffer[7] << 8) | hjy62->buffer[6];
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8001296:	021b      	lsls	r3, r3, #8
 8001298:	b21a      	sxth	r2, r3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	4313      	orrs	r3, r2
 80012a4:	81bb      	strh	r3, [r7, #12]
		hjy62->omega_z = temp / 32768.0 * 2000.0 / 180.0 * M_PI;
 80012a6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff f8a2 	bl	80003f4 <__aeabi_i2d>
 80012b0:	f04f 0200 	mov.w	r2, #0
 80012b4:	4b16      	ldr	r3, [pc, #88]	; (8001310 <huansic_jy62_decodePackage+0x2e8>)
 80012b6:	f7ff fa31 	bl	800071c <__aeabi_ddiv>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	4610      	mov	r0, r2
 80012c0:	4619      	mov	r1, r3
 80012c2:	f04f 0200 	mov.w	r2, #0
 80012c6:	4b14      	ldr	r3, [pc, #80]	; (8001318 <huansic_jy62_decodePackage+0x2f0>)
 80012c8:	f7ff f8fe 	bl	80004c8 <__aeabi_dmul>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	4610      	mov	r0, r2
 80012d2:	4619      	mov	r1, r3
 80012d4:	f04f 0200 	mov.w	r2, #0
 80012d8:	4b10      	ldr	r3, [pc, #64]	; (800131c <huansic_jy62_decodePackage+0x2f4>)
 80012da:	f7ff fa1f 	bl	800071c <__aeabi_ddiv>
 80012de:	4602      	mov	r2, r0
 80012e0:	460b      	mov	r3, r1
 80012e2:	4610      	mov	r0, r2
 80012e4:	4619      	mov	r1, r3
 80012e6:	a308      	add	r3, pc, #32	; (adr r3, 8001308 <huansic_jy62_decodePackage+0x2e0>)
 80012e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ec:	f7ff f8ec 	bl	80004c8 <__aeabi_dmul>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4610      	mov	r0, r2
 80012f6:	4619      	mov	r1, r3
 80012f8:	f7ff faf8 	bl	80008ec <__aeabi_d2f>
 80012fc:	4602      	mov	r2, r0
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	619a      	str	r2, [r3, #24]
 8001302:	e087      	b.n	8001414 <huansic_jy62_decodePackage+0x3ec>
 8001304:	f3af 8000 	nop.w
 8001308:	54442d18 	.word	0x54442d18
 800130c:	400921fb 	.word	0x400921fb
 8001310:	40e00000 	.word	0x40e00000
 8001314:	40300000 	.word	0x40300000
 8001318:	409f4000 	.word	0x409f4000
 800131c:	40668000 	.word	0x40668000
	} else if (hjy62->buffer[1] == 0x53) {		// angle
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001326:	2b53      	cmp	r3, #83	; 0x53
 8001328:	d174      	bne.n	8001414 <huansic_jy62_decodePackage+0x3ec>
		temp = (hjy62->buffer[3] << 8) | hjy62->buffer[2];
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8001330:	021b      	lsls	r3, r3, #8
 8001332:	b21a      	sxth	r2, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800133a:	b21b      	sxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	81bb      	strh	r3, [r7, #12]
		hjy62->theta_x = temp / 32768.0 * M_PI;
 8001340:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff f855 	bl	80003f4 <__aeabi_i2d>
 800134a:	f04f 0200 	mov.w	r2, #0
 800134e:	4b3a      	ldr	r3, [pc, #232]	; (8001438 <huansic_jy62_decodePackage+0x410>)
 8001350:	f7ff f9e4 	bl	800071c <__aeabi_ddiv>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	4610      	mov	r0, r2
 800135a:	4619      	mov	r1, r3
 800135c:	a334      	add	r3, pc, #208	; (adr r3, 8001430 <huansic_jy62_decodePackage+0x408>)
 800135e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001362:	f7ff f8b1 	bl	80004c8 <__aeabi_dmul>
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	4610      	mov	r0, r2
 800136c:	4619      	mov	r1, r3
 800136e:	f7ff fabd 	bl	80008ec <__aeabi_d2f>
 8001372:	4602      	mov	r2, r0
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	61da      	str	r2, [r3, #28]
		temp = (hjy62->buffer[5] << 8) | hjy62->buffer[4];
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800137e:	021b      	lsls	r3, r3, #8
 8001380:	b21a      	sxth	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	81bb      	strh	r3, [r7, #12]
		hjy62->theta_y = temp / 32768.0 * M_PI;
 800138e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff f82e 	bl	80003f4 <__aeabi_i2d>
 8001398:	f04f 0200 	mov.w	r2, #0
 800139c:	4b26      	ldr	r3, [pc, #152]	; (8001438 <huansic_jy62_decodePackage+0x410>)
 800139e:	f7ff f9bd 	bl	800071c <__aeabi_ddiv>
 80013a2:	4602      	mov	r2, r0
 80013a4:	460b      	mov	r3, r1
 80013a6:	4610      	mov	r0, r2
 80013a8:	4619      	mov	r1, r3
 80013aa:	a321      	add	r3, pc, #132	; (adr r3, 8001430 <huansic_jy62_decodePackage+0x408>)
 80013ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b0:	f7ff f88a 	bl	80004c8 <__aeabi_dmul>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	4610      	mov	r0, r2
 80013ba:	4619      	mov	r1, r3
 80013bc:	f7ff fa96 	bl	80008ec <__aeabi_d2f>
 80013c0:	4602      	mov	r2, r0
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	621a      	str	r2, [r3, #32]
		temp = (hjy62->buffer[7] << 8) | hjy62->buffer[6];
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80013cc:	021b      	lsls	r3, r3, #8
 80013ce:	b21a      	sxth	r2, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80013d6:	b21b      	sxth	r3, r3
 80013d8:	4313      	orrs	r3, r2
 80013da:	81bb      	strh	r3, [r7, #12]
		hjy62->theta_z = temp / 32768.0 * M_PI;
 80013dc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff f807 	bl	80003f4 <__aeabi_i2d>
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	4b13      	ldr	r3, [pc, #76]	; (8001438 <huansic_jy62_decodePackage+0x410>)
 80013ec:	f7ff f996 	bl	800071c <__aeabi_ddiv>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	4610      	mov	r0, r2
 80013f6:	4619      	mov	r1, r3
 80013f8:	a30d      	add	r3, pc, #52	; (adr r3, 8001430 <huansic_jy62_decodePackage+0x408>)
 80013fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fe:	f7ff f863 	bl	80004c8 <__aeabi_dmul>
 8001402:	4602      	mov	r2, r0
 8001404:	460b      	mov	r3, r1
 8001406:	4610      	mov	r0, r2
 8001408:	4619      	mov	r1, r3
 800140a:	f7ff fa6f 	bl	80008ec <__aeabi_d2f>
 800140e:	4602      	mov	r2, r0
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	625a      	str	r2, [r3, #36]	; 0x24
	}

	// record current time
	hjy62->lastUpdated = HAL_GetTick();
 8001414:	f001 fd7a 	bl	8002f0c <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	629a      	str	r2, [r3, #40]	; 0x28
 800141e:	e002      	b.n	8001426 <huansic_jy62_decodePackage+0x3fe>
		return;
 8001420:	bf00      	nop
 8001422:	e000      	b.n	8001426 <huansic_jy62_decodePackage+0x3fe>
		return;
 8001424:	bf00      	nop
}
 8001426:	3710      	adds	r7, #16
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	f3af 8000 	nop.w
 8001430:	54442d18 	.word	0x54442d18
 8001434:	400921fb 	.word	0x400921fb
 8001438:	40e00000 	.word	0x40e00000

0800143c <huansic_jy62_setDMA>:

void huansic_jy62_setDMA(JY62_HandleTypeDef *hjy62) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(hjy62->uartPort, hjy62->buffer, JY62_MESSAGE_LENGTH);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6818      	ldr	r0, [r3, #0]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	332c      	adds	r3, #44	; 0x2c
 800144c:	220b      	movs	r2, #11
 800144e:	4619      	mov	r1, r3
 8001450:	f004 f911 	bl	8005676 <HAL_UART_Receive_DMA>
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <huansic_order_new>:
	uint8_t i;
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++)
		orderBuffers[i].id = -1;
}

Order* huansic_order_new(int8_t id) {
 800145c:	b480      	push	{r7}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
	if (id == -1)
 8001466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800146e:	d101      	bne.n	8001474 <huansic_order_new+0x18>
		return 0;
 8001470:	2300      	movs	r3, #0
 8001472:	e046      	b.n	8001502 <huansic_order_new+0xa6>

	uint8_t i;

	// find duplicates
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++) {
 8001474:	2300      	movs	r3, #0
 8001476:	73fb      	strb	r3, [r7, #15]
 8001478:	e017      	b.n	80014aa <huansic_order_new+0x4e>
		if (orderBuffers[i].id == id)
 800147a:	7bfa      	ldrb	r2, [r7, #15]
 800147c:	4923      	ldr	r1, [pc, #140]	; (800150c <huansic_order_new+0xb0>)
 800147e:	4613      	mov	r3, r2
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	4413      	add	r3, r2
 8001484:	00db      	lsls	r3, r3, #3
 8001486:	440b      	add	r3, r1
 8001488:	3310      	adds	r3, #16
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001490:	429a      	cmp	r2, r3
 8001492:	d107      	bne.n	80014a4 <huansic_order_new+0x48>
			return &orderBuffers[i];
 8001494:	7bfa      	ldrb	r2, [r7, #15]
 8001496:	4613      	mov	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	4413      	add	r3, r2
 800149c:	00db      	lsls	r3, r3, #3
 800149e:	4a1b      	ldr	r2, [pc, #108]	; (800150c <huansic_order_new+0xb0>)
 80014a0:	4413      	add	r3, r2
 80014a2:	e02e      	b.n	8001502 <huansic_order_new+0xa6>
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++) {
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
 80014a6:	3301      	adds	r3, #1
 80014a8:	73fb      	strb	r3, [r7, #15]
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	2b3b      	cmp	r3, #59	; 0x3b
 80014ae:	d9e4      	bls.n	800147a <huansic_order_new+0x1e>
	}

	// find spares
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++) {
 80014b0:	2300      	movs	r3, #0
 80014b2:	73fb      	strb	r3, [r7, #15]
 80014b4:	e021      	b.n	80014fa <huansic_order_new+0x9e>
		if (orderBuffers[i].id == -1) {
 80014b6:	7bfa      	ldrb	r2, [r7, #15]
 80014b8:	4914      	ldr	r1, [pc, #80]	; (800150c <huansic_order_new+0xb0>)
 80014ba:	4613      	mov	r3, r2
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	4413      	add	r3, r2
 80014c0:	00db      	lsls	r3, r3, #3
 80014c2:	440b      	add	r3, r1
 80014c4:	3310      	adds	r3, #16
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014cc:	d112      	bne.n	80014f4 <huansic_order_new+0x98>
			orderBuffers[i].id = id;
 80014ce:	7bfa      	ldrb	r2, [r7, #15]
 80014d0:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80014d4:	480d      	ldr	r0, [pc, #52]	; (800150c <huansic_order_new+0xb0>)
 80014d6:	4613      	mov	r3, r2
 80014d8:	005b      	lsls	r3, r3, #1
 80014da:	4413      	add	r3, r2
 80014dc:	00db      	lsls	r3, r3, #3
 80014de:	4403      	add	r3, r0
 80014e0:	3310      	adds	r3, #16
 80014e2:	6019      	str	r1, [r3, #0]
			return &orderBuffers[i];
 80014e4:	7bfa      	ldrb	r2, [r7, #15]
 80014e6:	4613      	mov	r3, r2
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	4413      	add	r3, r2
 80014ec:	00db      	lsls	r3, r3, #3
 80014ee:	4a07      	ldr	r2, [pc, #28]	; (800150c <huansic_order_new+0xb0>)
 80014f0:	4413      	add	r3, r2
 80014f2:	e006      	b.n	8001502 <huansic_order_new+0xa6>
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++) {
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	3301      	adds	r3, #1
 80014f8:	73fb      	strb	r3, [r7, #15]
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	2b3b      	cmp	r3, #59	; 0x3b
 80014fe:	d9da      	bls.n	80014b6 <huansic_order_new+0x5a>
		}
	}

	return 0;
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	3714      	adds	r7, #20
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr
 800150c:	20000090 	.word	0x20000090

08001510 <huansic_motor_init>:
 *      Author: Zonghuan Wu
 */

#include "huansic_motorlib.h"

void huansic_motor_init(Motor_HandleTypeDef *hmotor) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	// checking some stuff
	assert(hmotor->counter);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d105      	bne.n	800152c <huansic_motor_init+0x1c>
 8001520:	4b55      	ldr	r3, [pc, #340]	; (8001678 <huansic_motor_init+0x168>)
 8001522:	4a56      	ldr	r2, [pc, #344]	; (800167c <huansic_motor_init+0x16c>)
 8001524:	210c      	movs	r1, #12
 8001526:	4856      	ldr	r0, [pc, #344]	; (8001680 <huansic_motor_init+0x170>)
 8001528:	f004 fb2a 	bl	8005b80 <__assert_func>
	assert(hmotor->posTimer);	// the negative channel CAN be NULL
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d105      	bne.n	8001540 <huansic_motor_init+0x30>
 8001534:	4b53      	ldr	r3, [pc, #332]	; (8001684 <huansic_motor_init+0x174>)
 8001536:	4a51      	ldr	r2, [pc, #324]	; (800167c <huansic_motor_init+0x16c>)
 8001538:	210d      	movs	r1, #13
 800153a:	4851      	ldr	r0, [pc, #324]	; (8001680 <huansic_motor_init+0x170>)
 800153c:	f004 fb20 	bl	8005b80 <__assert_func>
	assert(hmotor->dt);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6a1b      	ldr	r3, [r3, #32]
 8001544:	f04f 0100 	mov.w	r1, #0
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fcc1 	bl	8000ed0 <__aeabi_fcmpeq>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d005      	beq.n	8001560 <huansic_motor_init+0x50>
 8001554:	4b4c      	ldr	r3, [pc, #304]	; (8001688 <huansic_motor_init+0x178>)
 8001556:	4a49      	ldr	r2, [pc, #292]	; (800167c <huansic_motor_init+0x16c>)
 8001558:	210e      	movs	r1, #14
 800155a:	4849      	ldr	r0, [pc, #292]	; (8001680 <huansic_motor_init+0x170>)
 800155c:	f004 fb10 	bl	8005b80 <__assert_func>

	// initialize
	hmotor->lastTick = 0;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	625a      	str	r2, [r3, #36]	; 0x24
	hmotor->lastError = 0;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f04f 0200 	mov.w	r2, #0
 800156c:	629a      	str	r2, [r3, #40]	; 0x28
	hmotor->lastSpeed = 0;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f04f 0200 	mov.w	r2, #0
 8001574:	62da      	str	r2, [r3, #44]	; 0x2c
	hmotor->last5Speed = 0;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f04f 0200 	mov.w	r2, #0
 800157c:	631a      	str	r2, [r3, #48]	; 0x30
	hmotor->sumError = 0;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f04f 0200 	mov.w	r2, #0
 8001584:	635a      	str	r2, [r3, #52]	; 0x34
	hmotor->goalSpeed = 0;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f04f 0200 	mov.w	r2, #0
 800158c:	639a      	str	r2, [r3, #56]	; 0x38
	hmotor->counter->Instance->CNT = 0;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2200      	movs	r2, #0
 8001596:	625a      	str	r2, [r3, #36]	; 0x24

	// shut down the motor for now

	if (hmotor->pos_channel == TIM_CHANNEL_1)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d105      	bne.n	80015ac <huansic_motor_init+0x9c>
		hmotor->posTimer->Instance->CCR1 = 0;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2200      	movs	r2, #0
 80015a8:	635a      	str	r2, [r3, #52]	; 0x34
 80015aa:	e01c      	b.n	80015e6 <huansic_motor_init+0xd6>
	else if (hmotor->pos_channel == TIM_CHANNEL_2)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	2b04      	cmp	r3, #4
 80015b2:	d105      	bne.n	80015c0 <huansic_motor_init+0xb0>
		hmotor->posTimer->Instance->CCR2 = 0;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2200      	movs	r2, #0
 80015bc:	639a      	str	r2, [r3, #56]	; 0x38
 80015be:	e012      	b.n	80015e6 <huansic_motor_init+0xd6>
	else if (hmotor->pos_channel == TIM_CHANNEL_3)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	2b08      	cmp	r3, #8
 80015c6:	d105      	bne.n	80015d4 <huansic_motor_init+0xc4>
		hmotor->posTimer->Instance->CCR3 = 0;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2200      	movs	r2, #0
 80015d0:	63da      	str	r2, [r3, #60]	; 0x3c
 80015d2:	e008      	b.n	80015e6 <huansic_motor_init+0xd6>
	else if (hmotor->pos_channel == TIM_CHANNEL_4)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	2b0c      	cmp	r3, #12
 80015da:	d104      	bne.n	80015e6 <huansic_motor_init+0xd6>
		hmotor->posTimer->Instance->CCR4 = 0;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2200      	movs	r2, #0
 80015e4:	641a      	str	r2, [r3, #64]	; 0x40
	else
		;

	if (hmotor->negTimer) {
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d026      	beq.n	800163c <huansic_motor_init+0x12c>
		if (hmotor->neg_channel == TIM_CHANNEL_1)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	691b      	ldr	r3, [r3, #16]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d105      	bne.n	8001602 <huansic_motor_init+0xf2>
			hmotor->negTimer->Instance->CCR1 = 0;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2200      	movs	r2, #0
 80015fe:	635a      	str	r2, [r3, #52]	; 0x34
 8001600:	e01c      	b.n	800163c <huansic_motor_init+0x12c>
		else if (hmotor->neg_channel == TIM_CHANNEL_2)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	691b      	ldr	r3, [r3, #16]
 8001606:	2b04      	cmp	r3, #4
 8001608:	d105      	bne.n	8001616 <huansic_motor_init+0x106>
			hmotor->negTimer->Instance->CCR2 = 0;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2200      	movs	r2, #0
 8001612:	639a      	str	r2, [r3, #56]	; 0x38
 8001614:	e012      	b.n	800163c <huansic_motor_init+0x12c>
		else if (hmotor->neg_channel == TIM_CHANNEL_3)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	691b      	ldr	r3, [r3, #16]
 800161a:	2b08      	cmp	r3, #8
 800161c:	d105      	bne.n	800162a <huansic_motor_init+0x11a>
			hmotor->negTimer->Instance->CCR3 = 0;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2200      	movs	r2, #0
 8001626:	63da      	str	r2, [r3, #60]	; 0x3c
 8001628:	e008      	b.n	800163c <huansic_motor_init+0x12c>
		else if (hmotor->neg_channel == TIM_CHANNEL_4)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	691b      	ldr	r3, [r3, #16]
 800162e:	2b0c      	cmp	r3, #12
 8001630:	d104      	bne.n	800163c <huansic_motor_init+0x12c>
			hmotor->negTimer->Instance->CCR4 = 0;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2200      	movs	r2, #0
 800163a:	641a      	str	r2, [r3, #64]	; 0x40
		else
			;
	}
	// and start the counter and timer
	HAL_TIM_Encoder_Start(hmotor->counter, TIM_CHANNEL_ALL);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	213c      	movs	r1, #60	; 0x3c
 8001642:	4618      	mov	r0, r3
 8001644:	f003 f8de 	bl	8004804 <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(hmotor->posTimer, hmotor->pos_channel);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	685a      	ldr	r2, [r3, #4]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	4619      	mov	r1, r3
 8001652:	4610      	mov	r0, r2
 8001654:	f002 ff92 	bl	800457c <HAL_TIM_PWM_Start>
	if (hmotor->negTimer)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d007      	beq.n	8001670 <huansic_motor_init+0x160>
		HAL_TIM_PWM_Start(hmotor->negTimer, hmotor->neg_channel);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689a      	ldr	r2, [r3, #8]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	4619      	mov	r1, r3
 800166a:	4610      	mov	r0, r2
 800166c:	f002 ff86 	bl	800457c <HAL_TIM_PWM_Start>
}
 8001670:	bf00      	nop
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	08006c38 	.word	0x08006c38
 800167c:	08006c98 	.word	0x08006c98
 8001680:	08006c48 	.word	0x08006c48
 8001684:	08006c68 	.word	0x08006c68
 8001688:	08006c7c 	.word	0x08006c7c

0800168c <huansic_motor_pid>:

void huansic_motor_pid(Motor_HandleTypeDef *hmotor) {
 800168c:	b590      	push	{r4, r7, lr}
 800168e:	b087      	sub	sp, #28
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
	int32_t diffTick = hmotor->counter->Instance->CNT - hmotor->lastTick;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	617b      	str	r3, [r7, #20]

	hmotor->lastTick = hmotor->counter->Instance->CNT;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	625a      	str	r2, [r3, #36]	; 0x24

	hmotor->lastSpeed = (float) diffTick / hmotor->dt;
 80016b0:	6978      	ldr	r0, [r7, #20]
 80016b2:	f7ff fa25 	bl	8000b00 <__aeabi_i2f>
 80016b6:	4602      	mov	r2, r0
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a1b      	ldr	r3, [r3, #32]
 80016bc:	4619      	mov	r1, r3
 80016be:	4610      	mov	r0, r2
 80016c0:	f7ff fb26 	bl	8000d10 <__aeabi_fdiv>
 80016c4:	4603      	mov	r3, r0
 80016c6:	461a      	mov	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	62da      	str	r2, [r3, #44]	; 0x2c
	//hmotor->last5Speed = (4.0 * hmotor->last5Speed + hmotor->lastSpeed) / 5.0;

	// Derivative
	float dError = hmotor->lastError - (hmotor->goalSpeed - hmotor->lastSpeed);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d8:	4619      	mov	r1, r3
 80016da:	4610      	mov	r0, r2
 80016dc:	f7ff f95a 	bl	8000994 <__aeabi_fsub>
 80016e0:	4603      	mov	r3, r0
 80016e2:	4619      	mov	r1, r3
 80016e4:	4620      	mov	r0, r4
 80016e6:	f7ff f955 	bl	8000994 <__aeabi_fsub>
 80016ea:	4603      	mov	r3, r0
 80016ec:	613b      	str	r3, [r7, #16]

	// Proportional
	hmotor->lastError = hmotor->goalSpeed - hmotor->lastSpeed;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f6:	4619      	mov	r1, r3
 80016f8:	4610      	mov	r0, r2
 80016fa:	f7ff f94b 	bl	8000994 <__aeabi_fsub>
 80016fe:	4603      	mov	r3, r0
 8001700:	461a      	mov	r2, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	629a      	str	r2, [r3, #40]	; 0x28

	// Integral
	hmotor->sumError += hmotor->lastError;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800170e:	4619      	mov	r1, r3
 8001710:	4610      	mov	r0, r2
 8001712:	f7ff f941 	bl	8000998 <__addsf3>
 8001716:	4603      	mov	r3, r0
 8001718:	461a      	mov	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	635a      	str	r2, [r3, #52]	; 0x34

	// calculate and constrain the duty cycle
	float foutput = hmotor->kp * hmotor->lastError + hmotor->ki * hmotor->sumError
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	695a      	ldr	r2, [r3, #20]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001726:	4619      	mov	r1, r3
 8001728:	4610      	mov	r0, r2
 800172a:	f7ff fa3d 	bl	8000ba8 <__aeabi_fmul>
 800172e:	4603      	mov	r3, r0
 8001730:	461c      	mov	r4, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	699a      	ldr	r2, [r3, #24]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800173a:	4619      	mov	r1, r3
 800173c:	4610      	mov	r0, r2
 800173e:	f7ff fa33 	bl	8000ba8 <__aeabi_fmul>
 8001742:	4603      	mov	r3, r0
 8001744:	4619      	mov	r1, r3
 8001746:	4620      	mov	r0, r4
 8001748:	f7ff f926 	bl	8000998 <__addsf3>
 800174c:	4603      	mov	r3, r0
 800174e:	461c      	mov	r4, r3
			+ hmotor->kd * dError;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	69db      	ldr	r3, [r3, #28]
 8001754:	6939      	ldr	r1, [r7, #16]
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff fa26 	bl	8000ba8 <__aeabi_fmul>
 800175c:	4603      	mov	r3, r0
	float foutput = hmotor->kp * hmotor->lastError + hmotor->ki * hmotor->sumError
 800175e:	4619      	mov	r1, r3
 8001760:	4620      	mov	r0, r4
 8001762:	f7ff f919 	bl	8000998 <__addsf3>
 8001766:	4603      	mov	r3, r0
 8001768:	60fb      	str	r3, [r7, #12]
	foutput = foutput > 1.0 ? 1.0 : (foutput < -1.0 ? -1.0 : foutput);
 800176a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800176e:	68f8      	ldr	r0, [r7, #12]
 8001770:	f7ff fbd6 	bl	8000f20 <__aeabi_fcmpgt>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d002      	beq.n	8001780 <huansic_motor_pid+0xf4>
 800177a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800177e:	e009      	b.n	8001794 <huansic_motor_pid+0x108>
 8001780:	4954      	ldr	r1, [pc, #336]	; (80018d4 <huansic_motor_pid+0x248>)
 8001782:	68f8      	ldr	r0, [r7, #12]
 8001784:	f7ff fbae 	bl	8000ee4 <__aeabi_fcmplt>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <huansic_motor_pid+0x106>
 800178e:	4b51      	ldr	r3, [pc, #324]	; (80018d4 <huansic_motor_pid+0x248>)
 8001790:	e000      	b.n	8001794 <huansic_motor_pid+0x108>
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	60fb      	str	r3, [r7, #12]

	// output to the timers
	uint16_t posoutput = foutput > 0 ? roundf(fabsf(foutput) * hmotor->posTimer->Instance->ARR) : 0;
 8001796:	f04f 0100 	mov.w	r1, #0
 800179a:	68f8      	ldr	r0, [r7, #12]
 800179c:	f7ff fbc0 	bl	8000f20 <__aeabi_fcmpgt>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d019      	beq.n	80017da <huansic_motor_pid+0x14e>
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff f99f 	bl	8000af8 <__aeabi_ui2f>
 80017ba:	4603      	mov	r3, r0
 80017bc:	4619      	mov	r1, r3
 80017be:	4620      	mov	r0, r4
 80017c0:	f7ff f9f2 	bl	8000ba8 <__aeabi_fmul>
 80017c4:	4603      	mov	r3, r0
 80017c6:	4618      	mov	r0, r3
 80017c8:	f005 fa04 	bl	8006bd4 <roundf>
 80017cc:	4603      	mov	r3, r0
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff fbb0 	bl	8000f34 <__aeabi_f2uiz>
 80017d4:	4603      	mov	r3, r0
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	e000      	b.n	80017dc <huansic_motor_pid+0x150>
 80017da:	2300      	movs	r3, #0
 80017dc:	817b      	strh	r3, [r7, #10]
	uint16_t negoutput = foutput < 0 ? roundf(fabsf(foutput) * hmotor->negTimer->Instance->ARR) : 0;
 80017de:	f04f 0100 	mov.w	r1, #0
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f7ff fb7e 	bl	8000ee4 <__aeabi_fcmplt>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d019      	beq.n	8001822 <huansic_motor_pid+0x196>
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff f97b 	bl	8000af8 <__aeabi_ui2f>
 8001802:	4603      	mov	r3, r0
 8001804:	4619      	mov	r1, r3
 8001806:	4620      	mov	r0, r4
 8001808:	f7ff f9ce 	bl	8000ba8 <__aeabi_fmul>
 800180c:	4603      	mov	r3, r0
 800180e:	4618      	mov	r0, r3
 8001810:	f005 f9e0 	bl	8006bd4 <roundf>
 8001814:	4603      	mov	r3, r0
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff fb8c 	bl	8000f34 <__aeabi_f2uiz>
 800181c:	4603      	mov	r3, r0
 800181e:	b29b      	uxth	r3, r3
 8001820:	e000      	b.n	8001824 <huansic_motor_pid+0x198>
 8001822:	2300      	movs	r3, #0
 8001824:	813b      	strh	r3, [r7, #8]

	if (hmotor->pos_channel == TIM_CHANNEL_1)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d105      	bne.n	800183a <huansic_motor_pid+0x1ae>
		hmotor->posTimer->Instance->CCR1 = posoutput;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	897a      	ldrh	r2, [r7, #10]
 8001836:	635a      	str	r2, [r3, #52]	; 0x34
 8001838:	e01c      	b.n	8001874 <huansic_motor_pid+0x1e8>
	else if (hmotor->pos_channel == TIM_CHANNEL_2)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	2b04      	cmp	r3, #4
 8001840:	d105      	bne.n	800184e <huansic_motor_pid+0x1c2>
		hmotor->posTimer->Instance->CCR2 = posoutput;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	897a      	ldrh	r2, [r7, #10]
 800184a:	639a      	str	r2, [r3, #56]	; 0x38
 800184c:	e012      	b.n	8001874 <huansic_motor_pid+0x1e8>
	else if (hmotor->pos_channel == TIM_CHANNEL_3)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	2b08      	cmp	r3, #8
 8001854:	d105      	bne.n	8001862 <huansic_motor_pid+0x1d6>
		hmotor->posTimer->Instance->CCR3 = posoutput;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	897a      	ldrh	r2, [r7, #10]
 800185e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001860:	e008      	b.n	8001874 <huansic_motor_pid+0x1e8>
	else if (hmotor->pos_channel == TIM_CHANNEL_4)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	2b0c      	cmp	r3, #12
 8001868:	d104      	bne.n	8001874 <huansic_motor_pid+0x1e8>
		hmotor->posTimer->Instance->CCR4 = posoutput;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	897a      	ldrh	r2, [r7, #10]
 8001872:	641a      	str	r2, [r3, #64]	; 0x40
	else
		;

	if (hmotor->negTimer) {
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d026      	beq.n	80018ca <huansic_motor_pid+0x23e>
		if (hmotor->neg_channel == TIM_CHANNEL_1)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	691b      	ldr	r3, [r3, #16]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d105      	bne.n	8001890 <huansic_motor_pid+0x204>
			hmotor->negTimer->Instance->CCR1 = negoutput;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	893a      	ldrh	r2, [r7, #8]
 800188c:	635a      	str	r2, [r3, #52]	; 0x34
		else if (hmotor->neg_channel == TIM_CHANNEL_4)
			hmotor->negTimer->Instance->CCR4 = negoutput;
		else
			;
	}
}
 800188e:	e01c      	b.n	80018ca <huansic_motor_pid+0x23e>
		else if (hmotor->neg_channel == TIM_CHANNEL_2)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	691b      	ldr	r3, [r3, #16]
 8001894:	2b04      	cmp	r3, #4
 8001896:	d105      	bne.n	80018a4 <huansic_motor_pid+0x218>
			hmotor->negTimer->Instance->CCR2 = negoutput;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	893a      	ldrh	r2, [r7, #8]
 80018a0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80018a2:	e012      	b.n	80018ca <huansic_motor_pid+0x23e>
		else if (hmotor->neg_channel == TIM_CHANNEL_3)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	691b      	ldr	r3, [r3, #16]
 80018a8:	2b08      	cmp	r3, #8
 80018aa:	d105      	bne.n	80018b8 <huansic_motor_pid+0x22c>
			hmotor->negTimer->Instance->CCR3 = negoutput;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	893a      	ldrh	r2, [r7, #8]
 80018b4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80018b6:	e008      	b.n	80018ca <huansic_motor_pid+0x23e>
		else if (hmotor->neg_channel == TIM_CHANNEL_4)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	691b      	ldr	r3, [r3, #16]
 80018bc:	2b0c      	cmp	r3, #12
 80018be:	d104      	bne.n	80018ca <huansic_motor_pid+0x23e>
			hmotor->negTimer->Instance->CCR4 = negoutput;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	893a      	ldrh	r2, [r7, #8]
 80018c8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80018ca:	bf00      	nop
 80018cc:	371c      	adds	r7, #28
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd90      	pop	{r4, r7, pc}
 80018d2:	bf00      	nop
 80018d4:	bf800000 	.word	0xbf800000

080018d8 <huansic_xb_init>:
extern float myCharge;				// current charge returned by Master

// interchange information 1
extern uint32_t gameStageTimeLeft;		// in ms

void huansic_xb_init(XB_HandleTypeDef *hxb) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
	hxb->nextPackageLength = 6;		// header length
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2206      	movs	r2, #6
 80018e4:	725a      	strb	r2, [r3, #9]
	HAL_UART_Receive_DMA(hxb->uartPort, hxb->buffer, hxb->nextPackageLength);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6818      	ldr	r0, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f103 010a 	add.w	r1, r3, #10
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	7a5b      	ldrb	r3, [r3, #9]
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	461a      	mov	r2, r3
 80018f8:	f003 febd 	bl	8005676 <HAL_UART_Receive_DMA>
}
 80018fc:	bf00      	nop
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <huansic_xb_decodeHeader>:

uint8_t huansic_xb_decodeHeader(XB_HandleTypeDef *hxb) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
	// checksum
	if (hxb->buffer[5]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	7bda      	ldrb	r2, [r3, #15]
			!= (hxb->buffer[0] ^ hxb->buffer[1] ^ hxb->buffer[2] ^ hxb->buffer[3] ^ hxb->buffer[4]))
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	7a99      	ldrb	r1, [r3, #10]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	7adb      	ldrb	r3, [r3, #11]
 8001918:	404b      	eors	r3, r1
 800191a:	b2d9      	uxtb	r1, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	7b1b      	ldrb	r3, [r3, #12]
 8001920:	404b      	eors	r3, r1
 8001922:	b2d9      	uxtb	r1, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	7b5b      	ldrb	r3, [r3, #13]
 8001928:	404b      	eors	r3, r1
 800192a:	b2d9      	uxtb	r1, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	7b9b      	ldrb	r3, [r3, #14]
 8001930:	404b      	eors	r3, r1
 8001932:	b2db      	uxtb	r3, r3
	if (hxb->buffer[5]
 8001934:	429a      	cmp	r2, r3
 8001936:	d001      	beq.n	800193c <huansic_xb_decodeHeader+0x38>
		return 0;
 8001938:	2300      	movs	r3, #0
 800193a:	e01d      	b.n	8001978 <huansic_xb_decodeHeader+0x74>

	// get and check packet ID
	if (hxb->buffer[0] != 0x01 && hxb->buffer[0] != 0x05)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	7a9b      	ldrb	r3, [r3, #10]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d005      	beq.n	8001950 <huansic_xb_decodeHeader+0x4c>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	7a9b      	ldrb	r3, [r3, #10]
 8001948:	2b05      	cmp	r3, #5
 800194a:	d001      	beq.n	8001950 <huansic_xb_decodeHeader+0x4c>
		return 0;
 800194c:	2300      	movs	r3, #0
 800194e:	e013      	b.n	8001978 <huansic_xb_decodeHeader+0x74>
	hxb->nextPackageID = hxb->buffer[0];
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	7a9a      	ldrb	r2, [r3, #10]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	721a      	strb	r2, [r3, #8]

	// read next package length
	hxb->nextPackageLength = hxb->buffer[4]; // the length shall not be longer than 255 (the max possible is 225)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	7b9a      	ldrb	r2, [r3, #14]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	725a      	strb	r2, [r3, #9]

	// set up next DMA
	HAL_UART_Receive_DMA(hxb->uartPort, hxb->buffer, hxb->nextPackageLength);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6818      	ldr	r0, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f103 010a 	add.w	r1, r3, #10
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	7a5b      	ldrb	r3, [r3, #9]
 800196e:	b29b      	uxth	r3, r3
 8001970:	461a      	mov	r2, r3
 8001972:	f003 fe80 	bl	8005676 <HAL_UART_Receive_DMA>
	return 1;
 8001976:	2301      	movs	r3, #1
}
 8001978:	4618      	mov	r0, r3
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <huansic_xb_decodeBody>:

void huansic_xb_decodeBody(XB_HandleTypeDef *hxb) {
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
	uint8_t listLength = 0, i, j, index = 0;
 8001988:	2300      	movs	r3, #0
 800198a:	757b      	strb	r3, [r7, #21]
 800198c:	2300      	movs	r3, #0
 800198e:	75bb      	strb	r3, [r7, #22]
	uint32_t temp;
	if (hxb->nextPackageID == 0x01) {		// game information
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	7a1b      	ldrb	r3, [r3, #8]
 8001994:	2b01      	cmp	r3, #1
 8001996:	f040 80e9 	bne.w	8001b6c <huansic_xb_decodeBody+0x1ec>
		/* game stage */
		gameStage = hxb->buffer[index++];
 800199a:	7dbb      	ldrb	r3, [r7, #22]
 800199c:	1c5a      	adds	r2, r3, #1
 800199e:	75ba      	strb	r2, [r7, #22]
 80019a0:	461a      	mov	r2, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4413      	add	r3, r2
 80019a6:	7a9a      	ldrb	r2, [r3, #10]
 80019a8:	4b6c      	ldr	r3, [pc, #432]	; (8001b5c <huansic_xb_decodeBody+0x1dc>)
 80019aa:	701a      	strb	r2, [r3, #0]

		/* barrier list */
		// listLength = hxb->buffer[index];		// the length is fixed to 5
		for (i = 0; i < 5; i++) {
 80019ac:	2300      	movs	r3, #0
 80019ae:	75fb      	strb	r3, [r7, #23]
 80019b0:	e038      	b.n	8001a24 <huansic_xb_decodeBody+0xa4>
			index += 4;
 80019b2:	7dbb      	ldrb	r3, [r7, #22]
 80019b4:	3304      	adds	r3, #4
 80019b6:	75bb      	strb	r3, [r7, #22]
			obstacles[i].coord1.x = hxb->buffer[index];
 80019b8:	7dbb      	ldrb	r3, [r7, #22]
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	4413      	add	r3, r2
 80019be:	7a9a      	ldrb	r2, [r3, #10]
 80019c0:	7dfb      	ldrb	r3, [r7, #23]
 80019c2:	b291      	uxth	r1, r2
 80019c4:	4a66      	ldr	r2, [pc, #408]	; (8001b60 <huansic_xb_decodeBody+0x1e0>)
 80019c6:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			index += 4;
 80019ca:	7dbb      	ldrb	r3, [r7, #22]
 80019cc:	3304      	adds	r3, #4
 80019ce:	75bb      	strb	r3, [r7, #22]
			obstacles[i].coord1.y = hxb->buffer[index];
 80019d0:	7dbb      	ldrb	r3, [r7, #22]
 80019d2:	687a      	ldr	r2, [r7, #4]
 80019d4:	4413      	add	r3, r2
 80019d6:	7a9a      	ldrb	r2, [r3, #10]
 80019d8:	7dfb      	ldrb	r3, [r7, #23]
 80019da:	b291      	uxth	r1, r2
 80019dc:	4a60      	ldr	r2, [pc, #384]	; (8001b60 <huansic_xb_decodeBody+0x1e0>)
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	4413      	add	r3, r2
 80019e2:	460a      	mov	r2, r1
 80019e4:	805a      	strh	r2, [r3, #2]
			index += 4;
 80019e6:	7dbb      	ldrb	r3, [r7, #22]
 80019e8:	3304      	adds	r3, #4
 80019ea:	75bb      	strb	r3, [r7, #22]
			obstacles[i].coord2.x = hxb->buffer[index];
 80019ec:	7dbb      	ldrb	r3, [r7, #22]
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	4413      	add	r3, r2
 80019f2:	7a9a      	ldrb	r2, [r3, #10]
 80019f4:	7dfb      	ldrb	r3, [r7, #23]
 80019f6:	b291      	uxth	r1, r2
 80019f8:	4a59      	ldr	r2, [pc, #356]	; (8001b60 <huansic_xb_decodeBody+0x1e0>)
 80019fa:	00db      	lsls	r3, r3, #3
 80019fc:	4413      	add	r3, r2
 80019fe:	460a      	mov	r2, r1
 8001a00:	809a      	strh	r2, [r3, #4]
			index += 4;
 8001a02:	7dbb      	ldrb	r3, [r7, #22]
 8001a04:	3304      	adds	r3, #4
 8001a06:	75bb      	strb	r3, [r7, #22]
			obstacles[i].coord2.y = hxb->buffer[index];
 8001a08:	7dbb      	ldrb	r3, [r7, #22]
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	7a9a      	ldrb	r2, [r3, #10]
 8001a10:	7dfb      	ldrb	r3, [r7, #23]
 8001a12:	b291      	uxth	r1, r2
 8001a14:	4a52      	ldr	r2, [pc, #328]	; (8001b60 <huansic_xb_decodeBody+0x1e0>)
 8001a16:	00db      	lsls	r3, r3, #3
 8001a18:	4413      	add	r3, r2
 8001a1a:	460a      	mov	r2, r1
 8001a1c:	80da      	strh	r2, [r3, #6]
		for (i = 0; i < 5; i++) {
 8001a1e:	7dfb      	ldrb	r3, [r7, #23]
 8001a20:	3301      	adds	r3, #1
 8001a22:	75fb      	strb	r3, [r7, #23]
 8001a24:	7dfb      	ldrb	r3, [r7, #23]
 8001a26:	2b04      	cmp	r3, #4
 8001a28:	d9c3      	bls.n	80019b2 <huansic_xb_decodeBody+0x32>
		}

		/* total time of this round */
		index++;
 8001a2a:	7dbb      	ldrb	r3, [r7, #22]
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	75bb      	strb	r3, [r7, #22]
		gameStageTimeLimit = hxb->buffer[index++];
 8001a30:	7dbb      	ldrb	r3, [r7, #22]
 8001a32:	1c5a      	adds	r2, r3, #1
 8001a34:	75ba      	strb	r2, [r7, #22]
 8001a36:	461a      	mov	r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	7a9b      	ldrb	r3, [r3, #10]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	4b48      	ldr	r3, [pc, #288]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001a42:	601a      	str	r2, [r3, #0]
		gameStageTimeLimit <<= 8;
 8001a44:	4b47      	ldr	r3, [pc, #284]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	021b      	lsls	r3, r3, #8
 8001a4a:	4a46      	ldr	r2, [pc, #280]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001a4c:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit |= hxb->buffer[index++];
 8001a4e:	7dbb      	ldrb	r3, [r7, #22]
 8001a50:	1c5a      	adds	r2, r3, #1
 8001a52:	75ba      	strb	r2, [r7, #22]
 8001a54:	461a      	mov	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	7a9b      	ldrb	r3, [r3, #10]
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4b41      	ldr	r3, [pc, #260]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	4a3f      	ldr	r2, [pc, #252]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001a66:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit <<= 8;
 8001a68:	4b3e      	ldr	r3, [pc, #248]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	021b      	lsls	r3, r3, #8
 8001a6e:	4a3d      	ldr	r2, [pc, #244]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001a70:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit |= hxb->buffer[index++];
 8001a72:	7dbb      	ldrb	r3, [r7, #22]
 8001a74:	1c5a      	adds	r2, r3, #1
 8001a76:	75ba      	strb	r2, [r7, #22]
 8001a78:	461a      	mov	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	7a9b      	ldrb	r3, [r3, #10]
 8001a80:	461a      	mov	r2, r3
 8001a82:	4b38      	ldr	r3, [pc, #224]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	4a36      	ldr	r2, [pc, #216]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001a8a:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit <<= 8;
 8001a8c:	4b35      	ldr	r3, [pc, #212]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	021b      	lsls	r3, r3, #8
 8001a92:	4a34      	ldr	r2, [pc, #208]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001a94:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit |= hxb->buffer[index++];
 8001a96:	7dbb      	ldrb	r3, [r7, #22]
 8001a98:	1c5a      	adds	r2, r3, #1
 8001a9a:	75ba      	strb	r2, [r7, #22]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	7a9b      	ldrb	r3, [r3, #10]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	4b2f      	ldr	r3, [pc, #188]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	4a2d      	ldr	r2, [pc, #180]	; (8001b64 <huansic_xb_decodeBody+0x1e4>)
 8001aae:	6013      	str	r3, [r2, #0]

		/* ally beacons */
		listLength = hxb->buffer[index];
 8001ab0:	7dbb      	ldrb	r3, [r7, #22]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	7a9b      	ldrb	r3, [r3, #10]
 8001ab8:	757b      	strb	r3, [r7, #21]
		for (i = 0; i < listLength; i++) {
 8001aba:	2300      	movs	r3, #0
 8001abc:	75fb      	strb	r3, [r7, #23]
 8001abe:	e01c      	b.n	8001afa <huansic_xb_decodeBody+0x17a>
			index += 4;
 8001ac0:	7dbb      	ldrb	r3, [r7, #22]
 8001ac2:	3304      	adds	r3, #4
 8001ac4:	75bb      	strb	r3, [r7, #22]
			allyBeacons[i].x = hxb->buffer[index];
 8001ac6:	7dbb      	ldrb	r3, [r7, #22]
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	4413      	add	r3, r2
 8001acc:	7a9a      	ldrb	r2, [r3, #10]
 8001ace:	7dfb      	ldrb	r3, [r7, #23]
 8001ad0:	b291      	uxth	r1, r2
 8001ad2:	4a25      	ldr	r2, [pc, #148]	; (8001b68 <huansic_xb_decodeBody+0x1e8>)
 8001ad4:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			index += 4;
 8001ad8:	7dbb      	ldrb	r3, [r7, #22]
 8001ada:	3304      	adds	r3, #4
 8001adc:	75bb      	strb	r3, [r7, #22]
			allyBeacons[i].y = hxb->buffer[index];
 8001ade:	7dbb      	ldrb	r3, [r7, #22]
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	7a9a      	ldrb	r2, [r3, #10]
 8001ae6:	7dfb      	ldrb	r3, [r7, #23]
 8001ae8:	b291      	uxth	r1, r2
 8001aea:	4a1f      	ldr	r2, [pc, #124]	; (8001b68 <huansic_xb_decodeBody+0x1e8>)
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	4413      	add	r3, r2
 8001af0:	460a      	mov	r2, r1
 8001af2:	805a      	strh	r2, [r3, #2]
		for (i = 0; i < listLength; i++) {
 8001af4:	7dfb      	ldrb	r3, [r7, #23]
 8001af6:	3301      	adds	r3, #1
 8001af8:	75fb      	strb	r3, [r7, #23]
 8001afa:	7dfa      	ldrb	r2, [r7, #23]
 8001afc:	7d7b      	ldrb	r3, [r7, #21]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d3de      	bcc.n	8001ac0 <huansic_xb_decodeBody+0x140>
		}

		/* opponent beacons */
		index++;
 8001b02:	7dbb      	ldrb	r3, [r7, #22]
 8001b04:	3301      	adds	r3, #1
 8001b06:	75bb      	strb	r3, [r7, #22]
		listLength = hxb->buffer[index];
 8001b08:	7dbb      	ldrb	r3, [r7, #22]
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	7a9b      	ldrb	r3, [r3, #10]
 8001b10:	757b      	strb	r3, [r7, #21]
		for (i = 0; i < listLength; i++) {
 8001b12:	2300      	movs	r3, #0
 8001b14:	75fb      	strb	r3, [r7, #23]
 8001b16:	e01c      	b.n	8001b52 <huansic_xb_decodeBody+0x1d2>
			index += 4;
 8001b18:	7dbb      	ldrb	r3, [r7, #22]
 8001b1a:	3304      	adds	r3, #4
 8001b1c:	75bb      	strb	r3, [r7, #22]
			allyBeacons[i].x = hxb->buffer[index];
 8001b1e:	7dbb      	ldrb	r3, [r7, #22]
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	4413      	add	r3, r2
 8001b24:	7a9a      	ldrb	r2, [r3, #10]
 8001b26:	7dfb      	ldrb	r3, [r7, #23]
 8001b28:	b291      	uxth	r1, r2
 8001b2a:	4a0f      	ldr	r2, [pc, #60]	; (8001b68 <huansic_xb_decodeBody+0x1e8>)
 8001b2c:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			index += 4;
 8001b30:	7dbb      	ldrb	r3, [r7, #22]
 8001b32:	3304      	adds	r3, #4
 8001b34:	75bb      	strb	r3, [r7, #22]
			allyBeacons[i].y = hxb->buffer[index];
 8001b36:	7dbb      	ldrb	r3, [r7, #22]
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	7a9a      	ldrb	r2, [r3, #10]
 8001b3e:	7dfb      	ldrb	r3, [r7, #23]
 8001b40:	b291      	uxth	r1, r2
 8001b42:	4a09      	ldr	r2, [pc, #36]	; (8001b68 <huansic_xb_decodeBody+0x1e8>)
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	4413      	add	r3, r2
 8001b48:	460a      	mov	r2, r1
 8001b4a:	805a      	strh	r2, [r3, #2]
		for (i = 0; i < listLength; i++) {
 8001b4c:	7dfb      	ldrb	r3, [r7, #23]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	75fb      	strb	r3, [r7, #23]
 8001b52:	7dfa      	ldrb	r2, [r7, #23]
 8001b54:	7d7b      	ldrb	r3, [r7, #21]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d3de      	bcc.n	8001b18 <huansic_xb_decodeBody+0x198>
 8001b5a:	e1b4      	b.n	8001ec6 <huansic_xb_decodeBody+0x546>
 8001b5c:	20000a30 	.word	0x20000a30
 8001b60:	20000a3c 	.word	0x20000a3c
 8001b64:	20000a34 	.word	0x20000a34
 8001b68:	20000a64 	.word	0x20000a64
		}
	} else if (hxb->nextPackageID == 0x05) {		// game status
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	7a1b      	ldrb	r3, [r3, #8]
 8001b70:	2b05      	cmp	r3, #5
 8001b72:	f040 81a8 	bne.w	8001ec6 <huansic_xb_decodeBody+0x546>
		/* game status */
		gameStatus = hxb->buffer[index++];
 8001b76:	7dbb      	ldrb	r3, [r7, #22]
 8001b78:	1c5a      	adds	r2, r3, #1
 8001b7a:	75ba      	strb	r2, [r7, #22]
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4413      	add	r3, r2
 8001b82:	7a9a      	ldrb	r2, [r3, #10]
 8001b84:	4b6d      	ldr	r3, [pc, #436]	; (8001d3c <huansic_xb_decodeBody+0x3bc>)
 8001b86:	701a      	strb	r2, [r3, #0]

		/* time since round started */
		gameStageTimeSinceStart = hxb->buffer[index++];
 8001b88:	7dbb      	ldrb	r3, [r7, #22]
 8001b8a:	1c5a      	adds	r2, r3, #1
 8001b8c:	75ba      	strb	r2, [r7, #22]
 8001b8e:	461a      	mov	r2, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4413      	add	r3, r2
 8001b94:	7a9b      	ldrb	r3, [r3, #10]
 8001b96:	461a      	mov	r2, r3
 8001b98:	4b69      	ldr	r3, [pc, #420]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001b9a:	601a      	str	r2, [r3, #0]
		gameStageTimeSinceStart <<= 8;
 8001b9c:	4b68      	ldr	r3, [pc, #416]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	021b      	lsls	r3, r3, #8
 8001ba2:	4a67      	ldr	r2, [pc, #412]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001ba4:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart |= hxb->buffer[index++];
 8001ba6:	7dbb      	ldrb	r3, [r7, #22]
 8001ba8:	1c5a      	adds	r2, r3, #1
 8001baa:	75ba      	strb	r2, [r7, #22]
 8001bac:	461a      	mov	r2, r3
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	7a9b      	ldrb	r3, [r3, #10]
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	4b62      	ldr	r3, [pc, #392]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	4a60      	ldr	r2, [pc, #384]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001bbe:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart <<= 8;
 8001bc0:	4b5f      	ldr	r3, [pc, #380]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	021b      	lsls	r3, r3, #8
 8001bc6:	4a5e      	ldr	r2, [pc, #376]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001bc8:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart |= hxb->buffer[index++];
 8001bca:	7dbb      	ldrb	r3, [r7, #22]
 8001bcc:	1c5a      	adds	r2, r3, #1
 8001bce:	75ba      	strb	r2, [r7, #22]
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	7a9b      	ldrb	r3, [r3, #10]
 8001bd8:	461a      	mov	r2, r3
 8001bda:	4b59      	ldr	r3, [pc, #356]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	4a57      	ldr	r2, [pc, #348]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001be2:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart <<= 8;
 8001be4:	4b56      	ldr	r3, [pc, #344]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	021b      	lsls	r3, r3, #8
 8001bea:	4a55      	ldr	r2, [pc, #340]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001bec:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart |= hxb->buffer[index++];
 8001bee:	7dbb      	ldrb	r3, [r7, #22]
 8001bf0:	1c5a      	adds	r2, r3, #1
 8001bf2:	75ba      	strb	r2, [r7, #22]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	7a9b      	ldrb	r3, [r3, #10]
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	4b50      	ldr	r3, [pc, #320]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	4a4e      	ldr	r2, [pc, #312]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001c06:	6013      	str	r3, [r2, #0]
		gameStageTimeLeft = gameStageTimeLimit - gameStageTimeSinceStart;
 8001c08:	4b4e      	ldr	r3, [pc, #312]	; (8001d44 <huansic_xb_decodeBody+0x3c4>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	4b4c      	ldr	r3, [pc, #304]	; (8001d40 <huansic_xb_decodeBody+0x3c0>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	4a4d      	ldr	r2, [pc, #308]	; (8001d48 <huansic_xb_decodeBody+0x3c8>)
 8001c14:	6013      	str	r3, [r2, #0]

		/* fetch score */
		temp = hxb->buffer[index++];
 8001c16:	7dbb      	ldrb	r3, [r7, #22]
 8001c18:	1c5a      	adds	r2, r3, #1
 8001c1a:	75ba      	strb	r2, [r7, #22]
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4413      	add	r3, r2
 8001c22:	7a9b      	ldrb	r3, [r3, #10]
 8001c24:	60fb      	str	r3, [r7, #12]
		temp <<= 8;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	021b      	lsls	r3, r3, #8
 8001c2a:	60fb      	str	r3, [r7, #12]
		temp |= hxb->buffer[index++];
 8001c2c:	7dbb      	ldrb	r3, [r7, #22]
 8001c2e:	1c5a      	adds	r2, r3, #1
 8001c30:	75ba      	strb	r2, [r7, #22]
 8001c32:	461a      	mov	r2, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4413      	add	r3, r2
 8001c38:	7a9b      	ldrb	r3, [r3, #10]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	60fb      	str	r3, [r7, #12]
		temp <<= 8;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	021b      	lsls	r3, r3, #8
 8001c46:	60fb      	str	r3, [r7, #12]
		temp |= hxb->buffer[index++];
 8001c48:	7dbb      	ldrb	r3, [r7, #22]
 8001c4a:	1c5a      	adds	r2, r3, #1
 8001c4c:	75ba      	strb	r2, [r7, #22]
 8001c4e:	461a      	mov	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4413      	add	r3, r2
 8001c54:	7a9b      	ldrb	r3, [r3, #10]
 8001c56:	461a      	mov	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	60fb      	str	r3, [r7, #12]
		temp <<= 8;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	021b      	lsls	r3, r3, #8
 8001c62:	60fb      	str	r3, [r7, #12]
		temp |= hxb->buffer[index++];
 8001c64:	7dbb      	ldrb	r3, [r7, #22]
 8001c66:	1c5a      	adds	r2, r3, #1
 8001c68:	75ba      	strb	r2, [r7, #22]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4413      	add	r3, r2
 8001c70:	7a9b      	ldrb	r3, [r3, #10]
 8001c72:	461a      	mov	r2, r3
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	60fb      	str	r3, [r7, #12]
		myScore = *(float*) &temp;			// decode float from uint32
 8001c7a:	f107 030c 	add.w	r3, r7, #12
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a32      	ldr	r2, [pc, #200]	; (8001d4c <huansic_xb_decodeBody+0x3cc>)
 8001c82:	6013      	str	r3, [r2, #0]

		/* my position */
		index += 3;
 8001c84:	7dbb      	ldrb	r3, [r7, #22]
 8001c86:	3303      	adds	r3, #3
 8001c88:	75bb      	strb	r3, [r7, #22]
		myCoord.x = hxb->buffer[index++];
 8001c8a:	7dbb      	ldrb	r3, [r7, #22]
 8001c8c:	1c5a      	adds	r2, r3, #1
 8001c8e:	75ba      	strb	r2, [r7, #22]
 8001c90:	461a      	mov	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4413      	add	r3, r2
 8001c96:	7a9b      	ldrb	r3, [r3, #10]
 8001c98:	b29a      	uxth	r2, r3
 8001c9a:	4b2d      	ldr	r3, [pc, #180]	; (8001d50 <huansic_xb_decodeBody+0x3d0>)
 8001c9c:	801a      	strh	r2, [r3, #0]
		index += 3;
 8001c9e:	7dbb      	ldrb	r3, [r7, #22]
 8001ca0:	3303      	adds	r3, #3
 8001ca2:	75bb      	strb	r3, [r7, #22]
		myCoord.y = hxb->buffer[index++];
 8001ca4:	7dbb      	ldrb	r3, [r7, #22]
 8001ca6:	1c5a      	adds	r2, r3, #1
 8001ca8:	75ba      	strb	r2, [r7, #22]
 8001caa:	461a      	mov	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4413      	add	r3, r2
 8001cb0:	7a9b      	ldrb	r3, [r3, #10]
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	4b26      	ldr	r3, [pc, #152]	; (8001d50 <huansic_xb_decodeBody+0x3d0>)
 8001cb6:	805a      	strh	r2, [r3, #2]

		/* fetch battery */
		temp = hxb->buffer[index++];
 8001cb8:	7dbb      	ldrb	r3, [r7, #22]
 8001cba:	1c5a      	adds	r2, r3, #1
 8001cbc:	75ba      	strb	r2, [r7, #22]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	7a9b      	ldrb	r3, [r3, #10]
 8001cc6:	60fb      	str	r3, [r7, #12]
		temp <<= 8;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	021b      	lsls	r3, r3, #8
 8001ccc:	60fb      	str	r3, [r7, #12]
		temp |= hxb->buffer[index++];
 8001cce:	7dbb      	ldrb	r3, [r7, #22]
 8001cd0:	1c5a      	adds	r2, r3, #1
 8001cd2:	75ba      	strb	r2, [r7, #22]
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	7a9b      	ldrb	r3, [r3, #10]
 8001cdc:	461a      	mov	r2, r3
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	60fb      	str	r3, [r7, #12]
		temp <<= 8;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	021b      	lsls	r3, r3, #8
 8001ce8:	60fb      	str	r3, [r7, #12]
		temp |= hxb->buffer[index++];
 8001cea:	7dbb      	ldrb	r3, [r7, #22]
 8001cec:	1c5a      	adds	r2, r3, #1
 8001cee:	75ba      	strb	r2, [r7, #22]
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	7a9b      	ldrb	r3, [r3, #10]
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	60fb      	str	r3, [r7, #12]
		temp <<= 8;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	021b      	lsls	r3, r3, #8
 8001d04:	60fb      	str	r3, [r7, #12]
		temp |= hxb->buffer[index++];
 8001d06:	7dbb      	ldrb	r3, [r7, #22]
 8001d08:	1c5a      	adds	r2, r3, #1
 8001d0a:	75ba      	strb	r2, [r7, #22]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4413      	add	r3, r2
 8001d12:	7a9b      	ldrb	r3, [r3, #10]
 8001d14:	461a      	mov	r2, r3
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	60fb      	str	r3, [r7, #12]
		myCharge = *(float*) &temp;			// decode float from uint32
 8001d1c:	f107 030c 	add.w	r3, r7, #12
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a0c      	ldr	r2, [pc, #48]	; (8001d54 <huansic_xb_decodeBody+0x3d4>)
 8001d24:	6013      	str	r3, [r2, #0]

		/* my orders */
		listLength = hxb->buffer[index++];
 8001d26:	7dbb      	ldrb	r3, [r7, #22]
 8001d28:	1c5a      	adds	r2, r3, #1
 8001d2a:	75ba      	strb	r2, [r7, #22]
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4413      	add	r3, r2
 8001d32:	7a9b      	ldrb	r3, [r3, #10]
 8001d34:	757b      	strb	r3, [r7, #21]
		for (i = 0; i < listLength; i++) {
 8001d36:	2300      	movs	r3, #0
 8001d38:	75fb      	strb	r3, [r7, #23]
 8001d3a:	e0bf      	b.n	8001ebc <huansic_xb_decodeBody+0x53c>
 8001d3c:	20000a31 	.word	0x20000a31
 8001d40:	20000a38 	.word	0x20000a38
 8001d44:	20000a34 	.word	0x20000a34
 8001d48:	20000a7c 	.word	0x20000a7c
 8001d4c:	20000a74 	.word	0x20000a74
 8001d50:	20000a70 	.word	0x20000a70
 8001d54:	20000a78 	.word	0x20000a78
			temp = hxb->buffer[index + 24];
 8001d58:	7dbb      	ldrb	r3, [r7, #22]
 8001d5a:	3318      	adds	r3, #24
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	4413      	add	r3, r2
 8001d60:	7a9b      	ldrb	r3, [r3, #10]
 8001d62:	60fb      	str	r3, [r7, #12]
			temp <<= 8;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	021b      	lsls	r3, r3, #8
 8001d68:	60fb      	str	r3, [r7, #12]
			temp |= hxb->buffer[index + 25];
 8001d6a:	7dbb      	ldrb	r3, [r7, #22]
 8001d6c:	3319      	adds	r3, #25
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	4413      	add	r3, r2
 8001d72:	7a9b      	ldrb	r3, [r3, #10]
 8001d74:	461a      	mov	r2, r3
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	60fb      	str	r3, [r7, #12]
			temp <<= 8;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	021b      	lsls	r3, r3, #8
 8001d80:	60fb      	str	r3, [r7, #12]
			temp |= hxb->buffer[index + 26];
 8001d82:	7dbb      	ldrb	r3, [r7, #22]
 8001d84:	331a      	adds	r3, #26
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	4413      	add	r3, r2
 8001d8a:	7a9b      	ldrb	r3, [r3, #10]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]
			temp <<= 8;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	021b      	lsls	r3, r3, #8
 8001d98:	60fb      	str	r3, [r7, #12]
			temp |= hxb->buffer[index + 27];
 8001d9a:	7dbb      	ldrb	r3, [r7, #22]
 8001d9c:	331b      	adds	r3, #27
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	4413      	add	r3, r2
 8001da2:	7a9b      	ldrb	r3, [r3, #10]
 8001da4:	461a      	mov	r2, r3
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	60fb      	str	r3, [r7, #12]
			Order *tempOrder = huansic_order_new(temp);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7ff fb54 	bl	800145c <huansic_order_new>
 8001db4:	4603      	mov	r3, r0
 8001db6:	613b      	str	r3, [r7, #16]

			tempOrder->startCoord.x = hxb->buffer[index + 3];
 8001db8:	7dbb      	ldrb	r3, [r7, #22]
 8001dba:	3303      	adds	r3, #3
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	7a9b      	ldrb	r3, [r3, #10]
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	801a      	strh	r2, [r3, #0]
			tempOrder->startCoord.y = hxb->buffer[index + 7];
 8001dc8:	7dbb      	ldrb	r3, [r7, #22]
 8001dca:	3307      	adds	r3, #7
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	4413      	add	r3, r2
 8001dd0:	7a9b      	ldrb	r3, [r3, #10]
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	805a      	strh	r2, [r3, #2]

			tempOrder->destCoord.x = hxb->buffer[index + 11];
 8001dd8:	7dbb      	ldrb	r3, [r7, #22]
 8001dda:	330b      	adds	r3, #11
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	4413      	add	r3, r2
 8001de0:	7a9b      	ldrb	r3, [r3, #10]
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	809a      	strh	r2, [r3, #4]
			tempOrder->destCoord.y = hxb->buffer[index + 15];
 8001de8:	7dbb      	ldrb	r3, [r7, #22]
 8001dea:	330f      	adds	r3, #15
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	4413      	add	r3, r2
 8001df0:	7a9b      	ldrb	r3, [r3, #10]
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	80da      	strh	r2, [r3, #6]

			temp = hxb->buffer[index + 16];
 8001df8:	7dbb      	ldrb	r3, [r7, #22]
 8001dfa:	3310      	adds	r3, #16
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	4413      	add	r3, r2
 8001e00:	7a9b      	ldrb	r3, [r3, #10]
 8001e02:	60fb      	str	r3, [r7, #12]
			temp <<= 8;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	021b      	lsls	r3, r3, #8
 8001e08:	60fb      	str	r3, [r7, #12]
			temp |= hxb->buffer[index + 17];
 8001e0a:	7dbb      	ldrb	r3, [r7, #22]
 8001e0c:	3311      	adds	r3, #17
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	4413      	add	r3, r2
 8001e12:	7a9b      	ldrb	r3, [r3, #10]
 8001e14:	461a      	mov	r2, r3
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	60fb      	str	r3, [r7, #12]
			temp <<= 8;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	021b      	lsls	r3, r3, #8
 8001e20:	60fb      	str	r3, [r7, #12]
			temp |= hxb->buffer[index + 18];
 8001e22:	7dbb      	ldrb	r3, [r7, #22]
 8001e24:	3312      	adds	r3, #18
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	4413      	add	r3, r2
 8001e2a:	7a9b      	ldrb	r3, [r3, #10]
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]
			temp <<= 8;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	60fb      	str	r3, [r7, #12]
			temp |= hxb->buffer[index + 19];
 8001e3a:	7dbb      	ldrb	r3, [r7, #22]
 8001e3c:	3313      	adds	r3, #19
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	4413      	add	r3, r2
 8001e42:	7a9b      	ldrb	r3, [r3, #10]
 8001e44:	461a      	mov	r2, r3
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	60fb      	str	r3, [r7, #12]
			tempOrder->timeLimit = temp;
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	609a      	str	r2, [r3, #8]

			temp = hxb->buffer[index + 20];
 8001e52:	7dbb      	ldrb	r3, [r7, #22]
 8001e54:	3314      	adds	r3, #20
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	4413      	add	r3, r2
 8001e5a:	7a9b      	ldrb	r3, [r3, #10]
 8001e5c:	60fb      	str	r3, [r7, #12]
			temp <<= 8;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	021b      	lsls	r3, r3, #8
 8001e62:	60fb      	str	r3, [r7, #12]
			temp |= hxb->buffer[index + 21];
 8001e64:	7dbb      	ldrb	r3, [r7, #22]
 8001e66:	3315      	adds	r3, #21
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	7a9b      	ldrb	r3, [r3, #10]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]
			temp <<= 8;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	021b      	lsls	r3, r3, #8
 8001e7a:	60fb      	str	r3, [r7, #12]
			temp |= hxb->buffer[index + 22];
 8001e7c:	7dbb      	ldrb	r3, [r7, #22]
 8001e7e:	3316      	adds	r3, #22
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	4413      	add	r3, r2
 8001e84:	7a9b      	ldrb	r3, [r3, #10]
 8001e86:	461a      	mov	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	60fb      	str	r3, [r7, #12]
			temp <<= 8;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	021b      	lsls	r3, r3, #8
 8001e92:	60fb      	str	r3, [r7, #12]
			temp |= hxb->buffer[index + 23];
 8001e94:	7dbb      	ldrb	r3, [r7, #22]
 8001e96:	3317      	adds	r3, #23
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	7a9b      	ldrb	r3, [r3, #10]
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	60fb      	str	r3, [r7, #12]
			tempOrder->reward = *(float*) &temp;
 8001ea6:	f107 030c 	add.w	r3, r7, #12
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	615a      	str	r2, [r3, #20]

			index += 28;
 8001eb0:	7dbb      	ldrb	r3, [r7, #22]
 8001eb2:	331c      	adds	r3, #28
 8001eb4:	75bb      	strb	r3, [r7, #22]
		for (i = 0; i < listLength; i++) {
 8001eb6:	7dfb      	ldrb	r3, [r7, #23]
 8001eb8:	3301      	adds	r3, #1
 8001eba:	75fb      	strb	r3, [r7, #23]
 8001ebc:	7dfa      	ldrb	r2, [r7, #23]
 8001ebe:	7d7b      	ldrb	r3, [r7, #21]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	f4ff af49 	bcc.w	8001d58 <huansic_xb_decodeBody+0x3d8>
		}
		// TODO order management
	}

	// set up next DMA
	hxb->nextPackageLength = 6;		// header length
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2206      	movs	r2, #6
 8001eca:	725a      	strb	r2, [r3, #9]
	hxb->nextPackageID = 0x00;		// the next one is header
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	721a      	strb	r2, [r3, #8]
	HAL_UART_Receive_DMA(hxb->uartPort, hxb->buffer, hxb->nextPackageLength);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6818      	ldr	r0, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f103 010a 	add.w	r1, r3, #10
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	7a5b      	ldrb	r3, [r3, #9]
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	f003 fbc7 	bl	8005676 <HAL_UART_Receive_DMA>
}
 8001ee8:	bf00      	nop
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ef6:	f000 ffb1 	bl	8002e5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001efa:	f000 f8bd 	bl	8002078 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001efe:	f000 fb39 	bl	8002574 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f02:	f000 fb11 	bl	8002528 <MX_DMA_Init>
  MX_I2C1_Init();
 8001f06:	f000 f8fd 	bl	8002104 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001f0a:	f000 f929 	bl	8002160 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001f0e:	f000 f977 	bl	8002200 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001f12:	f000 f9c9 	bl	80022a8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001f16:	f000 fa5f 	bl	80023d8 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001f1a:	f000 fadb 	bl	80024d4 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001f1e:	f000 faaf 	bl	8002480 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	RED_LED_ON;
 8001f22:	2201      	movs	r2, #1
 8001f24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f28:	484e      	ldr	r0, [pc, #312]	; (8002064 <main+0x174>)
 8001f2a:	f001 fc9d 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001f2e:	20c8      	movs	r0, #200	; 0xc8
 8001f30:	f000 fff6 	bl	8002f20 <HAL_Delay>
	RED_LED_OFF;
 8001f34:	2200      	movs	r2, #0
 8001f36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f3a:	484a      	ldr	r0, [pc, #296]	; (8002064 <main+0x174>)
 8001f3c:	f001 fc94 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001f40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f44:	f000 ffec 	bl	8002f20 <HAL_Delay>
	HUAN_MOTOR_LEFT_Init();
 8001f48:	f000 fb60 	bl	800260c <HUAN_MOTOR_LEFT_Init>
	HUAN_MOTOR_RIGHT_Init();
 8001f4c:	f000 fb8e 	bl	800266c <HUAN_MOTOR_RIGHT_Init>

	RED_LED_ON;
 8001f50:	2201      	movs	r2, #1
 8001f52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f56:	4843      	ldr	r0, [pc, #268]	; (8002064 <main+0x174>)
 8001f58:	f001 fc86 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001f5c:	20c8      	movs	r0, #200	; 0xc8
 8001f5e:	f000 ffdf 	bl	8002f20 <HAL_Delay>
	RED_LED_OFF;
 8001f62:	2200      	movs	r2, #0
 8001f64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f68:	483e      	ldr	r0, [pc, #248]	; (8002064 <main+0x174>)
 8001f6a:	f001 fc7d 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001f6e:	20c8      	movs	r0, #200	; 0xc8
 8001f70:	f000 ffd6 	bl	8002f20 <HAL_Delay>
	RED_LED_ON;
 8001f74:	2201      	movs	r2, #1
 8001f76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f7a:	483a      	ldr	r0, [pc, #232]	; (8002064 <main+0x174>)
 8001f7c:	f001 fc74 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001f80:	20c8      	movs	r0, #200	; 0xc8
 8001f82:	f000 ffcd 	bl	8002f20 <HAL_Delay>
	RED_LED_OFF;
 8001f86:	2200      	movs	r2, #0
 8001f88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f8c:	4835      	ldr	r0, [pc, #212]	; (8002064 <main+0x174>)
 8001f8e:	f001 fc6b 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001f92:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f96:	f000 ffc3 	bl	8002f20 <HAL_Delay>
	HUAN_IMU_Init();
 8001f9a:	f000 fb97 	bl	80026cc <HUAN_IMU_Init>

	RED_LED_ON;
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fa4:	482f      	ldr	r0, [pc, #188]	; (8002064 <main+0x174>)
 8001fa6:	f001 fc5f 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001faa:	20c8      	movs	r0, #200	; 0xc8
 8001fac:	f000 ffb8 	bl	8002f20 <HAL_Delay>
	RED_LED_OFF;
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fb6:	482b      	ldr	r0, [pc, #172]	; (8002064 <main+0x174>)
 8001fb8:	f001 fc56 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001fbc:	20c8      	movs	r0, #200	; 0xc8
 8001fbe:	f000 ffaf 	bl	8002f20 <HAL_Delay>
	RED_LED_ON;
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fc8:	4826      	ldr	r0, [pc, #152]	; (8002064 <main+0x174>)
 8001fca:	f001 fc4d 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001fce:	20c8      	movs	r0, #200	; 0xc8
 8001fd0:	f000 ffa6 	bl	8002f20 <HAL_Delay>
	RED_LED_OFF;
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fda:	4822      	ldr	r0, [pc, #136]	; (8002064 <main+0x174>)
 8001fdc:	f001 fc44 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001fe0:	20c8      	movs	r0, #200	; 0xc8
 8001fe2:	f000 ff9d 	bl	8002f20 <HAL_Delay>
	RED_LED_ON;
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fec:	481d      	ldr	r0, [pc, #116]	; (8002064 <main+0x174>)
 8001fee:	f001 fc3b 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001ff2:	20c8      	movs	r0, #200	; 0xc8
 8001ff4:	f000 ff94 	bl	8002f20 <HAL_Delay>
	RED_LED_OFF;
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ffe:	4819      	ldr	r0, [pc, #100]	; (8002064 <main+0x174>)
 8002000:	f001 fc32 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002004:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002008:	f000 ff8a 	bl	8002f20 <HAL_Delay>
	HUAN_ZIGBEE_Init();
 800200c:	f000 fb6c 	bl	80026e8 <HUAN_ZIGBEE_Init>

	hmotor_left.goalSpeed = 1000;
 8002010:	4b15      	ldr	r3, [pc, #84]	; (8002068 <main+0x178>)
 8002012:	4a16      	ldr	r2, [pc, #88]	; (800206c <main+0x17c>)
 8002014:	639a      	str	r2, [r3, #56]	; 0x38
	hmotor_right.goalSpeed = 1000;
 8002016:	4b16      	ldr	r3, [pc, #88]	; (8002070 <main+0x180>)
 8002018:	4a14      	ldr	r2, [pc, #80]	; (800206c <main+0x17c>)
 800201a:	639a      	str	r2, [r3, #56]	; 0x38

	HAL_TIM_Base_Start_IT(&htim1);		// for PID
 800201c:	4815      	ldr	r0, [pc, #84]	; (8002074 <main+0x184>)
 800201e:	f002 fa03 	bl	8004428 <HAL_TIM_Base_Start_IT>

	RED_LED_ON;
 8002022:	2201      	movs	r2, #1
 8002024:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002028:	480e      	ldr	r0, [pc, #56]	; (8002064 <main+0x174>)
 800202a:	f001 fc1d 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 800202e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002032:	f000 ff75 	bl	8002f20 <HAL_Delay>
	RED_LED_OFF;
 8002036:	2200      	movs	r2, #0
 8002038:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800203c:	4809      	ldr	r0, [pc, #36]	; (8002064 <main+0x174>)
 800203e:	f001 fc13 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002042:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002046:	f000 ff6b 	bl	8002f20 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint8_t dc = 0;
 800204a:	2300      	movs	r3, #0
 800204c:	71fb      	strb	r3, [r7, #7]
	while (1)
	{
		GREEN_LED_TOGGLE;
 800204e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002052:	4804      	ldr	r0, [pc, #16]	; (8002064 <main+0x174>)
 8002054:	f001 fc20 	bl	8003898 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8002058:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800205c:	f000 ff60 	bl	8002f20 <HAL_Delay>
		GREEN_LED_TOGGLE;
 8002060:	e7f5      	b.n	800204e <main+0x15e>
 8002062:	bf00      	nop
 8002064:	40010c00 	.word	0x40010c00
 8002068:	200008b4 	.word	0x200008b4
 800206c:	447a0000 	.word	0x447a0000
 8002070:	200008f0 	.word	0x200008f0
 8002074:	20000684 	.word	0x20000684

08002078 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b090      	sub	sp, #64	; 0x40
 800207c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800207e:	f107 0318 	add.w	r3, r7, #24
 8002082:	2228      	movs	r2, #40	; 0x28
 8002084:	2100      	movs	r1, #0
 8002086:	4618      	mov	r0, r3
 8002088:	f003 fdd4 	bl	8005c34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800208c:	1d3b      	adds	r3, r7, #4
 800208e:	2200      	movs	r2, #0
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	605a      	str	r2, [r3, #4]
 8002094:	609a      	str	r2, [r3, #8]
 8002096:	60da      	str	r2, [r3, #12]
 8002098:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800209a:	2301      	movs	r3, #1
 800209c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800209e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80020a4:	2300      	movs	r3, #0
 80020a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020a8:	2301      	movs	r3, #1
 80020aa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020ac:	2302      	movs	r3, #2
 80020ae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80020b6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80020ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020bc:	f107 0318 	add.w	r3, r7, #24
 80020c0:	4618      	mov	r0, r3
 80020c2:	f001 fd47 	bl	8003b54 <HAL_RCC_OscConfig>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80020cc:	f000 fb1a 	bl	8002704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020d0:	230f      	movs	r3, #15
 80020d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020d4:	2302      	movs	r3, #2
 80020d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020d8:	2300      	movs	r3, #0
 80020da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020e2:	2300      	movs	r3, #0
 80020e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020e6:	1d3b      	adds	r3, r7, #4
 80020e8:	2102      	movs	r1, #2
 80020ea:	4618      	mov	r0, r3
 80020ec:	f001 ffb4 	bl	8004058 <HAL_RCC_ClockConfig>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80020f6:	f000 fb05 	bl	8002704 <Error_Handler>
  }
}
 80020fa:	bf00      	nop
 80020fc:	3740      	adds	r7, #64	; 0x40
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002108:	4b12      	ldr	r3, [pc, #72]	; (8002154 <MX_I2C1_Init+0x50>)
 800210a:	4a13      	ldr	r2, [pc, #76]	; (8002158 <MX_I2C1_Init+0x54>)
 800210c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800210e:	4b11      	ldr	r3, [pc, #68]	; (8002154 <MX_I2C1_Init+0x50>)
 8002110:	4a12      	ldr	r2, [pc, #72]	; (800215c <MX_I2C1_Init+0x58>)
 8002112:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002114:	4b0f      	ldr	r3, [pc, #60]	; (8002154 <MX_I2C1_Init+0x50>)
 8002116:	2200      	movs	r2, #0
 8002118:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800211a:	4b0e      	ldr	r3, [pc, #56]	; (8002154 <MX_I2C1_Init+0x50>)
 800211c:	2200      	movs	r2, #0
 800211e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002120:	4b0c      	ldr	r3, [pc, #48]	; (8002154 <MX_I2C1_Init+0x50>)
 8002122:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002126:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002128:	4b0a      	ldr	r3, [pc, #40]	; (8002154 <MX_I2C1_Init+0x50>)
 800212a:	2200      	movs	r2, #0
 800212c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800212e:	4b09      	ldr	r3, [pc, #36]	; (8002154 <MX_I2C1_Init+0x50>)
 8002130:	2200      	movs	r2, #0
 8002132:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002134:	4b07      	ldr	r3, [pc, #28]	; (8002154 <MX_I2C1_Init+0x50>)
 8002136:	2200      	movs	r2, #0
 8002138:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800213a:	4b06      	ldr	r3, [pc, #24]	; (8002154 <MX_I2C1_Init+0x50>)
 800213c:	2200      	movs	r2, #0
 800213e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002140:	4804      	ldr	r0, [pc, #16]	; (8002154 <MX_I2C1_Init+0x50>)
 8002142:	f001 fbc3 	bl	80038cc <HAL_I2C_Init>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800214c:	f000 fada 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002150:	bf00      	nop
 8002152:	bd80      	pop	{r7, pc}
 8002154:	20000630 	.word	0x20000630
 8002158:	40005400 	.word	0x40005400
 800215c:	000186a0 	.word	0x000186a0

08002160 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002166:	f107 0308 	add.w	r3, r7, #8
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	605a      	str	r2, [r3, #4]
 8002170:	609a      	str	r2, [r3, #8]
 8002172:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002174:	463b      	mov	r3, r7
 8002176:	2200      	movs	r2, #0
 8002178:	601a      	str	r2, [r3, #0]
 800217a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800217c:	4b1e      	ldr	r3, [pc, #120]	; (80021f8 <MX_TIM1_Init+0x98>)
 800217e:	4a1f      	ldr	r2, [pc, #124]	; (80021fc <MX_TIM1_Init+0x9c>)
 8002180:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72 - 1;
 8002182:	4b1d      	ldr	r3, [pc, #116]	; (80021f8 <MX_TIM1_Init+0x98>)
 8002184:	2247      	movs	r2, #71	; 0x47
 8002186:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002188:	4b1b      	ldr	r3, [pc, #108]	; (80021f8 <MX_TIM1_Init+0x98>)
 800218a:	2200      	movs	r2, #0
 800218c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50000 - 1;
 800218e:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <MX_TIM1_Init+0x98>)
 8002190:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8002194:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002196:	4b18      	ldr	r3, [pc, #96]	; (80021f8 <MX_TIM1_Init+0x98>)
 8002198:	2200      	movs	r2, #0
 800219a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800219c:	4b16      	ldr	r3, [pc, #88]	; (80021f8 <MX_TIM1_Init+0x98>)
 800219e:	2200      	movs	r2, #0
 80021a0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021a2:	4b15      	ldr	r3, [pc, #84]	; (80021f8 <MX_TIM1_Init+0x98>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80021a8:	4813      	ldr	r0, [pc, #76]	; (80021f8 <MX_TIM1_Init+0x98>)
 80021aa:	f002 f8ed 	bl	8004388 <HAL_TIM_Base_Init>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80021b4:	f000 faa6 	bl	8002704 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80021be:	f107 0308 	add.w	r3, r7, #8
 80021c2:	4619      	mov	r1, r3
 80021c4:	480c      	ldr	r0, [pc, #48]	; (80021f8 <MX_TIM1_Init+0x98>)
 80021c6:	f002 fd71 	bl	8004cac <HAL_TIM_ConfigClockSource>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80021d0:	f000 fa98 	bl	8002704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021d4:	2300      	movs	r3, #0
 80021d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021d8:	2300      	movs	r3, #0
 80021da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021dc:	463b      	mov	r3, r7
 80021de:	4619      	mov	r1, r3
 80021e0:	4805      	ldr	r0, [pc, #20]	; (80021f8 <MX_TIM1_Init+0x98>)
 80021e2:	f003 f8f9 	bl	80053d8 <HAL_TIMEx_MasterConfigSynchronization>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80021ec:	f000 fa8a 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80021f0:	bf00      	nop
 80021f2:	3718      	adds	r7, #24
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	20000684 	.word	0x20000684
 80021fc:	40012c00 	.word	0x40012c00

08002200 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08c      	sub	sp, #48	; 0x30
 8002204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002206:	f107 030c 	add.w	r3, r7, #12
 800220a:	2224      	movs	r2, #36	; 0x24
 800220c:	2100      	movs	r1, #0
 800220e:	4618      	mov	r0, r3
 8002210:	f003 fd10 	bl	8005c34 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002214:	1d3b      	adds	r3, r7, #4
 8002216:	2200      	movs	r2, #0
 8002218:	601a      	str	r2, [r3, #0]
 800221a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800221c:	4b21      	ldr	r3, [pc, #132]	; (80022a4 <MX_TIM2_Init+0xa4>)
 800221e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002222:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002224:	4b1f      	ldr	r3, [pc, #124]	; (80022a4 <MX_TIM2_Init+0xa4>)
 8002226:	2200      	movs	r2, #0
 8002228:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800222a:	4b1e      	ldr	r3, [pc, #120]	; (80022a4 <MX_TIM2_Init+0xa4>)
 800222c:	2200      	movs	r2, #0
 800222e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002230:	4b1c      	ldr	r3, [pc, #112]	; (80022a4 <MX_TIM2_Init+0xa4>)
 8002232:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002236:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002238:	4b1a      	ldr	r3, [pc, #104]	; (80022a4 <MX_TIM2_Init+0xa4>)
 800223a:	2200      	movs	r2, #0
 800223c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800223e:	4b19      	ldr	r3, [pc, #100]	; (80022a4 <MX_TIM2_Init+0xa4>)
 8002240:	2200      	movs	r2, #0
 8002242:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002244:	2303      	movs	r3, #3
 8002246:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002248:	2300      	movs	r3, #0
 800224a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800224c:	2301      	movs	r3, #1
 800224e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002250:	2300      	movs	r3, #0
 8002252:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002254:	2300      	movs	r3, #0
 8002256:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002258:	2300      	movs	r3, #0
 800225a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800225c:	2301      	movs	r3, #1
 800225e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002260:	2300      	movs	r3, #0
 8002262:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002264:	2300      	movs	r3, #0
 8002266:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002268:	f107 030c 	add.w	r3, r7, #12
 800226c:	4619      	mov	r1, r3
 800226e:	480d      	ldr	r0, [pc, #52]	; (80022a4 <MX_TIM2_Init+0xa4>)
 8002270:	f002 fa26 	bl	80046c0 <HAL_TIM_Encoder_Init>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800227a:	f000 fa43 	bl	8002704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800227e:	2300      	movs	r3, #0
 8002280:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002282:	2300      	movs	r3, #0
 8002284:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002286:	1d3b      	adds	r3, r7, #4
 8002288:	4619      	mov	r1, r3
 800228a:	4806      	ldr	r0, [pc, #24]	; (80022a4 <MX_TIM2_Init+0xa4>)
 800228c:	f003 f8a4 	bl	80053d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002296:	f000 fa35 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800229a:	bf00      	nop
 800229c:	3730      	adds	r7, #48	; 0x30
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	200006cc 	.word	0x200006cc

080022a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08e      	sub	sp, #56	; 0x38
 80022ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022b2:	2200      	movs	r2, #0
 80022b4:	601a      	str	r2, [r3, #0]
 80022b6:	605a      	str	r2, [r3, #4]
 80022b8:	609a      	str	r2, [r3, #8]
 80022ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022bc:	f107 0320 	add.w	r3, r7, #32
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022c6:	1d3b      	adds	r3, r7, #4
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]
 80022d4:	615a      	str	r2, [r3, #20]
 80022d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80022d8:	4b3d      	ldr	r3, [pc, #244]	; (80023d0 <MX_TIM3_Init+0x128>)
 80022da:	4a3e      	ldr	r2, [pc, #248]	; (80023d4 <MX_TIM3_Init+0x12c>)
 80022dc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80022de:	4b3c      	ldr	r3, [pc, #240]	; (80023d0 <MX_TIM3_Init+0x128>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022e4:	4b3a      	ldr	r3, [pc, #232]	; (80023d0 <MX_TIM3_Init+0x128>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 72*40 - 1;
 80022ea:	4b39      	ldr	r3, [pc, #228]	; (80023d0 <MX_TIM3_Init+0x128>)
 80022ec:	f640 323f 	movw	r2, #2879	; 0xb3f
 80022f0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022f2:	4b37      	ldr	r3, [pc, #220]	; (80023d0 <MX_TIM3_Init+0x128>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022f8:	4b35      	ldr	r3, [pc, #212]	; (80023d0 <MX_TIM3_Init+0x128>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80022fe:	4834      	ldr	r0, [pc, #208]	; (80023d0 <MX_TIM3_Init+0x128>)
 8002300:	f002 f842 	bl	8004388 <HAL_TIM_Base_Init>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800230a:	f000 f9fb 	bl	8002704 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800230e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002312:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002314:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002318:	4619      	mov	r1, r3
 800231a:	482d      	ldr	r0, [pc, #180]	; (80023d0 <MX_TIM3_Init+0x128>)
 800231c:	f002 fcc6 	bl	8004cac <HAL_TIM_ConfigClockSource>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002326:	f000 f9ed 	bl	8002704 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800232a:	4829      	ldr	r0, [pc, #164]	; (80023d0 <MX_TIM3_Init+0x128>)
 800232c:	f002 f8ce 	bl	80044cc <HAL_TIM_PWM_Init>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002336:	f000 f9e5 	bl	8002704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800233a:	2300      	movs	r3, #0
 800233c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800233e:	2300      	movs	r3, #0
 8002340:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002342:	f107 0320 	add.w	r3, r7, #32
 8002346:	4619      	mov	r1, r3
 8002348:	4821      	ldr	r0, [pc, #132]	; (80023d0 <MX_TIM3_Init+0x128>)
 800234a:	f003 f845 	bl	80053d8 <HAL_TIMEx_MasterConfigSynchronization>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002354:	f000 f9d6 	bl	8002704 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002358:	2360      	movs	r3, #96	; 0x60
 800235a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800235c:	2300      	movs	r3, #0
 800235e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002360:	2300      	movs	r3, #0
 8002362:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002364:	2300      	movs	r3, #0
 8002366:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002368:	1d3b      	adds	r3, r7, #4
 800236a:	2200      	movs	r2, #0
 800236c:	4619      	mov	r1, r3
 800236e:	4818      	ldr	r0, [pc, #96]	; (80023d0 <MX_TIM3_Init+0x128>)
 8002370:	f002 fbde 	bl	8004b30 <HAL_TIM_PWM_ConfigChannel>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800237a:	f000 f9c3 	bl	8002704 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800237e:	1d3b      	adds	r3, r7, #4
 8002380:	2204      	movs	r2, #4
 8002382:	4619      	mov	r1, r3
 8002384:	4812      	ldr	r0, [pc, #72]	; (80023d0 <MX_TIM3_Init+0x128>)
 8002386:	f002 fbd3 	bl	8004b30 <HAL_TIM_PWM_ConfigChannel>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002390:	f000 f9b8 	bl	8002704 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002394:	1d3b      	adds	r3, r7, #4
 8002396:	2208      	movs	r2, #8
 8002398:	4619      	mov	r1, r3
 800239a:	480d      	ldr	r0, [pc, #52]	; (80023d0 <MX_TIM3_Init+0x128>)
 800239c:	f002 fbc8 	bl	8004b30 <HAL_TIM_PWM_ConfigChannel>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80023a6:	f000 f9ad 	bl	8002704 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023aa:	1d3b      	adds	r3, r7, #4
 80023ac:	220c      	movs	r2, #12
 80023ae:	4619      	mov	r1, r3
 80023b0:	4807      	ldr	r0, [pc, #28]	; (80023d0 <MX_TIM3_Init+0x128>)
 80023b2:	f002 fbbd 	bl	8004b30 <HAL_TIM_PWM_ConfigChannel>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 80023bc:	f000 f9a2 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80023c0:	4803      	ldr	r0, [pc, #12]	; (80023d0 <MX_TIM3_Init+0x128>)
 80023c2:	f000 facb 	bl	800295c <HAL_TIM_MspPostInit>

}
 80023c6:	bf00      	nop
 80023c8:	3738      	adds	r7, #56	; 0x38
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000714 	.word	0x20000714
 80023d4:	40000400 	.word	0x40000400

080023d8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b08c      	sub	sp, #48	; 0x30
 80023dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80023de:	f107 030c 	add.w	r3, r7, #12
 80023e2:	2224      	movs	r2, #36	; 0x24
 80023e4:	2100      	movs	r1, #0
 80023e6:	4618      	mov	r0, r3
 80023e8:	f003 fc24 	bl	8005c34 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023ec:	1d3b      	adds	r3, r7, #4
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80023f4:	4b20      	ldr	r3, [pc, #128]	; (8002478 <MX_TIM4_Init+0xa0>)
 80023f6:	4a21      	ldr	r2, [pc, #132]	; (800247c <MX_TIM4_Init+0xa4>)
 80023f8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80023fa:	4b1f      	ldr	r3, [pc, #124]	; (8002478 <MX_TIM4_Init+0xa0>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002400:	4b1d      	ldr	r3, [pc, #116]	; (8002478 <MX_TIM4_Init+0xa0>)
 8002402:	2200      	movs	r2, #0
 8002404:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002406:	4b1c      	ldr	r3, [pc, #112]	; (8002478 <MX_TIM4_Init+0xa0>)
 8002408:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800240c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800240e:	4b1a      	ldr	r3, [pc, #104]	; (8002478 <MX_TIM4_Init+0xa0>)
 8002410:	2200      	movs	r2, #0
 8002412:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002414:	4b18      	ldr	r3, [pc, #96]	; (8002478 <MX_TIM4_Init+0xa0>)
 8002416:	2200      	movs	r2, #0
 8002418:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800241a:	2303      	movs	r3, #3
 800241c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800241e:	2302      	movs	r3, #2
 8002420:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002422:	2301      	movs	r3, #1
 8002424:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002426:	2300      	movs	r3, #0
 8002428:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800242a:	2300      	movs	r3, #0
 800242c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800242e:	2300      	movs	r3, #0
 8002430:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002432:	2301      	movs	r3, #1
 8002434:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002436:	2300      	movs	r3, #0
 8002438:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800243a:	2300      	movs	r3, #0
 800243c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800243e:	f107 030c 	add.w	r3, r7, #12
 8002442:	4619      	mov	r1, r3
 8002444:	480c      	ldr	r0, [pc, #48]	; (8002478 <MX_TIM4_Init+0xa0>)
 8002446:	f002 f93b 	bl	80046c0 <HAL_TIM_Encoder_Init>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002450:	f000 f958 	bl	8002704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002454:	2300      	movs	r3, #0
 8002456:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002458:	2300      	movs	r3, #0
 800245a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800245c:	1d3b      	adds	r3, r7, #4
 800245e:	4619      	mov	r1, r3
 8002460:	4805      	ldr	r0, [pc, #20]	; (8002478 <MX_TIM4_Init+0xa0>)
 8002462:	f002 ffb9 	bl	80053d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800246c:	f000 f94a 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002470:	bf00      	nop
 8002472:	3730      	adds	r7, #48	; 0x30
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	2000075c 	.word	0x2000075c
 800247c:	40000800 	.word	0x40000800

08002480 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002484:	4b11      	ldr	r3, [pc, #68]	; (80024cc <MX_USART1_UART_Init+0x4c>)
 8002486:	4a12      	ldr	r2, [pc, #72]	; (80024d0 <MX_USART1_UART_Init+0x50>)
 8002488:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800248a:	4b10      	ldr	r3, [pc, #64]	; (80024cc <MX_USART1_UART_Init+0x4c>)
 800248c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002490:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002492:	4b0e      	ldr	r3, [pc, #56]	; (80024cc <MX_USART1_UART_Init+0x4c>)
 8002494:	2200      	movs	r2, #0
 8002496:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002498:	4b0c      	ldr	r3, [pc, #48]	; (80024cc <MX_USART1_UART_Init+0x4c>)
 800249a:	2200      	movs	r2, #0
 800249c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800249e:	4b0b      	ldr	r3, [pc, #44]	; (80024cc <MX_USART1_UART_Init+0x4c>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024a4:	4b09      	ldr	r3, [pc, #36]	; (80024cc <MX_USART1_UART_Init+0x4c>)
 80024a6:	220c      	movs	r2, #12
 80024a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024aa:	4b08      	ldr	r3, [pc, #32]	; (80024cc <MX_USART1_UART_Init+0x4c>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024b0:	4b06      	ldr	r3, [pc, #24]	; (80024cc <MX_USART1_UART_Init+0x4c>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024b6:	4805      	ldr	r0, [pc, #20]	; (80024cc <MX_USART1_UART_Init+0x4c>)
 80024b8:	f002 fffe 	bl	80054b8 <HAL_UART_Init>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d001      	beq.n	80024c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80024c2:	f000 f91f 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024c6:	bf00      	nop
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	200007a4 	.word	0x200007a4
 80024d0:	40013800 	.word	0x40013800

080024d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024d8:	4b11      	ldr	r3, [pc, #68]	; (8002520 <MX_USART2_UART_Init+0x4c>)
 80024da:	4a12      	ldr	r2, [pc, #72]	; (8002524 <MX_USART2_UART_Init+0x50>)
 80024dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80024de:	4b10      	ldr	r3, [pc, #64]	; (8002520 <MX_USART2_UART_Init+0x4c>)
 80024e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024e6:	4b0e      	ldr	r3, [pc, #56]	; (8002520 <MX_USART2_UART_Init+0x4c>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024ec:	4b0c      	ldr	r3, [pc, #48]	; (8002520 <MX_USART2_UART_Init+0x4c>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80024f2:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <MX_USART2_UART_Init+0x4c>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80024f8:	4b09      	ldr	r3, [pc, #36]	; (8002520 <MX_USART2_UART_Init+0x4c>)
 80024fa:	220c      	movs	r2, #12
 80024fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024fe:	4b08      	ldr	r3, [pc, #32]	; (8002520 <MX_USART2_UART_Init+0x4c>)
 8002500:	2200      	movs	r2, #0
 8002502:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002504:	4b06      	ldr	r3, [pc, #24]	; (8002520 <MX_USART2_UART_Init+0x4c>)
 8002506:	2200      	movs	r2, #0
 8002508:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800250a:	4805      	ldr	r0, [pc, #20]	; (8002520 <MX_USART2_UART_Init+0x4c>)
 800250c:	f002 ffd4 	bl	80054b8 <HAL_UART_Init>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002516:	f000 f8f5 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	200007e8 	.word	0x200007e8
 8002524:	40004400 	.word	0x40004400

08002528 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800252e:	4b10      	ldr	r3, [pc, #64]	; (8002570 <MX_DMA_Init+0x48>)
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	4a0f      	ldr	r2, [pc, #60]	; (8002570 <MX_DMA_Init+0x48>)
 8002534:	f043 0301 	orr.w	r3, r3, #1
 8002538:	6153      	str	r3, [r2, #20]
 800253a:	4b0d      	ldr	r3, [pc, #52]	; (8002570 <MX_DMA_Init+0x48>)
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	607b      	str	r3, [r7, #4]
 8002544:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8002546:	2200      	movs	r2, #0
 8002548:	2102      	movs	r1, #2
 800254a:	200f      	movs	r0, #15
 800254c:	f000 fde3 	bl	8003116 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002550:	200f      	movs	r0, #15
 8002552:	f000 fdfc 	bl	800314e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 3, 0);
 8002556:	2200      	movs	r2, #0
 8002558:	2103      	movs	r1, #3
 800255a:	2010      	movs	r0, #16
 800255c:	f000 fddb 	bl	8003116 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002560:	2010      	movs	r0, #16
 8002562:	f000 fdf4 	bl	800314e <HAL_NVIC_EnableIRQ>

}
 8002566:	bf00      	nop
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	40021000 	.word	0x40021000

08002574 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b088      	sub	sp, #32
 8002578:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800257a:	f107 0310 	add.w	r3, r7, #16
 800257e:	2200      	movs	r2, #0
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	605a      	str	r2, [r3, #4]
 8002584:	609a      	str	r2, [r3, #8]
 8002586:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002588:	4b1e      	ldr	r3, [pc, #120]	; (8002604 <MX_GPIO_Init+0x90>)
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	4a1d      	ldr	r2, [pc, #116]	; (8002604 <MX_GPIO_Init+0x90>)
 800258e:	f043 0320 	orr.w	r3, r3, #32
 8002592:	6193      	str	r3, [r2, #24]
 8002594:	4b1b      	ldr	r3, [pc, #108]	; (8002604 <MX_GPIO_Init+0x90>)
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	f003 0320 	and.w	r3, r3, #32
 800259c:	60fb      	str	r3, [r7, #12]
 800259e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a0:	4b18      	ldr	r3, [pc, #96]	; (8002604 <MX_GPIO_Init+0x90>)
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	4a17      	ldr	r2, [pc, #92]	; (8002604 <MX_GPIO_Init+0x90>)
 80025a6:	f043 0304 	orr.w	r3, r3, #4
 80025aa:	6193      	str	r3, [r2, #24]
 80025ac:	4b15      	ldr	r3, [pc, #84]	; (8002604 <MX_GPIO_Init+0x90>)
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	f003 0304 	and.w	r3, r3, #4
 80025b4:	60bb      	str	r3, [r7, #8]
 80025b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025b8:	4b12      	ldr	r3, [pc, #72]	; (8002604 <MX_GPIO_Init+0x90>)
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	4a11      	ldr	r2, [pc, #68]	; (8002604 <MX_GPIO_Init+0x90>)
 80025be:	f043 0308 	orr.w	r3, r3, #8
 80025c2:	6193      	str	r3, [r2, #24]
 80025c4:	4b0f      	ldr	r3, [pc, #60]	; (8002604 <MX_GPIO_Init+0x90>)
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	f003 0308 	and.w	r3, r3, #8
 80025cc:	607b      	str	r3, [r7, #4]
 80025ce:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Buzzer_Pin|LED_R_Pin|LED_G_Pin|LED_B_Pin, GPIO_PIN_RESET);
 80025d0:	2200      	movs	r2, #0
 80025d2:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80025d6:	480c      	ldr	r0, [pc, #48]	; (8002608 <MX_GPIO_Init+0x94>)
 80025d8:	f001 f946 	bl	8003868 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Buzzer_Pin LED_R_Pin LED_G_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin|LED_R_Pin|LED_G_Pin|LED_B_Pin;
 80025dc:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80025e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025e2:	2301      	movs	r3, #1
 80025e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e6:	2300      	movs	r3, #0
 80025e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ea:	2302      	movs	r3, #2
 80025ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ee:	f107 0310 	add.w	r3, r7, #16
 80025f2:	4619      	mov	r1, r3
 80025f4:	4804      	ldr	r0, [pc, #16]	; (8002608 <MX_GPIO_Init+0x94>)
 80025f6:	f000 ffb3 	bl	8003560 <HAL_GPIO_Init>

}
 80025fa:	bf00      	nop
 80025fc:	3720      	adds	r7, #32
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40021000 	.word	0x40021000
 8002608:	40010c00 	.word	0x40010c00

0800260c <HUAN_MOTOR_LEFT_Init>:

/* USER CODE BEGIN 4 */
static void HUAN_MOTOR_LEFT_Init(void) {
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
	hmotor_left.counter = &htim4;
 8002610:	4b10      	ldr	r3, [pc, #64]	; (8002654 <HUAN_MOTOR_LEFT_Init+0x48>)
 8002612:	4a11      	ldr	r2, [pc, #68]	; (8002658 <HUAN_MOTOR_LEFT_Init+0x4c>)
 8002614:	601a      	str	r2, [r3, #0]
	hmotor_left.dt = 0.05;
 8002616:	4b0f      	ldr	r3, [pc, #60]	; (8002654 <HUAN_MOTOR_LEFT_Init+0x48>)
 8002618:	4a10      	ldr	r2, [pc, #64]	; (800265c <HUAN_MOTOR_LEFT_Init+0x50>)
 800261a:	621a      	str	r2, [r3, #32]
	hmotor_left.posTimer = &htim3;
 800261c:	4b0d      	ldr	r3, [pc, #52]	; (8002654 <HUAN_MOTOR_LEFT_Init+0x48>)
 800261e:	4a10      	ldr	r2, [pc, #64]	; (8002660 <HUAN_MOTOR_LEFT_Init+0x54>)
 8002620:	605a      	str	r2, [r3, #4]
	hmotor_left.pos_channel = TIM_CHANNEL_4;
 8002622:	4b0c      	ldr	r3, [pc, #48]	; (8002654 <HUAN_MOTOR_LEFT_Init+0x48>)
 8002624:	220c      	movs	r2, #12
 8002626:	60da      	str	r2, [r3, #12]
	hmotor_left.negTimer = &htim3;
 8002628:	4b0a      	ldr	r3, [pc, #40]	; (8002654 <HUAN_MOTOR_LEFT_Init+0x48>)
 800262a:	4a0d      	ldr	r2, [pc, #52]	; (8002660 <HUAN_MOTOR_LEFT_Init+0x54>)
 800262c:	609a      	str	r2, [r3, #8]
	hmotor_left.neg_channel = TIM_CHANNEL_3;
 800262e:	4b09      	ldr	r3, [pc, #36]	; (8002654 <HUAN_MOTOR_LEFT_Init+0x48>)
 8002630:	2208      	movs	r2, #8
 8002632:	611a      	str	r2, [r3, #16]
	hmotor_left.kp = 0.00005;
 8002634:	4b07      	ldr	r3, [pc, #28]	; (8002654 <HUAN_MOTOR_LEFT_Init+0x48>)
 8002636:	4a0b      	ldr	r2, [pc, #44]	; (8002664 <HUAN_MOTOR_LEFT_Init+0x58>)
 8002638:	615a      	str	r2, [r3, #20]
	hmotor_left.ki = 0.0001;
 800263a:	4b06      	ldr	r3, [pc, #24]	; (8002654 <HUAN_MOTOR_LEFT_Init+0x48>)
 800263c:	4a0a      	ldr	r2, [pc, #40]	; (8002668 <HUAN_MOTOR_LEFT_Init+0x5c>)
 800263e:	619a      	str	r2, [r3, #24]
	hmotor_left.kd = 0.0000;
 8002640:	4b04      	ldr	r3, [pc, #16]	; (8002654 <HUAN_MOTOR_LEFT_Init+0x48>)
 8002642:	f04f 0200 	mov.w	r2, #0
 8002646:	61da      	str	r2, [r3, #28]
	huansic_motor_init(&hmotor_left);
 8002648:	4802      	ldr	r0, [pc, #8]	; (8002654 <HUAN_MOTOR_LEFT_Init+0x48>)
 800264a:	f7fe ff61 	bl	8001510 <huansic_motor_init>
}
 800264e:	bf00      	nop
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	200008b4 	.word	0x200008b4
 8002658:	2000075c 	.word	0x2000075c
 800265c:	3d4ccccd 	.word	0x3d4ccccd
 8002660:	20000714 	.word	0x20000714
 8002664:	3851b717 	.word	0x3851b717
 8002668:	38d1b717 	.word	0x38d1b717

0800266c <HUAN_MOTOR_RIGHT_Init>:

static void HUAN_MOTOR_RIGHT_Init(void) {
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
	hmotor_right.counter = &htim2;
 8002670:	4b10      	ldr	r3, [pc, #64]	; (80026b4 <HUAN_MOTOR_RIGHT_Init+0x48>)
 8002672:	4a11      	ldr	r2, [pc, #68]	; (80026b8 <HUAN_MOTOR_RIGHT_Init+0x4c>)
 8002674:	601a      	str	r2, [r3, #0]
	hmotor_right.dt = 0.05;
 8002676:	4b0f      	ldr	r3, [pc, #60]	; (80026b4 <HUAN_MOTOR_RIGHT_Init+0x48>)
 8002678:	4a10      	ldr	r2, [pc, #64]	; (80026bc <HUAN_MOTOR_RIGHT_Init+0x50>)
 800267a:	621a      	str	r2, [r3, #32]
	hmotor_right.posTimer = &htim3;
 800267c:	4b0d      	ldr	r3, [pc, #52]	; (80026b4 <HUAN_MOTOR_RIGHT_Init+0x48>)
 800267e:	4a10      	ldr	r2, [pc, #64]	; (80026c0 <HUAN_MOTOR_RIGHT_Init+0x54>)
 8002680:	605a      	str	r2, [r3, #4]
	hmotor_right.pos_channel = TIM_CHANNEL_1;
 8002682:	4b0c      	ldr	r3, [pc, #48]	; (80026b4 <HUAN_MOTOR_RIGHT_Init+0x48>)
 8002684:	2200      	movs	r2, #0
 8002686:	60da      	str	r2, [r3, #12]
	hmotor_right.negTimer = &htim3;
 8002688:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <HUAN_MOTOR_RIGHT_Init+0x48>)
 800268a:	4a0d      	ldr	r2, [pc, #52]	; (80026c0 <HUAN_MOTOR_RIGHT_Init+0x54>)
 800268c:	609a      	str	r2, [r3, #8]
	hmotor_right.neg_channel = TIM_CHANNEL_2;
 800268e:	4b09      	ldr	r3, [pc, #36]	; (80026b4 <HUAN_MOTOR_RIGHT_Init+0x48>)
 8002690:	2204      	movs	r2, #4
 8002692:	611a      	str	r2, [r3, #16]
	hmotor_right.kp = 0.00005;
 8002694:	4b07      	ldr	r3, [pc, #28]	; (80026b4 <HUAN_MOTOR_RIGHT_Init+0x48>)
 8002696:	4a0b      	ldr	r2, [pc, #44]	; (80026c4 <HUAN_MOTOR_RIGHT_Init+0x58>)
 8002698:	615a      	str	r2, [r3, #20]
	hmotor_right.ki = 0.0001;
 800269a:	4b06      	ldr	r3, [pc, #24]	; (80026b4 <HUAN_MOTOR_RIGHT_Init+0x48>)
 800269c:	4a0a      	ldr	r2, [pc, #40]	; (80026c8 <HUAN_MOTOR_RIGHT_Init+0x5c>)
 800269e:	619a      	str	r2, [r3, #24]
	hmotor_right.kd = 0.0000;
 80026a0:	4b04      	ldr	r3, [pc, #16]	; (80026b4 <HUAN_MOTOR_RIGHT_Init+0x48>)
 80026a2:	f04f 0200 	mov.w	r2, #0
 80026a6:	61da      	str	r2, [r3, #28]
	huansic_motor_init(&hmotor_right);
 80026a8:	4802      	ldr	r0, [pc, #8]	; (80026b4 <HUAN_MOTOR_RIGHT_Init+0x48>)
 80026aa:	f7fe ff31 	bl	8001510 <huansic_motor_init>
}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	200008f0 	.word	0x200008f0
 80026b8:	200006cc 	.word	0x200006cc
 80026bc:	3d4ccccd 	.word	0x3d4ccccd
 80026c0:	20000714 	.word	0x20000714
 80026c4:	3851b717 	.word	0x3851b717
 80026c8:	38d1b717 	.word	0x38d1b717

080026cc <HUAN_IMU_Init>:

static void HUAN_IMU_Init(void) {
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
	himu.uartPort = &huart1;
 80026d0:	4b03      	ldr	r3, [pc, #12]	; (80026e0 <HUAN_IMU_Init+0x14>)
 80026d2:	4a04      	ldr	r2, [pc, #16]	; (80026e4 <HUAN_IMU_Init+0x18>)
 80026d4:	601a      	str	r2, [r3, #0]
	huansic_jy62_init(&himu);
 80026d6:	4802      	ldr	r0, [pc, #8]	; (80026e0 <HUAN_IMU_Init+0x14>)
 80026d8:	f7fe fc4c 	bl	8000f74 <huansic_jy62_init>
}
 80026dc:	bf00      	nop
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	2000092c 	.word	0x2000092c
 80026e4:	200007a4 	.word	0x200007a4

080026e8 <HUAN_ZIGBEE_Init>:

static void HUAN_ZIGBEE_Init(void) {
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
	hxb.uartPort = &huart2;
 80026ec:	4b03      	ldr	r3, [pc, #12]	; (80026fc <HUAN_ZIGBEE_Init+0x14>)
 80026ee:	4a04      	ldr	r2, [pc, #16]	; (8002700 <HUAN_ZIGBEE_Init+0x18>)
 80026f0:	601a      	str	r2, [r3, #0]
	huansic_xb_init(&hxb);
 80026f2:	4802      	ldr	r0, [pc, #8]	; (80026fc <HUAN_ZIGBEE_Init+0x14>)
 80026f4:	f7ff f8f0 	bl	80018d8 <huansic_xb_init>
}
 80026f8:	bf00      	nop
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	20000964 	.word	0x20000964
 8002700:	200007e8 	.word	0x200007e8

08002704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002708:	b672      	cpsid	i
}
 800270a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800270c:	e7fe      	b.n	800270c <Error_Handler+0x8>
	...

08002710 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002716:	4b15      	ldr	r3, [pc, #84]	; (800276c <HAL_MspInit+0x5c>)
 8002718:	699b      	ldr	r3, [r3, #24]
 800271a:	4a14      	ldr	r2, [pc, #80]	; (800276c <HAL_MspInit+0x5c>)
 800271c:	f043 0301 	orr.w	r3, r3, #1
 8002720:	6193      	str	r3, [r2, #24]
 8002722:	4b12      	ldr	r3, [pc, #72]	; (800276c <HAL_MspInit+0x5c>)
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	60bb      	str	r3, [r7, #8]
 800272c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800272e:	4b0f      	ldr	r3, [pc, #60]	; (800276c <HAL_MspInit+0x5c>)
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	4a0e      	ldr	r2, [pc, #56]	; (800276c <HAL_MspInit+0x5c>)
 8002734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002738:	61d3      	str	r3, [r2, #28]
 800273a:	4b0c      	ldr	r3, [pc, #48]	; (800276c <HAL_MspInit+0x5c>)
 800273c:	69db      	ldr	r3, [r3, #28]
 800273e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002742:	607b      	str	r3, [r7, #4]
 8002744:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002746:	4b0a      	ldr	r3, [pc, #40]	; (8002770 <HAL_MspInit+0x60>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	60fb      	str	r3, [r7, #12]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800275a:	60fb      	str	r3, [r7, #12]
 800275c:	4a04      	ldr	r2, [pc, #16]	; (8002770 <HAL_MspInit+0x60>)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002762:	bf00      	nop
 8002764:	3714      	adds	r7, #20
 8002766:	46bd      	mov	sp, r7
 8002768:	bc80      	pop	{r7}
 800276a:	4770      	bx	lr
 800276c:	40021000 	.word	0x40021000
 8002770:	40010000 	.word	0x40010000

08002774 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b08a      	sub	sp, #40	; 0x28
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800277c:	f107 0314 	add.w	r3, r7, #20
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a1d      	ldr	r2, [pc, #116]	; (8002804 <HAL_I2C_MspInit+0x90>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d132      	bne.n	80027fa <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002794:	4b1c      	ldr	r3, [pc, #112]	; (8002808 <HAL_I2C_MspInit+0x94>)
 8002796:	699b      	ldr	r3, [r3, #24]
 8002798:	4a1b      	ldr	r2, [pc, #108]	; (8002808 <HAL_I2C_MspInit+0x94>)
 800279a:	f043 0308 	orr.w	r3, r3, #8
 800279e:	6193      	str	r3, [r2, #24]
 80027a0:	4b19      	ldr	r3, [pc, #100]	; (8002808 <HAL_I2C_MspInit+0x94>)
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	f003 0308 	and.w	r3, r3, #8
 80027a8:	613b      	str	r3, [r7, #16]
 80027aa:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80027ac:	f44f 7340 	mov.w	r3, #768	; 0x300
 80027b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027b2:	2312      	movs	r3, #18
 80027b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027b6:	2303      	movs	r3, #3
 80027b8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ba:	f107 0314 	add.w	r3, r7, #20
 80027be:	4619      	mov	r1, r3
 80027c0:	4812      	ldr	r0, [pc, #72]	; (800280c <HAL_I2C_MspInit+0x98>)
 80027c2:	f000 fecd 	bl	8003560 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80027c6:	4b12      	ldr	r3, [pc, #72]	; (8002810 <HAL_I2C_MspInit+0x9c>)
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	627b      	str	r3, [r7, #36]	; 0x24
 80027cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ce:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80027d2:	627b      	str	r3, [r7, #36]	; 0x24
 80027d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d6:	f043 0302 	orr.w	r3, r3, #2
 80027da:	627b      	str	r3, [r7, #36]	; 0x24
 80027dc:	4a0c      	ldr	r2, [pc, #48]	; (8002810 <HAL_I2C_MspInit+0x9c>)
 80027de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e0:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027e2:	4b09      	ldr	r3, [pc, #36]	; (8002808 <HAL_I2C_MspInit+0x94>)
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	4a08      	ldr	r2, [pc, #32]	; (8002808 <HAL_I2C_MspInit+0x94>)
 80027e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027ec:	61d3      	str	r3, [r2, #28]
 80027ee:	4b06      	ldr	r3, [pc, #24]	; (8002808 <HAL_I2C_MspInit+0x94>)
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80027fa:	bf00      	nop
 80027fc:	3728      	adds	r7, #40	; 0x28
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40005400 	.word	0x40005400
 8002808:	40021000 	.word	0x40021000
 800280c:	40010c00 	.word	0x40010c00
 8002810:	40010000 	.word	0x40010000

08002814 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a16      	ldr	r2, [pc, #88]	; (800287c <HAL_TIM_Base_MspInit+0x68>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d114      	bne.n	8002850 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002826:	4b16      	ldr	r3, [pc, #88]	; (8002880 <HAL_TIM_Base_MspInit+0x6c>)
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	4a15      	ldr	r2, [pc, #84]	; (8002880 <HAL_TIM_Base_MspInit+0x6c>)
 800282c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002830:	6193      	str	r3, [r2, #24]
 8002832:	4b13      	ldr	r3, [pc, #76]	; (8002880 <HAL_TIM_Base_MspInit+0x6c>)
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 1, 0);
 800283e:	2200      	movs	r2, #0
 8002840:	2101      	movs	r1, #1
 8002842:	2019      	movs	r0, #25
 8002844:	f000 fc67 	bl	8003116 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002848:	2019      	movs	r0, #25
 800284a:	f000 fc80 	bl	800314e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800284e:	e010      	b.n	8002872 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a0b      	ldr	r2, [pc, #44]	; (8002884 <HAL_TIM_Base_MspInit+0x70>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d10b      	bne.n	8002872 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800285a:	4b09      	ldr	r3, [pc, #36]	; (8002880 <HAL_TIM_Base_MspInit+0x6c>)
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	4a08      	ldr	r2, [pc, #32]	; (8002880 <HAL_TIM_Base_MspInit+0x6c>)
 8002860:	f043 0302 	orr.w	r3, r3, #2
 8002864:	61d3      	str	r3, [r2, #28]
 8002866:	4b06      	ldr	r3, [pc, #24]	; (8002880 <HAL_TIM_Base_MspInit+0x6c>)
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	60bb      	str	r3, [r7, #8]
 8002870:	68bb      	ldr	r3, [r7, #8]
}
 8002872:	bf00      	nop
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40012c00 	.word	0x40012c00
 8002880:	40021000 	.word	0x40021000
 8002884:	40000400 	.word	0x40000400

08002888 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08a      	sub	sp, #40	; 0x28
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002890:	f107 0318 	add.w	r3, r7, #24
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	609a      	str	r2, [r3, #8]
 800289c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028a6:	d124      	bne.n	80028f2 <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028a8:	4b28      	ldr	r3, [pc, #160]	; (800294c <HAL_TIM_Encoder_MspInit+0xc4>)
 80028aa:	69db      	ldr	r3, [r3, #28]
 80028ac:	4a27      	ldr	r2, [pc, #156]	; (800294c <HAL_TIM_Encoder_MspInit+0xc4>)
 80028ae:	f043 0301 	orr.w	r3, r3, #1
 80028b2:	61d3      	str	r3, [r2, #28]
 80028b4:	4b25      	ldr	r3, [pc, #148]	; (800294c <HAL_TIM_Encoder_MspInit+0xc4>)
 80028b6:	69db      	ldr	r3, [r3, #28]
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	617b      	str	r3, [r7, #20]
 80028be:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c0:	4b22      	ldr	r3, [pc, #136]	; (800294c <HAL_TIM_Encoder_MspInit+0xc4>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	4a21      	ldr	r2, [pc, #132]	; (800294c <HAL_TIM_Encoder_MspInit+0xc4>)
 80028c6:	f043 0304 	orr.w	r3, r3, #4
 80028ca:	6193      	str	r3, [r2, #24]
 80028cc:	4b1f      	ldr	r3, [pc, #124]	; (800294c <HAL_TIM_Encoder_MspInit+0xc4>)
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	f003 0304 	and.w	r3, r3, #4
 80028d4:	613b      	str	r3, [r7, #16]
 80028d6:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80028d8:	2303      	movs	r3, #3
 80028da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028dc:	2300      	movs	r3, #0
 80028de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e0:	2300      	movs	r3, #0
 80028e2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e4:	f107 0318 	add.w	r3, r7, #24
 80028e8:	4619      	mov	r1, r3
 80028ea:	4819      	ldr	r0, [pc, #100]	; (8002950 <HAL_TIM_Encoder_MspInit+0xc8>)
 80028ec:	f000 fe38 	bl	8003560 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80028f0:	e028      	b.n	8002944 <HAL_TIM_Encoder_MspInit+0xbc>
  else if(htim_encoder->Instance==TIM4)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a17      	ldr	r2, [pc, #92]	; (8002954 <HAL_TIM_Encoder_MspInit+0xcc>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d123      	bne.n	8002944 <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80028fc:	4b13      	ldr	r3, [pc, #76]	; (800294c <HAL_TIM_Encoder_MspInit+0xc4>)
 80028fe:	69db      	ldr	r3, [r3, #28]
 8002900:	4a12      	ldr	r2, [pc, #72]	; (800294c <HAL_TIM_Encoder_MspInit+0xc4>)
 8002902:	f043 0304 	orr.w	r3, r3, #4
 8002906:	61d3      	str	r3, [r2, #28]
 8002908:	4b10      	ldr	r3, [pc, #64]	; (800294c <HAL_TIM_Encoder_MspInit+0xc4>)
 800290a:	69db      	ldr	r3, [r3, #28]
 800290c:	f003 0304 	and.w	r3, r3, #4
 8002910:	60fb      	str	r3, [r7, #12]
 8002912:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002914:	4b0d      	ldr	r3, [pc, #52]	; (800294c <HAL_TIM_Encoder_MspInit+0xc4>)
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	4a0c      	ldr	r2, [pc, #48]	; (800294c <HAL_TIM_Encoder_MspInit+0xc4>)
 800291a:	f043 0308 	orr.w	r3, r3, #8
 800291e:	6193      	str	r3, [r2, #24]
 8002920:	4b0a      	ldr	r3, [pc, #40]	; (800294c <HAL_TIM_Encoder_MspInit+0xc4>)
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	f003 0308 	and.w	r3, r3, #8
 8002928:	60bb      	str	r3, [r7, #8]
 800292a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800292c:	23c0      	movs	r3, #192	; 0xc0
 800292e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002930:	2300      	movs	r3, #0
 8002932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002934:	2300      	movs	r3, #0
 8002936:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002938:	f107 0318 	add.w	r3, r7, #24
 800293c:	4619      	mov	r1, r3
 800293e:	4806      	ldr	r0, [pc, #24]	; (8002958 <HAL_TIM_Encoder_MspInit+0xd0>)
 8002940:	f000 fe0e 	bl	8003560 <HAL_GPIO_Init>
}
 8002944:	bf00      	nop
 8002946:	3728      	adds	r7, #40	; 0x28
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40021000 	.word	0x40021000
 8002950:	40010800 	.word	0x40010800
 8002954:	40000800 	.word	0x40000800
 8002958:	40010c00 	.word	0x40010c00

0800295c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b088      	sub	sp, #32
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002964:	f107 0310 	add.w	r3, r7, #16
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	605a      	str	r2, [r3, #4]
 800296e:	609a      	str	r2, [r3, #8]
 8002970:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a1b      	ldr	r2, [pc, #108]	; (80029e4 <HAL_TIM_MspPostInit+0x88>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d12f      	bne.n	80029dc <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800297c:	4b1a      	ldr	r3, [pc, #104]	; (80029e8 <HAL_TIM_MspPostInit+0x8c>)
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	4a19      	ldr	r2, [pc, #100]	; (80029e8 <HAL_TIM_MspPostInit+0x8c>)
 8002982:	f043 0304 	orr.w	r3, r3, #4
 8002986:	6193      	str	r3, [r2, #24]
 8002988:	4b17      	ldr	r3, [pc, #92]	; (80029e8 <HAL_TIM_MspPostInit+0x8c>)
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	f003 0304 	and.w	r3, r3, #4
 8002990:	60fb      	str	r3, [r7, #12]
 8002992:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002994:	4b14      	ldr	r3, [pc, #80]	; (80029e8 <HAL_TIM_MspPostInit+0x8c>)
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	4a13      	ldr	r2, [pc, #76]	; (80029e8 <HAL_TIM_MspPostInit+0x8c>)
 800299a:	f043 0308 	orr.w	r3, r3, #8
 800299e:	6193      	str	r3, [r2, #24]
 80029a0:	4b11      	ldr	r3, [pc, #68]	; (80029e8 <HAL_TIM_MspPostInit+0x8c>)
 80029a2:	699b      	ldr	r3, [r3, #24]
 80029a4:	f003 0308 	and.w	r3, r3, #8
 80029a8:	60bb      	str	r3, [r7, #8]
 80029aa:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80029ac:	23c0      	movs	r3, #192	; 0xc0
 80029ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b0:	2302      	movs	r3, #2
 80029b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b4:	2302      	movs	r3, #2
 80029b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b8:	f107 0310 	add.w	r3, r7, #16
 80029bc:	4619      	mov	r1, r3
 80029be:	480b      	ldr	r0, [pc, #44]	; (80029ec <HAL_TIM_MspPostInit+0x90>)
 80029c0:	f000 fdce 	bl	8003560 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80029c4:	2303      	movs	r3, #3
 80029c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c8:	2302      	movs	r3, #2
 80029ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029cc:	2302      	movs	r3, #2
 80029ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d0:	f107 0310 	add.w	r3, r7, #16
 80029d4:	4619      	mov	r1, r3
 80029d6:	4806      	ldr	r0, [pc, #24]	; (80029f0 <HAL_TIM_MspPostInit+0x94>)
 80029d8:	f000 fdc2 	bl	8003560 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80029dc:	bf00      	nop
 80029de:	3720      	adds	r7, #32
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40000400 	.word	0x40000400
 80029e8:	40021000 	.word	0x40021000
 80029ec:	40010800 	.word	0x40010800
 80029f0:	40010c00 	.word	0x40010c00

080029f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b08a      	sub	sp, #40	; 0x28
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029fc:	f107 0318 	add.w	r3, r7, #24
 8002a00:	2200      	movs	r2, #0
 8002a02:	601a      	str	r2, [r3, #0]
 8002a04:	605a      	str	r2, [r3, #4]
 8002a06:	609a      	str	r2, [r3, #8]
 8002a08:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a5d      	ldr	r2, [pc, #372]	; (8002b84 <HAL_UART_MspInit+0x190>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d158      	bne.n	8002ac6 <HAL_UART_MspInit+0xd2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a14:	4b5c      	ldr	r3, [pc, #368]	; (8002b88 <HAL_UART_MspInit+0x194>)
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	4a5b      	ldr	r2, [pc, #364]	; (8002b88 <HAL_UART_MspInit+0x194>)
 8002a1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a1e:	6193      	str	r3, [r2, #24]
 8002a20:	4b59      	ldr	r3, [pc, #356]	; (8002b88 <HAL_UART_MspInit+0x194>)
 8002a22:	699b      	ldr	r3, [r3, #24]
 8002a24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a2c:	4b56      	ldr	r3, [pc, #344]	; (8002b88 <HAL_UART_MspInit+0x194>)
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	4a55      	ldr	r2, [pc, #340]	; (8002b88 <HAL_UART_MspInit+0x194>)
 8002a32:	f043 0304 	orr.w	r3, r3, #4
 8002a36:	6193      	str	r3, [r2, #24]
 8002a38:	4b53      	ldr	r3, [pc, #332]	; (8002b88 <HAL_UART_MspInit+0x194>)
 8002a3a:	699b      	ldr	r3, [r3, #24]
 8002a3c:	f003 0304 	and.w	r3, r3, #4
 8002a40:	613b      	str	r3, [r7, #16]
 8002a42:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = JY_TX_Pin;
 8002a44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(JY_TX_GPIO_Port, &GPIO_InitStruct);
 8002a52:	f107 0318 	add.w	r3, r7, #24
 8002a56:	4619      	mov	r1, r3
 8002a58:	484c      	ldr	r0, [pc, #304]	; (8002b8c <HAL_UART_MspInit+0x198>)
 8002a5a:	f000 fd81 	bl	8003560 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = JY_RX_Pin;
 8002a5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a64:	2300      	movs	r3, #0
 8002a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(JY_RX_GPIO_Port, &GPIO_InitStruct);
 8002a6c:	f107 0318 	add.w	r3, r7, #24
 8002a70:	4619      	mov	r1, r3
 8002a72:	4846      	ldr	r0, [pc, #280]	; (8002b8c <HAL_UART_MspInit+0x198>)
 8002a74:	f000 fd74 	bl	8003560 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002a78:	4b45      	ldr	r3, [pc, #276]	; (8002b90 <HAL_UART_MspInit+0x19c>)
 8002a7a:	4a46      	ldr	r2, [pc, #280]	; (8002b94 <HAL_UART_MspInit+0x1a0>)
 8002a7c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a7e:	4b44      	ldr	r3, [pc, #272]	; (8002b90 <HAL_UART_MspInit+0x19c>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a84:	4b42      	ldr	r3, [pc, #264]	; (8002b90 <HAL_UART_MspInit+0x19c>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a8a:	4b41      	ldr	r3, [pc, #260]	; (8002b90 <HAL_UART_MspInit+0x19c>)
 8002a8c:	2280      	movs	r2, #128	; 0x80
 8002a8e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a90:	4b3f      	ldr	r3, [pc, #252]	; (8002b90 <HAL_UART_MspInit+0x19c>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a96:	4b3e      	ldr	r3, [pc, #248]	; (8002b90 <HAL_UART_MspInit+0x19c>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002a9c:	4b3c      	ldr	r3, [pc, #240]	; (8002b90 <HAL_UART_MspInit+0x19c>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002aa2:	4b3b      	ldr	r3, [pc, #236]	; (8002b90 <HAL_UART_MspInit+0x19c>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002aa8:	4839      	ldr	r0, [pc, #228]	; (8002b90 <HAL_UART_MspInit+0x19c>)
 8002aaa:	f000 fb6b 	bl	8003184 <HAL_DMA_Init>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8002ab4:	f7ff fe26 	bl	8002704 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a35      	ldr	r2, [pc, #212]	; (8002b90 <HAL_UART_MspInit+0x19c>)
 8002abc:	639a      	str	r2, [r3, #56]	; 0x38
 8002abe:	4a34      	ldr	r2, [pc, #208]	; (8002b90 <HAL_UART_MspInit+0x19c>)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002ac4:	e05a      	b.n	8002b7c <HAL_UART_MspInit+0x188>
  else if(huart->Instance==USART2)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a33      	ldr	r2, [pc, #204]	; (8002b98 <HAL_UART_MspInit+0x1a4>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d155      	bne.n	8002b7c <HAL_UART_MspInit+0x188>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ad0:	4b2d      	ldr	r3, [pc, #180]	; (8002b88 <HAL_UART_MspInit+0x194>)
 8002ad2:	69db      	ldr	r3, [r3, #28]
 8002ad4:	4a2c      	ldr	r2, [pc, #176]	; (8002b88 <HAL_UART_MspInit+0x194>)
 8002ad6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ada:	61d3      	str	r3, [r2, #28]
 8002adc:	4b2a      	ldr	r3, [pc, #168]	; (8002b88 <HAL_UART_MspInit+0x194>)
 8002ade:	69db      	ldr	r3, [r3, #28]
 8002ae0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae4:	60fb      	str	r3, [r7, #12]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ae8:	4b27      	ldr	r3, [pc, #156]	; (8002b88 <HAL_UART_MspInit+0x194>)
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	4a26      	ldr	r2, [pc, #152]	; (8002b88 <HAL_UART_MspInit+0x194>)
 8002aee:	f043 0304 	orr.w	r3, r3, #4
 8002af2:	6193      	str	r3, [r2, #24]
 8002af4:	4b24      	ldr	r3, [pc, #144]	; (8002b88 <HAL_UART_MspInit+0x194>)
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	f003 0304 	and.w	r3, r3, #4
 8002afc:	60bb      	str	r3, [r7, #8]
 8002afe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = XB_TX_Pin;
 8002b00:	2304      	movs	r3, #4
 8002b02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b04:	2302      	movs	r3, #2
 8002b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(XB_TX_GPIO_Port, &GPIO_InitStruct);
 8002b0c:	f107 0318 	add.w	r3, r7, #24
 8002b10:	4619      	mov	r1, r3
 8002b12:	481e      	ldr	r0, [pc, #120]	; (8002b8c <HAL_UART_MspInit+0x198>)
 8002b14:	f000 fd24 	bl	8003560 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = XB_RX_Pin;
 8002b18:	2308      	movs	r3, #8
 8002b1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b20:	2300      	movs	r3, #0
 8002b22:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(XB_RX_GPIO_Port, &GPIO_InitStruct);
 8002b24:	f107 0318 	add.w	r3, r7, #24
 8002b28:	4619      	mov	r1, r3
 8002b2a:	4818      	ldr	r0, [pc, #96]	; (8002b8c <HAL_UART_MspInit+0x198>)
 8002b2c:	f000 fd18 	bl	8003560 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002b30:	4b1a      	ldr	r3, [pc, #104]	; (8002b9c <HAL_UART_MspInit+0x1a8>)
 8002b32:	4a1b      	ldr	r2, [pc, #108]	; (8002ba0 <HAL_UART_MspInit+0x1ac>)
 8002b34:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b36:	4b19      	ldr	r3, [pc, #100]	; (8002b9c <HAL_UART_MspInit+0x1a8>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b3c:	4b17      	ldr	r3, [pc, #92]	; (8002b9c <HAL_UART_MspInit+0x1a8>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b42:	4b16      	ldr	r3, [pc, #88]	; (8002b9c <HAL_UART_MspInit+0x1a8>)
 8002b44:	2280      	movs	r2, #128	; 0x80
 8002b46:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b48:	4b14      	ldr	r3, [pc, #80]	; (8002b9c <HAL_UART_MspInit+0x1a8>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b4e:	4b13      	ldr	r3, [pc, #76]	; (8002b9c <HAL_UART_MspInit+0x1a8>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002b54:	4b11      	ldr	r3, [pc, #68]	; (8002b9c <HAL_UART_MspInit+0x1a8>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b5a:	4b10      	ldr	r3, [pc, #64]	; (8002b9c <HAL_UART_MspInit+0x1a8>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002b60:	480e      	ldr	r0, [pc, #56]	; (8002b9c <HAL_UART_MspInit+0x1a8>)
 8002b62:	f000 fb0f 	bl	8003184 <HAL_DMA_Init>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <HAL_UART_MspInit+0x17c>
      Error_Handler();
 8002b6c:	f7ff fdca 	bl	8002704 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a0a      	ldr	r2, [pc, #40]	; (8002b9c <HAL_UART_MspInit+0x1a8>)
 8002b74:	639a      	str	r2, [r3, #56]	; 0x38
 8002b76:	4a09      	ldr	r2, [pc, #36]	; (8002b9c <HAL_UART_MspInit+0x1a8>)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6253      	str	r3, [r2, #36]	; 0x24
}
 8002b7c:	bf00      	nop
 8002b7e:	3728      	adds	r7, #40	; 0x28
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40013800 	.word	0x40013800
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	40010800 	.word	0x40010800
 8002b90:	2000082c 	.word	0x2000082c
 8002b94:	40020058 	.word	0x40020058
 8002b98:	40004400 	.word	0x40004400
 8002b9c:	20000870 	.word	0x20000870
 8002ba0:	4002006c 	.word	0x4002006c

08002ba4 <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8002ba8:	e7fe      	b.n	8002ba8 <NMI_Handler+0x4>

08002baa <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8002baa:	b480      	push	{r7}
 8002bac:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8002bae:	e7fe      	b.n	8002bae <HardFault_Handler+0x4>

08002bb0 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 8002bb4:	e7fe      	b.n	8002bb4 <MemManage_Handler+0x4>

08002bb6 <BusFault_Handler>:

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8002bb6:	b480      	push	{r7}
 8002bb8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 8002bba:	e7fe      	b.n	8002bba <BusFault_Handler+0x4>

08002bbc <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 8002bc0:	e7fe      	b.n	8002bc0 <UsageFault_Handler+0x4>

08002bc2 <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8002bc6:	bf00      	nop
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bc80      	pop	{r7}
 8002bcc:	4770      	bx	lr

08002bce <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8002bce:	b480      	push	{r7}
 8002bd0:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bc80      	pop	{r7}
 8002bd8:	4770      	bx	lr

08002bda <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 8002bda:	b480      	push	{r7}
 8002bdc:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8002bde:	bf00      	nop
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bc80      	pop	{r7}
 8002be4:	4770      	bx	lr

08002be6 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8002bea:	f000 f97d 	bl	8002ee8 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
	...

08002bf4 <DMA1_Channel5_IRQHandler>:

/**
 * @brief This function handles DMA1 channel5 global interrupt.
 */
void DMA1_Channel5_IRQHandler(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
	huansic_jy62_decodePackage(&himu);
 8002bf8:	4805      	ldr	r0, [pc, #20]	; (8002c10 <DMA1_Channel5_IRQHandler+0x1c>)
 8002bfa:	f7fe fa15 	bl	8001028 <huansic_jy62_decodePackage>
	/* USER CODE END DMA1_Channel5_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002bfe:	4805      	ldr	r0, [pc, #20]	; (8002c14 <DMA1_Channel5_IRQHandler+0x20>)
 8002c00:	f000 fb7a 	bl	80032f8 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
	huansic_jy62_setDMA(&himu);
 8002c04:	4802      	ldr	r0, [pc, #8]	; (8002c10 <DMA1_Channel5_IRQHandler+0x1c>)
 8002c06:	f7fe fc19 	bl	800143c <huansic_jy62_setDMA>
	/* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002c0a:	bf00      	nop
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	2000092c 	.word	0x2000092c
 8002c14:	2000082c 	.word	0x2000082c

08002c18 <DMA1_Channel6_IRQHandler>:

/**
 * @brief This function handles DMA1 channel6 global interrupt.
 */
void DMA1_Channel6_IRQHandler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
	if (hxb.nextPackageID == 0x00) {
 8002c1c:	4b0c      	ldr	r3, [pc, #48]	; (8002c50 <DMA1_Channel6_IRQHandler+0x38>)
 8002c1e:	7a1b      	ldrb	r3, [r3, #8]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d108      	bne.n	8002c36 <DMA1_Channel6_IRQHandler+0x1e>
		huansic_xb_decodeHeader(&hxb);
 8002c24:	480a      	ldr	r0, [pc, #40]	; (8002c50 <DMA1_Channel6_IRQHandler+0x38>)
 8002c26:	f7fe fe6d 	bl	8001904 <huansic_xb_decodeHeader>
		HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8002c2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c2e:	4809      	ldr	r0, [pc, #36]	; (8002c54 <DMA1_Channel6_IRQHandler+0x3c>)
 8002c30:	f000 fe32 	bl	8003898 <HAL_GPIO_TogglePin>
 8002c34:	e007      	b.n	8002c46 <DMA1_Channel6_IRQHandler+0x2e>
	} else {
		huansic_xb_decodeBody(&hxb);
 8002c36:	4806      	ldr	r0, [pc, #24]	; (8002c50 <DMA1_Channel6_IRQHandler+0x38>)
 8002c38:	f7fe fea2 	bl	8001980 <huansic_xb_decodeBody>
		HAL_GPIO_TogglePin(LED_B_GPIO_Port, LED_B_Pin);
 8002c3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c40:	4804      	ldr	r0, [pc, #16]	; (8002c54 <DMA1_Channel6_IRQHandler+0x3c>)
 8002c42:	f000 fe29 	bl	8003898 <HAL_GPIO_TogglePin>
	}
	/* USER CODE END DMA1_Channel6_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002c46:	4804      	ldr	r0, [pc, #16]	; (8002c58 <DMA1_Channel6_IRQHandler+0x40>)
 8002c48:	f000 fb56 	bl	80032f8 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

	/* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002c4c:	bf00      	nop
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	20000964 	.word	0x20000964
 8002c54:	40010c00 	.word	0x40010c00
 8002c58:	20000870 	.word	0x20000870

08002c5c <TIM1_UP_IRQHandler>:

/**
 * @brief This function handles TIM1 update interrupt.
 */
void TIM1_UP_IRQHandler(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM1_UP_IRQn 0 */
	huansic_motor_pid(&hmotor_left);
 8002c60:	4805      	ldr	r0, [pc, #20]	; (8002c78 <TIM1_UP_IRQHandler+0x1c>)
 8002c62:	f7fe fd13 	bl	800168c <huansic_motor_pid>
	huansic_motor_pid(&hmotor_right);
 8002c66:	4805      	ldr	r0, [pc, #20]	; (8002c7c <TIM1_UP_IRQHandler+0x20>)
 8002c68:	f7fe fd10 	bl	800168c <huansic_motor_pid>
	/* USER CODE END TIM1_UP_IRQn 0 */
	HAL_TIM_IRQHandler(&htim1);
 8002c6c:	4804      	ldr	r0, [pc, #16]	; (8002c80 <TIM1_UP_IRQHandler+0x24>)
 8002c6e:	f001 fe57 	bl	8004920 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM1_UP_IRQn 1 */

	/* USER CODE END TIM1_UP_IRQn 1 */
}
 8002c72:	bf00      	nop
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	200008b4 	.word	0x200008b4
 8002c7c:	200008f0 	.word	0x200008f0
 8002c80:	20000684 	.word	0x20000684

08002c84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
	return 1;
 8002c88:	2301      	movs	r3, #1
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bc80      	pop	{r7}
 8002c90:	4770      	bx	lr

08002c92 <_kill>:

int _kill(int pid, int sig)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b082      	sub	sp, #8
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
 8002c9a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c9c:	f002 ff8e 	bl	8005bbc <__errno>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2216      	movs	r2, #22
 8002ca4:	601a      	str	r2, [r3, #0]
	return -1;
 8002ca6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <_exit>:

void _exit (int status)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002cba:	f04f 31ff 	mov.w	r1, #4294967295
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f7ff ffe7 	bl	8002c92 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002cc4:	e7fe      	b.n	8002cc4 <_exit+0x12>

08002cc6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b086      	sub	sp, #24
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	60f8      	str	r0, [r7, #12]
 8002cce:	60b9      	str	r1, [r7, #8]
 8002cd0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	617b      	str	r3, [r7, #20]
 8002cd6:	e00a      	b.n	8002cee <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002cd8:	f3af 8000 	nop.w
 8002cdc:	4601      	mov	r1, r0
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	1c5a      	adds	r2, r3, #1
 8002ce2:	60ba      	str	r2, [r7, #8]
 8002ce4:	b2ca      	uxtb	r2, r1
 8002ce6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	3301      	adds	r3, #1
 8002cec:	617b      	str	r3, [r7, #20]
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	dbf0      	blt.n	8002cd8 <_read+0x12>
	}

return len;
 8002cf6:	687b      	ldr	r3, [r7, #4]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3718      	adds	r7, #24
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	617b      	str	r3, [r7, #20]
 8002d10:	e009      	b.n	8002d26 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	1c5a      	adds	r2, r3, #1
 8002d16:	60ba      	str	r2, [r7, #8]
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	3301      	adds	r3, #1
 8002d24:	617b      	str	r3, [r7, #20]
 8002d26:	697a      	ldr	r2, [r7, #20]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	dbf1      	blt.n	8002d12 <_write+0x12>
	}
	return len;
 8002d2e:	687b      	ldr	r3, [r7, #4]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <_close>:

int _close(int file)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
	return -1;
 8002d40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bc80      	pop	{r7}
 8002d4c:	4770      	bx	lr

08002d4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b083      	sub	sp, #12
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
 8002d56:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d5e:	605a      	str	r2, [r3, #4]
	return 0;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bc80      	pop	{r7}
 8002d6a:	4770      	bx	lr

08002d6c <_isatty>:

int _isatty(int file)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
	return 1;
 8002d74:	2301      	movs	r3, #1
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bc80      	pop	{r7}
 8002d7e:	4770      	bx	lr

08002d80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
	return 0;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3714      	adds	r7, #20
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bc80      	pop	{r7}
 8002d96:	4770      	bx	lr

08002d98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002da0:	4a14      	ldr	r2, [pc, #80]	; (8002df4 <_sbrk+0x5c>)
 8002da2:	4b15      	ldr	r3, [pc, #84]	; (8002df8 <_sbrk+0x60>)
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dac:	4b13      	ldr	r3, [pc, #76]	; (8002dfc <_sbrk+0x64>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d102      	bne.n	8002dba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002db4:	4b11      	ldr	r3, [pc, #68]	; (8002dfc <_sbrk+0x64>)
 8002db6:	4a12      	ldr	r2, [pc, #72]	; (8002e00 <_sbrk+0x68>)
 8002db8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dba:	4b10      	ldr	r3, [pc, #64]	; (8002dfc <_sbrk+0x64>)
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	693a      	ldr	r2, [r7, #16]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d207      	bcs.n	8002dd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002dc8:	f002 fef8 	bl	8005bbc <__errno>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	220c      	movs	r2, #12
 8002dd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8002dd6:	e009      	b.n	8002dec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002dd8:	4b08      	ldr	r3, [pc, #32]	; (8002dfc <_sbrk+0x64>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dde:	4b07      	ldr	r3, [pc, #28]	; (8002dfc <_sbrk+0x64>)
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4413      	add	r3, r2
 8002de6:	4a05      	ldr	r2, [pc, #20]	; (8002dfc <_sbrk+0x64>)
 8002de8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dea:	68fb      	ldr	r3, [r7, #12]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3718      	adds	r7, #24
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	20005000 	.word	0x20005000
 8002df8:	00000400 	.word	0x00000400
 8002dfc:	20000a80 	.word	0x20000a80
 8002e00:	20000a98 	.word	0x20000a98

08002e04 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e08:	bf00      	nop
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bc80      	pop	{r7}
 8002e0e:	4770      	bx	lr

08002e10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e10:	480c      	ldr	r0, [pc, #48]	; (8002e44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e12:	490d      	ldr	r1, [pc, #52]	; (8002e48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e14:	4a0d      	ldr	r2, [pc, #52]	; (8002e4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e18:	e002      	b.n	8002e20 <LoopCopyDataInit>

08002e1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e1e:	3304      	adds	r3, #4

08002e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e24:	d3f9      	bcc.n	8002e1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e26:	4a0a      	ldr	r2, [pc, #40]	; (8002e50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e28:	4c0a      	ldr	r4, [pc, #40]	; (8002e54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e2c:	e001      	b.n	8002e32 <LoopFillZerobss>

08002e2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e30:	3204      	adds	r2, #4

08002e32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e34:	d3fb      	bcc.n	8002e2e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002e36:	f7ff ffe5 	bl	8002e04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e3a:	f002 fed7 	bl	8005bec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e3e:	f7ff f857 	bl	8001ef0 <main>
  bx lr
 8002e42:	4770      	bx	lr
  ldr r0, =_sdata
 8002e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e48:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002e4c:	08006da0 	.word	0x08006da0
  ldr r2, =_sbss
 8002e50:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002e54:	20000a98 	.word	0x20000a98

08002e58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e58:	e7fe      	b.n	8002e58 <ADC1_2_IRQHandler>
	...

08002e5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e60:	4b08      	ldr	r3, [pc, #32]	; (8002e84 <HAL_Init+0x28>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a07      	ldr	r2, [pc, #28]	; (8002e84 <HAL_Init+0x28>)
 8002e66:	f043 0310 	orr.w	r3, r3, #16
 8002e6a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e6c:	2003      	movs	r0, #3
 8002e6e:	f000 f947 	bl	8003100 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e72:	2000      	movs	r0, #0
 8002e74:	f000 f808 	bl	8002e88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e78:	f7ff fc4a 	bl	8002710 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	40022000 	.word	0x40022000

08002e88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e90:	4b12      	ldr	r3, [pc, #72]	; (8002edc <HAL_InitTick+0x54>)
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	4b12      	ldr	r3, [pc, #72]	; (8002ee0 <HAL_InitTick+0x58>)
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	4619      	mov	r1, r3
 8002e9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f000 f95f 	bl	800316a <HAL_SYSTICK_Config>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d001      	beq.n	8002eb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e00e      	b.n	8002ed4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b0f      	cmp	r3, #15
 8002eba:	d80a      	bhi.n	8002ed2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	6879      	ldr	r1, [r7, #4]
 8002ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec4:	f000 f927 	bl	8003116 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ec8:	4a06      	ldr	r2, [pc, #24]	; (8002ee4 <HAL_InitTick+0x5c>)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	e000      	b.n	8002ed4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3708      	adds	r7, #8
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	20000004 	.word	0x20000004
 8002ee0:	2000000c 	.word	0x2000000c
 8002ee4:	20000008 	.word	0x20000008

08002ee8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002eec:	4b05      	ldr	r3, [pc, #20]	; (8002f04 <HAL_IncTick+0x1c>)
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	4b05      	ldr	r3, [pc, #20]	; (8002f08 <HAL_IncTick+0x20>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	4a03      	ldr	r2, [pc, #12]	; (8002f08 <HAL_IncTick+0x20>)
 8002efa:	6013      	str	r3, [r2, #0]
}
 8002efc:	bf00      	nop
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bc80      	pop	{r7}
 8002f02:	4770      	bx	lr
 8002f04:	2000000c 	.word	0x2000000c
 8002f08:	20000a84 	.word	0x20000a84

08002f0c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f10:	4b02      	ldr	r3, [pc, #8]	; (8002f1c <HAL_GetTick+0x10>)
 8002f12:	681b      	ldr	r3, [r3, #0]
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr
 8002f1c:	20000a84 	.word	0x20000a84

08002f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f28:	f7ff fff0 	bl	8002f0c <HAL_GetTick>
 8002f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f38:	d005      	beq.n	8002f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f3a:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <HAL_Delay+0x44>)
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	461a      	mov	r2, r3
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	4413      	add	r3, r2
 8002f44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f46:	bf00      	nop
 8002f48:	f7ff ffe0 	bl	8002f0c <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d8f7      	bhi.n	8002f48 <HAL_Delay+0x28>
  {
  }
}
 8002f58:	bf00      	nop
 8002f5a:	bf00      	nop
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	2000000c 	.word	0x2000000c

08002f68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f003 0307 	and.w	r3, r3, #7
 8002f76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f78:	4b0c      	ldr	r3, [pc, #48]	; (8002fac <__NVIC_SetPriorityGrouping+0x44>)
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f7e:	68ba      	ldr	r2, [r7, #8]
 8002f80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f84:	4013      	ands	r3, r2
 8002f86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f9a:	4a04      	ldr	r2, [pc, #16]	; (8002fac <__NVIC_SetPriorityGrouping+0x44>)
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	60d3      	str	r3, [r2, #12]
}
 8002fa0:	bf00      	nop
 8002fa2:	3714      	adds	r7, #20
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bc80      	pop	{r7}
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	e000ed00 	.word	0xe000ed00

08002fb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fb4:	4b04      	ldr	r3, [pc, #16]	; (8002fc8 <__NVIC_GetPriorityGrouping+0x18>)
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	0a1b      	lsrs	r3, r3, #8
 8002fba:	f003 0307 	and.w	r3, r3, #7
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bc80      	pop	{r7}
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	e000ed00 	.word	0xe000ed00

08002fcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	db0b      	blt.n	8002ff6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	f003 021f 	and.w	r2, r3, #31
 8002fe4:	4906      	ldr	r1, [pc, #24]	; (8003000 <__NVIC_EnableIRQ+0x34>)
 8002fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fea:	095b      	lsrs	r3, r3, #5
 8002fec:	2001      	movs	r0, #1
 8002fee:	fa00 f202 	lsl.w	r2, r0, r2
 8002ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ff6:	bf00      	nop
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr
 8003000:	e000e100 	.word	0xe000e100

08003004 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	4603      	mov	r3, r0
 800300c:	6039      	str	r1, [r7, #0]
 800300e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003014:	2b00      	cmp	r3, #0
 8003016:	db0a      	blt.n	800302e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	b2da      	uxtb	r2, r3
 800301c:	490c      	ldr	r1, [pc, #48]	; (8003050 <__NVIC_SetPriority+0x4c>)
 800301e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003022:	0112      	lsls	r2, r2, #4
 8003024:	b2d2      	uxtb	r2, r2
 8003026:	440b      	add	r3, r1
 8003028:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800302c:	e00a      	b.n	8003044 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	b2da      	uxtb	r2, r3
 8003032:	4908      	ldr	r1, [pc, #32]	; (8003054 <__NVIC_SetPriority+0x50>)
 8003034:	79fb      	ldrb	r3, [r7, #7]
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	3b04      	subs	r3, #4
 800303c:	0112      	lsls	r2, r2, #4
 800303e:	b2d2      	uxtb	r2, r2
 8003040:	440b      	add	r3, r1
 8003042:	761a      	strb	r2, [r3, #24]
}
 8003044:	bf00      	nop
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	bc80      	pop	{r7}
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	e000e100 	.word	0xe000e100
 8003054:	e000ed00 	.word	0xe000ed00

08003058 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003058:	b480      	push	{r7}
 800305a:	b089      	sub	sp, #36	; 0x24
 800305c:	af00      	add	r7, sp, #0
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f003 0307 	and.w	r3, r3, #7
 800306a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	f1c3 0307 	rsb	r3, r3, #7
 8003072:	2b04      	cmp	r3, #4
 8003074:	bf28      	it	cs
 8003076:	2304      	movcs	r3, #4
 8003078:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	3304      	adds	r3, #4
 800307e:	2b06      	cmp	r3, #6
 8003080:	d902      	bls.n	8003088 <NVIC_EncodePriority+0x30>
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	3b03      	subs	r3, #3
 8003086:	e000      	b.n	800308a <NVIC_EncodePriority+0x32>
 8003088:	2300      	movs	r3, #0
 800308a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800308c:	f04f 32ff 	mov.w	r2, #4294967295
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	fa02 f303 	lsl.w	r3, r2, r3
 8003096:	43da      	mvns	r2, r3
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	401a      	ands	r2, r3
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030a0:	f04f 31ff 	mov.w	r1, #4294967295
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	fa01 f303 	lsl.w	r3, r1, r3
 80030aa:	43d9      	mvns	r1, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030b0:	4313      	orrs	r3, r2
         );
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3724      	adds	r7, #36	; 0x24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr

080030bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3b01      	subs	r3, #1
 80030c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030cc:	d301      	bcc.n	80030d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ce:	2301      	movs	r3, #1
 80030d0:	e00f      	b.n	80030f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030d2:	4a0a      	ldr	r2, [pc, #40]	; (80030fc <SysTick_Config+0x40>)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	3b01      	subs	r3, #1
 80030d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030da:	210f      	movs	r1, #15
 80030dc:	f04f 30ff 	mov.w	r0, #4294967295
 80030e0:	f7ff ff90 	bl	8003004 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030e4:	4b05      	ldr	r3, [pc, #20]	; (80030fc <SysTick_Config+0x40>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030ea:	4b04      	ldr	r3, [pc, #16]	; (80030fc <SysTick_Config+0x40>)
 80030ec:	2207      	movs	r2, #7
 80030ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	e000e010 	.word	0xe000e010

08003100 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7ff ff2d 	bl	8002f68 <__NVIC_SetPriorityGrouping>
}
 800310e:	bf00      	nop
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003116:	b580      	push	{r7, lr}
 8003118:	b086      	sub	sp, #24
 800311a:	af00      	add	r7, sp, #0
 800311c:	4603      	mov	r3, r0
 800311e:	60b9      	str	r1, [r7, #8]
 8003120:	607a      	str	r2, [r7, #4]
 8003122:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003124:	2300      	movs	r3, #0
 8003126:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003128:	f7ff ff42 	bl	8002fb0 <__NVIC_GetPriorityGrouping>
 800312c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	68b9      	ldr	r1, [r7, #8]
 8003132:	6978      	ldr	r0, [r7, #20]
 8003134:	f7ff ff90 	bl	8003058 <NVIC_EncodePriority>
 8003138:	4602      	mov	r2, r0
 800313a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800313e:	4611      	mov	r1, r2
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff ff5f 	bl	8003004 <__NVIC_SetPriority>
}
 8003146:	bf00      	nop
 8003148:	3718      	adds	r7, #24
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b082      	sub	sp, #8
 8003152:	af00      	add	r7, sp, #0
 8003154:	4603      	mov	r3, r0
 8003156:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff ff35 	bl	8002fcc <__NVIC_EnableIRQ>
}
 8003162:	bf00      	nop
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7ff ffa2 	bl	80030bc <SysTick_Config>
 8003178:	4603      	mov	r3, r0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3708      	adds	r7, #8
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
	...

08003184 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800318c:	2300      	movs	r3, #0
 800318e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e043      	b.n	8003222 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	461a      	mov	r2, r3
 80031a0:	4b22      	ldr	r3, [pc, #136]	; (800322c <HAL_DMA_Init+0xa8>)
 80031a2:	4413      	add	r3, r2
 80031a4:	4a22      	ldr	r2, [pc, #136]	; (8003230 <HAL_DMA_Init+0xac>)
 80031a6:	fba2 2303 	umull	r2, r3, r2, r3
 80031aa:	091b      	lsrs	r3, r3, #4
 80031ac:	009a      	lsls	r2, r3, #2
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a1f      	ldr	r2, [pc, #124]	; (8003234 <HAL_DMA_Init+0xb0>)
 80031b6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2202      	movs	r2, #2
 80031bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80031ce:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80031d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80031dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	69db      	ldr	r3, [r3, #28]
 80031fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	4313      	orrs	r3, r2
 8003200:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3714      	adds	r7, #20
 8003226:	46bd      	mov	sp, r7
 8003228:	bc80      	pop	{r7}
 800322a:	4770      	bx	lr
 800322c:	bffdfff8 	.word	0xbffdfff8
 8003230:	cccccccd 	.word	0xcccccccd
 8003234:	40020000 	.word	0x40020000

08003238 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b086      	sub	sp, #24
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
 8003244:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003246:	2300      	movs	r3, #0
 8003248:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003250:	2b01      	cmp	r3, #1
 8003252:	d101      	bne.n	8003258 <HAL_DMA_Start_IT+0x20>
 8003254:	2302      	movs	r3, #2
 8003256:	e04a      	b.n	80032ee <HAL_DMA_Start_IT+0xb6>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003266:	2b01      	cmp	r3, #1
 8003268:	d13a      	bne.n	80032e0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2202      	movs	r2, #2
 800326e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2200      	movs	r2, #0
 8003276:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0201 	bic.w	r2, r2, #1
 8003286:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	68b9      	ldr	r1, [r7, #8]
 800328e:	68f8      	ldr	r0, [r7, #12]
 8003290:	f000 f938 	bl	8003504 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003298:	2b00      	cmp	r3, #0
 800329a:	d008      	beq.n	80032ae <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f042 020e 	orr.w	r2, r2, #14
 80032aa:	601a      	str	r2, [r3, #0]
 80032ac:	e00f      	b.n	80032ce <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 0204 	bic.w	r2, r2, #4
 80032bc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f042 020a 	orr.w	r2, r2, #10
 80032cc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f042 0201 	orr.w	r2, r2, #1
 80032dc:	601a      	str	r2, [r3, #0]
 80032de:	e005      	b.n	80032ec <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80032e8:	2302      	movs	r3, #2
 80032ea:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80032ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3718      	adds	r7, #24
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
	...

080032f8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003314:	2204      	movs	r2, #4
 8003316:	409a      	lsls	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	4013      	ands	r3, r2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d04f      	beq.n	80033c0 <HAL_DMA_IRQHandler+0xc8>
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	f003 0304 	and.w	r3, r3, #4
 8003326:	2b00      	cmp	r3, #0
 8003328:	d04a      	beq.n	80033c0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0320 	and.w	r3, r3, #32
 8003334:	2b00      	cmp	r3, #0
 8003336:	d107      	bne.n	8003348 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 0204 	bic.w	r2, r2, #4
 8003346:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a66      	ldr	r2, [pc, #408]	; (80034e8 <HAL_DMA_IRQHandler+0x1f0>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d029      	beq.n	80033a6 <HAL_DMA_IRQHandler+0xae>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a65      	ldr	r2, [pc, #404]	; (80034ec <HAL_DMA_IRQHandler+0x1f4>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d022      	beq.n	80033a2 <HAL_DMA_IRQHandler+0xaa>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a63      	ldr	r2, [pc, #396]	; (80034f0 <HAL_DMA_IRQHandler+0x1f8>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d01a      	beq.n	800339c <HAL_DMA_IRQHandler+0xa4>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a62      	ldr	r2, [pc, #392]	; (80034f4 <HAL_DMA_IRQHandler+0x1fc>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d012      	beq.n	8003396 <HAL_DMA_IRQHandler+0x9e>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a60      	ldr	r2, [pc, #384]	; (80034f8 <HAL_DMA_IRQHandler+0x200>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d00a      	beq.n	8003390 <HAL_DMA_IRQHandler+0x98>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a5f      	ldr	r2, [pc, #380]	; (80034fc <HAL_DMA_IRQHandler+0x204>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d102      	bne.n	800338a <HAL_DMA_IRQHandler+0x92>
 8003384:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003388:	e00e      	b.n	80033a8 <HAL_DMA_IRQHandler+0xb0>
 800338a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800338e:	e00b      	b.n	80033a8 <HAL_DMA_IRQHandler+0xb0>
 8003390:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003394:	e008      	b.n	80033a8 <HAL_DMA_IRQHandler+0xb0>
 8003396:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800339a:	e005      	b.n	80033a8 <HAL_DMA_IRQHandler+0xb0>
 800339c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033a0:	e002      	b.n	80033a8 <HAL_DMA_IRQHandler+0xb0>
 80033a2:	2340      	movs	r3, #64	; 0x40
 80033a4:	e000      	b.n	80033a8 <HAL_DMA_IRQHandler+0xb0>
 80033a6:	2304      	movs	r3, #4
 80033a8:	4a55      	ldr	r2, [pc, #340]	; (8003500 <HAL_DMA_IRQHandler+0x208>)
 80033aa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	f000 8094 	beq.w	80034de <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80033be:	e08e      	b.n	80034de <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c4:	2202      	movs	r2, #2
 80033c6:	409a      	lsls	r2, r3
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	4013      	ands	r3, r2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d056      	beq.n	800347e <HAL_DMA_IRQHandler+0x186>
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d051      	beq.n	800347e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0320 	and.w	r3, r3, #32
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10b      	bne.n	8003400 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f022 020a 	bic.w	r2, r2, #10
 80033f6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a38      	ldr	r2, [pc, #224]	; (80034e8 <HAL_DMA_IRQHandler+0x1f0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d029      	beq.n	800345e <HAL_DMA_IRQHandler+0x166>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a37      	ldr	r2, [pc, #220]	; (80034ec <HAL_DMA_IRQHandler+0x1f4>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d022      	beq.n	800345a <HAL_DMA_IRQHandler+0x162>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a35      	ldr	r2, [pc, #212]	; (80034f0 <HAL_DMA_IRQHandler+0x1f8>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d01a      	beq.n	8003454 <HAL_DMA_IRQHandler+0x15c>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a34      	ldr	r2, [pc, #208]	; (80034f4 <HAL_DMA_IRQHandler+0x1fc>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d012      	beq.n	800344e <HAL_DMA_IRQHandler+0x156>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a32      	ldr	r2, [pc, #200]	; (80034f8 <HAL_DMA_IRQHandler+0x200>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d00a      	beq.n	8003448 <HAL_DMA_IRQHandler+0x150>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a31      	ldr	r2, [pc, #196]	; (80034fc <HAL_DMA_IRQHandler+0x204>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d102      	bne.n	8003442 <HAL_DMA_IRQHandler+0x14a>
 800343c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003440:	e00e      	b.n	8003460 <HAL_DMA_IRQHandler+0x168>
 8003442:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003446:	e00b      	b.n	8003460 <HAL_DMA_IRQHandler+0x168>
 8003448:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800344c:	e008      	b.n	8003460 <HAL_DMA_IRQHandler+0x168>
 800344e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003452:	e005      	b.n	8003460 <HAL_DMA_IRQHandler+0x168>
 8003454:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003458:	e002      	b.n	8003460 <HAL_DMA_IRQHandler+0x168>
 800345a:	2320      	movs	r3, #32
 800345c:	e000      	b.n	8003460 <HAL_DMA_IRQHandler+0x168>
 800345e:	2302      	movs	r3, #2
 8003460:	4a27      	ldr	r2, [pc, #156]	; (8003500 <HAL_DMA_IRQHandler+0x208>)
 8003462:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003470:	2b00      	cmp	r3, #0
 8003472:	d034      	beq.n	80034de <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800347c:	e02f      	b.n	80034de <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	2208      	movs	r2, #8
 8003484:	409a      	lsls	r2, r3
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	4013      	ands	r3, r2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d028      	beq.n	80034e0 <HAL_DMA_IRQHandler+0x1e8>
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	f003 0308 	and.w	r3, r3, #8
 8003494:	2b00      	cmp	r3, #0
 8003496:	d023      	beq.n	80034e0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f022 020e 	bic.w	r2, r2, #14
 80034a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034b0:	2101      	movs	r1, #1
 80034b2:	fa01 f202 	lsl.w	r2, r1, r2
 80034b6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d004      	beq.n	80034e0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	4798      	blx	r3
    }
  }
  return;
 80034de:	bf00      	nop
 80034e0:	bf00      	nop
}
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	40020008 	.word	0x40020008
 80034ec:	4002001c 	.word	0x4002001c
 80034f0:	40020030 	.word	0x40020030
 80034f4:	40020044 	.word	0x40020044
 80034f8:	40020058 	.word	0x40020058
 80034fc:	4002006c 	.word	0x4002006c
 8003500:	40020000 	.word	0x40020000

08003504 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003504:	b480      	push	{r7}
 8003506:	b085      	sub	sp, #20
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
 8003510:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800351a:	2101      	movs	r1, #1
 800351c:	fa01 f202 	lsl.w	r2, r1, r2
 8003520:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	2b10      	cmp	r3, #16
 8003530:	d108      	bne.n	8003544 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003542:	e007      	b.n	8003554 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68ba      	ldr	r2, [r7, #8]
 800354a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	60da      	str	r2, [r3, #12]
}
 8003554:	bf00      	nop
 8003556:	3714      	adds	r7, #20
 8003558:	46bd      	mov	sp, r7
 800355a:	bc80      	pop	{r7}
 800355c:	4770      	bx	lr
	...

08003560 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003560:	b480      	push	{r7}
 8003562:	b08b      	sub	sp, #44	; 0x2c
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800356a:	2300      	movs	r3, #0
 800356c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800356e:	2300      	movs	r3, #0
 8003570:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003572:	e169      	b.n	8003848 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003574:	2201      	movs	r2, #1
 8003576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003578:	fa02 f303 	lsl.w	r3, r2, r3
 800357c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	69fa      	ldr	r2, [r7, #28]
 8003584:	4013      	ands	r3, r2
 8003586:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	429a      	cmp	r2, r3
 800358e:	f040 8158 	bne.w	8003842 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	4a9a      	ldr	r2, [pc, #616]	; (8003800 <HAL_GPIO_Init+0x2a0>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d05e      	beq.n	800365a <HAL_GPIO_Init+0xfa>
 800359c:	4a98      	ldr	r2, [pc, #608]	; (8003800 <HAL_GPIO_Init+0x2a0>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d875      	bhi.n	800368e <HAL_GPIO_Init+0x12e>
 80035a2:	4a98      	ldr	r2, [pc, #608]	; (8003804 <HAL_GPIO_Init+0x2a4>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d058      	beq.n	800365a <HAL_GPIO_Init+0xfa>
 80035a8:	4a96      	ldr	r2, [pc, #600]	; (8003804 <HAL_GPIO_Init+0x2a4>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d86f      	bhi.n	800368e <HAL_GPIO_Init+0x12e>
 80035ae:	4a96      	ldr	r2, [pc, #600]	; (8003808 <HAL_GPIO_Init+0x2a8>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d052      	beq.n	800365a <HAL_GPIO_Init+0xfa>
 80035b4:	4a94      	ldr	r2, [pc, #592]	; (8003808 <HAL_GPIO_Init+0x2a8>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d869      	bhi.n	800368e <HAL_GPIO_Init+0x12e>
 80035ba:	4a94      	ldr	r2, [pc, #592]	; (800380c <HAL_GPIO_Init+0x2ac>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d04c      	beq.n	800365a <HAL_GPIO_Init+0xfa>
 80035c0:	4a92      	ldr	r2, [pc, #584]	; (800380c <HAL_GPIO_Init+0x2ac>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d863      	bhi.n	800368e <HAL_GPIO_Init+0x12e>
 80035c6:	4a92      	ldr	r2, [pc, #584]	; (8003810 <HAL_GPIO_Init+0x2b0>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d046      	beq.n	800365a <HAL_GPIO_Init+0xfa>
 80035cc:	4a90      	ldr	r2, [pc, #576]	; (8003810 <HAL_GPIO_Init+0x2b0>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d85d      	bhi.n	800368e <HAL_GPIO_Init+0x12e>
 80035d2:	2b12      	cmp	r3, #18
 80035d4:	d82a      	bhi.n	800362c <HAL_GPIO_Init+0xcc>
 80035d6:	2b12      	cmp	r3, #18
 80035d8:	d859      	bhi.n	800368e <HAL_GPIO_Init+0x12e>
 80035da:	a201      	add	r2, pc, #4	; (adr r2, 80035e0 <HAL_GPIO_Init+0x80>)
 80035dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035e0:	0800365b 	.word	0x0800365b
 80035e4:	08003635 	.word	0x08003635
 80035e8:	08003647 	.word	0x08003647
 80035ec:	08003689 	.word	0x08003689
 80035f0:	0800368f 	.word	0x0800368f
 80035f4:	0800368f 	.word	0x0800368f
 80035f8:	0800368f 	.word	0x0800368f
 80035fc:	0800368f 	.word	0x0800368f
 8003600:	0800368f 	.word	0x0800368f
 8003604:	0800368f 	.word	0x0800368f
 8003608:	0800368f 	.word	0x0800368f
 800360c:	0800368f 	.word	0x0800368f
 8003610:	0800368f 	.word	0x0800368f
 8003614:	0800368f 	.word	0x0800368f
 8003618:	0800368f 	.word	0x0800368f
 800361c:	0800368f 	.word	0x0800368f
 8003620:	0800368f 	.word	0x0800368f
 8003624:	0800363d 	.word	0x0800363d
 8003628:	08003651 	.word	0x08003651
 800362c:	4a79      	ldr	r2, [pc, #484]	; (8003814 <HAL_GPIO_Init+0x2b4>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d013      	beq.n	800365a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003632:	e02c      	b.n	800368e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	623b      	str	r3, [r7, #32]
          break;
 800363a:	e029      	b.n	8003690 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	3304      	adds	r3, #4
 8003642:	623b      	str	r3, [r7, #32]
          break;
 8003644:	e024      	b.n	8003690 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	3308      	adds	r3, #8
 800364c:	623b      	str	r3, [r7, #32]
          break;
 800364e:	e01f      	b.n	8003690 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	330c      	adds	r3, #12
 8003656:	623b      	str	r3, [r7, #32]
          break;
 8003658:	e01a      	b.n	8003690 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d102      	bne.n	8003668 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003662:	2304      	movs	r3, #4
 8003664:	623b      	str	r3, [r7, #32]
          break;
 8003666:	e013      	b.n	8003690 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d105      	bne.n	800367c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003670:	2308      	movs	r3, #8
 8003672:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	69fa      	ldr	r2, [r7, #28]
 8003678:	611a      	str	r2, [r3, #16]
          break;
 800367a:	e009      	b.n	8003690 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800367c:	2308      	movs	r3, #8
 800367e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	69fa      	ldr	r2, [r7, #28]
 8003684:	615a      	str	r2, [r3, #20]
          break;
 8003686:	e003      	b.n	8003690 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003688:	2300      	movs	r3, #0
 800368a:	623b      	str	r3, [r7, #32]
          break;
 800368c:	e000      	b.n	8003690 <HAL_GPIO_Init+0x130>
          break;
 800368e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	2bff      	cmp	r3, #255	; 0xff
 8003694:	d801      	bhi.n	800369a <HAL_GPIO_Init+0x13a>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	e001      	b.n	800369e <HAL_GPIO_Init+0x13e>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	3304      	adds	r3, #4
 800369e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	2bff      	cmp	r3, #255	; 0xff
 80036a4:	d802      	bhi.n	80036ac <HAL_GPIO_Init+0x14c>
 80036a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a8:	009b      	lsls	r3, r3, #2
 80036aa:	e002      	b.n	80036b2 <HAL_GPIO_Init+0x152>
 80036ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ae:	3b08      	subs	r3, #8
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	210f      	movs	r1, #15
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	fa01 f303 	lsl.w	r3, r1, r3
 80036c0:	43db      	mvns	r3, r3
 80036c2:	401a      	ands	r2, r3
 80036c4:	6a39      	ldr	r1, [r7, #32]
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	fa01 f303 	lsl.w	r3, r1, r3
 80036cc:	431a      	orrs	r2, r3
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 80b1 	beq.w	8003842 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80036e0:	4b4d      	ldr	r3, [pc, #308]	; (8003818 <HAL_GPIO_Init+0x2b8>)
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	4a4c      	ldr	r2, [pc, #304]	; (8003818 <HAL_GPIO_Init+0x2b8>)
 80036e6:	f043 0301 	orr.w	r3, r3, #1
 80036ea:	6193      	str	r3, [r2, #24]
 80036ec:	4b4a      	ldr	r3, [pc, #296]	; (8003818 <HAL_GPIO_Init+0x2b8>)
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	60bb      	str	r3, [r7, #8]
 80036f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80036f8:	4a48      	ldr	r2, [pc, #288]	; (800381c <HAL_GPIO_Init+0x2bc>)
 80036fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fc:	089b      	lsrs	r3, r3, #2
 80036fe:	3302      	adds	r3, #2
 8003700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003704:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003708:	f003 0303 	and.w	r3, r3, #3
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	220f      	movs	r2, #15
 8003710:	fa02 f303 	lsl.w	r3, r2, r3
 8003714:	43db      	mvns	r3, r3
 8003716:	68fa      	ldr	r2, [r7, #12]
 8003718:	4013      	ands	r3, r2
 800371a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	4a40      	ldr	r2, [pc, #256]	; (8003820 <HAL_GPIO_Init+0x2c0>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d013      	beq.n	800374c <HAL_GPIO_Init+0x1ec>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	4a3f      	ldr	r2, [pc, #252]	; (8003824 <HAL_GPIO_Init+0x2c4>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d00d      	beq.n	8003748 <HAL_GPIO_Init+0x1e8>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	4a3e      	ldr	r2, [pc, #248]	; (8003828 <HAL_GPIO_Init+0x2c8>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d007      	beq.n	8003744 <HAL_GPIO_Init+0x1e4>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4a3d      	ldr	r2, [pc, #244]	; (800382c <HAL_GPIO_Init+0x2cc>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d101      	bne.n	8003740 <HAL_GPIO_Init+0x1e0>
 800373c:	2303      	movs	r3, #3
 800373e:	e006      	b.n	800374e <HAL_GPIO_Init+0x1ee>
 8003740:	2304      	movs	r3, #4
 8003742:	e004      	b.n	800374e <HAL_GPIO_Init+0x1ee>
 8003744:	2302      	movs	r3, #2
 8003746:	e002      	b.n	800374e <HAL_GPIO_Init+0x1ee>
 8003748:	2301      	movs	r3, #1
 800374a:	e000      	b.n	800374e <HAL_GPIO_Init+0x1ee>
 800374c:	2300      	movs	r3, #0
 800374e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003750:	f002 0203 	and.w	r2, r2, #3
 8003754:	0092      	lsls	r2, r2, #2
 8003756:	4093      	lsls	r3, r2
 8003758:	68fa      	ldr	r2, [r7, #12]
 800375a:	4313      	orrs	r3, r2
 800375c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800375e:	492f      	ldr	r1, [pc, #188]	; (800381c <HAL_GPIO_Init+0x2bc>)
 8003760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003762:	089b      	lsrs	r3, r3, #2
 8003764:	3302      	adds	r3, #2
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d006      	beq.n	8003786 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003778:	4b2d      	ldr	r3, [pc, #180]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	492c      	ldr	r1, [pc, #176]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	4313      	orrs	r3, r2
 8003782:	600b      	str	r3, [r1, #0]
 8003784:	e006      	b.n	8003794 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003786:	4b2a      	ldr	r3, [pc, #168]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	43db      	mvns	r3, r3
 800378e:	4928      	ldr	r1, [pc, #160]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 8003790:	4013      	ands	r3, r2
 8003792:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d006      	beq.n	80037ae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80037a0:	4b23      	ldr	r3, [pc, #140]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 80037a2:	685a      	ldr	r2, [r3, #4]
 80037a4:	4922      	ldr	r1, [pc, #136]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	604b      	str	r3, [r1, #4]
 80037ac:	e006      	b.n	80037bc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80037ae:	4b20      	ldr	r3, [pc, #128]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	43db      	mvns	r3, r3
 80037b6:	491e      	ldr	r1, [pc, #120]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 80037b8:	4013      	ands	r3, r2
 80037ba:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d006      	beq.n	80037d6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80037c8:	4b19      	ldr	r3, [pc, #100]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	4918      	ldr	r1, [pc, #96]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	608b      	str	r3, [r1, #8]
 80037d4:	e006      	b.n	80037e4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80037d6:	4b16      	ldr	r3, [pc, #88]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 80037d8:	689a      	ldr	r2, [r3, #8]
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	43db      	mvns	r3, r3
 80037de:	4914      	ldr	r1, [pc, #80]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 80037e0:	4013      	ands	r3, r2
 80037e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d021      	beq.n	8003834 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80037f0:	4b0f      	ldr	r3, [pc, #60]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 80037f2:	68da      	ldr	r2, [r3, #12]
 80037f4:	490e      	ldr	r1, [pc, #56]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	60cb      	str	r3, [r1, #12]
 80037fc:	e021      	b.n	8003842 <HAL_GPIO_Init+0x2e2>
 80037fe:	bf00      	nop
 8003800:	10320000 	.word	0x10320000
 8003804:	10310000 	.word	0x10310000
 8003808:	10220000 	.word	0x10220000
 800380c:	10210000 	.word	0x10210000
 8003810:	10120000 	.word	0x10120000
 8003814:	10110000 	.word	0x10110000
 8003818:	40021000 	.word	0x40021000
 800381c:	40010000 	.word	0x40010000
 8003820:	40010800 	.word	0x40010800
 8003824:	40010c00 	.word	0x40010c00
 8003828:	40011000 	.word	0x40011000
 800382c:	40011400 	.word	0x40011400
 8003830:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003834:	4b0b      	ldr	r3, [pc, #44]	; (8003864 <HAL_GPIO_Init+0x304>)
 8003836:	68da      	ldr	r2, [r3, #12]
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	43db      	mvns	r3, r3
 800383c:	4909      	ldr	r1, [pc, #36]	; (8003864 <HAL_GPIO_Init+0x304>)
 800383e:	4013      	ands	r3, r2
 8003840:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003844:	3301      	adds	r3, #1
 8003846:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384e:	fa22 f303 	lsr.w	r3, r2, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	f47f ae8e 	bne.w	8003574 <HAL_GPIO_Init+0x14>
  }
}
 8003858:	bf00      	nop
 800385a:	bf00      	nop
 800385c:	372c      	adds	r7, #44	; 0x2c
 800385e:	46bd      	mov	sp, r7
 8003860:	bc80      	pop	{r7}
 8003862:	4770      	bx	lr
 8003864:	40010400 	.word	0x40010400

08003868 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	460b      	mov	r3, r1
 8003872:	807b      	strh	r3, [r7, #2]
 8003874:	4613      	mov	r3, r2
 8003876:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003878:	787b      	ldrb	r3, [r7, #1]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800387e:	887a      	ldrh	r2, [r7, #2]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003884:	e003      	b.n	800388e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003886:	887b      	ldrh	r3, [r7, #2]
 8003888:	041a      	lsls	r2, r3, #16
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	611a      	str	r2, [r3, #16]
}
 800388e:	bf00      	nop
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	bc80      	pop	{r7}
 8003896:	4770      	bx	lr

08003898 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	460b      	mov	r3, r1
 80038a2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80038aa:	887a      	ldrh	r2, [r7, #2]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	4013      	ands	r3, r2
 80038b0:	041a      	lsls	r2, r3, #16
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	43d9      	mvns	r1, r3
 80038b6:	887b      	ldrh	r3, [r7, #2]
 80038b8:	400b      	ands	r3, r1
 80038ba:	431a      	orrs	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	611a      	str	r2, [r3, #16]
}
 80038c0:	bf00      	nop
 80038c2:	3714      	adds	r7, #20
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bc80      	pop	{r7}
 80038c8:	4770      	bx	lr
	...

080038cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e12b      	b.n	8003b36 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d106      	bne.n	80038f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f7fe ff3e 	bl	8002774 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2224      	movs	r2, #36	; 0x24
 80038fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 0201 	bic.w	r2, r2, #1
 800390e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800391e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800392e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003930:	f000 fce4 	bl	80042fc <HAL_RCC_GetPCLK1Freq>
 8003934:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	4a81      	ldr	r2, [pc, #516]	; (8003b40 <HAL_I2C_Init+0x274>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d807      	bhi.n	8003950 <HAL_I2C_Init+0x84>
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	4a80      	ldr	r2, [pc, #512]	; (8003b44 <HAL_I2C_Init+0x278>)
 8003944:	4293      	cmp	r3, r2
 8003946:	bf94      	ite	ls
 8003948:	2301      	movls	r3, #1
 800394a:	2300      	movhi	r3, #0
 800394c:	b2db      	uxtb	r3, r3
 800394e:	e006      	b.n	800395e <HAL_I2C_Init+0x92>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	4a7d      	ldr	r2, [pc, #500]	; (8003b48 <HAL_I2C_Init+0x27c>)
 8003954:	4293      	cmp	r3, r2
 8003956:	bf94      	ite	ls
 8003958:	2301      	movls	r3, #1
 800395a:	2300      	movhi	r3, #0
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e0e7      	b.n	8003b36 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	4a78      	ldr	r2, [pc, #480]	; (8003b4c <HAL_I2C_Init+0x280>)
 800396a:	fba2 2303 	umull	r2, r3, r2, r3
 800396e:	0c9b      	lsrs	r3, r3, #18
 8003970:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	430a      	orrs	r2, r1
 8003984:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	4a6a      	ldr	r2, [pc, #424]	; (8003b40 <HAL_I2C_Init+0x274>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d802      	bhi.n	80039a0 <HAL_I2C_Init+0xd4>
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	3301      	adds	r3, #1
 800399e:	e009      	b.n	80039b4 <HAL_I2C_Init+0xe8>
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80039a6:	fb02 f303 	mul.w	r3, r2, r3
 80039aa:	4a69      	ldr	r2, [pc, #420]	; (8003b50 <HAL_I2C_Init+0x284>)
 80039ac:	fba2 2303 	umull	r2, r3, r2, r3
 80039b0:	099b      	lsrs	r3, r3, #6
 80039b2:	3301      	adds	r3, #1
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	6812      	ldr	r2, [r2, #0]
 80039b8:	430b      	orrs	r3, r1
 80039ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	69db      	ldr	r3, [r3, #28]
 80039c2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80039c6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	495c      	ldr	r1, [pc, #368]	; (8003b40 <HAL_I2C_Init+0x274>)
 80039d0:	428b      	cmp	r3, r1
 80039d2:	d819      	bhi.n	8003a08 <HAL_I2C_Init+0x13c>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	1e59      	subs	r1, r3, #1
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	fbb1 f3f3 	udiv	r3, r1, r3
 80039e2:	1c59      	adds	r1, r3, #1
 80039e4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80039e8:	400b      	ands	r3, r1
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00a      	beq.n	8003a04 <HAL_I2C_Init+0x138>
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	1e59      	subs	r1, r3, #1
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	005b      	lsls	r3, r3, #1
 80039f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80039fc:	3301      	adds	r3, #1
 80039fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a02:	e051      	b.n	8003aa8 <HAL_I2C_Init+0x1dc>
 8003a04:	2304      	movs	r3, #4
 8003a06:	e04f      	b.n	8003aa8 <HAL_I2C_Init+0x1dc>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d111      	bne.n	8003a34 <HAL_I2C_Init+0x168>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	1e58      	subs	r0, r3, #1
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6859      	ldr	r1, [r3, #4]
 8003a18:	460b      	mov	r3, r1
 8003a1a:	005b      	lsls	r3, r3, #1
 8003a1c:	440b      	add	r3, r1
 8003a1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a22:	3301      	adds	r3, #1
 8003a24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	bf0c      	ite	eq
 8003a2c:	2301      	moveq	r3, #1
 8003a2e:	2300      	movne	r3, #0
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	e012      	b.n	8003a5a <HAL_I2C_Init+0x18e>
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	1e58      	subs	r0, r3, #1
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6859      	ldr	r1, [r3, #4]
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	440b      	add	r3, r1
 8003a42:	0099      	lsls	r1, r3, #2
 8003a44:	440b      	add	r3, r1
 8003a46:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	bf0c      	ite	eq
 8003a54:	2301      	moveq	r3, #1
 8003a56:	2300      	movne	r3, #0
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d001      	beq.n	8003a62 <HAL_I2C_Init+0x196>
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e022      	b.n	8003aa8 <HAL_I2C_Init+0x1dc>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10e      	bne.n	8003a88 <HAL_I2C_Init+0x1bc>
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	1e58      	subs	r0, r3, #1
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6859      	ldr	r1, [r3, #4]
 8003a72:	460b      	mov	r3, r1
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	440b      	add	r3, r1
 8003a78:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a86:	e00f      	b.n	8003aa8 <HAL_I2C_Init+0x1dc>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	1e58      	subs	r0, r3, #1
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6859      	ldr	r1, [r3, #4]
 8003a90:	460b      	mov	r3, r1
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	440b      	add	r3, r1
 8003a96:	0099      	lsls	r1, r3, #2
 8003a98:	440b      	add	r3, r1
 8003a9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aa4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003aa8:	6879      	ldr	r1, [r7, #4]
 8003aaa:	6809      	ldr	r1, [r1, #0]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	69da      	ldr	r2, [r3, #28]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
 8003ac2:	431a      	orrs	r2, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003ad6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	6911      	ldr	r1, [r2, #16]
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	68d2      	ldr	r2, [r2, #12]
 8003ae2:	4311      	orrs	r1, r2
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	6812      	ldr	r2, [r2, #0]
 8003ae8:	430b      	orrs	r3, r1
 8003aea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	695a      	ldr	r2, [r3, #20]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	699b      	ldr	r3, [r3, #24]
 8003afe:	431a      	orrs	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	430a      	orrs	r2, r1
 8003b06:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f042 0201 	orr.w	r2, r2, #1
 8003b16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2220      	movs	r2, #32
 8003b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b34:	2300      	movs	r3, #0
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3710      	adds	r7, #16
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	000186a0 	.word	0x000186a0
 8003b44:	001e847f 	.word	0x001e847f
 8003b48:	003d08ff 	.word	0x003d08ff
 8003b4c:	431bde83 	.word	0x431bde83
 8003b50:	10624dd3 	.word	0x10624dd3

08003b54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d101      	bne.n	8003b66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e272      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 8087 	beq.w	8003c82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b74:	4b92      	ldr	r3, [pc, #584]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f003 030c 	and.w	r3, r3, #12
 8003b7c:	2b04      	cmp	r3, #4
 8003b7e:	d00c      	beq.n	8003b9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b80:	4b8f      	ldr	r3, [pc, #572]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 030c 	and.w	r3, r3, #12
 8003b88:	2b08      	cmp	r3, #8
 8003b8a:	d112      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x5e>
 8003b8c:	4b8c      	ldr	r3, [pc, #560]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b98:	d10b      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b9a:	4b89      	ldr	r3, [pc, #548]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d06c      	beq.n	8003c80 <HAL_RCC_OscConfig+0x12c>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d168      	bne.n	8003c80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e24c      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bba:	d106      	bne.n	8003bca <HAL_RCC_OscConfig+0x76>
 8003bbc:	4b80      	ldr	r3, [pc, #512]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a7f      	ldr	r2, [pc, #508]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bc6:	6013      	str	r3, [r2, #0]
 8003bc8:	e02e      	b.n	8003c28 <HAL_RCC_OscConfig+0xd4>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10c      	bne.n	8003bec <HAL_RCC_OscConfig+0x98>
 8003bd2:	4b7b      	ldr	r3, [pc, #492]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a7a      	ldr	r2, [pc, #488]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	4b78      	ldr	r3, [pc, #480]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a77      	ldr	r2, [pc, #476]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003be4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003be8:	6013      	str	r3, [r2, #0]
 8003bea:	e01d      	b.n	8003c28 <HAL_RCC_OscConfig+0xd4>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bf4:	d10c      	bne.n	8003c10 <HAL_RCC_OscConfig+0xbc>
 8003bf6:	4b72      	ldr	r3, [pc, #456]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a71      	ldr	r2, [pc, #452]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003bfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c00:	6013      	str	r3, [r2, #0]
 8003c02:	4b6f      	ldr	r3, [pc, #444]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a6e      	ldr	r2, [pc, #440]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c0c:	6013      	str	r3, [r2, #0]
 8003c0e:	e00b      	b.n	8003c28 <HAL_RCC_OscConfig+0xd4>
 8003c10:	4b6b      	ldr	r3, [pc, #428]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a6a      	ldr	r2, [pc, #424]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	4b68      	ldr	r3, [pc, #416]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a67      	ldr	r2, [pc, #412]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d013      	beq.n	8003c58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c30:	f7ff f96c 	bl	8002f0c <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c38:	f7ff f968 	bl	8002f0c <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b64      	cmp	r3, #100	; 0x64
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e200      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c4a:	4b5d      	ldr	r3, [pc, #372]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0f0      	beq.n	8003c38 <HAL_RCC_OscConfig+0xe4>
 8003c56:	e014      	b.n	8003c82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c58:	f7ff f958 	bl	8002f0c <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c60:	f7ff f954 	bl	8002f0c <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b64      	cmp	r3, #100	; 0x64
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e1ec      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c72:	4b53      	ldr	r3, [pc, #332]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1f0      	bne.n	8003c60 <HAL_RCC_OscConfig+0x10c>
 8003c7e:	e000      	b.n	8003c82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d063      	beq.n	8003d56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c8e:	4b4c      	ldr	r3, [pc, #304]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f003 030c 	and.w	r3, r3, #12
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00b      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c9a:	4b49      	ldr	r3, [pc, #292]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f003 030c 	and.w	r3, r3, #12
 8003ca2:	2b08      	cmp	r3, #8
 8003ca4:	d11c      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x18c>
 8003ca6:	4b46      	ldr	r3, [pc, #280]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d116      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cb2:	4b43      	ldr	r3, [pc, #268]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d005      	beq.n	8003cca <HAL_RCC_OscConfig+0x176>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d001      	beq.n	8003cca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e1c0      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cca:	4b3d      	ldr	r3, [pc, #244]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	00db      	lsls	r3, r3, #3
 8003cd8:	4939      	ldr	r1, [pc, #228]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cde:	e03a      	b.n	8003d56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	691b      	ldr	r3, [r3, #16]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d020      	beq.n	8003d2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ce8:	4b36      	ldr	r3, [pc, #216]	; (8003dc4 <HAL_RCC_OscConfig+0x270>)
 8003cea:	2201      	movs	r2, #1
 8003cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cee:	f7ff f90d 	bl	8002f0c <HAL_GetTick>
 8003cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cf4:	e008      	b.n	8003d08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cf6:	f7ff f909 	bl	8002f0c <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e1a1      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d08:	4b2d      	ldr	r3, [pc, #180]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0f0      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d14:	4b2a      	ldr	r3, [pc, #168]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	00db      	lsls	r3, r3, #3
 8003d22:	4927      	ldr	r1, [pc, #156]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	600b      	str	r3, [r1, #0]
 8003d28:	e015      	b.n	8003d56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d2a:	4b26      	ldr	r3, [pc, #152]	; (8003dc4 <HAL_RCC_OscConfig+0x270>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d30:	f7ff f8ec 	bl	8002f0c <HAL_GetTick>
 8003d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d36:	e008      	b.n	8003d4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d38:	f7ff f8e8 	bl	8002f0c <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e180      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d4a:	4b1d      	ldr	r3, [pc, #116]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1f0      	bne.n	8003d38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0308 	and.w	r3, r3, #8
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d03a      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d019      	beq.n	8003d9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d6a:	4b17      	ldr	r3, [pc, #92]	; (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d70:	f7ff f8cc 	bl	8002f0c <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d78:	f7ff f8c8 	bl	8002f0c <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e160      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d8a:	4b0d      	ldr	r3, [pc, #52]	; (8003dc0 <HAL_RCC_OscConfig+0x26c>)
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0f0      	beq.n	8003d78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d96:	2001      	movs	r0, #1
 8003d98:	f000 fad8 	bl	800434c <RCC_Delay>
 8003d9c:	e01c      	b.n	8003dd8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d9e:	4b0a      	ldr	r3, [pc, #40]	; (8003dc8 <HAL_RCC_OscConfig+0x274>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003da4:	f7ff f8b2 	bl	8002f0c <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003daa:	e00f      	b.n	8003dcc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dac:	f7ff f8ae 	bl	8002f0c <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d908      	bls.n	8003dcc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e146      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
 8003dbe:	bf00      	nop
 8003dc0:	40021000 	.word	0x40021000
 8003dc4:	42420000 	.word	0x42420000
 8003dc8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dcc:	4b92      	ldr	r3, [pc, #584]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1e9      	bne.n	8003dac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 80a6 	beq.w	8003f32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003de6:	2300      	movs	r3, #0
 8003de8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dea:	4b8b      	ldr	r3, [pc, #556]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10d      	bne.n	8003e12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003df6:	4b88      	ldr	r3, [pc, #544]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	4a87      	ldr	r2, [pc, #540]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003dfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e00:	61d3      	str	r3, [r2, #28]
 8003e02:	4b85      	ldr	r3, [pc, #532]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e04:	69db      	ldr	r3, [r3, #28]
 8003e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e0a:	60bb      	str	r3, [r7, #8]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e12:	4b82      	ldr	r3, [pc, #520]	; (800401c <HAL_RCC_OscConfig+0x4c8>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d118      	bne.n	8003e50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e1e:	4b7f      	ldr	r3, [pc, #508]	; (800401c <HAL_RCC_OscConfig+0x4c8>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a7e      	ldr	r2, [pc, #504]	; (800401c <HAL_RCC_OscConfig+0x4c8>)
 8003e24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e2a:	f7ff f86f 	bl	8002f0c <HAL_GetTick>
 8003e2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e30:	e008      	b.n	8003e44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e32:	f7ff f86b 	bl	8002f0c <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b64      	cmp	r3, #100	; 0x64
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e103      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e44:	4b75      	ldr	r3, [pc, #468]	; (800401c <HAL_RCC_OscConfig+0x4c8>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d0f0      	beq.n	8003e32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d106      	bne.n	8003e66 <HAL_RCC_OscConfig+0x312>
 8003e58:	4b6f      	ldr	r3, [pc, #444]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e5a:	6a1b      	ldr	r3, [r3, #32]
 8003e5c:	4a6e      	ldr	r2, [pc, #440]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	6213      	str	r3, [r2, #32]
 8003e64:	e02d      	b.n	8003ec2 <HAL_RCC_OscConfig+0x36e>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d10c      	bne.n	8003e88 <HAL_RCC_OscConfig+0x334>
 8003e6e:	4b6a      	ldr	r3, [pc, #424]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	4a69      	ldr	r2, [pc, #420]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e74:	f023 0301 	bic.w	r3, r3, #1
 8003e78:	6213      	str	r3, [r2, #32]
 8003e7a:	4b67      	ldr	r3, [pc, #412]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	4a66      	ldr	r2, [pc, #408]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e80:	f023 0304 	bic.w	r3, r3, #4
 8003e84:	6213      	str	r3, [r2, #32]
 8003e86:	e01c      	b.n	8003ec2 <HAL_RCC_OscConfig+0x36e>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	2b05      	cmp	r3, #5
 8003e8e:	d10c      	bne.n	8003eaa <HAL_RCC_OscConfig+0x356>
 8003e90:	4b61      	ldr	r3, [pc, #388]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	4a60      	ldr	r2, [pc, #384]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e96:	f043 0304 	orr.w	r3, r3, #4
 8003e9a:	6213      	str	r3, [r2, #32]
 8003e9c:	4b5e      	ldr	r3, [pc, #376]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	4a5d      	ldr	r2, [pc, #372]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003ea2:	f043 0301 	orr.w	r3, r3, #1
 8003ea6:	6213      	str	r3, [r2, #32]
 8003ea8:	e00b      	b.n	8003ec2 <HAL_RCC_OscConfig+0x36e>
 8003eaa:	4b5b      	ldr	r3, [pc, #364]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	4a5a      	ldr	r2, [pc, #360]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003eb0:	f023 0301 	bic.w	r3, r3, #1
 8003eb4:	6213      	str	r3, [r2, #32]
 8003eb6:	4b58      	ldr	r3, [pc, #352]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003eb8:	6a1b      	ldr	r3, [r3, #32]
 8003eba:	4a57      	ldr	r2, [pc, #348]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003ebc:	f023 0304 	bic.w	r3, r3, #4
 8003ec0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d015      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eca:	f7ff f81f 	bl	8002f0c <HAL_GetTick>
 8003ece:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed0:	e00a      	b.n	8003ee8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ed2:	f7ff f81b 	bl	8002f0c <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d901      	bls.n	8003ee8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e0b1      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ee8:	4b4b      	ldr	r3, [pc, #300]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	f003 0302 	and.w	r3, r3, #2
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d0ee      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x37e>
 8003ef4:	e014      	b.n	8003f20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ef6:	f7ff f809 	bl	8002f0c <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003efc:	e00a      	b.n	8003f14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003efe:	f7ff f805 	bl	8002f0c <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e09b      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f14:	4b40      	ldr	r3, [pc, #256]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	f003 0302 	and.w	r3, r3, #2
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d1ee      	bne.n	8003efe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f20:	7dfb      	ldrb	r3, [r7, #23]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d105      	bne.n	8003f32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f26:	4b3c      	ldr	r3, [pc, #240]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f28:	69db      	ldr	r3, [r3, #28]
 8003f2a:	4a3b      	ldr	r2, [pc, #236]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	f000 8087 	beq.w	800404a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f3c:	4b36      	ldr	r3, [pc, #216]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f003 030c 	and.w	r3, r3, #12
 8003f44:	2b08      	cmp	r3, #8
 8003f46:	d061      	beq.n	800400c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d146      	bne.n	8003fde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f50:	4b33      	ldr	r3, [pc, #204]	; (8004020 <HAL_RCC_OscConfig+0x4cc>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f56:	f7fe ffd9 	bl	8002f0c <HAL_GetTick>
 8003f5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f5c:	e008      	b.n	8003f70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f5e:	f7fe ffd5 	bl	8002f0c <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e06d      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f70:	4b29      	ldr	r3, [pc, #164]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1f0      	bne.n	8003f5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f84:	d108      	bne.n	8003f98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f86:	4b24      	ldr	r3, [pc, #144]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	4921      	ldr	r1, [pc, #132]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f98:	4b1f      	ldr	r3, [pc, #124]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6a19      	ldr	r1, [r3, #32]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa8:	430b      	orrs	r3, r1
 8003faa:	491b      	ldr	r1, [pc, #108]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fb0:	4b1b      	ldr	r3, [pc, #108]	; (8004020 <HAL_RCC_OscConfig+0x4cc>)
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb6:	f7fe ffa9 	bl	8002f0c <HAL_GetTick>
 8003fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fbe:	f7fe ffa5 	bl	8002f0c <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e03d      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fd0:	4b11      	ldr	r3, [pc, #68]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0f0      	beq.n	8003fbe <HAL_RCC_OscConfig+0x46a>
 8003fdc:	e035      	b.n	800404a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fde:	4b10      	ldr	r3, [pc, #64]	; (8004020 <HAL_RCC_OscConfig+0x4cc>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe4:	f7fe ff92 	bl	8002f0c <HAL_GetTick>
 8003fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fec:	f7fe ff8e 	bl	8002f0c <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e026      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ffe:	4b06      	ldr	r3, [pc, #24]	; (8004018 <HAL_RCC_OscConfig+0x4c4>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d1f0      	bne.n	8003fec <HAL_RCC_OscConfig+0x498>
 800400a:	e01e      	b.n	800404a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	69db      	ldr	r3, [r3, #28]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d107      	bne.n	8004024 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e019      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
 8004018:	40021000 	.word	0x40021000
 800401c:	40007000 	.word	0x40007000
 8004020:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004024:	4b0b      	ldr	r3, [pc, #44]	; (8004054 <HAL_RCC_OscConfig+0x500>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	429a      	cmp	r2, r3
 8004036:	d106      	bne.n	8004046 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004042:	429a      	cmp	r2, r3
 8004044:	d001      	beq.n	800404a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e000      	b.n	800404c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	40021000 	.word	0x40021000

08004058 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e0d0      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800406c:	4b6a      	ldr	r3, [pc, #424]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	429a      	cmp	r2, r3
 8004078:	d910      	bls.n	800409c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800407a:	4b67      	ldr	r3, [pc, #412]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f023 0207 	bic.w	r2, r3, #7
 8004082:	4965      	ldr	r1, [pc, #404]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	4313      	orrs	r3, r2
 8004088:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800408a:	4b63      	ldr	r3, [pc, #396]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0307 	and.w	r3, r3, #7
 8004092:	683a      	ldr	r2, [r7, #0]
 8004094:	429a      	cmp	r2, r3
 8004096:	d001      	beq.n	800409c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e0b8      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d020      	beq.n	80040ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0304 	and.w	r3, r3, #4
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d005      	beq.n	80040c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040b4:	4b59      	ldr	r3, [pc, #356]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	4a58      	ldr	r2, [pc, #352]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80040be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0308 	and.w	r3, r3, #8
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d005      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040cc:	4b53      	ldr	r3, [pc, #332]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	4a52      	ldr	r2, [pc, #328]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040d2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80040d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040d8:	4b50      	ldr	r3, [pc, #320]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	494d      	ldr	r1, [pc, #308]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d040      	beq.n	8004178 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d107      	bne.n	800410e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040fe:	4b47      	ldr	r3, [pc, #284]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d115      	bne.n	8004136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e07f      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	2b02      	cmp	r3, #2
 8004114:	d107      	bne.n	8004126 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004116:	4b41      	ldr	r3, [pc, #260]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d109      	bne.n	8004136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e073      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004126:	4b3d      	ldr	r3, [pc, #244]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e06b      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004136:	4b39      	ldr	r3, [pc, #228]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f023 0203 	bic.w	r2, r3, #3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	4936      	ldr	r1, [pc, #216]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004144:	4313      	orrs	r3, r2
 8004146:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004148:	f7fe fee0 	bl	8002f0c <HAL_GetTick>
 800414c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800414e:	e00a      	b.n	8004166 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004150:	f7fe fedc 	bl	8002f0c <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	f241 3288 	movw	r2, #5000	; 0x1388
 800415e:	4293      	cmp	r3, r2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e053      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004166:	4b2d      	ldr	r3, [pc, #180]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f003 020c 	and.w	r2, r3, #12
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	429a      	cmp	r2, r3
 8004176:	d1eb      	bne.n	8004150 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004178:	4b27      	ldr	r3, [pc, #156]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	429a      	cmp	r2, r3
 8004184:	d210      	bcs.n	80041a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004186:	4b24      	ldr	r3, [pc, #144]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f023 0207 	bic.w	r2, r3, #7
 800418e:	4922      	ldr	r1, [pc, #136]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	4313      	orrs	r3, r2
 8004194:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004196:	4b20      	ldr	r3, [pc, #128]	; (8004218 <HAL_RCC_ClockConfig+0x1c0>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0307 	and.w	r3, r3, #7
 800419e:	683a      	ldr	r2, [r7, #0]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d001      	beq.n	80041a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e032      	b.n	800420e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0304 	and.w	r3, r3, #4
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d008      	beq.n	80041c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041b4:	4b19      	ldr	r3, [pc, #100]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	4916      	ldr	r1, [pc, #88]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0308 	and.w	r3, r3, #8
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d009      	beq.n	80041e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041d2:	4b12      	ldr	r3, [pc, #72]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	490e      	ldr	r1, [pc, #56]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041e6:	f000 f821 	bl	800422c <HAL_RCC_GetSysClockFreq>
 80041ea:	4602      	mov	r2, r0
 80041ec:	4b0b      	ldr	r3, [pc, #44]	; (800421c <HAL_RCC_ClockConfig+0x1c4>)
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	091b      	lsrs	r3, r3, #4
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	490a      	ldr	r1, [pc, #40]	; (8004220 <HAL_RCC_ClockConfig+0x1c8>)
 80041f8:	5ccb      	ldrb	r3, [r1, r3]
 80041fa:	fa22 f303 	lsr.w	r3, r2, r3
 80041fe:	4a09      	ldr	r2, [pc, #36]	; (8004224 <HAL_RCC_ClockConfig+0x1cc>)
 8004200:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004202:	4b09      	ldr	r3, [pc, #36]	; (8004228 <HAL_RCC_ClockConfig+0x1d0>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4618      	mov	r0, r3
 8004208:	f7fe fe3e 	bl	8002e88 <HAL_InitTick>

  return HAL_OK;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	40022000 	.word	0x40022000
 800421c:	40021000 	.word	0x40021000
 8004220:	08006cac 	.word	0x08006cac
 8004224:	20000004 	.word	0x20000004
 8004228:	20000008 	.word	0x20000008

0800422c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800422c:	b490      	push	{r4, r7}
 800422e:	b08a      	sub	sp, #40	; 0x28
 8004230:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004232:	4b29      	ldr	r3, [pc, #164]	; (80042d8 <HAL_RCC_GetSysClockFreq+0xac>)
 8004234:	1d3c      	adds	r4, r7, #4
 8004236:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004238:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800423c:	f240 2301 	movw	r3, #513	; 0x201
 8004240:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004242:	2300      	movs	r3, #0
 8004244:	61fb      	str	r3, [r7, #28]
 8004246:	2300      	movs	r3, #0
 8004248:	61bb      	str	r3, [r7, #24]
 800424a:	2300      	movs	r3, #0
 800424c:	627b      	str	r3, [r7, #36]	; 0x24
 800424e:	2300      	movs	r3, #0
 8004250:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004252:	2300      	movs	r3, #0
 8004254:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004256:	4b21      	ldr	r3, [pc, #132]	; (80042dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	f003 030c 	and.w	r3, r3, #12
 8004262:	2b04      	cmp	r3, #4
 8004264:	d002      	beq.n	800426c <HAL_RCC_GetSysClockFreq+0x40>
 8004266:	2b08      	cmp	r3, #8
 8004268:	d003      	beq.n	8004272 <HAL_RCC_GetSysClockFreq+0x46>
 800426a:	e02b      	b.n	80042c4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800426c:	4b1c      	ldr	r3, [pc, #112]	; (80042e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800426e:	623b      	str	r3, [r7, #32]
      break;
 8004270:	e02b      	b.n	80042ca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	0c9b      	lsrs	r3, r3, #18
 8004276:	f003 030f 	and.w	r3, r3, #15
 800427a:	3328      	adds	r3, #40	; 0x28
 800427c:	443b      	add	r3, r7
 800427e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004282:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d012      	beq.n	80042b4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800428e:	4b13      	ldr	r3, [pc, #76]	; (80042dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	0c5b      	lsrs	r3, r3, #17
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	3328      	adds	r3, #40	; 0x28
 800429a:	443b      	add	r3, r7
 800429c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80042a0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	4a0e      	ldr	r2, [pc, #56]	; (80042e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80042a6:	fb03 f202 	mul.w	r2, r3, r2
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b0:	627b      	str	r3, [r7, #36]	; 0x24
 80042b2:	e004      	b.n	80042be <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	4a0b      	ldr	r2, [pc, #44]	; (80042e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042b8:	fb02 f303 	mul.w	r3, r2, r3
 80042bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80042be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c0:	623b      	str	r3, [r7, #32]
      break;
 80042c2:	e002      	b.n	80042ca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042c4:	4b06      	ldr	r3, [pc, #24]	; (80042e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80042c6:	623b      	str	r3, [r7, #32]
      break;
 80042c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042ca:	6a3b      	ldr	r3, [r7, #32]
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3728      	adds	r7, #40	; 0x28
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bc90      	pop	{r4, r7}
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop
 80042d8:	08006c88 	.word	0x08006c88
 80042dc:	40021000 	.word	0x40021000
 80042e0:	007a1200 	.word	0x007a1200
 80042e4:	003d0900 	.word	0x003d0900

080042e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042e8:	b480      	push	{r7}
 80042ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042ec:	4b02      	ldr	r3, [pc, #8]	; (80042f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80042ee:	681b      	ldr	r3, [r3, #0]
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bc80      	pop	{r7}
 80042f6:	4770      	bx	lr
 80042f8:	20000004 	.word	0x20000004

080042fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004300:	f7ff fff2 	bl	80042e8 <HAL_RCC_GetHCLKFreq>
 8004304:	4602      	mov	r2, r0
 8004306:	4b05      	ldr	r3, [pc, #20]	; (800431c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	0a1b      	lsrs	r3, r3, #8
 800430c:	f003 0307 	and.w	r3, r3, #7
 8004310:	4903      	ldr	r1, [pc, #12]	; (8004320 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004312:	5ccb      	ldrb	r3, [r1, r3]
 8004314:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004318:	4618      	mov	r0, r3
 800431a:	bd80      	pop	{r7, pc}
 800431c:	40021000 	.word	0x40021000
 8004320:	08006cbc 	.word	0x08006cbc

08004324 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004328:	f7ff ffde 	bl	80042e8 <HAL_RCC_GetHCLKFreq>
 800432c:	4602      	mov	r2, r0
 800432e:	4b05      	ldr	r3, [pc, #20]	; (8004344 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	0adb      	lsrs	r3, r3, #11
 8004334:	f003 0307 	and.w	r3, r3, #7
 8004338:	4903      	ldr	r1, [pc, #12]	; (8004348 <HAL_RCC_GetPCLK2Freq+0x24>)
 800433a:	5ccb      	ldrb	r3, [r1, r3]
 800433c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004340:	4618      	mov	r0, r3
 8004342:	bd80      	pop	{r7, pc}
 8004344:	40021000 	.word	0x40021000
 8004348:	08006cbc 	.word	0x08006cbc

0800434c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004354:	4b0a      	ldr	r3, [pc, #40]	; (8004380 <RCC_Delay+0x34>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a0a      	ldr	r2, [pc, #40]	; (8004384 <RCC_Delay+0x38>)
 800435a:	fba2 2303 	umull	r2, r3, r2, r3
 800435e:	0a5b      	lsrs	r3, r3, #9
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	fb02 f303 	mul.w	r3, r2, r3
 8004366:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004368:	bf00      	nop
  }
  while (Delay --);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	1e5a      	subs	r2, r3, #1
 800436e:	60fa      	str	r2, [r7, #12]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1f9      	bne.n	8004368 <RCC_Delay+0x1c>
}
 8004374:	bf00      	nop
 8004376:	bf00      	nop
 8004378:	3714      	adds	r7, #20
 800437a:	46bd      	mov	sp, r7
 800437c:	bc80      	pop	{r7}
 800437e:	4770      	bx	lr
 8004380:	20000004 	.word	0x20000004
 8004384:	10624dd3 	.word	0x10624dd3

08004388 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e041      	b.n	800441e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d106      	bne.n	80043b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f7fe fa30 	bl	8002814 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2202      	movs	r2, #2
 80043b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	3304      	adds	r3, #4
 80043c4:	4619      	mov	r1, r3
 80043c6:	4610      	mov	r0, r2
 80043c8:	f000 fd62 	bl	8004e90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
	...

08004428 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b01      	cmp	r3, #1
 800443a:	d001      	beq.n	8004440 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e03a      	b.n	80044b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2202      	movs	r2, #2
 8004444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68da      	ldr	r2, [r3, #12]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f042 0201 	orr.w	r2, r2, #1
 8004456:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a18      	ldr	r2, [pc, #96]	; (80044c0 <HAL_TIM_Base_Start_IT+0x98>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d00e      	beq.n	8004480 <HAL_TIM_Base_Start_IT+0x58>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800446a:	d009      	beq.n	8004480 <HAL_TIM_Base_Start_IT+0x58>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a14      	ldr	r2, [pc, #80]	; (80044c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d004      	beq.n	8004480 <HAL_TIM_Base_Start_IT+0x58>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a13      	ldr	r2, [pc, #76]	; (80044c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d111      	bne.n	80044a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f003 0307 	and.w	r3, r3, #7
 800448a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2b06      	cmp	r3, #6
 8004490:	d010      	beq.n	80044b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f042 0201 	orr.w	r2, r2, #1
 80044a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044a2:	e007      	b.n	80044b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f042 0201 	orr.w	r2, r2, #1
 80044b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bc80      	pop	{r7}
 80044be:	4770      	bx	lr
 80044c0:	40012c00 	.word	0x40012c00
 80044c4:	40000400 	.word	0x40000400
 80044c8:	40000800 	.word	0x40000800

080044cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e041      	b.n	8004562 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d106      	bne.n	80044f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 f839 	bl	800456a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2202      	movs	r2, #2
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	3304      	adds	r3, #4
 8004508:	4619      	mov	r1, r3
 800450a:	4610      	mov	r0, r2
 800450c:	f000 fcc0 	bl	8004e90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800456a:	b480      	push	{r7}
 800456c:	b083      	sub	sp, #12
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004572:	bf00      	nop
 8004574:	370c      	adds	r7, #12
 8004576:	46bd      	mov	sp, r7
 8004578:	bc80      	pop	{r7}
 800457a:	4770      	bx	lr

0800457c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d109      	bne.n	80045a0 <HAL_TIM_PWM_Start+0x24>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004592:	b2db      	uxtb	r3, r3
 8004594:	2b01      	cmp	r3, #1
 8004596:	bf14      	ite	ne
 8004598:	2301      	movne	r3, #1
 800459a:	2300      	moveq	r3, #0
 800459c:	b2db      	uxtb	r3, r3
 800459e:	e022      	b.n	80045e6 <HAL_TIM_PWM_Start+0x6a>
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	2b04      	cmp	r3, #4
 80045a4:	d109      	bne.n	80045ba <HAL_TIM_PWM_Start+0x3e>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	bf14      	ite	ne
 80045b2:	2301      	movne	r3, #1
 80045b4:	2300      	moveq	r3, #0
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	e015      	b.n	80045e6 <HAL_TIM_PWM_Start+0x6a>
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	2b08      	cmp	r3, #8
 80045be:	d109      	bne.n	80045d4 <HAL_TIM_PWM_Start+0x58>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	bf14      	ite	ne
 80045cc:	2301      	movne	r3, #1
 80045ce:	2300      	moveq	r3, #0
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	e008      	b.n	80045e6 <HAL_TIM_PWM_Start+0x6a>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	2b01      	cmp	r3, #1
 80045de:	bf14      	ite	ne
 80045e0:	2301      	movne	r3, #1
 80045e2:	2300      	moveq	r3, #0
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d001      	beq.n	80045ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e05e      	b.n	80046ac <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d104      	bne.n	80045fe <HAL_TIM_PWM_Start+0x82>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2202      	movs	r2, #2
 80045f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045fc:	e013      	b.n	8004626 <HAL_TIM_PWM_Start+0xaa>
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	2b04      	cmp	r3, #4
 8004602:	d104      	bne.n	800460e <HAL_TIM_PWM_Start+0x92>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2202      	movs	r2, #2
 8004608:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800460c:	e00b      	b.n	8004626 <HAL_TIM_PWM_Start+0xaa>
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	2b08      	cmp	r3, #8
 8004612:	d104      	bne.n	800461e <HAL_TIM_PWM_Start+0xa2>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800461c:	e003      	b.n	8004626 <HAL_TIM_PWM_Start+0xaa>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2202      	movs	r2, #2
 8004622:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2201      	movs	r2, #1
 800462c:	6839      	ldr	r1, [r7, #0]
 800462e:	4618      	mov	r0, r3
 8004630:	f000 feae 	bl	8005390 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a1e      	ldr	r2, [pc, #120]	; (80046b4 <HAL_TIM_PWM_Start+0x138>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d107      	bne.n	800464e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800464c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a18      	ldr	r2, [pc, #96]	; (80046b4 <HAL_TIM_PWM_Start+0x138>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d00e      	beq.n	8004676 <HAL_TIM_PWM_Start+0xfa>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004660:	d009      	beq.n	8004676 <HAL_TIM_PWM_Start+0xfa>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a14      	ldr	r2, [pc, #80]	; (80046b8 <HAL_TIM_PWM_Start+0x13c>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d004      	beq.n	8004676 <HAL_TIM_PWM_Start+0xfa>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a12      	ldr	r2, [pc, #72]	; (80046bc <HAL_TIM_PWM_Start+0x140>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d111      	bne.n	800469a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	f003 0307 	and.w	r3, r3, #7
 8004680:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2b06      	cmp	r3, #6
 8004686:	d010      	beq.n	80046aa <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f042 0201 	orr.w	r2, r2, #1
 8004696:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004698:	e007      	b.n	80046aa <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f042 0201 	orr.w	r2, r2, #1
 80046a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	40012c00 	.word	0x40012c00
 80046b8:	40000400 	.word	0x40000400
 80046bc:	40000800 	.word	0x40000800

080046c0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d101      	bne.n	80046d4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e093      	b.n	80047fc <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d106      	bne.n	80046ee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f7fe f8cd 	bl	8002888 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2202      	movs	r2, #2
 80046f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	6812      	ldr	r2, [r2, #0]
 8004700:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004704:	f023 0307 	bic.w	r3, r3, #7
 8004708:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	3304      	adds	r3, #4
 8004712:	4619      	mov	r1, r3
 8004714:	4610      	mov	r0, r2
 8004716:	f000 fbbb 	bl	8004e90 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	6a1b      	ldr	r3, [r3, #32]
 8004730:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	4313      	orrs	r3, r2
 800473a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004742:	f023 0303 	bic.w	r3, r3, #3
 8004746:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	699b      	ldr	r3, [r3, #24]
 8004750:	021b      	lsls	r3, r3, #8
 8004752:	4313      	orrs	r3, r2
 8004754:	693a      	ldr	r2, [r7, #16]
 8004756:	4313      	orrs	r3, r2
 8004758:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004760:	f023 030c 	bic.w	r3, r3, #12
 8004764:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800476c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004770:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	68da      	ldr	r2, [r3, #12]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	69db      	ldr	r3, [r3, #28]
 800477a:	021b      	lsls	r3, r3, #8
 800477c:	4313      	orrs	r3, r2
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	4313      	orrs	r3, r2
 8004782:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	011a      	lsls	r2, r3, #4
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	031b      	lsls	r3, r3, #12
 8004790:	4313      	orrs	r3, r2
 8004792:	693a      	ldr	r2, [r7, #16]
 8004794:	4313      	orrs	r3, r2
 8004796:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800479e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685a      	ldr	r2, [r3, #4]
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	011b      	lsls	r3, r3, #4
 80047aa:	4313      	orrs	r3, r2
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	693a      	ldr	r2, [r7, #16]
 80047c0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2201      	movs	r2, #1
 80047ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2201      	movs	r2, #1
 80047d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2201      	movs	r2, #1
 80047e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2201      	movs	r2, #1
 80047ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2201      	movs	r2, #1
 80047f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047fa:	2300      	movs	r3, #0
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3718      	adds	r7, #24
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004814:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800481c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004824:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800482c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d110      	bne.n	8004856 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004834:	7bfb      	ldrb	r3, [r7, #15]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d102      	bne.n	8004840 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800483a:	7b7b      	ldrb	r3, [r7, #13]
 800483c:	2b01      	cmp	r3, #1
 800483e:	d001      	beq.n	8004844 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e069      	b.n	8004918 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2202      	movs	r2, #2
 8004848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2202      	movs	r2, #2
 8004850:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004854:	e031      	b.n	80048ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	2b04      	cmp	r3, #4
 800485a:	d110      	bne.n	800487e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800485c:	7bbb      	ldrb	r3, [r7, #14]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d102      	bne.n	8004868 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004862:	7b3b      	ldrb	r3, [r7, #12]
 8004864:	2b01      	cmp	r3, #1
 8004866:	d001      	beq.n	800486c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e055      	b.n	8004918 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2202      	movs	r2, #2
 8004870:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800487c:	e01d      	b.n	80048ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800487e:	7bfb      	ldrb	r3, [r7, #15]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d108      	bne.n	8004896 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004884:	7bbb      	ldrb	r3, [r7, #14]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d105      	bne.n	8004896 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800488a:	7b7b      	ldrb	r3, [r7, #13]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d102      	bne.n	8004896 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004890:	7b3b      	ldrb	r3, [r7, #12]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d001      	beq.n	800489a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e03e      	b.n	8004918 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2202      	movs	r2, #2
 800489e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2202      	movs	r2, #2
 80048a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2202      	movs	r2, #2
 80048ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2202      	movs	r2, #2
 80048b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d003      	beq.n	80048c8 <HAL_TIM_Encoder_Start+0xc4>
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	2b04      	cmp	r3, #4
 80048c4:	d008      	beq.n	80048d8 <HAL_TIM_Encoder_Start+0xd4>
 80048c6:	e00f      	b.n	80048e8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2201      	movs	r2, #1
 80048ce:	2100      	movs	r1, #0
 80048d0:	4618      	mov	r0, r3
 80048d2:	f000 fd5d 	bl	8005390 <TIM_CCxChannelCmd>
      break;
 80048d6:	e016      	b.n	8004906 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2201      	movs	r2, #1
 80048de:	2104      	movs	r1, #4
 80048e0:	4618      	mov	r0, r3
 80048e2:	f000 fd55 	bl	8005390 <TIM_CCxChannelCmd>
      break;
 80048e6:	e00e      	b.n	8004906 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2201      	movs	r2, #1
 80048ee:	2100      	movs	r1, #0
 80048f0:	4618      	mov	r0, r3
 80048f2:	f000 fd4d 	bl	8005390 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2201      	movs	r2, #1
 80048fc:	2104      	movs	r1, #4
 80048fe:	4618      	mov	r0, r3
 8004900:	f000 fd46 	bl	8005390 <TIM_CCxChannelCmd>
      break;
 8004904:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f042 0201 	orr.w	r2, r2, #1
 8004914:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3710      	adds	r7, #16
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}

08004920 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b02      	cmp	r3, #2
 8004934:	d122      	bne.n	800497c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b02      	cmp	r3, #2
 8004942:	d11b      	bne.n	800497c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f06f 0202 	mvn.w	r2, #2
 800494c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	f003 0303 	and.w	r3, r3, #3
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 fa78 	bl	8004e58 <HAL_TIM_IC_CaptureCallback>
 8004968:	e005      	b.n	8004976 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 fa6b 	bl	8004e46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f000 fa7a 	bl	8004e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	f003 0304 	and.w	r3, r3, #4
 8004986:	2b04      	cmp	r3, #4
 8004988:	d122      	bne.n	80049d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	f003 0304 	and.w	r3, r3, #4
 8004994:	2b04      	cmp	r3, #4
 8004996:	d11b      	bne.n	80049d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f06f 0204 	mvn.w	r2, #4
 80049a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2202      	movs	r2, #2
 80049a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 fa4e 	bl	8004e58 <HAL_TIM_IC_CaptureCallback>
 80049bc:	e005      	b.n	80049ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 fa41 	bl	8004e46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f000 fa50 	bl	8004e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	f003 0308 	and.w	r3, r3, #8
 80049da:	2b08      	cmp	r3, #8
 80049dc:	d122      	bne.n	8004a24 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	f003 0308 	and.w	r3, r3, #8
 80049e8:	2b08      	cmp	r3, #8
 80049ea:	d11b      	bne.n	8004a24 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f06f 0208 	mvn.w	r2, #8
 80049f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2204      	movs	r2, #4
 80049fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	f003 0303 	and.w	r3, r3, #3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 fa24 	bl	8004e58 <HAL_TIM_IC_CaptureCallback>
 8004a10:	e005      	b.n	8004a1e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 fa17 	bl	8004e46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f000 fa26 	bl	8004e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	f003 0310 	and.w	r3, r3, #16
 8004a2e:	2b10      	cmp	r3, #16
 8004a30:	d122      	bne.n	8004a78 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	f003 0310 	and.w	r3, r3, #16
 8004a3c:	2b10      	cmp	r3, #16
 8004a3e:	d11b      	bne.n	8004a78 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f06f 0210 	mvn.w	r2, #16
 8004a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2208      	movs	r2, #8
 8004a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	69db      	ldr	r3, [r3, #28]
 8004a56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d003      	beq.n	8004a66 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f9fa 	bl	8004e58 <HAL_TIM_IC_CaptureCallback>
 8004a64:	e005      	b.n	8004a72 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 f9ed 	bl	8004e46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f000 f9fc 	bl	8004e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d10e      	bne.n	8004aa4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	f003 0301 	and.w	r3, r3, #1
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d107      	bne.n	8004aa4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f06f 0201 	mvn.w	r2, #1
 8004a9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 f9c8 	bl	8004e34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aae:	2b80      	cmp	r3, #128	; 0x80
 8004ab0:	d10e      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004abc:	2b80      	cmp	r3, #128	; 0x80
 8004abe:	d107      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 fceb 	bl	80054a6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ada:	2b40      	cmp	r3, #64	; 0x40
 8004adc:	d10e      	bne.n	8004afc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ae8:	2b40      	cmp	r3, #64	; 0x40
 8004aea:	d107      	bne.n	8004afc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 f9c0 	bl	8004e7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	f003 0320 	and.w	r3, r3, #32
 8004b06:	2b20      	cmp	r3, #32
 8004b08:	d10e      	bne.n	8004b28 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	f003 0320 	and.w	r3, r3, #32
 8004b14:	2b20      	cmp	r3, #32
 8004b16:	d107      	bne.n	8004b28 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f06f 0220 	mvn.w	r2, #32
 8004b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 fcb6 	bl	8005494 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b28:	bf00      	nop
 8004b2a:	3708      	adds	r7, #8
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d101      	bne.n	8004b4a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004b46:	2302      	movs	r3, #2
 8004b48:	e0ac      	b.n	8004ca4 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2b0c      	cmp	r3, #12
 8004b56:	f200 809f 	bhi.w	8004c98 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004b5a:	a201      	add	r2, pc, #4	; (adr r2, 8004b60 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b60:	08004b95 	.word	0x08004b95
 8004b64:	08004c99 	.word	0x08004c99
 8004b68:	08004c99 	.word	0x08004c99
 8004b6c:	08004c99 	.word	0x08004c99
 8004b70:	08004bd5 	.word	0x08004bd5
 8004b74:	08004c99 	.word	0x08004c99
 8004b78:	08004c99 	.word	0x08004c99
 8004b7c:	08004c99 	.word	0x08004c99
 8004b80:	08004c17 	.word	0x08004c17
 8004b84:	08004c99 	.word	0x08004c99
 8004b88:	08004c99 	.word	0x08004c99
 8004b8c:	08004c99 	.word	0x08004c99
 8004b90:	08004c57 	.word	0x08004c57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68b9      	ldr	r1, [r7, #8]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 f9da 	bl	8004f54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	699a      	ldr	r2, [r3, #24]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f042 0208 	orr.w	r2, r2, #8
 8004bae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	699a      	ldr	r2, [r3, #24]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f022 0204 	bic.w	r2, r2, #4
 8004bbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6999      	ldr	r1, [r3, #24]
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	691a      	ldr	r2, [r3, #16]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	619a      	str	r2, [r3, #24]
      break;
 8004bd2:	e062      	b.n	8004c9a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68b9      	ldr	r1, [r7, #8]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 fa20 	bl	8005020 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	699a      	ldr	r2, [r3, #24]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699a      	ldr	r2, [r3, #24]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6999      	ldr	r1, [r3, #24]
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	021a      	lsls	r2, r3, #8
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	430a      	orrs	r2, r1
 8004c12:	619a      	str	r2, [r3, #24]
      break;
 8004c14:	e041      	b.n	8004c9a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68b9      	ldr	r1, [r7, #8]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f000 fa69 	bl	80050f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	69da      	ldr	r2, [r3, #28]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f042 0208 	orr.w	r2, r2, #8
 8004c30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	69da      	ldr	r2, [r3, #28]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f022 0204 	bic.w	r2, r2, #4
 8004c40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	69d9      	ldr	r1, [r3, #28]
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	691a      	ldr	r2, [r3, #16]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	430a      	orrs	r2, r1
 8004c52:	61da      	str	r2, [r3, #28]
      break;
 8004c54:	e021      	b.n	8004c9a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68b9      	ldr	r1, [r7, #8]
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f000 fab3 	bl	80051c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	69da      	ldr	r2, [r3, #28]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	69da      	ldr	r2, [r3, #28]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	69d9      	ldr	r1, [r3, #28]
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	691b      	ldr	r3, [r3, #16]
 8004c8c:	021a      	lsls	r2, r3, #8
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	430a      	orrs	r2, r1
 8004c94:	61da      	str	r2, [r3, #28]
      break;
 8004c96:	e000      	b.n	8004c9a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004c98:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3710      	adds	r7, #16
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d101      	bne.n	8004cc4 <HAL_TIM_ConfigClockSource+0x18>
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	e0b3      	b.n	8004e2c <HAL_TIM_ConfigClockSource+0x180>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2202      	movs	r2, #2
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ce2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68fa      	ldr	r2, [r7, #12]
 8004cf2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cfc:	d03e      	beq.n	8004d7c <HAL_TIM_ConfigClockSource+0xd0>
 8004cfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d02:	f200 8087 	bhi.w	8004e14 <HAL_TIM_ConfigClockSource+0x168>
 8004d06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d0a:	f000 8085 	beq.w	8004e18 <HAL_TIM_ConfigClockSource+0x16c>
 8004d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d12:	d87f      	bhi.n	8004e14 <HAL_TIM_ConfigClockSource+0x168>
 8004d14:	2b70      	cmp	r3, #112	; 0x70
 8004d16:	d01a      	beq.n	8004d4e <HAL_TIM_ConfigClockSource+0xa2>
 8004d18:	2b70      	cmp	r3, #112	; 0x70
 8004d1a:	d87b      	bhi.n	8004e14 <HAL_TIM_ConfigClockSource+0x168>
 8004d1c:	2b60      	cmp	r3, #96	; 0x60
 8004d1e:	d050      	beq.n	8004dc2 <HAL_TIM_ConfigClockSource+0x116>
 8004d20:	2b60      	cmp	r3, #96	; 0x60
 8004d22:	d877      	bhi.n	8004e14 <HAL_TIM_ConfigClockSource+0x168>
 8004d24:	2b50      	cmp	r3, #80	; 0x50
 8004d26:	d03c      	beq.n	8004da2 <HAL_TIM_ConfigClockSource+0xf6>
 8004d28:	2b50      	cmp	r3, #80	; 0x50
 8004d2a:	d873      	bhi.n	8004e14 <HAL_TIM_ConfigClockSource+0x168>
 8004d2c:	2b40      	cmp	r3, #64	; 0x40
 8004d2e:	d058      	beq.n	8004de2 <HAL_TIM_ConfigClockSource+0x136>
 8004d30:	2b40      	cmp	r3, #64	; 0x40
 8004d32:	d86f      	bhi.n	8004e14 <HAL_TIM_ConfigClockSource+0x168>
 8004d34:	2b30      	cmp	r3, #48	; 0x30
 8004d36:	d064      	beq.n	8004e02 <HAL_TIM_ConfigClockSource+0x156>
 8004d38:	2b30      	cmp	r3, #48	; 0x30
 8004d3a:	d86b      	bhi.n	8004e14 <HAL_TIM_ConfigClockSource+0x168>
 8004d3c:	2b20      	cmp	r3, #32
 8004d3e:	d060      	beq.n	8004e02 <HAL_TIM_ConfigClockSource+0x156>
 8004d40:	2b20      	cmp	r3, #32
 8004d42:	d867      	bhi.n	8004e14 <HAL_TIM_ConfigClockSource+0x168>
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d05c      	beq.n	8004e02 <HAL_TIM_ConfigClockSource+0x156>
 8004d48:	2b10      	cmp	r3, #16
 8004d4a:	d05a      	beq.n	8004e02 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004d4c:	e062      	b.n	8004e14 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6818      	ldr	r0, [r3, #0]
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	6899      	ldr	r1, [r3, #8]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	685a      	ldr	r2, [r3, #4]
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	f000 faf8 	bl	8005352 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d70:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	609a      	str	r2, [r3, #8]
      break;
 8004d7a:	e04e      	b.n	8004e1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6818      	ldr	r0, [r3, #0]
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	6899      	ldr	r1, [r3, #8]
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	685a      	ldr	r2, [r3, #4]
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	f000 fae1 	bl	8005352 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689a      	ldr	r2, [r3, #8]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d9e:	609a      	str	r2, [r3, #8]
      break;
 8004da0:	e03b      	b.n	8004e1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6818      	ldr	r0, [r3, #0]
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	6859      	ldr	r1, [r3, #4]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	461a      	mov	r2, r3
 8004db0:	f000 fa58 	bl	8005264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2150      	movs	r1, #80	; 0x50
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f000 faaf 	bl	800531e <TIM_ITRx_SetConfig>
      break;
 8004dc0:	e02b      	b.n	8004e1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6818      	ldr	r0, [r3, #0]
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	6859      	ldr	r1, [r3, #4]
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	461a      	mov	r2, r3
 8004dd0:	f000 fa76 	bl	80052c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	2160      	movs	r1, #96	; 0x60
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f000 fa9f 	bl	800531e <TIM_ITRx_SetConfig>
      break;
 8004de0:	e01b      	b.n	8004e1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6818      	ldr	r0, [r3, #0]
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	6859      	ldr	r1, [r3, #4]
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	461a      	mov	r2, r3
 8004df0:	f000 fa38 	bl	8005264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2140      	movs	r1, #64	; 0x40
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f000 fa8f 	bl	800531e <TIM_ITRx_SetConfig>
      break;
 8004e00:	e00b      	b.n	8004e1a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	4610      	mov	r0, r2
 8004e0e:	f000 fa86 	bl	800531e <TIM_ITRx_SetConfig>
        break;
 8004e12:	e002      	b.n	8004e1a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004e14:	bf00      	nop
 8004e16:	e000      	b.n	8004e1a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004e18:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e2a:	2300      	movs	r3, #0
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004e3c:	bf00      	nop
 8004e3e:	370c      	adds	r7, #12
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bc80      	pop	{r7}
 8004e44:	4770      	bx	lr

08004e46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e46:	b480      	push	{r7}
 8004e48:	b083      	sub	sp, #12
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e4e:	bf00      	nop
 8004e50:	370c      	adds	r7, #12
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bc80      	pop	{r7}
 8004e56:	4770      	bx	lr

08004e58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bc80      	pop	{r7}
 8004e68:	4770      	bx	lr

08004e6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	b083      	sub	sp, #12
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e72:	bf00      	nop
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bc80      	pop	{r7}
 8004e7a:	4770      	bx	lr

08004e7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e84:	bf00      	nop
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bc80      	pop	{r7}
 8004e8c:	4770      	bx	lr
	...

08004e90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b085      	sub	sp, #20
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a29      	ldr	r2, [pc, #164]	; (8004f48 <TIM_Base_SetConfig+0xb8>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d00b      	beq.n	8004ec0 <TIM_Base_SetConfig+0x30>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eae:	d007      	beq.n	8004ec0 <TIM_Base_SetConfig+0x30>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a26      	ldr	r2, [pc, #152]	; (8004f4c <TIM_Base_SetConfig+0xbc>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d003      	beq.n	8004ec0 <TIM_Base_SetConfig+0x30>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4a25      	ldr	r2, [pc, #148]	; (8004f50 <TIM_Base_SetConfig+0xc0>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d108      	bne.n	8004ed2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ec6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a1c      	ldr	r2, [pc, #112]	; (8004f48 <TIM_Base_SetConfig+0xb8>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d00b      	beq.n	8004ef2 <TIM_Base_SetConfig+0x62>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ee0:	d007      	beq.n	8004ef2 <TIM_Base_SetConfig+0x62>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a19      	ldr	r2, [pc, #100]	; (8004f4c <TIM_Base_SetConfig+0xbc>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d003      	beq.n	8004ef2 <TIM_Base_SetConfig+0x62>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a18      	ldr	r2, [pc, #96]	; (8004f50 <TIM_Base_SetConfig+0xc0>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d108      	bne.n	8004f04 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ef8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	689a      	ldr	r2, [r3, #8]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	4a07      	ldr	r2, [pc, #28]	; (8004f48 <TIM_Base_SetConfig+0xb8>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d103      	bne.n	8004f38 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	691a      	ldr	r2, [r3, #16]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	615a      	str	r2, [r3, #20]
}
 8004f3e:	bf00      	nop
 8004f40:	3714      	adds	r7, #20
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bc80      	pop	{r7}
 8004f46:	4770      	bx	lr
 8004f48:	40012c00 	.word	0x40012c00
 8004f4c:	40000400 	.word	0x40000400
 8004f50:	40000800 	.word	0x40000800

08004f54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b087      	sub	sp, #28
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a1b      	ldr	r3, [r3, #32]
 8004f62:	f023 0201 	bic.w	r2, r3, #1
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f023 0303 	bic.w	r3, r3, #3
 8004f8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	f023 0302 	bic.w	r3, r3, #2
 8004f9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a1c      	ldr	r2, [pc, #112]	; (800501c <TIM_OC1_SetConfig+0xc8>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d10c      	bne.n	8004fca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	f023 0308 	bic.w	r3, r3, #8
 8004fb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	697a      	ldr	r2, [r7, #20]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	f023 0304 	bic.w	r3, r3, #4
 8004fc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a13      	ldr	r2, [pc, #76]	; (800501c <TIM_OC1_SetConfig+0xc8>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d111      	bne.n	8004ff6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fe0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	693a      	ldr	r2, [r7, #16]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	699b      	ldr	r3, [r3, #24]
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	693a      	ldr	r2, [r7, #16]
 8004ffa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	685a      	ldr	r2, [r3, #4]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	697a      	ldr	r2, [r7, #20]
 800500e:	621a      	str	r2, [r3, #32]
}
 8005010:	bf00      	nop
 8005012:	371c      	adds	r7, #28
 8005014:	46bd      	mov	sp, r7
 8005016:	bc80      	pop	{r7}
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	40012c00 	.word	0x40012c00

08005020 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005020:	b480      	push	{r7}
 8005022:	b087      	sub	sp, #28
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	f023 0210 	bic.w	r2, r3, #16
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a1b      	ldr	r3, [r3, #32]
 800503a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	699b      	ldr	r3, [r3, #24]
 8005046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800504e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005056:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	021b      	lsls	r3, r3, #8
 800505e:	68fa      	ldr	r2, [r7, #12]
 8005060:	4313      	orrs	r3, r2
 8005062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	f023 0320 	bic.w	r3, r3, #32
 800506a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	011b      	lsls	r3, r3, #4
 8005072:	697a      	ldr	r2, [r7, #20]
 8005074:	4313      	orrs	r3, r2
 8005076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4a1d      	ldr	r2, [pc, #116]	; (80050f0 <TIM_OC2_SetConfig+0xd0>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d10d      	bne.n	800509c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005086:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	011b      	lsls	r3, r3, #4
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	4313      	orrs	r3, r2
 8005092:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800509a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a14      	ldr	r2, [pc, #80]	; (80050f0 <TIM_OC2_SetConfig+0xd0>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d113      	bne.n	80050cc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	695b      	ldr	r3, [r3, #20]
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	4313      	orrs	r3, r2
 80050be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	693a      	ldr	r2, [r7, #16]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	685a      	ldr	r2, [r3, #4]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	697a      	ldr	r2, [r7, #20]
 80050e4:	621a      	str	r2, [r3, #32]
}
 80050e6:	bf00      	nop
 80050e8:	371c      	adds	r7, #28
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bc80      	pop	{r7}
 80050ee:	4770      	bx	lr
 80050f0:	40012c00 	.word	0x40012c00

080050f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b087      	sub	sp, #28
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a1b      	ldr	r3, [r3, #32]
 8005102:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	69db      	ldr	r3, [r3, #28]
 800511a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f023 0303 	bic.w	r3, r3, #3
 800512a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68fa      	ldr	r2, [r7, #12]
 8005132:	4313      	orrs	r3, r2
 8005134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800513c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	021b      	lsls	r3, r3, #8
 8005144:	697a      	ldr	r2, [r7, #20]
 8005146:	4313      	orrs	r3, r2
 8005148:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a1d      	ldr	r2, [pc, #116]	; (80051c4 <TIM_OC3_SetConfig+0xd0>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d10d      	bne.n	800516e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005158:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	021b      	lsls	r3, r3, #8
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	4313      	orrs	r3, r2
 8005164:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800516c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a14      	ldr	r2, [pc, #80]	; (80051c4 <TIM_OC3_SetConfig+0xd0>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d113      	bne.n	800519e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800517c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005184:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	011b      	lsls	r3, r3, #4
 800518c:	693a      	ldr	r2, [r7, #16]
 800518e:	4313      	orrs	r3, r2
 8005190:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	699b      	ldr	r3, [r3, #24]
 8005196:	011b      	lsls	r3, r3, #4
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	4313      	orrs	r3, r2
 800519c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	685a      	ldr	r2, [r3, #4]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	697a      	ldr	r2, [r7, #20]
 80051b6:	621a      	str	r2, [r3, #32]
}
 80051b8:	bf00      	nop
 80051ba:	371c      	adds	r7, #28
 80051bc:	46bd      	mov	sp, r7
 80051be:	bc80      	pop	{r7}
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	40012c00 	.word	0x40012c00

080051c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b087      	sub	sp, #28
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a1b      	ldr	r3, [r3, #32]
 80051d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	69db      	ldr	r3, [r3, #28]
 80051ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	021b      	lsls	r3, r3, #8
 8005206:	68fa      	ldr	r2, [r7, #12]
 8005208:	4313      	orrs	r3, r2
 800520a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005212:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	031b      	lsls	r3, r3, #12
 800521a:	693a      	ldr	r2, [r7, #16]
 800521c:	4313      	orrs	r3, r2
 800521e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	4a0f      	ldr	r2, [pc, #60]	; (8005260 <TIM_OC4_SetConfig+0x98>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d109      	bne.n	800523c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800522e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	695b      	ldr	r3, [r3, #20]
 8005234:	019b      	lsls	r3, r3, #6
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	4313      	orrs	r3, r2
 800523a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	697a      	ldr	r2, [r7, #20]
 8005240:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	68fa      	ldr	r2, [r7, #12]
 8005246:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	693a      	ldr	r2, [r7, #16]
 8005254:	621a      	str	r2, [r3, #32]
}
 8005256:	bf00      	nop
 8005258:	371c      	adds	r7, #28
 800525a:	46bd      	mov	sp, r7
 800525c:	bc80      	pop	{r7}
 800525e:	4770      	bx	lr
 8005260:	40012c00 	.word	0x40012c00

08005264 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005264:	b480      	push	{r7}
 8005266:	b087      	sub	sp, #28
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6a1b      	ldr	r3, [r3, #32]
 8005274:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	f023 0201 	bic.w	r2, r3, #1
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	699b      	ldr	r3, [r3, #24]
 8005286:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800528e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	011b      	lsls	r3, r3, #4
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	4313      	orrs	r3, r2
 8005298:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f023 030a 	bic.w	r3, r3, #10
 80052a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	621a      	str	r2, [r3, #32]
}
 80052b6:	bf00      	nop
 80052b8:	371c      	adds	r7, #28
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bc80      	pop	{r7}
 80052be:	4770      	bx	lr

080052c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b087      	sub	sp, #28
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6a1b      	ldr	r3, [r3, #32]
 80052d0:	f023 0210 	bic.w	r2, r3, #16
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6a1b      	ldr	r3, [r3, #32]
 80052e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	031b      	lsls	r3, r3, #12
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80052fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	011b      	lsls	r3, r3, #4
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	4313      	orrs	r3, r2
 8005306:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	697a      	ldr	r2, [r7, #20]
 800530c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	693a      	ldr	r2, [r7, #16]
 8005312:	621a      	str	r2, [r3, #32]
}
 8005314:	bf00      	nop
 8005316:	371c      	adds	r7, #28
 8005318:	46bd      	mov	sp, r7
 800531a:	bc80      	pop	{r7}
 800531c:	4770      	bx	lr

0800531e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800531e:	b480      	push	{r7}
 8005320:	b085      	sub	sp, #20
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
 8005326:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005334:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	4313      	orrs	r3, r2
 800533c:	f043 0307 	orr.w	r3, r3, #7
 8005340:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	609a      	str	r2, [r3, #8]
}
 8005348:	bf00      	nop
 800534a:	3714      	adds	r7, #20
 800534c:	46bd      	mov	sp, r7
 800534e:	bc80      	pop	{r7}
 8005350:	4770      	bx	lr

08005352 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005352:	b480      	push	{r7}
 8005354:	b087      	sub	sp, #28
 8005356:	af00      	add	r7, sp, #0
 8005358:	60f8      	str	r0, [r7, #12]
 800535a:	60b9      	str	r1, [r7, #8]
 800535c:	607a      	str	r2, [r7, #4]
 800535e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800536c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	021a      	lsls	r2, r3, #8
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	431a      	orrs	r2, r3
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	4313      	orrs	r3, r2
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	4313      	orrs	r3, r2
 800537e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	609a      	str	r2, [r3, #8]
}
 8005386:	bf00      	nop
 8005388:	371c      	adds	r7, #28
 800538a:	46bd      	mov	sp, r7
 800538c:	bc80      	pop	{r7}
 800538e:	4770      	bx	lr

08005390 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005390:	b480      	push	{r7}
 8005392:	b087      	sub	sp, #28
 8005394:	af00      	add	r7, sp, #0
 8005396:	60f8      	str	r0, [r7, #12]
 8005398:	60b9      	str	r1, [r7, #8]
 800539a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	f003 031f 	and.w	r3, r3, #31
 80053a2:	2201      	movs	r2, #1
 80053a4:	fa02 f303 	lsl.w	r3, r2, r3
 80053a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6a1a      	ldr	r2, [r3, #32]
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	43db      	mvns	r3, r3
 80053b2:	401a      	ands	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6a1a      	ldr	r2, [r3, #32]
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	f003 031f 	and.w	r3, r3, #31
 80053c2:	6879      	ldr	r1, [r7, #4]
 80053c4:	fa01 f303 	lsl.w	r3, r1, r3
 80053c8:	431a      	orrs	r2, r3
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	621a      	str	r2, [r3, #32]
}
 80053ce:	bf00      	nop
 80053d0:	371c      	adds	r7, #28
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bc80      	pop	{r7}
 80053d6:	4770      	bx	lr

080053d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d101      	bne.n	80053f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053ec:	2302      	movs	r3, #2
 80053ee:	e046      	b.n	800547e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005416:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	4313      	orrs	r3, r2
 8005420:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a16      	ldr	r2, [pc, #88]	; (8005488 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d00e      	beq.n	8005452 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800543c:	d009      	beq.n	8005452 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a12      	ldr	r2, [pc, #72]	; (800548c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d004      	beq.n	8005452 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a10      	ldr	r2, [pc, #64]	; (8005490 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d10c      	bne.n	800546c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005458:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	4313      	orrs	r3, r2
 8005462:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68ba      	ldr	r2, [r7, #8]
 800546a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3714      	adds	r7, #20
 8005482:	46bd      	mov	sp, r7
 8005484:	bc80      	pop	{r7}
 8005486:	4770      	bx	lr
 8005488:	40012c00 	.word	0x40012c00
 800548c:	40000400 	.word	0x40000400
 8005490:	40000800 	.word	0x40000800

08005494 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800549c:	bf00      	nop
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bc80      	pop	{r7}
 80054a4:	4770      	bx	lr

080054a6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054a6:	b480      	push	{r7}
 80054a8:	b083      	sub	sp, #12
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054ae:	bf00      	nop
 80054b0:	370c      	adds	r7, #12
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bc80      	pop	{r7}
 80054b6:	4770      	bx	lr

080054b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e03f      	b.n	800554a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d106      	bne.n	80054e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f7fd fa88 	bl	80029f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2224      	movs	r2, #36	; 0x24
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	68da      	ldr	r2, [r3, #12]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f000 fab1 	bl	8005a64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	691a      	ldr	r2, [r3, #16]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005510:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	695a      	ldr	r2, [r3, #20]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005520:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68da      	ldr	r2, [r3, #12]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005530:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2220      	movs	r2, #32
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2220      	movs	r2, #32
 8005544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3708      	adds	r7, #8
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b08a      	sub	sp, #40	; 0x28
 8005556:	af02      	add	r7, sp, #8
 8005558:	60f8      	str	r0, [r7, #12]
 800555a:	60b9      	str	r1, [r7, #8]
 800555c:	603b      	str	r3, [r7, #0]
 800555e:	4613      	mov	r3, r2
 8005560:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b20      	cmp	r3, #32
 8005570:	d17c      	bne.n	800566c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d002      	beq.n	800557e <HAL_UART_Transmit+0x2c>
 8005578:	88fb      	ldrh	r3, [r7, #6]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d101      	bne.n	8005582 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e075      	b.n	800566e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005588:	2b01      	cmp	r3, #1
 800558a:	d101      	bne.n	8005590 <HAL_UART_Transmit+0x3e>
 800558c:	2302      	movs	r3, #2
 800558e:	e06e      	b.n	800566e <HAL_UART_Transmit+0x11c>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2200      	movs	r2, #0
 800559c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2221      	movs	r2, #33	; 0x21
 80055a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055a6:	f7fd fcb1 	bl	8002f0c <HAL_GetTick>
 80055aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	88fa      	ldrh	r2, [r7, #6]
 80055b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	88fa      	ldrh	r2, [r7, #6]
 80055b6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055c0:	d108      	bne.n	80055d4 <HAL_UART_Transmit+0x82>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d104      	bne.n	80055d4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80055ca:	2300      	movs	r3, #0
 80055cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	61bb      	str	r3, [r7, #24]
 80055d2:	e003      	b.n	80055dc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80055d8:	2300      	movs	r3, #0
 80055da:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80055e4:	e02a      	b.n	800563c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	9300      	str	r3, [sp, #0]
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	2200      	movs	r2, #0
 80055ee:	2180      	movs	r1, #128	; 0x80
 80055f0:	68f8      	ldr	r0, [r7, #12]
 80055f2:	f000 f946 	bl	8005882 <UART_WaitOnFlagUntilTimeout>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d001      	beq.n	8005600 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e036      	b.n	800566e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d10b      	bne.n	800561e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	881b      	ldrh	r3, [r3, #0]
 800560a:	461a      	mov	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005614:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	3302      	adds	r3, #2
 800561a:	61bb      	str	r3, [r7, #24]
 800561c:	e007      	b.n	800562e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	781a      	ldrb	r2, [r3, #0]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	3301      	adds	r3, #1
 800562c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005632:	b29b      	uxth	r3, r3
 8005634:	3b01      	subs	r3, #1
 8005636:	b29a      	uxth	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005640:	b29b      	uxth	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d1cf      	bne.n	80055e6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	9300      	str	r3, [sp, #0]
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	2200      	movs	r2, #0
 800564e:	2140      	movs	r1, #64	; 0x40
 8005650:	68f8      	ldr	r0, [r7, #12]
 8005652:	f000 f916 	bl	8005882 <UART_WaitOnFlagUntilTimeout>
 8005656:	4603      	mov	r3, r0
 8005658:	2b00      	cmp	r3, #0
 800565a:	d001      	beq.n	8005660 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	e006      	b.n	800566e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2220      	movs	r2, #32
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005668:	2300      	movs	r3, #0
 800566a:	e000      	b.n	800566e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800566c:	2302      	movs	r3, #2
  }
}
 800566e:	4618      	mov	r0, r3
 8005670:	3720      	adds	r7, #32
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}

08005676 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005676:	b580      	push	{r7, lr}
 8005678:	b084      	sub	sp, #16
 800567a:	af00      	add	r7, sp, #0
 800567c:	60f8      	str	r0, [r7, #12]
 800567e:	60b9      	str	r1, [r7, #8]
 8005680:	4613      	mov	r3, r2
 8005682:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800568a:	b2db      	uxtb	r3, r3
 800568c:	2b20      	cmp	r3, #32
 800568e:	d11d      	bne.n	80056cc <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d002      	beq.n	800569c <HAL_UART_Receive_DMA+0x26>
 8005696:	88fb      	ldrh	r3, [r7, #6]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d101      	bne.n	80056a0 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e016      	b.n	80056ce <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d101      	bne.n	80056ae <HAL_UART_Receive_DMA+0x38>
 80056aa:	2302      	movs	r3, #2
 80056ac:	e00f      	b.n	80056ce <HAL_UART_Receive_DMA+0x58>
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2201      	movs	r2, #1
 80056b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 80056bc:	88fb      	ldrh	r3, [r7, #6]
 80056be:	461a      	mov	r2, r3
 80056c0:	68b9      	ldr	r1, [r7, #8]
 80056c2:	68f8      	ldr	r0, [r7, #12]
 80056c4:	f000 f928 	bl	8005918 <UART_Start_Receive_DMA>
 80056c8:	4603      	mov	r3, r0
 80056ca:	e000      	b.n	80056ce <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80056cc:	2302      	movs	r3, #2
  }
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}

080056d6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80056d6:	b480      	push	{r7}
 80056d8:	b083      	sub	sp, #12
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80056de:	bf00      	nop
 80056e0:	370c      	adds	r7, #12
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bc80      	pop	{r7}
 80056e6:	4770      	bx	lr

080056e8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80056f0:	bf00      	nop
 80056f2:	370c      	adds	r7, #12
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bc80      	pop	{r7}
 80056f8:	4770      	bx	lr

080056fa <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80056fa:	b480      	push	{r7}
 80056fc:	b083      	sub	sp, #12
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005702:	bf00      	nop
 8005704:	370c      	adds	r7, #12
 8005706:	46bd      	mov	sp, r7
 8005708:	bc80      	pop	{r7}
 800570a:	4770      	bx	lr

0800570c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	460b      	mov	r3, r1
 8005716:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	bc80      	pop	{r7}
 8005720:	4770      	bx	lr

08005722 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005722:	b580      	push	{r7, lr}
 8005724:	b084      	sub	sp, #16
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800572e:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0320 	and.w	r3, r3, #32
 800573a:	2b00      	cmp	r3, #0
 800573c:	d12a      	bne.n	8005794 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68da      	ldr	r2, [r3, #12]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005752:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	695a      	ldr	r2, [r3, #20]
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f022 0201 	bic.w	r2, r2, #1
 8005762:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	695a      	ldr	r2, [r3, #20]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005772:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2220      	movs	r2, #32
 8005778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005780:	2b01      	cmp	r3, #1
 8005782:	d107      	bne.n	8005794 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68da      	ldr	r2, [r3, #12]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f022 0210 	bic.w	r2, r2, #16
 8005792:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005798:	2b01      	cmp	r3, #1
 800579a:	d106      	bne.n	80057aa <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057a0:	4619      	mov	r1, r3
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	f7ff ffb2 	bl	800570c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80057a8:	e002      	b.n	80057b0 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80057aa:	68f8      	ldr	r0, [r7, #12]
 80057ac:	f7ff ff93 	bl	80056d6 <HAL_UART_RxCpltCallback>
}
 80057b0:	bf00      	nop
 80057b2:	3710      	adds	r7, #16
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d108      	bne.n	80057e0 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057d2:	085b      	lsrs	r3, r3, #1
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	4619      	mov	r1, r3
 80057d8:	68f8      	ldr	r0, [r7, #12]
 80057da:	f7ff ff97 	bl	800570c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80057de:	e002      	b.n	80057e6 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80057e0:	68f8      	ldr	r0, [r7, #12]
 80057e2:	f7ff ff81 	bl	80056e8 <HAL_UART_RxHalfCpltCallback>
}
 80057e6:	bf00      	nop
 80057e8:	3710      	adds	r7, #16
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}

080057ee <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80057ee:	b580      	push	{r7, lr}
 80057f0:	b084      	sub	sp, #16
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80057f6:	2300      	movs	r3, #0
 80057f8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fe:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800580a:	2b00      	cmp	r3, #0
 800580c:	bf14      	ite	ne
 800580e:	2301      	movne	r3, #1
 8005810:	2300      	moveq	r3, #0
 8005812:	b2db      	uxtb	r3, r3
 8005814:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b21      	cmp	r3, #33	; 0x21
 8005820:	d108      	bne.n	8005834 <UART_DMAError+0x46>
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d005      	beq.n	8005834 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	2200      	movs	r2, #0
 800582c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800582e:	68b8      	ldr	r0, [r7, #8]
 8005830:	f000 f8d6 	bl	80059e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800583e:	2b00      	cmp	r3, #0
 8005840:	bf14      	ite	ne
 8005842:	2301      	movne	r3, #1
 8005844:	2300      	moveq	r3, #0
 8005846:	b2db      	uxtb	r3, r3
 8005848:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005850:	b2db      	uxtb	r3, r3
 8005852:	2b22      	cmp	r3, #34	; 0x22
 8005854:	d108      	bne.n	8005868 <UART_DMAError+0x7a>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d005      	beq.n	8005868 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	2200      	movs	r2, #0
 8005860:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005862:	68b8      	ldr	r0, [r7, #8]
 8005864:	f000 f8d1 	bl	8005a0a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586c:	f043 0210 	orr.w	r2, r3, #16
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005874:	68b8      	ldr	r0, [r7, #8]
 8005876:	f7ff ff40 	bl	80056fa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800587a:	bf00      	nop
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}

08005882 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005882:	b580      	push	{r7, lr}
 8005884:	b084      	sub	sp, #16
 8005886:	af00      	add	r7, sp, #0
 8005888:	60f8      	str	r0, [r7, #12]
 800588a:	60b9      	str	r1, [r7, #8]
 800588c:	603b      	str	r3, [r7, #0]
 800588e:	4613      	mov	r3, r2
 8005890:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005892:	e02c      	b.n	80058ee <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005894:	69bb      	ldr	r3, [r7, #24]
 8005896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800589a:	d028      	beq.n	80058ee <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d007      	beq.n	80058b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80058a2:	f7fd fb33 	bl	8002f0c <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	69ba      	ldr	r2, [r7, #24]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d21d      	bcs.n	80058ee <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68da      	ldr	r2, [r3, #12]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80058c0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	695a      	ldr	r2, [r3, #20]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f022 0201 	bic.w	r2, r2, #1
 80058d0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2220      	movs	r2, #32
 80058d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2220      	movs	r2, #32
 80058de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2200      	movs	r2, #0
 80058e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e00f      	b.n	800590e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	4013      	ands	r3, r2
 80058f8:	68ba      	ldr	r2, [r7, #8]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	bf0c      	ite	eq
 80058fe:	2301      	moveq	r3, #1
 8005900:	2300      	movne	r3, #0
 8005902:	b2db      	uxtb	r3, r3
 8005904:	461a      	mov	r2, r3
 8005906:	79fb      	ldrb	r3, [r7, #7]
 8005908:	429a      	cmp	r2, r3
 800590a:	d0c3      	beq.n	8005894 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800590c:	2300      	movs	r3, #0
}
 800590e:	4618      	mov	r0, r3
 8005910:	3710      	adds	r7, #16
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
	...

08005918 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b086      	sub	sp, #24
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	4613      	mov	r3, r2
 8005924:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005926:	68ba      	ldr	r2, [r7, #8]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	88fa      	ldrh	r2, [r7, #6]
 8005930:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2222      	movs	r2, #34	; 0x22
 800593c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005944:	4a23      	ldr	r2, [pc, #140]	; (80059d4 <UART_Start_Receive_DMA+0xbc>)
 8005946:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594c:	4a22      	ldr	r2, [pc, #136]	; (80059d8 <UART_Start_Receive_DMA+0xc0>)
 800594e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005954:	4a21      	ldr	r2, [pc, #132]	; (80059dc <UART_Start_Receive_DMA+0xc4>)
 8005956:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595c:	2200      	movs	r2, #0
 800595e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005960:	f107 0308 	add.w	r3, r7, #8
 8005964:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	3304      	adds	r3, #4
 8005970:	4619      	mov	r1, r3
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	88fb      	ldrh	r3, [r7, #6]
 8005978:	f7fd fc5e 	bl	8003238 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800597c:	2300      	movs	r3, #0
 800597e:	613b      	str	r3, [r7, #16]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	613b      	str	r3, [r7, #16]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	613b      	str	r3, [r7, #16]
 8005990:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68da      	ldr	r2, [r3, #12]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059a8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	695a      	ldr	r2, [r3, #20]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f042 0201 	orr.w	r2, r2, #1
 80059b8:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	695a      	ldr	r2, [r3, #20]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059c8:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80059ca:	2300      	movs	r3, #0
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3718      	adds	r7, #24
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	08005723 	.word	0x08005723
 80059d8:	080057b9 	.word	0x080057b9
 80059dc:	080057ef 	.word	0x080057ef

080059e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68da      	ldr	r2, [r3, #12]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80059f6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2220      	movs	r2, #32
 80059fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bc80      	pop	{r7}
 8005a08:	4770      	bx	lr

08005a0a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b083      	sub	sp, #12
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68da      	ldr	r2, [r3, #12]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005a20:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	695a      	ldr	r2, [r3, #20]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f022 0201 	bic.w	r2, r2, #1
 8005a30:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d107      	bne.n	8005a4a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68da      	ldr	r2, [r3, #12]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0210 	bic.w	r2, r2, #16
 8005a48:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2220      	movs	r2, #32
 8005a4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005a58:	bf00      	nop
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bc80      	pop	{r7}
 8005a60:	4770      	bx	lr
	...

08005a64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	689a      	ldr	r2, [r3, #8]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	431a      	orrs	r2, r3
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	695b      	ldr	r3, [r3, #20]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005a9e:	f023 030c 	bic.w	r3, r3, #12
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	6812      	ldr	r2, [r2, #0]
 8005aa6:	68b9      	ldr	r1, [r7, #8]
 8005aa8:	430b      	orrs	r3, r1
 8005aaa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	699a      	ldr	r2, [r3, #24]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	430a      	orrs	r2, r1
 8005ac0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a2c      	ldr	r2, [pc, #176]	; (8005b78 <UART_SetConfig+0x114>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d103      	bne.n	8005ad4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005acc:	f7fe fc2a 	bl	8004324 <HAL_RCC_GetPCLK2Freq>
 8005ad0:	60f8      	str	r0, [r7, #12]
 8005ad2:	e002      	b.n	8005ada <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005ad4:	f7fe fc12 	bl	80042fc <HAL_RCC_GetPCLK1Freq>
 8005ad8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	4613      	mov	r3, r2
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	4413      	add	r3, r2
 8005ae2:	009a      	lsls	r2, r3, #2
 8005ae4:	441a      	add	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8005af0:	4a22      	ldr	r2, [pc, #136]	; (8005b7c <UART_SetConfig+0x118>)
 8005af2:	fba2 2303 	umull	r2, r3, r2, r3
 8005af6:	095b      	lsrs	r3, r3, #5
 8005af8:	0119      	lsls	r1, r3, #4
 8005afa:	68fa      	ldr	r2, [r7, #12]
 8005afc:	4613      	mov	r3, r2
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	4413      	add	r3, r2
 8005b02:	009a      	lsls	r2, r3, #2
 8005b04:	441a      	add	r2, r3
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b10:	4b1a      	ldr	r3, [pc, #104]	; (8005b7c <UART_SetConfig+0x118>)
 8005b12:	fba3 0302 	umull	r0, r3, r3, r2
 8005b16:	095b      	lsrs	r3, r3, #5
 8005b18:	2064      	movs	r0, #100	; 0x64
 8005b1a:	fb00 f303 	mul.w	r3, r0, r3
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	011b      	lsls	r3, r3, #4
 8005b22:	3332      	adds	r3, #50	; 0x32
 8005b24:	4a15      	ldr	r2, [pc, #84]	; (8005b7c <UART_SetConfig+0x118>)
 8005b26:	fba2 2303 	umull	r2, r3, r2, r3
 8005b2a:	095b      	lsrs	r3, r3, #5
 8005b2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b30:	4419      	add	r1, r3
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	4613      	mov	r3, r2
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	4413      	add	r3, r2
 8005b3a:	009a      	lsls	r2, r3, #2
 8005b3c:	441a      	add	r2, r3
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b48:	4b0c      	ldr	r3, [pc, #48]	; (8005b7c <UART_SetConfig+0x118>)
 8005b4a:	fba3 0302 	umull	r0, r3, r3, r2
 8005b4e:	095b      	lsrs	r3, r3, #5
 8005b50:	2064      	movs	r0, #100	; 0x64
 8005b52:	fb00 f303 	mul.w	r3, r0, r3
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	011b      	lsls	r3, r3, #4
 8005b5a:	3332      	adds	r3, #50	; 0x32
 8005b5c:	4a07      	ldr	r2, [pc, #28]	; (8005b7c <UART_SetConfig+0x118>)
 8005b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b62:	095b      	lsrs	r3, r3, #5
 8005b64:	f003 020f 	and.w	r2, r3, #15
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	440a      	add	r2, r1
 8005b6e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005b70:	bf00      	nop
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	40013800 	.word	0x40013800
 8005b7c:	51eb851f 	.word	0x51eb851f

08005b80 <__assert_func>:
 8005b80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b82:	4614      	mov	r4, r2
 8005b84:	461a      	mov	r2, r3
 8005b86:	4b09      	ldr	r3, [pc, #36]	; (8005bac <__assert_func+0x2c>)
 8005b88:	4605      	mov	r5, r0
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68d8      	ldr	r0, [r3, #12]
 8005b8e:	b14c      	cbz	r4, 8005ba4 <__assert_func+0x24>
 8005b90:	4b07      	ldr	r3, [pc, #28]	; (8005bb0 <__assert_func+0x30>)
 8005b92:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005b96:	9100      	str	r1, [sp, #0]
 8005b98:	462b      	mov	r3, r5
 8005b9a:	4906      	ldr	r1, [pc, #24]	; (8005bb4 <__assert_func+0x34>)
 8005b9c:	f000 f814 	bl	8005bc8 <fiprintf>
 8005ba0:	f000 fbfe 	bl	80063a0 <abort>
 8005ba4:	4b04      	ldr	r3, [pc, #16]	; (8005bb8 <__assert_func+0x38>)
 8005ba6:	461c      	mov	r4, r3
 8005ba8:	e7f3      	b.n	8005b92 <__assert_func+0x12>
 8005baa:	bf00      	nop
 8005bac:	20000010 	.word	0x20000010
 8005bb0:	08006cc4 	.word	0x08006cc4
 8005bb4:	08006cd1 	.word	0x08006cd1
 8005bb8:	08006cff 	.word	0x08006cff

08005bbc <__errno>:
 8005bbc:	4b01      	ldr	r3, [pc, #4]	; (8005bc4 <__errno+0x8>)
 8005bbe:	6818      	ldr	r0, [r3, #0]
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop
 8005bc4:	20000010 	.word	0x20000010

08005bc8 <fiprintf>:
 8005bc8:	b40e      	push	{r1, r2, r3}
 8005bca:	b503      	push	{r0, r1, lr}
 8005bcc:	4601      	mov	r1, r0
 8005bce:	ab03      	add	r3, sp, #12
 8005bd0:	4805      	ldr	r0, [pc, #20]	; (8005be8 <fiprintf+0x20>)
 8005bd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bd6:	6800      	ldr	r0, [r0, #0]
 8005bd8:	9301      	str	r3, [sp, #4]
 8005bda:	f000 f85b 	bl	8005c94 <_vfiprintf_r>
 8005bde:	b002      	add	sp, #8
 8005be0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005be4:	b003      	add	sp, #12
 8005be6:	4770      	bx	lr
 8005be8:	20000010 	.word	0x20000010

08005bec <__libc_init_array>:
 8005bec:	b570      	push	{r4, r5, r6, lr}
 8005bee:	2600      	movs	r6, #0
 8005bf0:	4d0c      	ldr	r5, [pc, #48]	; (8005c24 <__libc_init_array+0x38>)
 8005bf2:	4c0d      	ldr	r4, [pc, #52]	; (8005c28 <__libc_init_array+0x3c>)
 8005bf4:	1b64      	subs	r4, r4, r5
 8005bf6:	10a4      	asrs	r4, r4, #2
 8005bf8:	42a6      	cmp	r6, r4
 8005bfa:	d109      	bne.n	8005c10 <__libc_init_array+0x24>
 8005bfc:	f001 f810 	bl	8006c20 <_init>
 8005c00:	2600      	movs	r6, #0
 8005c02:	4d0a      	ldr	r5, [pc, #40]	; (8005c2c <__libc_init_array+0x40>)
 8005c04:	4c0a      	ldr	r4, [pc, #40]	; (8005c30 <__libc_init_array+0x44>)
 8005c06:	1b64      	subs	r4, r4, r5
 8005c08:	10a4      	asrs	r4, r4, #2
 8005c0a:	42a6      	cmp	r6, r4
 8005c0c:	d105      	bne.n	8005c1a <__libc_init_array+0x2e>
 8005c0e:	bd70      	pop	{r4, r5, r6, pc}
 8005c10:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c14:	4798      	blx	r3
 8005c16:	3601      	adds	r6, #1
 8005c18:	e7ee      	b.n	8005bf8 <__libc_init_array+0xc>
 8005c1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c1e:	4798      	blx	r3
 8005c20:	3601      	adds	r6, #1
 8005c22:	e7f2      	b.n	8005c0a <__libc_init_array+0x1e>
 8005c24:	08006d98 	.word	0x08006d98
 8005c28:	08006d98 	.word	0x08006d98
 8005c2c:	08006d98 	.word	0x08006d98
 8005c30:	08006d9c 	.word	0x08006d9c

08005c34 <memset>:
 8005c34:	4603      	mov	r3, r0
 8005c36:	4402      	add	r2, r0
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d100      	bne.n	8005c3e <memset+0xa>
 8005c3c:	4770      	bx	lr
 8005c3e:	f803 1b01 	strb.w	r1, [r3], #1
 8005c42:	e7f9      	b.n	8005c38 <memset+0x4>

08005c44 <__sfputc_r>:
 8005c44:	6893      	ldr	r3, [r2, #8]
 8005c46:	b410      	push	{r4}
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	6093      	str	r3, [r2, #8]
 8005c4e:	da07      	bge.n	8005c60 <__sfputc_r+0x1c>
 8005c50:	6994      	ldr	r4, [r2, #24]
 8005c52:	42a3      	cmp	r3, r4
 8005c54:	db01      	blt.n	8005c5a <__sfputc_r+0x16>
 8005c56:	290a      	cmp	r1, #10
 8005c58:	d102      	bne.n	8005c60 <__sfputc_r+0x1c>
 8005c5a:	bc10      	pop	{r4}
 8005c5c:	f000 bae0 	b.w	8006220 <__swbuf_r>
 8005c60:	6813      	ldr	r3, [r2, #0]
 8005c62:	1c58      	adds	r0, r3, #1
 8005c64:	6010      	str	r0, [r2, #0]
 8005c66:	7019      	strb	r1, [r3, #0]
 8005c68:	4608      	mov	r0, r1
 8005c6a:	bc10      	pop	{r4}
 8005c6c:	4770      	bx	lr

08005c6e <__sfputs_r>:
 8005c6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c70:	4606      	mov	r6, r0
 8005c72:	460f      	mov	r7, r1
 8005c74:	4614      	mov	r4, r2
 8005c76:	18d5      	adds	r5, r2, r3
 8005c78:	42ac      	cmp	r4, r5
 8005c7a:	d101      	bne.n	8005c80 <__sfputs_r+0x12>
 8005c7c:	2000      	movs	r0, #0
 8005c7e:	e007      	b.n	8005c90 <__sfputs_r+0x22>
 8005c80:	463a      	mov	r2, r7
 8005c82:	4630      	mov	r0, r6
 8005c84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c88:	f7ff ffdc 	bl	8005c44 <__sfputc_r>
 8005c8c:	1c43      	adds	r3, r0, #1
 8005c8e:	d1f3      	bne.n	8005c78 <__sfputs_r+0xa>
 8005c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005c94 <_vfiprintf_r>:
 8005c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c98:	460d      	mov	r5, r1
 8005c9a:	4614      	mov	r4, r2
 8005c9c:	4698      	mov	r8, r3
 8005c9e:	4606      	mov	r6, r0
 8005ca0:	b09d      	sub	sp, #116	; 0x74
 8005ca2:	b118      	cbz	r0, 8005cac <_vfiprintf_r+0x18>
 8005ca4:	6983      	ldr	r3, [r0, #24]
 8005ca6:	b90b      	cbnz	r3, 8005cac <_vfiprintf_r+0x18>
 8005ca8:	f000 fc98 	bl	80065dc <__sinit>
 8005cac:	4b89      	ldr	r3, [pc, #548]	; (8005ed4 <_vfiprintf_r+0x240>)
 8005cae:	429d      	cmp	r5, r3
 8005cb0:	d11b      	bne.n	8005cea <_vfiprintf_r+0x56>
 8005cb2:	6875      	ldr	r5, [r6, #4]
 8005cb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cb6:	07d9      	lsls	r1, r3, #31
 8005cb8:	d405      	bmi.n	8005cc6 <_vfiprintf_r+0x32>
 8005cba:	89ab      	ldrh	r3, [r5, #12]
 8005cbc:	059a      	lsls	r2, r3, #22
 8005cbe:	d402      	bmi.n	8005cc6 <_vfiprintf_r+0x32>
 8005cc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005cc2:	f000 fd29 	bl	8006718 <__retarget_lock_acquire_recursive>
 8005cc6:	89ab      	ldrh	r3, [r5, #12]
 8005cc8:	071b      	lsls	r3, r3, #28
 8005cca:	d501      	bpl.n	8005cd0 <_vfiprintf_r+0x3c>
 8005ccc:	692b      	ldr	r3, [r5, #16]
 8005cce:	b9eb      	cbnz	r3, 8005d0c <_vfiprintf_r+0x78>
 8005cd0:	4629      	mov	r1, r5
 8005cd2:	4630      	mov	r0, r6
 8005cd4:	f000 faf6 	bl	80062c4 <__swsetup_r>
 8005cd8:	b1c0      	cbz	r0, 8005d0c <_vfiprintf_r+0x78>
 8005cda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cdc:	07dc      	lsls	r4, r3, #31
 8005cde:	d50e      	bpl.n	8005cfe <_vfiprintf_r+0x6a>
 8005ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ce4:	b01d      	add	sp, #116	; 0x74
 8005ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cea:	4b7b      	ldr	r3, [pc, #492]	; (8005ed8 <_vfiprintf_r+0x244>)
 8005cec:	429d      	cmp	r5, r3
 8005cee:	d101      	bne.n	8005cf4 <_vfiprintf_r+0x60>
 8005cf0:	68b5      	ldr	r5, [r6, #8]
 8005cf2:	e7df      	b.n	8005cb4 <_vfiprintf_r+0x20>
 8005cf4:	4b79      	ldr	r3, [pc, #484]	; (8005edc <_vfiprintf_r+0x248>)
 8005cf6:	429d      	cmp	r5, r3
 8005cf8:	bf08      	it	eq
 8005cfa:	68f5      	ldreq	r5, [r6, #12]
 8005cfc:	e7da      	b.n	8005cb4 <_vfiprintf_r+0x20>
 8005cfe:	89ab      	ldrh	r3, [r5, #12]
 8005d00:	0598      	lsls	r0, r3, #22
 8005d02:	d4ed      	bmi.n	8005ce0 <_vfiprintf_r+0x4c>
 8005d04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d06:	f000 fd08 	bl	800671a <__retarget_lock_release_recursive>
 8005d0a:	e7e9      	b.n	8005ce0 <_vfiprintf_r+0x4c>
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	9309      	str	r3, [sp, #36]	; 0x24
 8005d10:	2320      	movs	r3, #32
 8005d12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d16:	2330      	movs	r3, #48	; 0x30
 8005d18:	f04f 0901 	mov.w	r9, #1
 8005d1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d20:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005ee0 <_vfiprintf_r+0x24c>
 8005d24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d28:	4623      	mov	r3, r4
 8005d2a:	469a      	mov	sl, r3
 8005d2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d30:	b10a      	cbz	r2, 8005d36 <_vfiprintf_r+0xa2>
 8005d32:	2a25      	cmp	r2, #37	; 0x25
 8005d34:	d1f9      	bne.n	8005d2a <_vfiprintf_r+0x96>
 8005d36:	ebba 0b04 	subs.w	fp, sl, r4
 8005d3a:	d00b      	beq.n	8005d54 <_vfiprintf_r+0xc0>
 8005d3c:	465b      	mov	r3, fp
 8005d3e:	4622      	mov	r2, r4
 8005d40:	4629      	mov	r1, r5
 8005d42:	4630      	mov	r0, r6
 8005d44:	f7ff ff93 	bl	8005c6e <__sfputs_r>
 8005d48:	3001      	adds	r0, #1
 8005d4a:	f000 80aa 	beq.w	8005ea2 <_vfiprintf_r+0x20e>
 8005d4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d50:	445a      	add	r2, fp
 8005d52:	9209      	str	r2, [sp, #36]	; 0x24
 8005d54:	f89a 3000 	ldrb.w	r3, [sl]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f000 80a2 	beq.w	8005ea2 <_vfiprintf_r+0x20e>
 8005d5e:	2300      	movs	r3, #0
 8005d60:	f04f 32ff 	mov.w	r2, #4294967295
 8005d64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d68:	f10a 0a01 	add.w	sl, sl, #1
 8005d6c:	9304      	str	r3, [sp, #16]
 8005d6e:	9307      	str	r3, [sp, #28]
 8005d70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d74:	931a      	str	r3, [sp, #104]	; 0x68
 8005d76:	4654      	mov	r4, sl
 8005d78:	2205      	movs	r2, #5
 8005d7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d7e:	4858      	ldr	r0, [pc, #352]	; (8005ee0 <_vfiprintf_r+0x24c>)
 8005d80:	f000 fd32 	bl	80067e8 <memchr>
 8005d84:	9a04      	ldr	r2, [sp, #16]
 8005d86:	b9d8      	cbnz	r0, 8005dc0 <_vfiprintf_r+0x12c>
 8005d88:	06d1      	lsls	r1, r2, #27
 8005d8a:	bf44      	itt	mi
 8005d8c:	2320      	movmi	r3, #32
 8005d8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d92:	0713      	lsls	r3, r2, #28
 8005d94:	bf44      	itt	mi
 8005d96:	232b      	movmi	r3, #43	; 0x2b
 8005d98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d9c:	f89a 3000 	ldrb.w	r3, [sl]
 8005da0:	2b2a      	cmp	r3, #42	; 0x2a
 8005da2:	d015      	beq.n	8005dd0 <_vfiprintf_r+0x13c>
 8005da4:	4654      	mov	r4, sl
 8005da6:	2000      	movs	r0, #0
 8005da8:	f04f 0c0a 	mov.w	ip, #10
 8005dac:	9a07      	ldr	r2, [sp, #28]
 8005dae:	4621      	mov	r1, r4
 8005db0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005db4:	3b30      	subs	r3, #48	; 0x30
 8005db6:	2b09      	cmp	r3, #9
 8005db8:	d94e      	bls.n	8005e58 <_vfiprintf_r+0x1c4>
 8005dba:	b1b0      	cbz	r0, 8005dea <_vfiprintf_r+0x156>
 8005dbc:	9207      	str	r2, [sp, #28]
 8005dbe:	e014      	b.n	8005dea <_vfiprintf_r+0x156>
 8005dc0:	eba0 0308 	sub.w	r3, r0, r8
 8005dc4:	fa09 f303 	lsl.w	r3, r9, r3
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	46a2      	mov	sl, r4
 8005dcc:	9304      	str	r3, [sp, #16]
 8005dce:	e7d2      	b.n	8005d76 <_vfiprintf_r+0xe2>
 8005dd0:	9b03      	ldr	r3, [sp, #12]
 8005dd2:	1d19      	adds	r1, r3, #4
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	9103      	str	r1, [sp, #12]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	bfbb      	ittet	lt
 8005ddc:	425b      	neglt	r3, r3
 8005dde:	f042 0202 	orrlt.w	r2, r2, #2
 8005de2:	9307      	strge	r3, [sp, #28]
 8005de4:	9307      	strlt	r3, [sp, #28]
 8005de6:	bfb8      	it	lt
 8005de8:	9204      	strlt	r2, [sp, #16]
 8005dea:	7823      	ldrb	r3, [r4, #0]
 8005dec:	2b2e      	cmp	r3, #46	; 0x2e
 8005dee:	d10c      	bne.n	8005e0a <_vfiprintf_r+0x176>
 8005df0:	7863      	ldrb	r3, [r4, #1]
 8005df2:	2b2a      	cmp	r3, #42	; 0x2a
 8005df4:	d135      	bne.n	8005e62 <_vfiprintf_r+0x1ce>
 8005df6:	9b03      	ldr	r3, [sp, #12]
 8005df8:	3402      	adds	r4, #2
 8005dfa:	1d1a      	adds	r2, r3, #4
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	9203      	str	r2, [sp, #12]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	bfb8      	it	lt
 8005e04:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e08:	9305      	str	r3, [sp, #20]
 8005e0a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8005ee4 <_vfiprintf_r+0x250>
 8005e0e:	2203      	movs	r2, #3
 8005e10:	4650      	mov	r0, sl
 8005e12:	7821      	ldrb	r1, [r4, #0]
 8005e14:	f000 fce8 	bl	80067e8 <memchr>
 8005e18:	b140      	cbz	r0, 8005e2c <_vfiprintf_r+0x198>
 8005e1a:	2340      	movs	r3, #64	; 0x40
 8005e1c:	eba0 000a 	sub.w	r0, r0, sl
 8005e20:	fa03 f000 	lsl.w	r0, r3, r0
 8005e24:	9b04      	ldr	r3, [sp, #16]
 8005e26:	3401      	adds	r4, #1
 8005e28:	4303      	orrs	r3, r0
 8005e2a:	9304      	str	r3, [sp, #16]
 8005e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e30:	2206      	movs	r2, #6
 8005e32:	482d      	ldr	r0, [pc, #180]	; (8005ee8 <_vfiprintf_r+0x254>)
 8005e34:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e38:	f000 fcd6 	bl	80067e8 <memchr>
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	d03f      	beq.n	8005ec0 <_vfiprintf_r+0x22c>
 8005e40:	4b2a      	ldr	r3, [pc, #168]	; (8005eec <_vfiprintf_r+0x258>)
 8005e42:	bb1b      	cbnz	r3, 8005e8c <_vfiprintf_r+0x1f8>
 8005e44:	9b03      	ldr	r3, [sp, #12]
 8005e46:	3307      	adds	r3, #7
 8005e48:	f023 0307 	bic.w	r3, r3, #7
 8005e4c:	3308      	adds	r3, #8
 8005e4e:	9303      	str	r3, [sp, #12]
 8005e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e52:	443b      	add	r3, r7
 8005e54:	9309      	str	r3, [sp, #36]	; 0x24
 8005e56:	e767      	b.n	8005d28 <_vfiprintf_r+0x94>
 8005e58:	460c      	mov	r4, r1
 8005e5a:	2001      	movs	r0, #1
 8005e5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e60:	e7a5      	b.n	8005dae <_vfiprintf_r+0x11a>
 8005e62:	2300      	movs	r3, #0
 8005e64:	f04f 0c0a 	mov.w	ip, #10
 8005e68:	4619      	mov	r1, r3
 8005e6a:	3401      	adds	r4, #1
 8005e6c:	9305      	str	r3, [sp, #20]
 8005e6e:	4620      	mov	r0, r4
 8005e70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e74:	3a30      	subs	r2, #48	; 0x30
 8005e76:	2a09      	cmp	r2, #9
 8005e78:	d903      	bls.n	8005e82 <_vfiprintf_r+0x1ee>
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d0c5      	beq.n	8005e0a <_vfiprintf_r+0x176>
 8005e7e:	9105      	str	r1, [sp, #20]
 8005e80:	e7c3      	b.n	8005e0a <_vfiprintf_r+0x176>
 8005e82:	4604      	mov	r4, r0
 8005e84:	2301      	movs	r3, #1
 8005e86:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e8a:	e7f0      	b.n	8005e6e <_vfiprintf_r+0x1da>
 8005e8c:	ab03      	add	r3, sp, #12
 8005e8e:	9300      	str	r3, [sp, #0]
 8005e90:	462a      	mov	r2, r5
 8005e92:	4630      	mov	r0, r6
 8005e94:	4b16      	ldr	r3, [pc, #88]	; (8005ef0 <_vfiprintf_r+0x25c>)
 8005e96:	a904      	add	r1, sp, #16
 8005e98:	f3af 8000 	nop.w
 8005e9c:	4607      	mov	r7, r0
 8005e9e:	1c78      	adds	r0, r7, #1
 8005ea0:	d1d6      	bne.n	8005e50 <_vfiprintf_r+0x1bc>
 8005ea2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ea4:	07d9      	lsls	r1, r3, #31
 8005ea6:	d405      	bmi.n	8005eb4 <_vfiprintf_r+0x220>
 8005ea8:	89ab      	ldrh	r3, [r5, #12]
 8005eaa:	059a      	lsls	r2, r3, #22
 8005eac:	d402      	bmi.n	8005eb4 <_vfiprintf_r+0x220>
 8005eae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005eb0:	f000 fc33 	bl	800671a <__retarget_lock_release_recursive>
 8005eb4:	89ab      	ldrh	r3, [r5, #12]
 8005eb6:	065b      	lsls	r3, r3, #25
 8005eb8:	f53f af12 	bmi.w	8005ce0 <_vfiprintf_r+0x4c>
 8005ebc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ebe:	e711      	b.n	8005ce4 <_vfiprintf_r+0x50>
 8005ec0:	ab03      	add	r3, sp, #12
 8005ec2:	9300      	str	r3, [sp, #0]
 8005ec4:	462a      	mov	r2, r5
 8005ec6:	4630      	mov	r0, r6
 8005ec8:	4b09      	ldr	r3, [pc, #36]	; (8005ef0 <_vfiprintf_r+0x25c>)
 8005eca:	a904      	add	r1, sp, #16
 8005ecc:	f000 f882 	bl	8005fd4 <_printf_i>
 8005ed0:	e7e4      	b.n	8005e9c <_vfiprintf_r+0x208>
 8005ed2:	bf00      	nop
 8005ed4:	08006d58 	.word	0x08006d58
 8005ed8:	08006d78 	.word	0x08006d78
 8005edc:	08006d38 	.word	0x08006d38
 8005ee0:	08006d04 	.word	0x08006d04
 8005ee4:	08006d0a 	.word	0x08006d0a
 8005ee8:	08006d0e 	.word	0x08006d0e
 8005eec:	00000000 	.word	0x00000000
 8005ef0:	08005c6f 	.word	0x08005c6f

08005ef4 <_printf_common>:
 8005ef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ef8:	4616      	mov	r6, r2
 8005efa:	4699      	mov	r9, r3
 8005efc:	688a      	ldr	r2, [r1, #8]
 8005efe:	690b      	ldr	r3, [r1, #16]
 8005f00:	4607      	mov	r7, r0
 8005f02:	4293      	cmp	r3, r2
 8005f04:	bfb8      	it	lt
 8005f06:	4613      	movlt	r3, r2
 8005f08:	6033      	str	r3, [r6, #0]
 8005f0a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005f0e:	460c      	mov	r4, r1
 8005f10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005f14:	b10a      	cbz	r2, 8005f1a <_printf_common+0x26>
 8005f16:	3301      	adds	r3, #1
 8005f18:	6033      	str	r3, [r6, #0]
 8005f1a:	6823      	ldr	r3, [r4, #0]
 8005f1c:	0699      	lsls	r1, r3, #26
 8005f1e:	bf42      	ittt	mi
 8005f20:	6833      	ldrmi	r3, [r6, #0]
 8005f22:	3302      	addmi	r3, #2
 8005f24:	6033      	strmi	r3, [r6, #0]
 8005f26:	6825      	ldr	r5, [r4, #0]
 8005f28:	f015 0506 	ands.w	r5, r5, #6
 8005f2c:	d106      	bne.n	8005f3c <_printf_common+0x48>
 8005f2e:	f104 0a19 	add.w	sl, r4, #25
 8005f32:	68e3      	ldr	r3, [r4, #12]
 8005f34:	6832      	ldr	r2, [r6, #0]
 8005f36:	1a9b      	subs	r3, r3, r2
 8005f38:	42ab      	cmp	r3, r5
 8005f3a:	dc28      	bgt.n	8005f8e <_printf_common+0x9a>
 8005f3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005f40:	1e13      	subs	r3, r2, #0
 8005f42:	6822      	ldr	r2, [r4, #0]
 8005f44:	bf18      	it	ne
 8005f46:	2301      	movne	r3, #1
 8005f48:	0692      	lsls	r2, r2, #26
 8005f4a:	d42d      	bmi.n	8005fa8 <_printf_common+0xb4>
 8005f4c:	4649      	mov	r1, r9
 8005f4e:	4638      	mov	r0, r7
 8005f50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f54:	47c0      	blx	r8
 8005f56:	3001      	adds	r0, #1
 8005f58:	d020      	beq.n	8005f9c <_printf_common+0xa8>
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	68e5      	ldr	r5, [r4, #12]
 8005f5e:	f003 0306 	and.w	r3, r3, #6
 8005f62:	2b04      	cmp	r3, #4
 8005f64:	bf18      	it	ne
 8005f66:	2500      	movne	r5, #0
 8005f68:	6832      	ldr	r2, [r6, #0]
 8005f6a:	f04f 0600 	mov.w	r6, #0
 8005f6e:	68a3      	ldr	r3, [r4, #8]
 8005f70:	bf08      	it	eq
 8005f72:	1aad      	subeq	r5, r5, r2
 8005f74:	6922      	ldr	r2, [r4, #16]
 8005f76:	bf08      	it	eq
 8005f78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	bfc4      	itt	gt
 8005f80:	1a9b      	subgt	r3, r3, r2
 8005f82:	18ed      	addgt	r5, r5, r3
 8005f84:	341a      	adds	r4, #26
 8005f86:	42b5      	cmp	r5, r6
 8005f88:	d11a      	bne.n	8005fc0 <_printf_common+0xcc>
 8005f8a:	2000      	movs	r0, #0
 8005f8c:	e008      	b.n	8005fa0 <_printf_common+0xac>
 8005f8e:	2301      	movs	r3, #1
 8005f90:	4652      	mov	r2, sl
 8005f92:	4649      	mov	r1, r9
 8005f94:	4638      	mov	r0, r7
 8005f96:	47c0      	blx	r8
 8005f98:	3001      	adds	r0, #1
 8005f9a:	d103      	bne.n	8005fa4 <_printf_common+0xb0>
 8005f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8005fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fa4:	3501      	adds	r5, #1
 8005fa6:	e7c4      	b.n	8005f32 <_printf_common+0x3e>
 8005fa8:	2030      	movs	r0, #48	; 0x30
 8005faa:	18e1      	adds	r1, r4, r3
 8005fac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005fb6:	4422      	add	r2, r4
 8005fb8:	3302      	adds	r3, #2
 8005fba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005fbe:	e7c5      	b.n	8005f4c <_printf_common+0x58>
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	4622      	mov	r2, r4
 8005fc4:	4649      	mov	r1, r9
 8005fc6:	4638      	mov	r0, r7
 8005fc8:	47c0      	blx	r8
 8005fca:	3001      	adds	r0, #1
 8005fcc:	d0e6      	beq.n	8005f9c <_printf_common+0xa8>
 8005fce:	3601      	adds	r6, #1
 8005fd0:	e7d9      	b.n	8005f86 <_printf_common+0x92>
	...

08005fd4 <_printf_i>:
 8005fd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fd8:	7e0f      	ldrb	r7, [r1, #24]
 8005fda:	4691      	mov	r9, r2
 8005fdc:	2f78      	cmp	r7, #120	; 0x78
 8005fde:	4680      	mov	r8, r0
 8005fe0:	460c      	mov	r4, r1
 8005fe2:	469a      	mov	sl, r3
 8005fe4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005fe6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005fea:	d807      	bhi.n	8005ffc <_printf_i+0x28>
 8005fec:	2f62      	cmp	r7, #98	; 0x62
 8005fee:	d80a      	bhi.n	8006006 <_printf_i+0x32>
 8005ff0:	2f00      	cmp	r7, #0
 8005ff2:	f000 80d9 	beq.w	80061a8 <_printf_i+0x1d4>
 8005ff6:	2f58      	cmp	r7, #88	; 0x58
 8005ff8:	f000 80a4 	beq.w	8006144 <_printf_i+0x170>
 8005ffc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006000:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006004:	e03a      	b.n	800607c <_printf_i+0xa8>
 8006006:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800600a:	2b15      	cmp	r3, #21
 800600c:	d8f6      	bhi.n	8005ffc <_printf_i+0x28>
 800600e:	a101      	add	r1, pc, #4	; (adr r1, 8006014 <_printf_i+0x40>)
 8006010:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006014:	0800606d 	.word	0x0800606d
 8006018:	08006081 	.word	0x08006081
 800601c:	08005ffd 	.word	0x08005ffd
 8006020:	08005ffd 	.word	0x08005ffd
 8006024:	08005ffd 	.word	0x08005ffd
 8006028:	08005ffd 	.word	0x08005ffd
 800602c:	08006081 	.word	0x08006081
 8006030:	08005ffd 	.word	0x08005ffd
 8006034:	08005ffd 	.word	0x08005ffd
 8006038:	08005ffd 	.word	0x08005ffd
 800603c:	08005ffd 	.word	0x08005ffd
 8006040:	0800618f 	.word	0x0800618f
 8006044:	080060b1 	.word	0x080060b1
 8006048:	08006171 	.word	0x08006171
 800604c:	08005ffd 	.word	0x08005ffd
 8006050:	08005ffd 	.word	0x08005ffd
 8006054:	080061b1 	.word	0x080061b1
 8006058:	08005ffd 	.word	0x08005ffd
 800605c:	080060b1 	.word	0x080060b1
 8006060:	08005ffd 	.word	0x08005ffd
 8006064:	08005ffd 	.word	0x08005ffd
 8006068:	08006179 	.word	0x08006179
 800606c:	682b      	ldr	r3, [r5, #0]
 800606e:	1d1a      	adds	r2, r3, #4
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	602a      	str	r2, [r5, #0]
 8006074:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006078:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800607c:	2301      	movs	r3, #1
 800607e:	e0a4      	b.n	80061ca <_printf_i+0x1f6>
 8006080:	6820      	ldr	r0, [r4, #0]
 8006082:	6829      	ldr	r1, [r5, #0]
 8006084:	0606      	lsls	r6, r0, #24
 8006086:	f101 0304 	add.w	r3, r1, #4
 800608a:	d50a      	bpl.n	80060a2 <_printf_i+0xce>
 800608c:	680e      	ldr	r6, [r1, #0]
 800608e:	602b      	str	r3, [r5, #0]
 8006090:	2e00      	cmp	r6, #0
 8006092:	da03      	bge.n	800609c <_printf_i+0xc8>
 8006094:	232d      	movs	r3, #45	; 0x2d
 8006096:	4276      	negs	r6, r6
 8006098:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800609c:	230a      	movs	r3, #10
 800609e:	485e      	ldr	r0, [pc, #376]	; (8006218 <_printf_i+0x244>)
 80060a0:	e019      	b.n	80060d6 <_printf_i+0x102>
 80060a2:	680e      	ldr	r6, [r1, #0]
 80060a4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80060a8:	602b      	str	r3, [r5, #0]
 80060aa:	bf18      	it	ne
 80060ac:	b236      	sxthne	r6, r6
 80060ae:	e7ef      	b.n	8006090 <_printf_i+0xbc>
 80060b0:	682b      	ldr	r3, [r5, #0]
 80060b2:	6820      	ldr	r0, [r4, #0]
 80060b4:	1d19      	adds	r1, r3, #4
 80060b6:	6029      	str	r1, [r5, #0]
 80060b8:	0601      	lsls	r1, r0, #24
 80060ba:	d501      	bpl.n	80060c0 <_printf_i+0xec>
 80060bc:	681e      	ldr	r6, [r3, #0]
 80060be:	e002      	b.n	80060c6 <_printf_i+0xf2>
 80060c0:	0646      	lsls	r6, r0, #25
 80060c2:	d5fb      	bpl.n	80060bc <_printf_i+0xe8>
 80060c4:	881e      	ldrh	r6, [r3, #0]
 80060c6:	2f6f      	cmp	r7, #111	; 0x6f
 80060c8:	bf0c      	ite	eq
 80060ca:	2308      	moveq	r3, #8
 80060cc:	230a      	movne	r3, #10
 80060ce:	4852      	ldr	r0, [pc, #328]	; (8006218 <_printf_i+0x244>)
 80060d0:	2100      	movs	r1, #0
 80060d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80060d6:	6865      	ldr	r5, [r4, #4]
 80060d8:	2d00      	cmp	r5, #0
 80060da:	bfa8      	it	ge
 80060dc:	6821      	ldrge	r1, [r4, #0]
 80060de:	60a5      	str	r5, [r4, #8]
 80060e0:	bfa4      	itt	ge
 80060e2:	f021 0104 	bicge.w	r1, r1, #4
 80060e6:	6021      	strge	r1, [r4, #0]
 80060e8:	b90e      	cbnz	r6, 80060ee <_printf_i+0x11a>
 80060ea:	2d00      	cmp	r5, #0
 80060ec:	d04d      	beq.n	800618a <_printf_i+0x1b6>
 80060ee:	4615      	mov	r5, r2
 80060f0:	fbb6 f1f3 	udiv	r1, r6, r3
 80060f4:	fb03 6711 	mls	r7, r3, r1, r6
 80060f8:	5dc7      	ldrb	r7, [r0, r7]
 80060fa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80060fe:	4637      	mov	r7, r6
 8006100:	42bb      	cmp	r3, r7
 8006102:	460e      	mov	r6, r1
 8006104:	d9f4      	bls.n	80060f0 <_printf_i+0x11c>
 8006106:	2b08      	cmp	r3, #8
 8006108:	d10b      	bne.n	8006122 <_printf_i+0x14e>
 800610a:	6823      	ldr	r3, [r4, #0]
 800610c:	07de      	lsls	r6, r3, #31
 800610e:	d508      	bpl.n	8006122 <_printf_i+0x14e>
 8006110:	6923      	ldr	r3, [r4, #16]
 8006112:	6861      	ldr	r1, [r4, #4]
 8006114:	4299      	cmp	r1, r3
 8006116:	bfde      	ittt	le
 8006118:	2330      	movle	r3, #48	; 0x30
 800611a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800611e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006122:	1b52      	subs	r2, r2, r5
 8006124:	6122      	str	r2, [r4, #16]
 8006126:	464b      	mov	r3, r9
 8006128:	4621      	mov	r1, r4
 800612a:	4640      	mov	r0, r8
 800612c:	f8cd a000 	str.w	sl, [sp]
 8006130:	aa03      	add	r2, sp, #12
 8006132:	f7ff fedf 	bl	8005ef4 <_printf_common>
 8006136:	3001      	adds	r0, #1
 8006138:	d14c      	bne.n	80061d4 <_printf_i+0x200>
 800613a:	f04f 30ff 	mov.w	r0, #4294967295
 800613e:	b004      	add	sp, #16
 8006140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006144:	4834      	ldr	r0, [pc, #208]	; (8006218 <_printf_i+0x244>)
 8006146:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800614a:	6829      	ldr	r1, [r5, #0]
 800614c:	6823      	ldr	r3, [r4, #0]
 800614e:	f851 6b04 	ldr.w	r6, [r1], #4
 8006152:	6029      	str	r1, [r5, #0]
 8006154:	061d      	lsls	r5, r3, #24
 8006156:	d514      	bpl.n	8006182 <_printf_i+0x1ae>
 8006158:	07df      	lsls	r7, r3, #31
 800615a:	bf44      	itt	mi
 800615c:	f043 0320 	orrmi.w	r3, r3, #32
 8006160:	6023      	strmi	r3, [r4, #0]
 8006162:	b91e      	cbnz	r6, 800616c <_printf_i+0x198>
 8006164:	6823      	ldr	r3, [r4, #0]
 8006166:	f023 0320 	bic.w	r3, r3, #32
 800616a:	6023      	str	r3, [r4, #0]
 800616c:	2310      	movs	r3, #16
 800616e:	e7af      	b.n	80060d0 <_printf_i+0xfc>
 8006170:	6823      	ldr	r3, [r4, #0]
 8006172:	f043 0320 	orr.w	r3, r3, #32
 8006176:	6023      	str	r3, [r4, #0]
 8006178:	2378      	movs	r3, #120	; 0x78
 800617a:	4828      	ldr	r0, [pc, #160]	; (800621c <_printf_i+0x248>)
 800617c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006180:	e7e3      	b.n	800614a <_printf_i+0x176>
 8006182:	0659      	lsls	r1, r3, #25
 8006184:	bf48      	it	mi
 8006186:	b2b6      	uxthmi	r6, r6
 8006188:	e7e6      	b.n	8006158 <_printf_i+0x184>
 800618a:	4615      	mov	r5, r2
 800618c:	e7bb      	b.n	8006106 <_printf_i+0x132>
 800618e:	682b      	ldr	r3, [r5, #0]
 8006190:	6826      	ldr	r6, [r4, #0]
 8006192:	1d18      	adds	r0, r3, #4
 8006194:	6961      	ldr	r1, [r4, #20]
 8006196:	6028      	str	r0, [r5, #0]
 8006198:	0635      	lsls	r5, r6, #24
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	d501      	bpl.n	80061a2 <_printf_i+0x1ce>
 800619e:	6019      	str	r1, [r3, #0]
 80061a0:	e002      	b.n	80061a8 <_printf_i+0x1d4>
 80061a2:	0670      	lsls	r0, r6, #25
 80061a4:	d5fb      	bpl.n	800619e <_printf_i+0x1ca>
 80061a6:	8019      	strh	r1, [r3, #0]
 80061a8:	2300      	movs	r3, #0
 80061aa:	4615      	mov	r5, r2
 80061ac:	6123      	str	r3, [r4, #16]
 80061ae:	e7ba      	b.n	8006126 <_printf_i+0x152>
 80061b0:	682b      	ldr	r3, [r5, #0]
 80061b2:	2100      	movs	r1, #0
 80061b4:	1d1a      	adds	r2, r3, #4
 80061b6:	602a      	str	r2, [r5, #0]
 80061b8:	681d      	ldr	r5, [r3, #0]
 80061ba:	6862      	ldr	r2, [r4, #4]
 80061bc:	4628      	mov	r0, r5
 80061be:	f000 fb13 	bl	80067e8 <memchr>
 80061c2:	b108      	cbz	r0, 80061c8 <_printf_i+0x1f4>
 80061c4:	1b40      	subs	r0, r0, r5
 80061c6:	6060      	str	r0, [r4, #4]
 80061c8:	6863      	ldr	r3, [r4, #4]
 80061ca:	6123      	str	r3, [r4, #16]
 80061cc:	2300      	movs	r3, #0
 80061ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061d2:	e7a8      	b.n	8006126 <_printf_i+0x152>
 80061d4:	462a      	mov	r2, r5
 80061d6:	4649      	mov	r1, r9
 80061d8:	4640      	mov	r0, r8
 80061da:	6923      	ldr	r3, [r4, #16]
 80061dc:	47d0      	blx	sl
 80061de:	3001      	adds	r0, #1
 80061e0:	d0ab      	beq.n	800613a <_printf_i+0x166>
 80061e2:	6823      	ldr	r3, [r4, #0]
 80061e4:	079b      	lsls	r3, r3, #30
 80061e6:	d413      	bmi.n	8006210 <_printf_i+0x23c>
 80061e8:	68e0      	ldr	r0, [r4, #12]
 80061ea:	9b03      	ldr	r3, [sp, #12]
 80061ec:	4298      	cmp	r0, r3
 80061ee:	bfb8      	it	lt
 80061f0:	4618      	movlt	r0, r3
 80061f2:	e7a4      	b.n	800613e <_printf_i+0x16a>
 80061f4:	2301      	movs	r3, #1
 80061f6:	4632      	mov	r2, r6
 80061f8:	4649      	mov	r1, r9
 80061fa:	4640      	mov	r0, r8
 80061fc:	47d0      	blx	sl
 80061fe:	3001      	adds	r0, #1
 8006200:	d09b      	beq.n	800613a <_printf_i+0x166>
 8006202:	3501      	adds	r5, #1
 8006204:	68e3      	ldr	r3, [r4, #12]
 8006206:	9903      	ldr	r1, [sp, #12]
 8006208:	1a5b      	subs	r3, r3, r1
 800620a:	42ab      	cmp	r3, r5
 800620c:	dcf2      	bgt.n	80061f4 <_printf_i+0x220>
 800620e:	e7eb      	b.n	80061e8 <_printf_i+0x214>
 8006210:	2500      	movs	r5, #0
 8006212:	f104 0619 	add.w	r6, r4, #25
 8006216:	e7f5      	b.n	8006204 <_printf_i+0x230>
 8006218:	08006d15 	.word	0x08006d15
 800621c:	08006d26 	.word	0x08006d26

08006220 <__swbuf_r>:
 8006220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006222:	460e      	mov	r6, r1
 8006224:	4614      	mov	r4, r2
 8006226:	4605      	mov	r5, r0
 8006228:	b118      	cbz	r0, 8006232 <__swbuf_r+0x12>
 800622a:	6983      	ldr	r3, [r0, #24]
 800622c:	b90b      	cbnz	r3, 8006232 <__swbuf_r+0x12>
 800622e:	f000 f9d5 	bl	80065dc <__sinit>
 8006232:	4b21      	ldr	r3, [pc, #132]	; (80062b8 <__swbuf_r+0x98>)
 8006234:	429c      	cmp	r4, r3
 8006236:	d12b      	bne.n	8006290 <__swbuf_r+0x70>
 8006238:	686c      	ldr	r4, [r5, #4]
 800623a:	69a3      	ldr	r3, [r4, #24]
 800623c:	60a3      	str	r3, [r4, #8]
 800623e:	89a3      	ldrh	r3, [r4, #12]
 8006240:	071a      	lsls	r2, r3, #28
 8006242:	d52f      	bpl.n	80062a4 <__swbuf_r+0x84>
 8006244:	6923      	ldr	r3, [r4, #16]
 8006246:	b36b      	cbz	r3, 80062a4 <__swbuf_r+0x84>
 8006248:	6923      	ldr	r3, [r4, #16]
 800624a:	6820      	ldr	r0, [r4, #0]
 800624c:	b2f6      	uxtb	r6, r6
 800624e:	1ac0      	subs	r0, r0, r3
 8006250:	6963      	ldr	r3, [r4, #20]
 8006252:	4637      	mov	r7, r6
 8006254:	4283      	cmp	r3, r0
 8006256:	dc04      	bgt.n	8006262 <__swbuf_r+0x42>
 8006258:	4621      	mov	r1, r4
 800625a:	4628      	mov	r0, r5
 800625c:	f000 f92a 	bl	80064b4 <_fflush_r>
 8006260:	bb30      	cbnz	r0, 80062b0 <__swbuf_r+0x90>
 8006262:	68a3      	ldr	r3, [r4, #8]
 8006264:	3001      	adds	r0, #1
 8006266:	3b01      	subs	r3, #1
 8006268:	60a3      	str	r3, [r4, #8]
 800626a:	6823      	ldr	r3, [r4, #0]
 800626c:	1c5a      	adds	r2, r3, #1
 800626e:	6022      	str	r2, [r4, #0]
 8006270:	701e      	strb	r6, [r3, #0]
 8006272:	6963      	ldr	r3, [r4, #20]
 8006274:	4283      	cmp	r3, r0
 8006276:	d004      	beq.n	8006282 <__swbuf_r+0x62>
 8006278:	89a3      	ldrh	r3, [r4, #12]
 800627a:	07db      	lsls	r3, r3, #31
 800627c:	d506      	bpl.n	800628c <__swbuf_r+0x6c>
 800627e:	2e0a      	cmp	r6, #10
 8006280:	d104      	bne.n	800628c <__swbuf_r+0x6c>
 8006282:	4621      	mov	r1, r4
 8006284:	4628      	mov	r0, r5
 8006286:	f000 f915 	bl	80064b4 <_fflush_r>
 800628a:	b988      	cbnz	r0, 80062b0 <__swbuf_r+0x90>
 800628c:	4638      	mov	r0, r7
 800628e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006290:	4b0a      	ldr	r3, [pc, #40]	; (80062bc <__swbuf_r+0x9c>)
 8006292:	429c      	cmp	r4, r3
 8006294:	d101      	bne.n	800629a <__swbuf_r+0x7a>
 8006296:	68ac      	ldr	r4, [r5, #8]
 8006298:	e7cf      	b.n	800623a <__swbuf_r+0x1a>
 800629a:	4b09      	ldr	r3, [pc, #36]	; (80062c0 <__swbuf_r+0xa0>)
 800629c:	429c      	cmp	r4, r3
 800629e:	bf08      	it	eq
 80062a0:	68ec      	ldreq	r4, [r5, #12]
 80062a2:	e7ca      	b.n	800623a <__swbuf_r+0x1a>
 80062a4:	4621      	mov	r1, r4
 80062a6:	4628      	mov	r0, r5
 80062a8:	f000 f80c 	bl	80062c4 <__swsetup_r>
 80062ac:	2800      	cmp	r0, #0
 80062ae:	d0cb      	beq.n	8006248 <__swbuf_r+0x28>
 80062b0:	f04f 37ff 	mov.w	r7, #4294967295
 80062b4:	e7ea      	b.n	800628c <__swbuf_r+0x6c>
 80062b6:	bf00      	nop
 80062b8:	08006d58 	.word	0x08006d58
 80062bc:	08006d78 	.word	0x08006d78
 80062c0:	08006d38 	.word	0x08006d38

080062c4 <__swsetup_r>:
 80062c4:	4b32      	ldr	r3, [pc, #200]	; (8006390 <__swsetup_r+0xcc>)
 80062c6:	b570      	push	{r4, r5, r6, lr}
 80062c8:	681d      	ldr	r5, [r3, #0]
 80062ca:	4606      	mov	r6, r0
 80062cc:	460c      	mov	r4, r1
 80062ce:	b125      	cbz	r5, 80062da <__swsetup_r+0x16>
 80062d0:	69ab      	ldr	r3, [r5, #24]
 80062d2:	b913      	cbnz	r3, 80062da <__swsetup_r+0x16>
 80062d4:	4628      	mov	r0, r5
 80062d6:	f000 f981 	bl	80065dc <__sinit>
 80062da:	4b2e      	ldr	r3, [pc, #184]	; (8006394 <__swsetup_r+0xd0>)
 80062dc:	429c      	cmp	r4, r3
 80062de:	d10f      	bne.n	8006300 <__swsetup_r+0x3c>
 80062e0:	686c      	ldr	r4, [r5, #4]
 80062e2:	89a3      	ldrh	r3, [r4, #12]
 80062e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062e8:	0719      	lsls	r1, r3, #28
 80062ea:	d42c      	bmi.n	8006346 <__swsetup_r+0x82>
 80062ec:	06dd      	lsls	r5, r3, #27
 80062ee:	d411      	bmi.n	8006314 <__swsetup_r+0x50>
 80062f0:	2309      	movs	r3, #9
 80062f2:	6033      	str	r3, [r6, #0]
 80062f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80062f8:	f04f 30ff 	mov.w	r0, #4294967295
 80062fc:	81a3      	strh	r3, [r4, #12]
 80062fe:	e03e      	b.n	800637e <__swsetup_r+0xba>
 8006300:	4b25      	ldr	r3, [pc, #148]	; (8006398 <__swsetup_r+0xd4>)
 8006302:	429c      	cmp	r4, r3
 8006304:	d101      	bne.n	800630a <__swsetup_r+0x46>
 8006306:	68ac      	ldr	r4, [r5, #8]
 8006308:	e7eb      	b.n	80062e2 <__swsetup_r+0x1e>
 800630a:	4b24      	ldr	r3, [pc, #144]	; (800639c <__swsetup_r+0xd8>)
 800630c:	429c      	cmp	r4, r3
 800630e:	bf08      	it	eq
 8006310:	68ec      	ldreq	r4, [r5, #12]
 8006312:	e7e6      	b.n	80062e2 <__swsetup_r+0x1e>
 8006314:	0758      	lsls	r0, r3, #29
 8006316:	d512      	bpl.n	800633e <__swsetup_r+0x7a>
 8006318:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800631a:	b141      	cbz	r1, 800632e <__swsetup_r+0x6a>
 800631c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006320:	4299      	cmp	r1, r3
 8006322:	d002      	beq.n	800632a <__swsetup_r+0x66>
 8006324:	4630      	mov	r0, r6
 8006326:	f000 fa6d 	bl	8006804 <_free_r>
 800632a:	2300      	movs	r3, #0
 800632c:	6363      	str	r3, [r4, #52]	; 0x34
 800632e:	89a3      	ldrh	r3, [r4, #12]
 8006330:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006334:	81a3      	strh	r3, [r4, #12]
 8006336:	2300      	movs	r3, #0
 8006338:	6063      	str	r3, [r4, #4]
 800633a:	6923      	ldr	r3, [r4, #16]
 800633c:	6023      	str	r3, [r4, #0]
 800633e:	89a3      	ldrh	r3, [r4, #12]
 8006340:	f043 0308 	orr.w	r3, r3, #8
 8006344:	81a3      	strh	r3, [r4, #12]
 8006346:	6923      	ldr	r3, [r4, #16]
 8006348:	b94b      	cbnz	r3, 800635e <__swsetup_r+0x9a>
 800634a:	89a3      	ldrh	r3, [r4, #12]
 800634c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006350:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006354:	d003      	beq.n	800635e <__swsetup_r+0x9a>
 8006356:	4621      	mov	r1, r4
 8006358:	4630      	mov	r0, r6
 800635a:	f000 fa05 	bl	8006768 <__smakebuf_r>
 800635e:	89a0      	ldrh	r0, [r4, #12]
 8006360:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006364:	f010 0301 	ands.w	r3, r0, #1
 8006368:	d00a      	beq.n	8006380 <__swsetup_r+0xbc>
 800636a:	2300      	movs	r3, #0
 800636c:	60a3      	str	r3, [r4, #8]
 800636e:	6963      	ldr	r3, [r4, #20]
 8006370:	425b      	negs	r3, r3
 8006372:	61a3      	str	r3, [r4, #24]
 8006374:	6923      	ldr	r3, [r4, #16]
 8006376:	b943      	cbnz	r3, 800638a <__swsetup_r+0xc6>
 8006378:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800637c:	d1ba      	bne.n	80062f4 <__swsetup_r+0x30>
 800637e:	bd70      	pop	{r4, r5, r6, pc}
 8006380:	0781      	lsls	r1, r0, #30
 8006382:	bf58      	it	pl
 8006384:	6963      	ldrpl	r3, [r4, #20]
 8006386:	60a3      	str	r3, [r4, #8]
 8006388:	e7f4      	b.n	8006374 <__swsetup_r+0xb0>
 800638a:	2000      	movs	r0, #0
 800638c:	e7f7      	b.n	800637e <__swsetup_r+0xba>
 800638e:	bf00      	nop
 8006390:	20000010 	.word	0x20000010
 8006394:	08006d58 	.word	0x08006d58
 8006398:	08006d78 	.word	0x08006d78
 800639c:	08006d38 	.word	0x08006d38

080063a0 <abort>:
 80063a0:	2006      	movs	r0, #6
 80063a2:	b508      	push	{r3, lr}
 80063a4:	f000 fb42 	bl	8006a2c <raise>
 80063a8:	2001      	movs	r0, #1
 80063aa:	f7fc fc82 	bl	8002cb2 <_exit>
	...

080063b0 <__sflush_r>:
 80063b0:	898a      	ldrh	r2, [r1, #12]
 80063b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063b4:	4605      	mov	r5, r0
 80063b6:	0710      	lsls	r0, r2, #28
 80063b8:	460c      	mov	r4, r1
 80063ba:	d457      	bmi.n	800646c <__sflush_r+0xbc>
 80063bc:	684b      	ldr	r3, [r1, #4]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	dc04      	bgt.n	80063cc <__sflush_r+0x1c>
 80063c2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	dc01      	bgt.n	80063cc <__sflush_r+0x1c>
 80063c8:	2000      	movs	r0, #0
 80063ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063ce:	2e00      	cmp	r6, #0
 80063d0:	d0fa      	beq.n	80063c8 <__sflush_r+0x18>
 80063d2:	2300      	movs	r3, #0
 80063d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80063d8:	682f      	ldr	r7, [r5, #0]
 80063da:	602b      	str	r3, [r5, #0]
 80063dc:	d032      	beq.n	8006444 <__sflush_r+0x94>
 80063de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80063e0:	89a3      	ldrh	r3, [r4, #12]
 80063e2:	075a      	lsls	r2, r3, #29
 80063e4:	d505      	bpl.n	80063f2 <__sflush_r+0x42>
 80063e6:	6863      	ldr	r3, [r4, #4]
 80063e8:	1ac0      	subs	r0, r0, r3
 80063ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80063ec:	b10b      	cbz	r3, 80063f2 <__sflush_r+0x42>
 80063ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80063f0:	1ac0      	subs	r0, r0, r3
 80063f2:	2300      	movs	r3, #0
 80063f4:	4602      	mov	r2, r0
 80063f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063f8:	4628      	mov	r0, r5
 80063fa:	6a21      	ldr	r1, [r4, #32]
 80063fc:	47b0      	blx	r6
 80063fe:	1c43      	adds	r3, r0, #1
 8006400:	89a3      	ldrh	r3, [r4, #12]
 8006402:	d106      	bne.n	8006412 <__sflush_r+0x62>
 8006404:	6829      	ldr	r1, [r5, #0]
 8006406:	291d      	cmp	r1, #29
 8006408:	d82c      	bhi.n	8006464 <__sflush_r+0xb4>
 800640a:	4a29      	ldr	r2, [pc, #164]	; (80064b0 <__sflush_r+0x100>)
 800640c:	40ca      	lsrs	r2, r1
 800640e:	07d6      	lsls	r6, r2, #31
 8006410:	d528      	bpl.n	8006464 <__sflush_r+0xb4>
 8006412:	2200      	movs	r2, #0
 8006414:	6062      	str	r2, [r4, #4]
 8006416:	6922      	ldr	r2, [r4, #16]
 8006418:	04d9      	lsls	r1, r3, #19
 800641a:	6022      	str	r2, [r4, #0]
 800641c:	d504      	bpl.n	8006428 <__sflush_r+0x78>
 800641e:	1c42      	adds	r2, r0, #1
 8006420:	d101      	bne.n	8006426 <__sflush_r+0x76>
 8006422:	682b      	ldr	r3, [r5, #0]
 8006424:	b903      	cbnz	r3, 8006428 <__sflush_r+0x78>
 8006426:	6560      	str	r0, [r4, #84]	; 0x54
 8006428:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800642a:	602f      	str	r7, [r5, #0]
 800642c:	2900      	cmp	r1, #0
 800642e:	d0cb      	beq.n	80063c8 <__sflush_r+0x18>
 8006430:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006434:	4299      	cmp	r1, r3
 8006436:	d002      	beq.n	800643e <__sflush_r+0x8e>
 8006438:	4628      	mov	r0, r5
 800643a:	f000 f9e3 	bl	8006804 <_free_r>
 800643e:	2000      	movs	r0, #0
 8006440:	6360      	str	r0, [r4, #52]	; 0x34
 8006442:	e7c2      	b.n	80063ca <__sflush_r+0x1a>
 8006444:	6a21      	ldr	r1, [r4, #32]
 8006446:	2301      	movs	r3, #1
 8006448:	4628      	mov	r0, r5
 800644a:	47b0      	blx	r6
 800644c:	1c41      	adds	r1, r0, #1
 800644e:	d1c7      	bne.n	80063e0 <__sflush_r+0x30>
 8006450:	682b      	ldr	r3, [r5, #0]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d0c4      	beq.n	80063e0 <__sflush_r+0x30>
 8006456:	2b1d      	cmp	r3, #29
 8006458:	d001      	beq.n	800645e <__sflush_r+0xae>
 800645a:	2b16      	cmp	r3, #22
 800645c:	d101      	bne.n	8006462 <__sflush_r+0xb2>
 800645e:	602f      	str	r7, [r5, #0]
 8006460:	e7b2      	b.n	80063c8 <__sflush_r+0x18>
 8006462:	89a3      	ldrh	r3, [r4, #12]
 8006464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006468:	81a3      	strh	r3, [r4, #12]
 800646a:	e7ae      	b.n	80063ca <__sflush_r+0x1a>
 800646c:	690f      	ldr	r7, [r1, #16]
 800646e:	2f00      	cmp	r7, #0
 8006470:	d0aa      	beq.n	80063c8 <__sflush_r+0x18>
 8006472:	0793      	lsls	r3, r2, #30
 8006474:	bf18      	it	ne
 8006476:	2300      	movne	r3, #0
 8006478:	680e      	ldr	r6, [r1, #0]
 800647a:	bf08      	it	eq
 800647c:	694b      	ldreq	r3, [r1, #20]
 800647e:	1bf6      	subs	r6, r6, r7
 8006480:	600f      	str	r7, [r1, #0]
 8006482:	608b      	str	r3, [r1, #8]
 8006484:	2e00      	cmp	r6, #0
 8006486:	dd9f      	ble.n	80063c8 <__sflush_r+0x18>
 8006488:	4633      	mov	r3, r6
 800648a:	463a      	mov	r2, r7
 800648c:	4628      	mov	r0, r5
 800648e:	6a21      	ldr	r1, [r4, #32]
 8006490:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006494:	47e0      	blx	ip
 8006496:	2800      	cmp	r0, #0
 8006498:	dc06      	bgt.n	80064a8 <__sflush_r+0xf8>
 800649a:	89a3      	ldrh	r3, [r4, #12]
 800649c:	f04f 30ff 	mov.w	r0, #4294967295
 80064a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80064a4:	81a3      	strh	r3, [r4, #12]
 80064a6:	e790      	b.n	80063ca <__sflush_r+0x1a>
 80064a8:	4407      	add	r7, r0
 80064aa:	1a36      	subs	r6, r6, r0
 80064ac:	e7ea      	b.n	8006484 <__sflush_r+0xd4>
 80064ae:	bf00      	nop
 80064b0:	20400001 	.word	0x20400001

080064b4 <_fflush_r>:
 80064b4:	b538      	push	{r3, r4, r5, lr}
 80064b6:	690b      	ldr	r3, [r1, #16]
 80064b8:	4605      	mov	r5, r0
 80064ba:	460c      	mov	r4, r1
 80064bc:	b913      	cbnz	r3, 80064c4 <_fflush_r+0x10>
 80064be:	2500      	movs	r5, #0
 80064c0:	4628      	mov	r0, r5
 80064c2:	bd38      	pop	{r3, r4, r5, pc}
 80064c4:	b118      	cbz	r0, 80064ce <_fflush_r+0x1a>
 80064c6:	6983      	ldr	r3, [r0, #24]
 80064c8:	b90b      	cbnz	r3, 80064ce <_fflush_r+0x1a>
 80064ca:	f000 f887 	bl	80065dc <__sinit>
 80064ce:	4b14      	ldr	r3, [pc, #80]	; (8006520 <_fflush_r+0x6c>)
 80064d0:	429c      	cmp	r4, r3
 80064d2:	d11b      	bne.n	800650c <_fflush_r+0x58>
 80064d4:	686c      	ldr	r4, [r5, #4]
 80064d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d0ef      	beq.n	80064be <_fflush_r+0xa>
 80064de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80064e0:	07d0      	lsls	r0, r2, #31
 80064e2:	d404      	bmi.n	80064ee <_fflush_r+0x3a>
 80064e4:	0599      	lsls	r1, r3, #22
 80064e6:	d402      	bmi.n	80064ee <_fflush_r+0x3a>
 80064e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064ea:	f000 f915 	bl	8006718 <__retarget_lock_acquire_recursive>
 80064ee:	4628      	mov	r0, r5
 80064f0:	4621      	mov	r1, r4
 80064f2:	f7ff ff5d 	bl	80063b0 <__sflush_r>
 80064f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064f8:	4605      	mov	r5, r0
 80064fa:	07da      	lsls	r2, r3, #31
 80064fc:	d4e0      	bmi.n	80064c0 <_fflush_r+0xc>
 80064fe:	89a3      	ldrh	r3, [r4, #12]
 8006500:	059b      	lsls	r3, r3, #22
 8006502:	d4dd      	bmi.n	80064c0 <_fflush_r+0xc>
 8006504:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006506:	f000 f908 	bl	800671a <__retarget_lock_release_recursive>
 800650a:	e7d9      	b.n	80064c0 <_fflush_r+0xc>
 800650c:	4b05      	ldr	r3, [pc, #20]	; (8006524 <_fflush_r+0x70>)
 800650e:	429c      	cmp	r4, r3
 8006510:	d101      	bne.n	8006516 <_fflush_r+0x62>
 8006512:	68ac      	ldr	r4, [r5, #8]
 8006514:	e7df      	b.n	80064d6 <_fflush_r+0x22>
 8006516:	4b04      	ldr	r3, [pc, #16]	; (8006528 <_fflush_r+0x74>)
 8006518:	429c      	cmp	r4, r3
 800651a:	bf08      	it	eq
 800651c:	68ec      	ldreq	r4, [r5, #12]
 800651e:	e7da      	b.n	80064d6 <_fflush_r+0x22>
 8006520:	08006d58 	.word	0x08006d58
 8006524:	08006d78 	.word	0x08006d78
 8006528:	08006d38 	.word	0x08006d38

0800652c <std>:
 800652c:	2300      	movs	r3, #0
 800652e:	b510      	push	{r4, lr}
 8006530:	4604      	mov	r4, r0
 8006532:	e9c0 3300 	strd	r3, r3, [r0]
 8006536:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800653a:	6083      	str	r3, [r0, #8]
 800653c:	8181      	strh	r1, [r0, #12]
 800653e:	6643      	str	r3, [r0, #100]	; 0x64
 8006540:	81c2      	strh	r2, [r0, #14]
 8006542:	6183      	str	r3, [r0, #24]
 8006544:	4619      	mov	r1, r3
 8006546:	2208      	movs	r2, #8
 8006548:	305c      	adds	r0, #92	; 0x5c
 800654a:	f7ff fb73 	bl	8005c34 <memset>
 800654e:	4b05      	ldr	r3, [pc, #20]	; (8006564 <std+0x38>)
 8006550:	6224      	str	r4, [r4, #32]
 8006552:	6263      	str	r3, [r4, #36]	; 0x24
 8006554:	4b04      	ldr	r3, [pc, #16]	; (8006568 <std+0x3c>)
 8006556:	62a3      	str	r3, [r4, #40]	; 0x28
 8006558:	4b04      	ldr	r3, [pc, #16]	; (800656c <std+0x40>)
 800655a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800655c:	4b04      	ldr	r3, [pc, #16]	; (8006570 <std+0x44>)
 800655e:	6323      	str	r3, [r4, #48]	; 0x30
 8006560:	bd10      	pop	{r4, pc}
 8006562:	bf00      	nop
 8006564:	08006a65 	.word	0x08006a65
 8006568:	08006a87 	.word	0x08006a87
 800656c:	08006abf 	.word	0x08006abf
 8006570:	08006ae3 	.word	0x08006ae3

08006574 <_cleanup_r>:
 8006574:	4901      	ldr	r1, [pc, #4]	; (800657c <_cleanup_r+0x8>)
 8006576:	f000 b8af 	b.w	80066d8 <_fwalk_reent>
 800657a:	bf00      	nop
 800657c:	080064b5 	.word	0x080064b5

08006580 <__sfmoreglue>:
 8006580:	2268      	movs	r2, #104	; 0x68
 8006582:	b570      	push	{r4, r5, r6, lr}
 8006584:	1e4d      	subs	r5, r1, #1
 8006586:	4355      	muls	r5, r2
 8006588:	460e      	mov	r6, r1
 800658a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800658e:	f000 f9a1 	bl	80068d4 <_malloc_r>
 8006592:	4604      	mov	r4, r0
 8006594:	b140      	cbz	r0, 80065a8 <__sfmoreglue+0x28>
 8006596:	2100      	movs	r1, #0
 8006598:	e9c0 1600 	strd	r1, r6, [r0]
 800659c:	300c      	adds	r0, #12
 800659e:	60a0      	str	r0, [r4, #8]
 80065a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80065a4:	f7ff fb46 	bl	8005c34 <memset>
 80065a8:	4620      	mov	r0, r4
 80065aa:	bd70      	pop	{r4, r5, r6, pc}

080065ac <__sfp_lock_acquire>:
 80065ac:	4801      	ldr	r0, [pc, #4]	; (80065b4 <__sfp_lock_acquire+0x8>)
 80065ae:	f000 b8b3 	b.w	8006718 <__retarget_lock_acquire_recursive>
 80065b2:	bf00      	nop
 80065b4:	20000a89 	.word	0x20000a89

080065b8 <__sfp_lock_release>:
 80065b8:	4801      	ldr	r0, [pc, #4]	; (80065c0 <__sfp_lock_release+0x8>)
 80065ba:	f000 b8ae 	b.w	800671a <__retarget_lock_release_recursive>
 80065be:	bf00      	nop
 80065c0:	20000a89 	.word	0x20000a89

080065c4 <__sinit_lock_acquire>:
 80065c4:	4801      	ldr	r0, [pc, #4]	; (80065cc <__sinit_lock_acquire+0x8>)
 80065c6:	f000 b8a7 	b.w	8006718 <__retarget_lock_acquire_recursive>
 80065ca:	bf00      	nop
 80065cc:	20000a8a 	.word	0x20000a8a

080065d0 <__sinit_lock_release>:
 80065d0:	4801      	ldr	r0, [pc, #4]	; (80065d8 <__sinit_lock_release+0x8>)
 80065d2:	f000 b8a2 	b.w	800671a <__retarget_lock_release_recursive>
 80065d6:	bf00      	nop
 80065d8:	20000a8a 	.word	0x20000a8a

080065dc <__sinit>:
 80065dc:	b510      	push	{r4, lr}
 80065de:	4604      	mov	r4, r0
 80065e0:	f7ff fff0 	bl	80065c4 <__sinit_lock_acquire>
 80065e4:	69a3      	ldr	r3, [r4, #24]
 80065e6:	b11b      	cbz	r3, 80065f0 <__sinit+0x14>
 80065e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065ec:	f7ff bff0 	b.w	80065d0 <__sinit_lock_release>
 80065f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80065f4:	6523      	str	r3, [r4, #80]	; 0x50
 80065f6:	4b13      	ldr	r3, [pc, #76]	; (8006644 <__sinit+0x68>)
 80065f8:	4a13      	ldr	r2, [pc, #76]	; (8006648 <__sinit+0x6c>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80065fe:	42a3      	cmp	r3, r4
 8006600:	bf08      	it	eq
 8006602:	2301      	moveq	r3, #1
 8006604:	4620      	mov	r0, r4
 8006606:	bf08      	it	eq
 8006608:	61a3      	streq	r3, [r4, #24]
 800660a:	f000 f81f 	bl	800664c <__sfp>
 800660e:	6060      	str	r0, [r4, #4]
 8006610:	4620      	mov	r0, r4
 8006612:	f000 f81b 	bl	800664c <__sfp>
 8006616:	60a0      	str	r0, [r4, #8]
 8006618:	4620      	mov	r0, r4
 800661a:	f000 f817 	bl	800664c <__sfp>
 800661e:	2200      	movs	r2, #0
 8006620:	2104      	movs	r1, #4
 8006622:	60e0      	str	r0, [r4, #12]
 8006624:	6860      	ldr	r0, [r4, #4]
 8006626:	f7ff ff81 	bl	800652c <std>
 800662a:	2201      	movs	r2, #1
 800662c:	2109      	movs	r1, #9
 800662e:	68a0      	ldr	r0, [r4, #8]
 8006630:	f7ff ff7c 	bl	800652c <std>
 8006634:	2202      	movs	r2, #2
 8006636:	2112      	movs	r1, #18
 8006638:	68e0      	ldr	r0, [r4, #12]
 800663a:	f7ff ff77 	bl	800652c <std>
 800663e:	2301      	movs	r3, #1
 8006640:	61a3      	str	r3, [r4, #24]
 8006642:	e7d1      	b.n	80065e8 <__sinit+0xc>
 8006644:	08006d00 	.word	0x08006d00
 8006648:	08006575 	.word	0x08006575

0800664c <__sfp>:
 800664c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800664e:	4607      	mov	r7, r0
 8006650:	f7ff ffac 	bl	80065ac <__sfp_lock_acquire>
 8006654:	4b1e      	ldr	r3, [pc, #120]	; (80066d0 <__sfp+0x84>)
 8006656:	681e      	ldr	r6, [r3, #0]
 8006658:	69b3      	ldr	r3, [r6, #24]
 800665a:	b913      	cbnz	r3, 8006662 <__sfp+0x16>
 800665c:	4630      	mov	r0, r6
 800665e:	f7ff ffbd 	bl	80065dc <__sinit>
 8006662:	3648      	adds	r6, #72	; 0x48
 8006664:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006668:	3b01      	subs	r3, #1
 800666a:	d503      	bpl.n	8006674 <__sfp+0x28>
 800666c:	6833      	ldr	r3, [r6, #0]
 800666e:	b30b      	cbz	r3, 80066b4 <__sfp+0x68>
 8006670:	6836      	ldr	r6, [r6, #0]
 8006672:	e7f7      	b.n	8006664 <__sfp+0x18>
 8006674:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006678:	b9d5      	cbnz	r5, 80066b0 <__sfp+0x64>
 800667a:	4b16      	ldr	r3, [pc, #88]	; (80066d4 <__sfp+0x88>)
 800667c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006680:	60e3      	str	r3, [r4, #12]
 8006682:	6665      	str	r5, [r4, #100]	; 0x64
 8006684:	f000 f847 	bl	8006716 <__retarget_lock_init_recursive>
 8006688:	f7ff ff96 	bl	80065b8 <__sfp_lock_release>
 800668c:	2208      	movs	r2, #8
 800668e:	4629      	mov	r1, r5
 8006690:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006694:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006698:	6025      	str	r5, [r4, #0]
 800669a:	61a5      	str	r5, [r4, #24]
 800669c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80066a0:	f7ff fac8 	bl	8005c34 <memset>
 80066a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80066a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80066ac:	4620      	mov	r0, r4
 80066ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066b0:	3468      	adds	r4, #104	; 0x68
 80066b2:	e7d9      	b.n	8006668 <__sfp+0x1c>
 80066b4:	2104      	movs	r1, #4
 80066b6:	4638      	mov	r0, r7
 80066b8:	f7ff ff62 	bl	8006580 <__sfmoreglue>
 80066bc:	4604      	mov	r4, r0
 80066be:	6030      	str	r0, [r6, #0]
 80066c0:	2800      	cmp	r0, #0
 80066c2:	d1d5      	bne.n	8006670 <__sfp+0x24>
 80066c4:	f7ff ff78 	bl	80065b8 <__sfp_lock_release>
 80066c8:	230c      	movs	r3, #12
 80066ca:	603b      	str	r3, [r7, #0]
 80066cc:	e7ee      	b.n	80066ac <__sfp+0x60>
 80066ce:	bf00      	nop
 80066d0:	08006d00 	.word	0x08006d00
 80066d4:	ffff0001 	.word	0xffff0001

080066d8 <_fwalk_reent>:
 80066d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066dc:	4606      	mov	r6, r0
 80066de:	4688      	mov	r8, r1
 80066e0:	2700      	movs	r7, #0
 80066e2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80066e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066ea:	f1b9 0901 	subs.w	r9, r9, #1
 80066ee:	d505      	bpl.n	80066fc <_fwalk_reent+0x24>
 80066f0:	6824      	ldr	r4, [r4, #0]
 80066f2:	2c00      	cmp	r4, #0
 80066f4:	d1f7      	bne.n	80066e6 <_fwalk_reent+0xe>
 80066f6:	4638      	mov	r0, r7
 80066f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066fc:	89ab      	ldrh	r3, [r5, #12]
 80066fe:	2b01      	cmp	r3, #1
 8006700:	d907      	bls.n	8006712 <_fwalk_reent+0x3a>
 8006702:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006706:	3301      	adds	r3, #1
 8006708:	d003      	beq.n	8006712 <_fwalk_reent+0x3a>
 800670a:	4629      	mov	r1, r5
 800670c:	4630      	mov	r0, r6
 800670e:	47c0      	blx	r8
 8006710:	4307      	orrs	r7, r0
 8006712:	3568      	adds	r5, #104	; 0x68
 8006714:	e7e9      	b.n	80066ea <_fwalk_reent+0x12>

08006716 <__retarget_lock_init_recursive>:
 8006716:	4770      	bx	lr

08006718 <__retarget_lock_acquire_recursive>:
 8006718:	4770      	bx	lr

0800671a <__retarget_lock_release_recursive>:
 800671a:	4770      	bx	lr

0800671c <__swhatbuf_r>:
 800671c:	b570      	push	{r4, r5, r6, lr}
 800671e:	460e      	mov	r6, r1
 8006720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006724:	4614      	mov	r4, r2
 8006726:	2900      	cmp	r1, #0
 8006728:	461d      	mov	r5, r3
 800672a:	b096      	sub	sp, #88	; 0x58
 800672c:	da08      	bge.n	8006740 <__swhatbuf_r+0x24>
 800672e:	2200      	movs	r2, #0
 8006730:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006734:	602a      	str	r2, [r5, #0]
 8006736:	061a      	lsls	r2, r3, #24
 8006738:	d410      	bmi.n	800675c <__swhatbuf_r+0x40>
 800673a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800673e:	e00e      	b.n	800675e <__swhatbuf_r+0x42>
 8006740:	466a      	mov	r2, sp
 8006742:	f000 f9f5 	bl	8006b30 <_fstat_r>
 8006746:	2800      	cmp	r0, #0
 8006748:	dbf1      	blt.n	800672e <__swhatbuf_r+0x12>
 800674a:	9a01      	ldr	r2, [sp, #4]
 800674c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006750:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006754:	425a      	negs	r2, r3
 8006756:	415a      	adcs	r2, r3
 8006758:	602a      	str	r2, [r5, #0]
 800675a:	e7ee      	b.n	800673a <__swhatbuf_r+0x1e>
 800675c:	2340      	movs	r3, #64	; 0x40
 800675e:	2000      	movs	r0, #0
 8006760:	6023      	str	r3, [r4, #0]
 8006762:	b016      	add	sp, #88	; 0x58
 8006764:	bd70      	pop	{r4, r5, r6, pc}
	...

08006768 <__smakebuf_r>:
 8006768:	898b      	ldrh	r3, [r1, #12]
 800676a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800676c:	079d      	lsls	r5, r3, #30
 800676e:	4606      	mov	r6, r0
 8006770:	460c      	mov	r4, r1
 8006772:	d507      	bpl.n	8006784 <__smakebuf_r+0x1c>
 8006774:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006778:	6023      	str	r3, [r4, #0]
 800677a:	6123      	str	r3, [r4, #16]
 800677c:	2301      	movs	r3, #1
 800677e:	6163      	str	r3, [r4, #20]
 8006780:	b002      	add	sp, #8
 8006782:	bd70      	pop	{r4, r5, r6, pc}
 8006784:	466a      	mov	r2, sp
 8006786:	ab01      	add	r3, sp, #4
 8006788:	f7ff ffc8 	bl	800671c <__swhatbuf_r>
 800678c:	9900      	ldr	r1, [sp, #0]
 800678e:	4605      	mov	r5, r0
 8006790:	4630      	mov	r0, r6
 8006792:	f000 f89f 	bl	80068d4 <_malloc_r>
 8006796:	b948      	cbnz	r0, 80067ac <__smakebuf_r+0x44>
 8006798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800679c:	059a      	lsls	r2, r3, #22
 800679e:	d4ef      	bmi.n	8006780 <__smakebuf_r+0x18>
 80067a0:	f023 0303 	bic.w	r3, r3, #3
 80067a4:	f043 0302 	orr.w	r3, r3, #2
 80067a8:	81a3      	strh	r3, [r4, #12]
 80067aa:	e7e3      	b.n	8006774 <__smakebuf_r+0xc>
 80067ac:	4b0d      	ldr	r3, [pc, #52]	; (80067e4 <__smakebuf_r+0x7c>)
 80067ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80067b0:	89a3      	ldrh	r3, [r4, #12]
 80067b2:	6020      	str	r0, [r4, #0]
 80067b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067b8:	81a3      	strh	r3, [r4, #12]
 80067ba:	9b00      	ldr	r3, [sp, #0]
 80067bc:	6120      	str	r0, [r4, #16]
 80067be:	6163      	str	r3, [r4, #20]
 80067c0:	9b01      	ldr	r3, [sp, #4]
 80067c2:	b15b      	cbz	r3, 80067dc <__smakebuf_r+0x74>
 80067c4:	4630      	mov	r0, r6
 80067c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067ca:	f000 f9c3 	bl	8006b54 <_isatty_r>
 80067ce:	b128      	cbz	r0, 80067dc <__smakebuf_r+0x74>
 80067d0:	89a3      	ldrh	r3, [r4, #12]
 80067d2:	f023 0303 	bic.w	r3, r3, #3
 80067d6:	f043 0301 	orr.w	r3, r3, #1
 80067da:	81a3      	strh	r3, [r4, #12]
 80067dc:	89a0      	ldrh	r0, [r4, #12]
 80067de:	4305      	orrs	r5, r0
 80067e0:	81a5      	strh	r5, [r4, #12]
 80067e2:	e7cd      	b.n	8006780 <__smakebuf_r+0x18>
 80067e4:	08006575 	.word	0x08006575

080067e8 <memchr>:
 80067e8:	4603      	mov	r3, r0
 80067ea:	b510      	push	{r4, lr}
 80067ec:	b2c9      	uxtb	r1, r1
 80067ee:	4402      	add	r2, r0
 80067f0:	4293      	cmp	r3, r2
 80067f2:	4618      	mov	r0, r3
 80067f4:	d101      	bne.n	80067fa <memchr+0x12>
 80067f6:	2000      	movs	r0, #0
 80067f8:	e003      	b.n	8006802 <memchr+0x1a>
 80067fa:	7804      	ldrb	r4, [r0, #0]
 80067fc:	3301      	adds	r3, #1
 80067fe:	428c      	cmp	r4, r1
 8006800:	d1f6      	bne.n	80067f0 <memchr+0x8>
 8006802:	bd10      	pop	{r4, pc}

08006804 <_free_r>:
 8006804:	b538      	push	{r3, r4, r5, lr}
 8006806:	4605      	mov	r5, r0
 8006808:	2900      	cmp	r1, #0
 800680a:	d040      	beq.n	800688e <_free_r+0x8a>
 800680c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006810:	1f0c      	subs	r4, r1, #4
 8006812:	2b00      	cmp	r3, #0
 8006814:	bfb8      	it	lt
 8006816:	18e4      	addlt	r4, r4, r3
 8006818:	f000 f9be 	bl	8006b98 <__malloc_lock>
 800681c:	4a1c      	ldr	r2, [pc, #112]	; (8006890 <_free_r+0x8c>)
 800681e:	6813      	ldr	r3, [r2, #0]
 8006820:	b933      	cbnz	r3, 8006830 <_free_r+0x2c>
 8006822:	6063      	str	r3, [r4, #4]
 8006824:	6014      	str	r4, [r2, #0]
 8006826:	4628      	mov	r0, r5
 8006828:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800682c:	f000 b9ba 	b.w	8006ba4 <__malloc_unlock>
 8006830:	42a3      	cmp	r3, r4
 8006832:	d908      	bls.n	8006846 <_free_r+0x42>
 8006834:	6820      	ldr	r0, [r4, #0]
 8006836:	1821      	adds	r1, r4, r0
 8006838:	428b      	cmp	r3, r1
 800683a:	bf01      	itttt	eq
 800683c:	6819      	ldreq	r1, [r3, #0]
 800683e:	685b      	ldreq	r3, [r3, #4]
 8006840:	1809      	addeq	r1, r1, r0
 8006842:	6021      	streq	r1, [r4, #0]
 8006844:	e7ed      	b.n	8006822 <_free_r+0x1e>
 8006846:	461a      	mov	r2, r3
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	b10b      	cbz	r3, 8006850 <_free_r+0x4c>
 800684c:	42a3      	cmp	r3, r4
 800684e:	d9fa      	bls.n	8006846 <_free_r+0x42>
 8006850:	6811      	ldr	r1, [r2, #0]
 8006852:	1850      	adds	r0, r2, r1
 8006854:	42a0      	cmp	r0, r4
 8006856:	d10b      	bne.n	8006870 <_free_r+0x6c>
 8006858:	6820      	ldr	r0, [r4, #0]
 800685a:	4401      	add	r1, r0
 800685c:	1850      	adds	r0, r2, r1
 800685e:	4283      	cmp	r3, r0
 8006860:	6011      	str	r1, [r2, #0]
 8006862:	d1e0      	bne.n	8006826 <_free_r+0x22>
 8006864:	6818      	ldr	r0, [r3, #0]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	4401      	add	r1, r0
 800686a:	6011      	str	r1, [r2, #0]
 800686c:	6053      	str	r3, [r2, #4]
 800686e:	e7da      	b.n	8006826 <_free_r+0x22>
 8006870:	d902      	bls.n	8006878 <_free_r+0x74>
 8006872:	230c      	movs	r3, #12
 8006874:	602b      	str	r3, [r5, #0]
 8006876:	e7d6      	b.n	8006826 <_free_r+0x22>
 8006878:	6820      	ldr	r0, [r4, #0]
 800687a:	1821      	adds	r1, r4, r0
 800687c:	428b      	cmp	r3, r1
 800687e:	bf01      	itttt	eq
 8006880:	6819      	ldreq	r1, [r3, #0]
 8006882:	685b      	ldreq	r3, [r3, #4]
 8006884:	1809      	addeq	r1, r1, r0
 8006886:	6021      	streq	r1, [r4, #0]
 8006888:	6063      	str	r3, [r4, #4]
 800688a:	6054      	str	r4, [r2, #4]
 800688c:	e7cb      	b.n	8006826 <_free_r+0x22>
 800688e:	bd38      	pop	{r3, r4, r5, pc}
 8006890:	20000a8c 	.word	0x20000a8c

08006894 <sbrk_aligned>:
 8006894:	b570      	push	{r4, r5, r6, lr}
 8006896:	4e0e      	ldr	r6, [pc, #56]	; (80068d0 <sbrk_aligned+0x3c>)
 8006898:	460c      	mov	r4, r1
 800689a:	6831      	ldr	r1, [r6, #0]
 800689c:	4605      	mov	r5, r0
 800689e:	b911      	cbnz	r1, 80068a6 <sbrk_aligned+0x12>
 80068a0:	f000 f88c 	bl	80069bc <_sbrk_r>
 80068a4:	6030      	str	r0, [r6, #0]
 80068a6:	4621      	mov	r1, r4
 80068a8:	4628      	mov	r0, r5
 80068aa:	f000 f887 	bl	80069bc <_sbrk_r>
 80068ae:	1c43      	adds	r3, r0, #1
 80068b0:	d00a      	beq.n	80068c8 <sbrk_aligned+0x34>
 80068b2:	1cc4      	adds	r4, r0, #3
 80068b4:	f024 0403 	bic.w	r4, r4, #3
 80068b8:	42a0      	cmp	r0, r4
 80068ba:	d007      	beq.n	80068cc <sbrk_aligned+0x38>
 80068bc:	1a21      	subs	r1, r4, r0
 80068be:	4628      	mov	r0, r5
 80068c0:	f000 f87c 	bl	80069bc <_sbrk_r>
 80068c4:	3001      	adds	r0, #1
 80068c6:	d101      	bne.n	80068cc <sbrk_aligned+0x38>
 80068c8:	f04f 34ff 	mov.w	r4, #4294967295
 80068cc:	4620      	mov	r0, r4
 80068ce:	bd70      	pop	{r4, r5, r6, pc}
 80068d0:	20000a90 	.word	0x20000a90

080068d4 <_malloc_r>:
 80068d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068d8:	1ccd      	adds	r5, r1, #3
 80068da:	f025 0503 	bic.w	r5, r5, #3
 80068de:	3508      	adds	r5, #8
 80068e0:	2d0c      	cmp	r5, #12
 80068e2:	bf38      	it	cc
 80068e4:	250c      	movcc	r5, #12
 80068e6:	2d00      	cmp	r5, #0
 80068e8:	4607      	mov	r7, r0
 80068ea:	db01      	blt.n	80068f0 <_malloc_r+0x1c>
 80068ec:	42a9      	cmp	r1, r5
 80068ee:	d905      	bls.n	80068fc <_malloc_r+0x28>
 80068f0:	230c      	movs	r3, #12
 80068f2:	2600      	movs	r6, #0
 80068f4:	603b      	str	r3, [r7, #0]
 80068f6:	4630      	mov	r0, r6
 80068f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068fc:	4e2e      	ldr	r6, [pc, #184]	; (80069b8 <_malloc_r+0xe4>)
 80068fe:	f000 f94b 	bl	8006b98 <__malloc_lock>
 8006902:	6833      	ldr	r3, [r6, #0]
 8006904:	461c      	mov	r4, r3
 8006906:	bb34      	cbnz	r4, 8006956 <_malloc_r+0x82>
 8006908:	4629      	mov	r1, r5
 800690a:	4638      	mov	r0, r7
 800690c:	f7ff ffc2 	bl	8006894 <sbrk_aligned>
 8006910:	1c43      	adds	r3, r0, #1
 8006912:	4604      	mov	r4, r0
 8006914:	d14d      	bne.n	80069b2 <_malloc_r+0xde>
 8006916:	6834      	ldr	r4, [r6, #0]
 8006918:	4626      	mov	r6, r4
 800691a:	2e00      	cmp	r6, #0
 800691c:	d140      	bne.n	80069a0 <_malloc_r+0xcc>
 800691e:	6823      	ldr	r3, [r4, #0]
 8006920:	4631      	mov	r1, r6
 8006922:	4638      	mov	r0, r7
 8006924:	eb04 0803 	add.w	r8, r4, r3
 8006928:	f000 f848 	bl	80069bc <_sbrk_r>
 800692c:	4580      	cmp	r8, r0
 800692e:	d13a      	bne.n	80069a6 <_malloc_r+0xd2>
 8006930:	6821      	ldr	r1, [r4, #0]
 8006932:	3503      	adds	r5, #3
 8006934:	1a6d      	subs	r5, r5, r1
 8006936:	f025 0503 	bic.w	r5, r5, #3
 800693a:	3508      	adds	r5, #8
 800693c:	2d0c      	cmp	r5, #12
 800693e:	bf38      	it	cc
 8006940:	250c      	movcc	r5, #12
 8006942:	4638      	mov	r0, r7
 8006944:	4629      	mov	r1, r5
 8006946:	f7ff ffa5 	bl	8006894 <sbrk_aligned>
 800694a:	3001      	adds	r0, #1
 800694c:	d02b      	beq.n	80069a6 <_malloc_r+0xd2>
 800694e:	6823      	ldr	r3, [r4, #0]
 8006950:	442b      	add	r3, r5
 8006952:	6023      	str	r3, [r4, #0]
 8006954:	e00e      	b.n	8006974 <_malloc_r+0xa0>
 8006956:	6822      	ldr	r2, [r4, #0]
 8006958:	1b52      	subs	r2, r2, r5
 800695a:	d41e      	bmi.n	800699a <_malloc_r+0xc6>
 800695c:	2a0b      	cmp	r2, #11
 800695e:	d916      	bls.n	800698e <_malloc_r+0xba>
 8006960:	1961      	adds	r1, r4, r5
 8006962:	42a3      	cmp	r3, r4
 8006964:	6025      	str	r5, [r4, #0]
 8006966:	bf18      	it	ne
 8006968:	6059      	strne	r1, [r3, #4]
 800696a:	6863      	ldr	r3, [r4, #4]
 800696c:	bf08      	it	eq
 800696e:	6031      	streq	r1, [r6, #0]
 8006970:	5162      	str	r2, [r4, r5]
 8006972:	604b      	str	r3, [r1, #4]
 8006974:	4638      	mov	r0, r7
 8006976:	f104 060b 	add.w	r6, r4, #11
 800697a:	f000 f913 	bl	8006ba4 <__malloc_unlock>
 800697e:	f026 0607 	bic.w	r6, r6, #7
 8006982:	1d23      	adds	r3, r4, #4
 8006984:	1af2      	subs	r2, r6, r3
 8006986:	d0b6      	beq.n	80068f6 <_malloc_r+0x22>
 8006988:	1b9b      	subs	r3, r3, r6
 800698a:	50a3      	str	r3, [r4, r2]
 800698c:	e7b3      	b.n	80068f6 <_malloc_r+0x22>
 800698e:	6862      	ldr	r2, [r4, #4]
 8006990:	42a3      	cmp	r3, r4
 8006992:	bf0c      	ite	eq
 8006994:	6032      	streq	r2, [r6, #0]
 8006996:	605a      	strne	r2, [r3, #4]
 8006998:	e7ec      	b.n	8006974 <_malloc_r+0xa0>
 800699a:	4623      	mov	r3, r4
 800699c:	6864      	ldr	r4, [r4, #4]
 800699e:	e7b2      	b.n	8006906 <_malloc_r+0x32>
 80069a0:	4634      	mov	r4, r6
 80069a2:	6876      	ldr	r6, [r6, #4]
 80069a4:	e7b9      	b.n	800691a <_malloc_r+0x46>
 80069a6:	230c      	movs	r3, #12
 80069a8:	4638      	mov	r0, r7
 80069aa:	603b      	str	r3, [r7, #0]
 80069ac:	f000 f8fa 	bl	8006ba4 <__malloc_unlock>
 80069b0:	e7a1      	b.n	80068f6 <_malloc_r+0x22>
 80069b2:	6025      	str	r5, [r4, #0]
 80069b4:	e7de      	b.n	8006974 <_malloc_r+0xa0>
 80069b6:	bf00      	nop
 80069b8:	20000a8c 	.word	0x20000a8c

080069bc <_sbrk_r>:
 80069bc:	b538      	push	{r3, r4, r5, lr}
 80069be:	2300      	movs	r3, #0
 80069c0:	4d05      	ldr	r5, [pc, #20]	; (80069d8 <_sbrk_r+0x1c>)
 80069c2:	4604      	mov	r4, r0
 80069c4:	4608      	mov	r0, r1
 80069c6:	602b      	str	r3, [r5, #0]
 80069c8:	f7fc f9e6 	bl	8002d98 <_sbrk>
 80069cc:	1c43      	adds	r3, r0, #1
 80069ce:	d102      	bne.n	80069d6 <_sbrk_r+0x1a>
 80069d0:	682b      	ldr	r3, [r5, #0]
 80069d2:	b103      	cbz	r3, 80069d6 <_sbrk_r+0x1a>
 80069d4:	6023      	str	r3, [r4, #0]
 80069d6:	bd38      	pop	{r3, r4, r5, pc}
 80069d8:	20000a94 	.word	0x20000a94

080069dc <_raise_r>:
 80069dc:	291f      	cmp	r1, #31
 80069de:	b538      	push	{r3, r4, r5, lr}
 80069e0:	4604      	mov	r4, r0
 80069e2:	460d      	mov	r5, r1
 80069e4:	d904      	bls.n	80069f0 <_raise_r+0x14>
 80069e6:	2316      	movs	r3, #22
 80069e8:	6003      	str	r3, [r0, #0]
 80069ea:	f04f 30ff 	mov.w	r0, #4294967295
 80069ee:	bd38      	pop	{r3, r4, r5, pc}
 80069f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80069f2:	b112      	cbz	r2, 80069fa <_raise_r+0x1e>
 80069f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80069f8:	b94b      	cbnz	r3, 8006a0e <_raise_r+0x32>
 80069fa:	4620      	mov	r0, r4
 80069fc:	f000 f830 	bl	8006a60 <_getpid_r>
 8006a00:	462a      	mov	r2, r5
 8006a02:	4601      	mov	r1, r0
 8006a04:	4620      	mov	r0, r4
 8006a06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a0a:	f000 b817 	b.w	8006a3c <_kill_r>
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d00a      	beq.n	8006a28 <_raise_r+0x4c>
 8006a12:	1c59      	adds	r1, r3, #1
 8006a14:	d103      	bne.n	8006a1e <_raise_r+0x42>
 8006a16:	2316      	movs	r3, #22
 8006a18:	6003      	str	r3, [r0, #0]
 8006a1a:	2001      	movs	r0, #1
 8006a1c:	e7e7      	b.n	80069ee <_raise_r+0x12>
 8006a1e:	2400      	movs	r4, #0
 8006a20:	4628      	mov	r0, r5
 8006a22:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006a26:	4798      	blx	r3
 8006a28:	2000      	movs	r0, #0
 8006a2a:	e7e0      	b.n	80069ee <_raise_r+0x12>

08006a2c <raise>:
 8006a2c:	4b02      	ldr	r3, [pc, #8]	; (8006a38 <raise+0xc>)
 8006a2e:	4601      	mov	r1, r0
 8006a30:	6818      	ldr	r0, [r3, #0]
 8006a32:	f7ff bfd3 	b.w	80069dc <_raise_r>
 8006a36:	bf00      	nop
 8006a38:	20000010 	.word	0x20000010

08006a3c <_kill_r>:
 8006a3c:	b538      	push	{r3, r4, r5, lr}
 8006a3e:	2300      	movs	r3, #0
 8006a40:	4d06      	ldr	r5, [pc, #24]	; (8006a5c <_kill_r+0x20>)
 8006a42:	4604      	mov	r4, r0
 8006a44:	4608      	mov	r0, r1
 8006a46:	4611      	mov	r1, r2
 8006a48:	602b      	str	r3, [r5, #0]
 8006a4a:	f7fc f922 	bl	8002c92 <_kill>
 8006a4e:	1c43      	adds	r3, r0, #1
 8006a50:	d102      	bne.n	8006a58 <_kill_r+0x1c>
 8006a52:	682b      	ldr	r3, [r5, #0]
 8006a54:	b103      	cbz	r3, 8006a58 <_kill_r+0x1c>
 8006a56:	6023      	str	r3, [r4, #0]
 8006a58:	bd38      	pop	{r3, r4, r5, pc}
 8006a5a:	bf00      	nop
 8006a5c:	20000a94 	.word	0x20000a94

08006a60 <_getpid_r>:
 8006a60:	f7fc b910 	b.w	8002c84 <_getpid>

08006a64 <__sread>:
 8006a64:	b510      	push	{r4, lr}
 8006a66:	460c      	mov	r4, r1
 8006a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a6c:	f000 f8a0 	bl	8006bb0 <_read_r>
 8006a70:	2800      	cmp	r0, #0
 8006a72:	bfab      	itete	ge
 8006a74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a76:	89a3      	ldrhlt	r3, [r4, #12]
 8006a78:	181b      	addge	r3, r3, r0
 8006a7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a7e:	bfac      	ite	ge
 8006a80:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a82:	81a3      	strhlt	r3, [r4, #12]
 8006a84:	bd10      	pop	{r4, pc}

08006a86 <__swrite>:
 8006a86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a8a:	461f      	mov	r7, r3
 8006a8c:	898b      	ldrh	r3, [r1, #12]
 8006a8e:	4605      	mov	r5, r0
 8006a90:	05db      	lsls	r3, r3, #23
 8006a92:	460c      	mov	r4, r1
 8006a94:	4616      	mov	r6, r2
 8006a96:	d505      	bpl.n	8006aa4 <__swrite+0x1e>
 8006a98:	2302      	movs	r3, #2
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aa0:	f000 f868 	bl	8006b74 <_lseek_r>
 8006aa4:	89a3      	ldrh	r3, [r4, #12]
 8006aa6:	4632      	mov	r2, r6
 8006aa8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006aac:	81a3      	strh	r3, [r4, #12]
 8006aae:	4628      	mov	r0, r5
 8006ab0:	463b      	mov	r3, r7
 8006ab2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ab6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006aba:	f000 b817 	b.w	8006aec <_write_r>

08006abe <__sseek>:
 8006abe:	b510      	push	{r4, lr}
 8006ac0:	460c      	mov	r4, r1
 8006ac2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ac6:	f000 f855 	bl	8006b74 <_lseek_r>
 8006aca:	1c43      	adds	r3, r0, #1
 8006acc:	89a3      	ldrh	r3, [r4, #12]
 8006ace:	bf15      	itete	ne
 8006ad0:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ad2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ad6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ada:	81a3      	strheq	r3, [r4, #12]
 8006adc:	bf18      	it	ne
 8006ade:	81a3      	strhne	r3, [r4, #12]
 8006ae0:	bd10      	pop	{r4, pc}

08006ae2 <__sclose>:
 8006ae2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ae6:	f000 b813 	b.w	8006b10 <_close_r>
	...

08006aec <_write_r>:
 8006aec:	b538      	push	{r3, r4, r5, lr}
 8006aee:	4604      	mov	r4, r0
 8006af0:	4608      	mov	r0, r1
 8006af2:	4611      	mov	r1, r2
 8006af4:	2200      	movs	r2, #0
 8006af6:	4d05      	ldr	r5, [pc, #20]	; (8006b0c <_write_r+0x20>)
 8006af8:	602a      	str	r2, [r5, #0]
 8006afa:	461a      	mov	r2, r3
 8006afc:	f7fc f900 	bl	8002d00 <_write>
 8006b00:	1c43      	adds	r3, r0, #1
 8006b02:	d102      	bne.n	8006b0a <_write_r+0x1e>
 8006b04:	682b      	ldr	r3, [r5, #0]
 8006b06:	b103      	cbz	r3, 8006b0a <_write_r+0x1e>
 8006b08:	6023      	str	r3, [r4, #0]
 8006b0a:	bd38      	pop	{r3, r4, r5, pc}
 8006b0c:	20000a94 	.word	0x20000a94

08006b10 <_close_r>:
 8006b10:	b538      	push	{r3, r4, r5, lr}
 8006b12:	2300      	movs	r3, #0
 8006b14:	4d05      	ldr	r5, [pc, #20]	; (8006b2c <_close_r+0x1c>)
 8006b16:	4604      	mov	r4, r0
 8006b18:	4608      	mov	r0, r1
 8006b1a:	602b      	str	r3, [r5, #0]
 8006b1c:	f7fc f90c 	bl	8002d38 <_close>
 8006b20:	1c43      	adds	r3, r0, #1
 8006b22:	d102      	bne.n	8006b2a <_close_r+0x1a>
 8006b24:	682b      	ldr	r3, [r5, #0]
 8006b26:	b103      	cbz	r3, 8006b2a <_close_r+0x1a>
 8006b28:	6023      	str	r3, [r4, #0]
 8006b2a:	bd38      	pop	{r3, r4, r5, pc}
 8006b2c:	20000a94 	.word	0x20000a94

08006b30 <_fstat_r>:
 8006b30:	b538      	push	{r3, r4, r5, lr}
 8006b32:	2300      	movs	r3, #0
 8006b34:	4d06      	ldr	r5, [pc, #24]	; (8006b50 <_fstat_r+0x20>)
 8006b36:	4604      	mov	r4, r0
 8006b38:	4608      	mov	r0, r1
 8006b3a:	4611      	mov	r1, r2
 8006b3c:	602b      	str	r3, [r5, #0]
 8006b3e:	f7fc f906 	bl	8002d4e <_fstat>
 8006b42:	1c43      	adds	r3, r0, #1
 8006b44:	d102      	bne.n	8006b4c <_fstat_r+0x1c>
 8006b46:	682b      	ldr	r3, [r5, #0]
 8006b48:	b103      	cbz	r3, 8006b4c <_fstat_r+0x1c>
 8006b4a:	6023      	str	r3, [r4, #0]
 8006b4c:	bd38      	pop	{r3, r4, r5, pc}
 8006b4e:	bf00      	nop
 8006b50:	20000a94 	.word	0x20000a94

08006b54 <_isatty_r>:
 8006b54:	b538      	push	{r3, r4, r5, lr}
 8006b56:	2300      	movs	r3, #0
 8006b58:	4d05      	ldr	r5, [pc, #20]	; (8006b70 <_isatty_r+0x1c>)
 8006b5a:	4604      	mov	r4, r0
 8006b5c:	4608      	mov	r0, r1
 8006b5e:	602b      	str	r3, [r5, #0]
 8006b60:	f7fc f904 	bl	8002d6c <_isatty>
 8006b64:	1c43      	adds	r3, r0, #1
 8006b66:	d102      	bne.n	8006b6e <_isatty_r+0x1a>
 8006b68:	682b      	ldr	r3, [r5, #0]
 8006b6a:	b103      	cbz	r3, 8006b6e <_isatty_r+0x1a>
 8006b6c:	6023      	str	r3, [r4, #0]
 8006b6e:	bd38      	pop	{r3, r4, r5, pc}
 8006b70:	20000a94 	.word	0x20000a94

08006b74 <_lseek_r>:
 8006b74:	b538      	push	{r3, r4, r5, lr}
 8006b76:	4604      	mov	r4, r0
 8006b78:	4608      	mov	r0, r1
 8006b7a:	4611      	mov	r1, r2
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	4d05      	ldr	r5, [pc, #20]	; (8006b94 <_lseek_r+0x20>)
 8006b80:	602a      	str	r2, [r5, #0]
 8006b82:	461a      	mov	r2, r3
 8006b84:	f7fc f8fc 	bl	8002d80 <_lseek>
 8006b88:	1c43      	adds	r3, r0, #1
 8006b8a:	d102      	bne.n	8006b92 <_lseek_r+0x1e>
 8006b8c:	682b      	ldr	r3, [r5, #0]
 8006b8e:	b103      	cbz	r3, 8006b92 <_lseek_r+0x1e>
 8006b90:	6023      	str	r3, [r4, #0]
 8006b92:	bd38      	pop	{r3, r4, r5, pc}
 8006b94:	20000a94 	.word	0x20000a94

08006b98 <__malloc_lock>:
 8006b98:	4801      	ldr	r0, [pc, #4]	; (8006ba0 <__malloc_lock+0x8>)
 8006b9a:	f7ff bdbd 	b.w	8006718 <__retarget_lock_acquire_recursive>
 8006b9e:	bf00      	nop
 8006ba0:	20000a88 	.word	0x20000a88

08006ba4 <__malloc_unlock>:
 8006ba4:	4801      	ldr	r0, [pc, #4]	; (8006bac <__malloc_unlock+0x8>)
 8006ba6:	f7ff bdb8 	b.w	800671a <__retarget_lock_release_recursive>
 8006baa:	bf00      	nop
 8006bac:	20000a88 	.word	0x20000a88

08006bb0 <_read_r>:
 8006bb0:	b538      	push	{r3, r4, r5, lr}
 8006bb2:	4604      	mov	r4, r0
 8006bb4:	4608      	mov	r0, r1
 8006bb6:	4611      	mov	r1, r2
 8006bb8:	2200      	movs	r2, #0
 8006bba:	4d05      	ldr	r5, [pc, #20]	; (8006bd0 <_read_r+0x20>)
 8006bbc:	602a      	str	r2, [r5, #0]
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	f7fc f881 	bl	8002cc6 <_read>
 8006bc4:	1c43      	adds	r3, r0, #1
 8006bc6:	d102      	bne.n	8006bce <_read_r+0x1e>
 8006bc8:	682b      	ldr	r3, [r5, #0]
 8006bca:	b103      	cbz	r3, 8006bce <_read_r+0x1e>
 8006bcc:	6023      	str	r3, [r4, #0]
 8006bce:	bd38      	pop	{r3, r4, r5, pc}
 8006bd0:	20000a94 	.word	0x20000a94

08006bd4 <roundf>:
 8006bd4:	b508      	push	{r3, lr}
 8006bd6:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8006bda:	3b7f      	subs	r3, #127	; 0x7f
 8006bdc:	2b16      	cmp	r3, #22
 8006bde:	4601      	mov	r1, r0
 8006be0:	4602      	mov	r2, r0
 8006be2:	dc14      	bgt.n	8006c0e <roundf+0x3a>
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	da07      	bge.n	8006bf8 <roundf+0x24>
 8006be8:	3301      	adds	r3, #1
 8006bea:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
 8006bee:	d101      	bne.n	8006bf4 <roundf+0x20>
 8006bf0:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
 8006bf4:	4608      	mov	r0, r1
 8006bf6:	bd08      	pop	{r3, pc}
 8006bf8:	4808      	ldr	r0, [pc, #32]	; (8006c1c <roundf+0x48>)
 8006bfa:	4118      	asrs	r0, r3
 8006bfc:	4201      	tst	r1, r0
 8006bfe:	d0f9      	beq.n	8006bf4 <roundf+0x20>
 8006c00:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006c04:	4119      	asrs	r1, r3
 8006c06:	4411      	add	r1, r2
 8006c08:	ea21 0100 	bic.w	r1, r1, r0
 8006c0c:	e7f2      	b.n	8006bf4 <roundf+0x20>
 8006c0e:	2b80      	cmp	r3, #128	; 0x80
 8006c10:	d1f0      	bne.n	8006bf4 <roundf+0x20>
 8006c12:	f7f9 fec1 	bl	8000998 <__addsf3>
 8006c16:	4601      	mov	r1, r0
 8006c18:	e7ec      	b.n	8006bf4 <roundf+0x20>
 8006c1a:	bf00      	nop
 8006c1c:	007fffff 	.word	0x007fffff

08006c20 <_init>:
 8006c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c22:	bf00      	nop
 8006c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c26:	bc08      	pop	{r3}
 8006c28:	469e      	mov	lr, r3
 8006c2a:	4770      	bx	lr

08006c2c <_fini>:
 8006c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c2e:	bf00      	nop
 8006c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c32:	bc08      	pop	{r3}
 8006c34:	469e      	mov	lr, r3
 8006c36:	4770      	bx	lr
