// Seed: 1614441436
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7, id_8 = id_2;
  tri0 id_9 = 1;
  assign id_8 = id_4;
  tri0 id_10, id_11, id_12;
  parameter id_13 = id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  assign id_9 = id_10;
  wire id_17, id_18;
  wire id_19;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_4;
  nand primCall (id_2, id_3, id_9, id_8, id_11, id_4);
  generate
    for (id_8 = -1; id_8; id_2 = -1) wire id_9;
    wire id_10, id_11;
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_3,
      id_10,
      id_9,
      id_9,
      id_10
  );
endmodule
