|top_level
clk => small8:U_SMALL8.clk
switch[0] => ~NO_FANOUT~
switch[1] => ~NO_FANOUT~
switch[2] => small8:U_SMALL8.inport_in[0]
switch[3] => small8:U_SMALL8.inport_in[1]
switch[4] => small8:U_SMALL8.inport_in[2]
switch[5] => small8:U_SMALL8.inport_in[3]
switch[6] => small8:U_SMALL8.inport_in[4]
switch[7] => small8:U_SMALL8.inport_in[5]
switch[8] => small8:U_SMALL8.inport_in[6]
switch[9] => small8:U_SMALL8.inport_in[7]
button[0] => small8:U_SMALL8.inport1_en
button[1] => small8:U_SMALL8.inport0_en
button[2] => small8:U_SMALL8.rst
led0[0] <= decoder7seg:U_LED0.output[0]
led0[1] <= decoder7seg:U_LED0.output[1]
led0[2] <= decoder7seg:U_LED0.output[2]
led0[3] <= decoder7seg:U_LED0.output[3]
led0[4] <= decoder7seg:U_LED0.output[4]
led0[5] <= decoder7seg:U_LED0.output[5]
led0[6] <= decoder7seg:U_LED0.output[6]
led0_dp <= <VCC>
led1[0] <= decoder7seg:U_LED1.output[0]
led1[1] <= decoder7seg:U_LED1.output[1]
led1[2] <= decoder7seg:U_LED1.output[2]
led1[3] <= decoder7seg:U_LED1.output[3]
led1[4] <= decoder7seg:U_LED1.output[4]
led1[5] <= decoder7seg:U_LED1.output[5]
led1[6] <= decoder7seg:U_LED1.output[6]
led1_dp <= <VCC>
led2[0] <= decoder7seg:U_LED2.output[0]
led2[1] <= decoder7seg:U_LED2.output[1]
led2[2] <= decoder7seg:U_LED2.output[2]
led2[3] <= decoder7seg:U_LED2.output[3]
led2[4] <= decoder7seg:U_LED2.output[4]
led2[5] <= decoder7seg:U_LED2.output[5]
led2[6] <= decoder7seg:U_LED2.output[6]
led2_dp <= <VCC>
led3[0] <= decoder7seg:U_LED3.output[0]
led3[1] <= decoder7seg:U_LED3.output[1]
led3[2] <= decoder7seg:U_LED3.output[2]
led3[3] <= decoder7seg:U_LED3.output[3]
led3[4] <= decoder7seg:U_LED3.output[4]
led3[5] <= decoder7seg:U_LED3.output[5]
led3[6] <= decoder7seg:U_LED3.output[6]
led3_dp <= <VCC>


|top_level|small8:U_SMALL8
clk => datapath:U_DATAPATH.clk
clk => ctrl:U_CONTROLLER.clk
rst => datapath:U_DATAPATH.rst
rst => ctrl:U_CONTROLLER.rst
inport_in[0] => datapath:U_DATAPATH.switches[0]
inport_in[1] => datapath:U_DATAPATH.switches[1]
inport_in[2] => datapath:U_DATAPATH.switches[2]
inport_in[3] => datapath:U_DATAPATH.switches[3]
inport_in[4] => datapath:U_DATAPATH.switches[4]
inport_in[5] => datapath:U_DATAPATH.switches[5]
inport_in[6] => datapath:U_DATAPATH.switches[6]
inport_in[7] => datapath:U_DATAPATH.switches[7]
in_rst => datapath:U_DATAPATH.in_rst
inport0_en => datapath:U_DATAPATH.inport0_en
inport1_en => datapath:U_DATAPATH.inport1_en
outport0[0] <= datapath:U_DATAPATH.outport0[0]
outport0[1] <= datapath:U_DATAPATH.outport0[1]
outport0[2] <= datapath:U_DATAPATH.outport0[2]
outport0[3] <= datapath:U_DATAPATH.outport0[3]
outport0[4] <= datapath:U_DATAPATH.outport0[4]
outport0[5] <= datapath:U_DATAPATH.outport0[5]
outport0[6] <= datapath:U_DATAPATH.outport0[6]
outport0[7] <= datapath:U_DATAPATH.outport0[7]
outport1[0] <= datapath:U_DATAPATH.outport1[0]
outport1[1] <= datapath:U_DATAPATH.outport1[1]
outport1[2] <= datapath:U_DATAPATH.outport1[2]
outport1[3] <= datapath:U_DATAPATH.outport1[3]
outport1[4] <= datapath:U_DATAPATH.outport1[4]
outport1[5] <= datapath:U_DATAPATH.outport1[5]
outport1[6] <= datapath:U_DATAPATH.outport1[6]
outport1[7] <= datapath:U_DATAPATH.outport1[7]


|top_level|small8:U_SMALL8|datapath:U_DATAPATH
clk => reg:U_INPORT0_REG.clk
clk => reg:U_INPORT1_REG.clk
clk => reg:U_OUTPORT0_REG.clk
clk => reg:U_OUTPORT1_REG.clk
clk => reg:U_AR_H.clk
clk => reg:U_AR_L.clk
clk => reg:U_IR.clk
clk => reg:U_PC_H.clk
clk => reg:U_PC_L.clk
clk => reg:U_D.clk
clk => reg:U_A.clk
clk => reg:U_SP_H.clk
clk => reg:U_SP_L.clk
clk => reg:U_X_H.clk
clk => reg:U_X_L.clk
clk => reg:U_b.clk
clk => reg:U_ALU_REG.clk
clk => reg:U_C_REG.clk
clk => reg:U_V_REG.clk
clk => reg:U_S_REG.clk
clk => reg:U_Z_REG.clk
clk => reg:U_EXT_REG.clk
clk => reg:U_INT_REG.clk
clk => mem2:U_MEM.clock
rst => reg:U_OUTPORT0_REG.rst
rst => reg:U_OUTPORT1_REG.rst
rst => reg:U_AR_H.rst
rst => reg:U_AR_L.rst
rst => reg:U_IR.rst
rst => reg:U_PC_H.rst
rst => reg:U_PC_L.rst
rst => reg:U_D.rst
rst => reg:U_A.rst
rst => reg:U_SP_H.rst
rst => reg:U_SP_L.rst
rst => reg:U_X_H.rst
rst => reg:U_X_L.rst
rst => reg:U_b.rst
rst => reg:U_ALU_REG.rst
rst => reg:U_C_REG.rst
rst => reg:U_V_REG.rst
rst => reg:U_S_REG.rst
rst => reg:U_Z_REG.rst
rst => reg:U_EXT_REG.rst
rst => reg:U_INT_REG.rst
switches[0] => reg:U_INPORT0_REG.input[0]
switches[0] => reg:U_INPORT1_REG.input[0]
switches[1] => reg:U_INPORT0_REG.input[1]
switches[1] => reg:U_INPORT1_REG.input[1]
switches[2] => reg:U_INPORT0_REG.input[2]
switches[2] => reg:U_INPORT1_REG.input[2]
switches[3] => reg:U_INPORT0_REG.input[3]
switches[3] => reg:U_INPORT1_REG.input[3]
switches[4] => reg:U_INPORT0_REG.input[4]
switches[4] => reg:U_INPORT1_REG.input[4]
switches[5] => reg:U_INPORT0_REG.input[5]
switches[5] => reg:U_INPORT1_REG.input[5]
switches[6] => reg:U_INPORT0_REG.input[6]
switches[6] => reg:U_INPORT1_REG.input[6]
switches[7] => reg:U_INPORT0_REG.input[7]
switches[7] => reg:U_INPORT1_REG.input[7]
in_rst => reg:U_INPORT0_REG.rst
in_rst => reg:U_INPORT1_REG.rst
int_w_en[0] => my_bus8:U_INT_BUS.w_en[0]
int_w_en[1] => my_bus8:U_INT_BUS.w_en[1]
int_w_en[2] => my_bus8:U_INT_BUS.w_en[2]
int_w_en[3] => my_bus8:U_INT_BUS.w_en[3]
ext_w_en[0] => my_bus8:U_EXT_BUS.w_en[0]
ext_w_en[1] => my_bus8:U_EXT_BUS.w_en[1]
addr_w_en[0] => my_bus16:U_ADDR_BUS.w_en[0]
addr_w_en[1] => my_bus16:U_ADDR_BUS.w_en[1]
mem_wr_en => mem2:U_MEM.wren
alu_sels[0] => alu:U_ALU.sel[0]
alu_sels[1] => alu:U_ALU.sel[1]
alu_sels[2] => alu:U_ALU.sel[2]
alu_sels[3] => alu:U_ALU.sel[3]
pc_incr_sel[0] => gen_mux16:U_PC_INCR_MUX.sel[0]
pc_incr_sel[1] => gen_mux16:U_PC_INCR_MUX.sel[1]
pc_h_sel[0] => gen_mux8:U_PC_H_IN.sel[0]
pc_h_sel[1] => gen_mux8:U_PC_H_IN.sel[1]
pc_l_sel[0] => gen_mux8:U_PC_L_IN.sel[0]
pc_l_sel[1] => gen_mux8:U_PC_L_IN.sel[1]
a_sel[0] => gen_mux8:U_A_MUX.sel[0]
d_sel[0] => gen_mux8:U_D_MUX.sel[0]
sp_incr_sel[0] => gen_mux16:U_SP_INCR_MUX.sel[0]
sp_h_sel[0] => gen_mux8:U_SP_H_IN.sel[0]
sp_l_sel[0] => gen_mux8:U_SP_L_IN.sel[0]
x_incr_sel[0] => gen_mux16:U_X_INCR_MUX.sel[0]
x_h_sel[0] => gen_mux8:U_X_H_IN.sel[0]
x_l_sel[0] => gen_mux8:U_X_L_IN.sel[0]
ar_h_en => reg:U_AR_H.en
ar_l_en => reg:U_AR_L.en
ir_en => reg:U_IR.en
pc_h_en => reg:U_PC_H.en
pc_l_en => reg:U_PC_L.en
d_en => reg:U_D.en
a_en => reg:U_A.en
sp_h_en => reg:U_SP_H.en
sp_l_en => reg:U_SP_L.en
x_h_en => reg:U_X_H.en
x_l_en => reg:U_X_L.en
b_en => reg:U_b.en
c_en => reg:U_C_REG.en
v_en => reg:U_V_REG.en
s_en => reg:U_S_REG.en
z_en => reg:U_Z_REG.en
inport0_en => reg:U_INPORT0_REG.en
inport1_en => reg:U_INPORT1_REG.en
outport0_en => reg:U_OUTPORT0_REG.en
outport1_en => reg:U_OUTPORT1_REG.en
c <= reg:U_C_REG.output[0]
v <= reg:U_V_REG.output[0]
s <= reg:U_S_REG.output[0]
z <= reg:U_Z_REG.output[0]
ir_out[0] <= reg:U_IR.output[0]
ir_out[1] <= reg:U_IR.output[1]
ir_out[2] <= reg:U_IR.output[2]
ir_out[3] <= reg:U_IR.output[3]
ir_out[4] <= reg:U_IR.output[4]
ir_out[5] <= reg:U_IR.output[5]
ir_out[6] <= reg:U_IR.output[6]
ir_out[7] <= reg:U_IR.output[7]
outport0[0] <= reg:U_OUTPORT0_REG.output[0]
outport0[1] <= reg:U_OUTPORT0_REG.output[1]
outport0[2] <= reg:U_OUTPORT0_REG.output[2]
outport0[3] <= reg:U_OUTPORT0_REG.output[3]
outport0[4] <= reg:U_OUTPORT0_REG.output[4]
outport0[5] <= reg:U_OUTPORT0_REG.output[5]
outport0[6] <= reg:U_OUTPORT0_REG.output[6]
outport0[7] <= reg:U_OUTPORT0_REG.output[7]
outport1[0] <= reg:U_OUTPORT1_REG.output[0]
outport1[1] <= reg:U_OUTPORT1_REG.output[1]
outport1[2] <= reg:U_OUTPORT1_REG.output[2]
outport1[3] <= reg:U_OUTPORT1_REG.output[3]
outport1[4] <= reg:U_OUTPORT1_REG.output[4]
outport1[5] <= reg:U_OUTPORT1_REG.output[5]
outport1[6] <= reg:U_OUTPORT1_REG.output[6]
outport1[7] <= reg:U_OUTPORT1_REG.output[7]
addr[0] <= my_bus16:U_ADDR_BUS.output[0]
addr[1] <= my_bus16:U_ADDR_BUS.output[1]
addr[2] <= my_bus16:U_ADDR_BUS.output[2]
addr[3] <= my_bus16:U_ADDR_BUS.output[3]
addr[4] <= my_bus16:U_ADDR_BUS.output[4]
addr[5] <= my_bus16:U_ADDR_BUS.output[5]
addr[6] <= my_bus16:U_ADDR_BUS.output[6]
addr[7] <= my_bus16:U_ADDR_BUS.output[7]
addr[8] <= my_bus16:U_ADDR_BUS.output[8]
addr[9] <= my_bus16:U_ADDR_BUS.output[9]
addr[10] <= my_bus16:U_ADDR_BUS.output[10]
addr[11] <= my_bus16:U_ADDR_BUS.output[11]
addr[12] <= my_bus16:U_ADDR_BUS.output[12]
addr[13] <= my_bus16:U_ADDR_BUS.output[13]
addr[14] <= my_bus16:U_ADDR_BUS.output[14]
addr[15] <= my_bus16:U_ADDR_BUS.output[15]


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|my_bus8:U_EXT_BUS
input[3][0] => gen_mux8:U_MUX.input[3][0]
input[3][1] => gen_mux8:U_MUX.input[3][1]
input[3][2] => gen_mux8:U_MUX.input[3][2]
input[3][3] => gen_mux8:U_MUX.input[3][3]
input[3][4] => gen_mux8:U_MUX.input[3][4]
input[3][5] => gen_mux8:U_MUX.input[3][5]
input[3][6] => gen_mux8:U_MUX.input[3][6]
input[3][7] => gen_mux8:U_MUX.input[3][7]
input[2][0] => gen_mux8:U_MUX.input[2][0]
input[2][1] => gen_mux8:U_MUX.input[2][1]
input[2][2] => gen_mux8:U_MUX.input[2][2]
input[2][3] => gen_mux8:U_MUX.input[2][3]
input[2][4] => gen_mux8:U_MUX.input[2][4]
input[2][5] => gen_mux8:U_MUX.input[2][5]
input[2][6] => gen_mux8:U_MUX.input[2][6]
input[2][7] => gen_mux8:U_MUX.input[2][7]
input[1][0] => gen_mux8:U_MUX.input[1][0]
input[1][1] => gen_mux8:U_MUX.input[1][1]
input[1][2] => gen_mux8:U_MUX.input[1][2]
input[1][3] => gen_mux8:U_MUX.input[1][3]
input[1][4] => gen_mux8:U_MUX.input[1][4]
input[1][5] => gen_mux8:U_MUX.input[1][5]
input[1][6] => gen_mux8:U_MUX.input[1][6]
input[1][7] => gen_mux8:U_MUX.input[1][7]
input[0][0] => gen_mux8:U_MUX.input[0][0]
input[0][1] => gen_mux8:U_MUX.input[0][1]
input[0][2] => gen_mux8:U_MUX.input[0][2]
input[0][3] => gen_mux8:U_MUX.input[0][3]
input[0][4] => gen_mux8:U_MUX.input[0][4]
input[0][5] => gen_mux8:U_MUX.input[0][5]
input[0][6] => gen_mux8:U_MUX.input[0][6]
input[0][7] => gen_mux8:U_MUX.input[0][7]
w_en[0] => gen_mux8:U_MUX.sel[0]
w_en[1] => gen_mux8:U_MUX.sel[1]
output[0] <= gen_mux8:U_MUX.output[0]
output[1] <= gen_mux8:U_MUX.output[1]
output[2] <= gen_mux8:U_MUX.output[2]
output[3] <= gen_mux8:U_MUX.output[3]
output[4] <= gen_mux8:U_MUX.output[4]
output[5] <= gen_mux8:U_MUX.output[5]
output[6] <= gen_mux8:U_MUX.output[6]
output[7] <= gen_mux8:U_MUX.output[7]


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|my_bus8:U_EXT_BUS|gen_mux8:U_MUX
input[3][0] => Mux7.IN3
input[3][1] => Mux6.IN3
input[3][2] => Mux5.IN3
input[3][3] => Mux4.IN3
input[3][4] => Mux3.IN3
input[3][5] => Mux2.IN3
input[3][6] => Mux1.IN3
input[3][7] => Mux0.IN3
input[2][0] => Mux7.IN2
input[2][1] => Mux6.IN2
input[2][2] => Mux5.IN2
input[2][3] => Mux4.IN2
input[2][4] => Mux3.IN2
input[2][5] => Mux2.IN2
input[2][6] => Mux1.IN2
input[2][7] => Mux0.IN2
input[1][0] => Mux7.IN1
input[1][1] => Mux6.IN1
input[1][2] => Mux5.IN1
input[1][3] => Mux4.IN1
input[1][4] => Mux3.IN1
input[1][5] => Mux2.IN1
input[1][6] => Mux1.IN1
input[1][7] => Mux0.IN1
input[0][0] => Mux7.IN0
input[0][1] => Mux6.IN0
input[0][2] => Mux5.IN0
input[0][3] => Mux4.IN0
input[0][4] => Mux3.IN0
input[0][5] => Mux2.IN0
input[0][6] => Mux1.IN0
input[0][7] => Mux0.IN0
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_INPORT0_REG
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_INPORT1_REG
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_OUTPORT0_REG
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_OUTPORT1_REG
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|my_bus16:U_ADDR_BUS
input[3][0] => gen_mux16:U_MUX.input[3][0]
input[3][1] => gen_mux16:U_MUX.input[3][1]
input[3][2] => gen_mux16:U_MUX.input[3][2]
input[3][3] => gen_mux16:U_MUX.input[3][3]
input[3][4] => gen_mux16:U_MUX.input[3][4]
input[3][5] => gen_mux16:U_MUX.input[3][5]
input[3][6] => gen_mux16:U_MUX.input[3][6]
input[3][7] => gen_mux16:U_MUX.input[3][7]
input[3][8] => gen_mux16:U_MUX.input[3][8]
input[3][9] => gen_mux16:U_MUX.input[3][9]
input[3][10] => gen_mux16:U_MUX.input[3][10]
input[3][11] => gen_mux16:U_MUX.input[3][11]
input[3][12] => gen_mux16:U_MUX.input[3][12]
input[3][13] => gen_mux16:U_MUX.input[3][13]
input[3][14] => gen_mux16:U_MUX.input[3][14]
input[3][15] => gen_mux16:U_MUX.input[3][15]
input[2][0] => gen_mux16:U_MUX.input[2][0]
input[2][1] => gen_mux16:U_MUX.input[2][1]
input[2][2] => gen_mux16:U_MUX.input[2][2]
input[2][3] => gen_mux16:U_MUX.input[2][3]
input[2][4] => gen_mux16:U_MUX.input[2][4]
input[2][5] => gen_mux16:U_MUX.input[2][5]
input[2][6] => gen_mux16:U_MUX.input[2][6]
input[2][7] => gen_mux16:U_MUX.input[2][7]
input[2][8] => gen_mux16:U_MUX.input[2][8]
input[2][9] => gen_mux16:U_MUX.input[2][9]
input[2][10] => gen_mux16:U_MUX.input[2][10]
input[2][11] => gen_mux16:U_MUX.input[2][11]
input[2][12] => gen_mux16:U_MUX.input[2][12]
input[2][13] => gen_mux16:U_MUX.input[2][13]
input[2][14] => gen_mux16:U_MUX.input[2][14]
input[2][15] => gen_mux16:U_MUX.input[2][15]
input[1][0] => gen_mux16:U_MUX.input[1][0]
input[1][1] => gen_mux16:U_MUX.input[1][1]
input[1][2] => gen_mux16:U_MUX.input[1][2]
input[1][3] => gen_mux16:U_MUX.input[1][3]
input[1][4] => gen_mux16:U_MUX.input[1][4]
input[1][5] => gen_mux16:U_MUX.input[1][5]
input[1][6] => gen_mux16:U_MUX.input[1][6]
input[1][7] => gen_mux16:U_MUX.input[1][7]
input[1][8] => gen_mux16:U_MUX.input[1][8]
input[1][9] => gen_mux16:U_MUX.input[1][9]
input[1][10] => gen_mux16:U_MUX.input[1][10]
input[1][11] => gen_mux16:U_MUX.input[1][11]
input[1][12] => gen_mux16:U_MUX.input[1][12]
input[1][13] => gen_mux16:U_MUX.input[1][13]
input[1][14] => gen_mux16:U_MUX.input[1][14]
input[1][15] => gen_mux16:U_MUX.input[1][15]
input[0][0] => gen_mux16:U_MUX.input[0][0]
input[0][1] => gen_mux16:U_MUX.input[0][1]
input[0][2] => gen_mux16:U_MUX.input[0][2]
input[0][3] => gen_mux16:U_MUX.input[0][3]
input[0][4] => gen_mux16:U_MUX.input[0][4]
input[0][5] => gen_mux16:U_MUX.input[0][5]
input[0][6] => gen_mux16:U_MUX.input[0][6]
input[0][7] => gen_mux16:U_MUX.input[0][7]
input[0][8] => gen_mux16:U_MUX.input[0][8]
input[0][9] => gen_mux16:U_MUX.input[0][9]
input[0][10] => gen_mux16:U_MUX.input[0][10]
input[0][11] => gen_mux16:U_MUX.input[0][11]
input[0][12] => gen_mux16:U_MUX.input[0][12]
input[0][13] => gen_mux16:U_MUX.input[0][13]
input[0][14] => gen_mux16:U_MUX.input[0][14]
input[0][15] => gen_mux16:U_MUX.input[0][15]
w_en[0] => gen_mux16:U_MUX.sel[0]
w_en[1] => gen_mux16:U_MUX.sel[1]
output[0] <= gen_mux16:U_MUX.output[0]
output[1] <= gen_mux16:U_MUX.output[1]
output[2] <= gen_mux16:U_MUX.output[2]
output[3] <= gen_mux16:U_MUX.output[3]
output[4] <= gen_mux16:U_MUX.output[4]
output[5] <= gen_mux16:U_MUX.output[5]
output[6] <= gen_mux16:U_MUX.output[6]
output[7] <= gen_mux16:U_MUX.output[7]
output[8] <= gen_mux16:U_MUX.output[8]
output[9] <= gen_mux16:U_MUX.output[9]
output[10] <= gen_mux16:U_MUX.output[10]
output[11] <= gen_mux16:U_MUX.output[11]
output[12] <= gen_mux16:U_MUX.output[12]
output[13] <= gen_mux16:U_MUX.output[13]
output[14] <= gen_mux16:U_MUX.output[14]
output[15] <= gen_mux16:U_MUX.output[15]


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|my_bus16:U_ADDR_BUS|gen_mux16:U_MUX
input[3][0] => Mux15.IN3
input[3][1] => Mux14.IN3
input[3][2] => Mux13.IN3
input[3][3] => Mux12.IN3
input[3][4] => Mux11.IN3
input[3][5] => Mux10.IN3
input[3][6] => Mux9.IN3
input[3][7] => Mux8.IN3
input[3][8] => Mux7.IN3
input[3][9] => Mux6.IN3
input[3][10] => Mux5.IN3
input[3][11] => Mux4.IN3
input[3][12] => Mux3.IN3
input[3][13] => Mux2.IN3
input[3][14] => Mux1.IN3
input[3][15] => Mux0.IN3
input[2][0] => Mux15.IN2
input[2][1] => Mux14.IN2
input[2][2] => Mux13.IN2
input[2][3] => Mux12.IN2
input[2][4] => Mux11.IN2
input[2][5] => Mux10.IN2
input[2][6] => Mux9.IN2
input[2][7] => Mux8.IN2
input[2][8] => Mux7.IN2
input[2][9] => Mux6.IN2
input[2][10] => Mux5.IN2
input[2][11] => Mux4.IN2
input[2][12] => Mux3.IN2
input[2][13] => Mux2.IN2
input[2][14] => Mux1.IN2
input[2][15] => Mux0.IN2
input[1][0] => Mux15.IN1
input[1][1] => Mux14.IN1
input[1][2] => Mux13.IN1
input[1][3] => Mux12.IN1
input[1][4] => Mux11.IN1
input[1][5] => Mux10.IN1
input[1][6] => Mux9.IN1
input[1][7] => Mux8.IN1
input[1][8] => Mux7.IN1
input[1][9] => Mux6.IN1
input[1][10] => Mux5.IN1
input[1][11] => Mux4.IN1
input[1][12] => Mux3.IN1
input[1][13] => Mux2.IN1
input[1][14] => Mux1.IN1
input[1][15] => Mux0.IN1
input[0][0] => Mux15.IN0
input[0][1] => Mux14.IN0
input[0][2] => Mux13.IN0
input[0][3] => Mux12.IN0
input[0][4] => Mux11.IN0
input[0][5] => Mux10.IN0
input[0][6] => Mux9.IN0
input[0][7] => Mux8.IN0
input[0][8] => Mux7.IN0
input[0][9] => Mux6.IN0
input[0][10] => Mux5.IN0
input[0][11] => Mux4.IN0
input[0][12] => Mux3.IN0
input[0][13] => Mux2.IN0
input[0][14] => Mux1.IN0
input[0][15] => Mux0.IN0
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|my_bus8:U_INT_BUS
input[9][0] => gen_mux8:U_MUX.input[9][0]
input[9][1] => gen_mux8:U_MUX.input[9][1]
input[9][2] => gen_mux8:U_MUX.input[9][2]
input[9][3] => gen_mux8:U_MUX.input[9][3]
input[9][4] => gen_mux8:U_MUX.input[9][4]
input[9][5] => gen_mux8:U_MUX.input[9][5]
input[9][6] => gen_mux8:U_MUX.input[9][6]
input[9][7] => gen_mux8:U_MUX.input[9][7]
input[8][0] => gen_mux8:U_MUX.input[8][0]
input[8][1] => gen_mux8:U_MUX.input[8][1]
input[8][2] => gen_mux8:U_MUX.input[8][2]
input[8][3] => gen_mux8:U_MUX.input[8][3]
input[8][4] => gen_mux8:U_MUX.input[8][4]
input[8][5] => gen_mux8:U_MUX.input[8][5]
input[8][6] => gen_mux8:U_MUX.input[8][6]
input[8][7] => gen_mux8:U_MUX.input[8][7]
input[7][0] => gen_mux8:U_MUX.input[7][0]
input[7][1] => gen_mux8:U_MUX.input[7][1]
input[7][2] => gen_mux8:U_MUX.input[7][2]
input[7][3] => gen_mux8:U_MUX.input[7][3]
input[7][4] => gen_mux8:U_MUX.input[7][4]
input[7][5] => gen_mux8:U_MUX.input[7][5]
input[7][6] => gen_mux8:U_MUX.input[7][6]
input[7][7] => gen_mux8:U_MUX.input[7][7]
input[6][0] => gen_mux8:U_MUX.input[6][0]
input[6][1] => gen_mux8:U_MUX.input[6][1]
input[6][2] => gen_mux8:U_MUX.input[6][2]
input[6][3] => gen_mux8:U_MUX.input[6][3]
input[6][4] => gen_mux8:U_MUX.input[6][4]
input[6][5] => gen_mux8:U_MUX.input[6][5]
input[6][6] => gen_mux8:U_MUX.input[6][6]
input[6][7] => gen_mux8:U_MUX.input[6][7]
input[5][0] => gen_mux8:U_MUX.input[5][0]
input[5][1] => gen_mux8:U_MUX.input[5][1]
input[5][2] => gen_mux8:U_MUX.input[5][2]
input[5][3] => gen_mux8:U_MUX.input[5][3]
input[5][4] => gen_mux8:U_MUX.input[5][4]
input[5][5] => gen_mux8:U_MUX.input[5][5]
input[5][6] => gen_mux8:U_MUX.input[5][6]
input[5][7] => gen_mux8:U_MUX.input[5][7]
input[4][0] => gen_mux8:U_MUX.input[4][0]
input[4][1] => gen_mux8:U_MUX.input[4][1]
input[4][2] => gen_mux8:U_MUX.input[4][2]
input[4][3] => gen_mux8:U_MUX.input[4][3]
input[4][4] => gen_mux8:U_MUX.input[4][4]
input[4][5] => gen_mux8:U_MUX.input[4][5]
input[4][6] => gen_mux8:U_MUX.input[4][6]
input[4][7] => gen_mux8:U_MUX.input[4][7]
input[3][0] => gen_mux8:U_MUX.input[3][0]
input[3][1] => gen_mux8:U_MUX.input[3][1]
input[3][2] => gen_mux8:U_MUX.input[3][2]
input[3][3] => gen_mux8:U_MUX.input[3][3]
input[3][4] => gen_mux8:U_MUX.input[3][4]
input[3][5] => gen_mux8:U_MUX.input[3][5]
input[3][6] => gen_mux8:U_MUX.input[3][6]
input[3][7] => gen_mux8:U_MUX.input[3][7]
input[2][0] => gen_mux8:U_MUX.input[2][0]
input[2][1] => gen_mux8:U_MUX.input[2][1]
input[2][2] => gen_mux8:U_MUX.input[2][2]
input[2][3] => gen_mux8:U_MUX.input[2][3]
input[2][4] => gen_mux8:U_MUX.input[2][4]
input[2][5] => gen_mux8:U_MUX.input[2][5]
input[2][6] => gen_mux8:U_MUX.input[2][6]
input[2][7] => gen_mux8:U_MUX.input[2][7]
input[1][0] => gen_mux8:U_MUX.input[1][0]
input[1][1] => gen_mux8:U_MUX.input[1][1]
input[1][2] => gen_mux8:U_MUX.input[1][2]
input[1][3] => gen_mux8:U_MUX.input[1][3]
input[1][4] => gen_mux8:U_MUX.input[1][4]
input[1][5] => gen_mux8:U_MUX.input[1][5]
input[1][6] => gen_mux8:U_MUX.input[1][6]
input[1][7] => gen_mux8:U_MUX.input[1][7]
input[0][0] => gen_mux8:U_MUX.input[0][0]
input[0][1] => gen_mux8:U_MUX.input[0][1]
input[0][2] => gen_mux8:U_MUX.input[0][2]
input[0][3] => gen_mux8:U_MUX.input[0][3]
input[0][4] => gen_mux8:U_MUX.input[0][4]
input[0][5] => gen_mux8:U_MUX.input[0][5]
input[0][6] => gen_mux8:U_MUX.input[0][6]
input[0][7] => gen_mux8:U_MUX.input[0][7]
w_en[0] => gen_mux8:U_MUX.sel[0]
w_en[1] => gen_mux8:U_MUX.sel[1]
w_en[2] => gen_mux8:U_MUX.sel[2]
w_en[3] => gen_mux8:U_MUX.sel[3]
output[0] <= gen_mux8:U_MUX.output[0]
output[1] <= gen_mux8:U_MUX.output[1]
output[2] <= gen_mux8:U_MUX.output[2]
output[3] <= gen_mux8:U_MUX.output[3]
output[4] <= gen_mux8:U_MUX.output[4]
output[5] <= gen_mux8:U_MUX.output[5]
output[6] <= gen_mux8:U_MUX.output[6]
output[7] <= gen_mux8:U_MUX.output[7]


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|my_bus8:U_INT_BUS|gen_mux8:U_MUX
input[9][0] => Mux7.IN15
input[9][1] => Mux6.IN15
input[9][2] => Mux5.IN15
input[9][3] => Mux4.IN15
input[9][4] => Mux3.IN15
input[9][5] => Mux2.IN15
input[9][6] => Mux1.IN15
input[9][7] => Mux0.IN15
input[8][0] => Mux7.IN14
input[8][1] => Mux6.IN14
input[8][2] => Mux5.IN14
input[8][3] => Mux4.IN14
input[8][4] => Mux3.IN14
input[8][5] => Mux2.IN14
input[8][6] => Mux1.IN14
input[8][7] => Mux0.IN14
input[7][0] => Mux7.IN13
input[7][1] => Mux6.IN13
input[7][2] => Mux5.IN13
input[7][3] => Mux4.IN13
input[7][4] => Mux3.IN13
input[7][5] => Mux2.IN13
input[7][6] => Mux1.IN13
input[7][7] => Mux0.IN13
input[6][0] => Mux7.IN12
input[6][1] => Mux6.IN12
input[6][2] => Mux5.IN12
input[6][3] => Mux4.IN12
input[6][4] => Mux3.IN12
input[6][5] => Mux2.IN12
input[6][6] => Mux1.IN12
input[6][7] => Mux0.IN12
input[5][0] => Mux7.IN11
input[5][1] => Mux6.IN11
input[5][2] => Mux5.IN11
input[5][3] => Mux4.IN11
input[5][4] => Mux3.IN11
input[5][5] => Mux2.IN11
input[5][6] => Mux1.IN11
input[5][7] => Mux0.IN11
input[4][0] => Mux7.IN10
input[4][1] => Mux6.IN10
input[4][2] => Mux5.IN10
input[4][3] => Mux4.IN10
input[4][4] => Mux3.IN10
input[4][5] => Mux2.IN10
input[4][6] => Mux1.IN10
input[4][7] => Mux0.IN10
input[3][0] => Mux7.IN9
input[3][1] => Mux6.IN9
input[3][2] => Mux5.IN9
input[3][3] => Mux4.IN9
input[3][4] => Mux3.IN9
input[3][5] => Mux2.IN9
input[3][6] => Mux1.IN9
input[3][7] => Mux0.IN9
input[2][0] => Mux7.IN8
input[2][1] => Mux6.IN8
input[2][2] => Mux5.IN8
input[2][3] => Mux4.IN8
input[2][4] => Mux3.IN8
input[2][5] => Mux2.IN8
input[2][6] => Mux1.IN8
input[2][7] => Mux0.IN8
input[1][0] => Mux7.IN7
input[1][1] => Mux6.IN7
input[1][2] => Mux5.IN7
input[1][3] => Mux4.IN7
input[1][4] => Mux3.IN7
input[1][5] => Mux2.IN7
input[1][6] => Mux1.IN7
input[1][7] => Mux0.IN7
input[0][0] => Mux7.IN6
input[0][1] => Mux6.IN6
input[0][2] => Mux5.IN6
input[0][3] => Mux4.IN6
input[0][4] => Mux3.IN6
input[0][5] => Mux2.IN6
input[0][6] => Mux1.IN6
input[0][7] => Mux0.IN6
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_AR_H
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_AR_L
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_IR
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|gen_mux8:U_PC_H_IN
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
input[1][0] => Mux7.IN2
input[1][1] => Mux6.IN2
input[1][2] => Mux5.IN2
input[1][3] => Mux4.IN2
input[1][4] => Mux3.IN2
input[1][5] => Mux2.IN2
input[1][6] => Mux1.IN2
input[1][7] => Mux0.IN2
input[0][0] => Mux7.IN1
input[0][1] => Mux6.IN1
input[0][2] => Mux5.IN1
input[0][3] => Mux4.IN1
input[0][4] => Mux3.IN1
input[0][5] => Mux2.IN1
input[0][6] => Mux1.IN1
input[0][7] => Mux0.IN1
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_PC_H
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|gen_mux8:U_PC_L_IN
input[2][0] => Mux7.IN3
input[2][1] => Mux6.IN3
input[2][2] => Mux5.IN3
input[2][3] => Mux4.IN3
input[2][4] => Mux3.IN3
input[2][5] => Mux2.IN3
input[2][6] => Mux1.IN3
input[2][7] => Mux0.IN3
input[1][0] => Mux7.IN2
input[1][1] => Mux6.IN2
input[1][2] => Mux5.IN2
input[1][3] => Mux4.IN2
input[1][4] => Mux3.IN2
input[1][5] => Mux2.IN2
input[1][6] => Mux1.IN2
input[1][7] => Mux0.IN2
input[0][0] => Mux7.IN1
input[0][1] => Mux6.IN1
input[0][2] => Mux5.IN1
input[0][3] => Mux4.IN1
input[0][4] => Mux3.IN1
input[0][5] => Mux2.IN1
input[0][6] => Mux1.IN1
input[0][7] => Mux0.IN1
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_PC_L
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|gen_mux16:U_PC_INCR_MUX
input[2][0] => Mux15.IN3
input[2][1] => Mux14.IN3
input[2][2] => Mux13.IN3
input[2][3] => Mux12.IN3
input[2][4] => Mux11.IN3
input[2][5] => Mux10.IN3
input[2][6] => Mux9.IN3
input[2][7] => Mux8.IN3
input[2][8] => Mux7.IN3
input[2][9] => Mux6.IN3
input[2][10] => Mux5.IN3
input[2][11] => Mux4.IN3
input[2][12] => Mux3.IN3
input[2][13] => Mux2.IN3
input[2][14] => Mux1.IN3
input[2][15] => Mux0.IN3
input[1][0] => Mux15.IN2
input[1][1] => Mux14.IN2
input[1][2] => Mux13.IN2
input[1][3] => Mux12.IN2
input[1][4] => Mux11.IN2
input[1][5] => Mux10.IN2
input[1][6] => Mux9.IN2
input[1][7] => Mux8.IN2
input[1][8] => Mux7.IN2
input[1][9] => Mux6.IN2
input[1][10] => Mux5.IN2
input[1][11] => Mux4.IN2
input[1][12] => Mux3.IN2
input[1][13] => Mux2.IN2
input[1][14] => Mux1.IN2
input[1][15] => Mux0.IN2
input[0][0] => Mux15.IN1
input[0][1] => Mux14.IN1
input[0][2] => Mux13.IN1
input[0][3] => Mux12.IN1
input[0][4] => Mux11.IN1
input[0][5] => Mux10.IN1
input[0][6] => Mux9.IN1
input[0][7] => Mux8.IN1
input[0][8] => Mux7.IN1
input[0][9] => Mux6.IN1
input[0][10] => Mux5.IN1
input[0][11] => Mux4.IN1
input[0][12] => Mux3.IN1
input[0][13] => Mux2.IN1
input[0][14] => Mux1.IN1
input[0][15] => Mux0.IN1
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|gen_mux8:U_D_MUX
input[1][0] => output.DATAB
input[1][1] => output.DATAB
input[1][2] => output.DATAB
input[1][3] => output.DATAB
input[1][4] => output.DATAB
input[1][5] => output.DATAB
input[1][6] => output.DATAB
input[1][7] => output.DATAB
input[0][0] => output.DATAA
input[0][1] => output.DATAA
input[0][2] => output.DATAA
input[0][3] => output.DATAA
input[0][4] => output.DATAA
input[0][5] => output.DATAA
input[0][6] => output.DATAA
input[0][7] => output.DATAA
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_D
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|gen_mux8:U_A_MUX
input[1][0] => output.DATAB
input[1][1] => output.DATAB
input[1][2] => output.DATAB
input[1][3] => output.DATAB
input[1][4] => output.DATAB
input[1][5] => output.DATAB
input[1][6] => output.DATAB
input[1][7] => output.DATAB
input[0][0] => output.DATAA
input[0][1] => output.DATAA
input[0][2] => output.DATAA
input[0][3] => output.DATAA
input[0][4] => output.DATAA
input[0][5] => output.DATAA
input[0][6] => output.DATAA
input[0][7] => output.DATAA
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_A
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|gen_mux8:U_SP_H_IN
input[1][0] => output.DATAB
input[1][1] => output.DATAB
input[1][2] => output.DATAB
input[1][3] => output.DATAB
input[1][4] => output.DATAB
input[1][5] => output.DATAB
input[1][6] => output.DATAB
input[1][7] => output.DATAB
input[0][0] => output.DATAA
input[0][1] => output.DATAA
input[0][2] => output.DATAA
input[0][3] => output.DATAA
input[0][4] => output.DATAA
input[0][5] => output.DATAA
input[0][6] => output.DATAA
input[0][7] => output.DATAA
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_SP_H
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|gen_mux8:U_SP_L_IN
input[1][0] => output.DATAB
input[1][1] => output.DATAB
input[1][2] => output.DATAB
input[1][3] => output.DATAB
input[1][4] => output.DATAB
input[1][5] => output.DATAB
input[1][6] => output.DATAB
input[1][7] => output.DATAB
input[0][0] => output.DATAA
input[0][1] => output.DATAA
input[0][2] => output.DATAA
input[0][3] => output.DATAA
input[0][4] => output.DATAA
input[0][5] => output.DATAA
input[0][6] => output.DATAA
input[0][7] => output.DATAA
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_SP_L
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|gen_mux16:U_SP_INCR_MUX
input[1][0] => output.DATAB
input[1][1] => output.DATAB
input[1][2] => output.DATAB
input[1][3] => output.DATAB
input[1][4] => output.DATAB
input[1][5] => output.DATAB
input[1][6] => output.DATAB
input[1][7] => output.DATAB
input[1][8] => output.DATAB
input[1][9] => output.DATAB
input[1][10] => output.DATAB
input[1][11] => output.DATAB
input[1][12] => output.DATAB
input[1][13] => output.DATAB
input[1][14] => output.DATAB
input[1][15] => output.DATAB
input[0][0] => output.DATAA
input[0][1] => output.DATAA
input[0][2] => output.DATAA
input[0][3] => output.DATAA
input[0][4] => output.DATAA
input[0][5] => output.DATAA
input[0][6] => output.DATAA
input[0][7] => output.DATAA
input[0][8] => output.DATAA
input[0][9] => output.DATAA
input[0][10] => output.DATAA
input[0][11] => output.DATAA
input[0][12] => output.DATAA
input[0][13] => output.DATAA
input[0][14] => output.DATAA
input[0][15] => output.DATAA
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|gen_mux8:U_X_H_IN
input[1][0] => output.DATAB
input[1][1] => output.DATAB
input[1][2] => output.DATAB
input[1][3] => output.DATAB
input[1][4] => output.DATAB
input[1][5] => output.DATAB
input[1][6] => output.DATAB
input[1][7] => output.DATAB
input[0][0] => output.DATAA
input[0][1] => output.DATAA
input[0][2] => output.DATAA
input[0][3] => output.DATAA
input[0][4] => output.DATAA
input[0][5] => output.DATAA
input[0][6] => output.DATAA
input[0][7] => output.DATAA
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_X_H
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|gen_mux8:U_X_L_IN
input[1][0] => output.DATAB
input[1][1] => output.DATAB
input[1][2] => output.DATAB
input[1][3] => output.DATAB
input[1][4] => output.DATAB
input[1][5] => output.DATAB
input[1][6] => output.DATAB
input[1][7] => output.DATAB
input[0][0] => output.DATAA
input[0][1] => output.DATAA
input[0][2] => output.DATAA
input[0][3] => output.DATAA
input[0][4] => output.DATAA
input[0][5] => output.DATAA
input[0][6] => output.DATAA
input[0][7] => output.DATAA
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_X_L
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|gen_mux16:U_X_INCR_MUX
input[1][0] => output.DATAB
input[1][1] => output.DATAB
input[1][2] => output.DATAB
input[1][3] => output.DATAB
input[1][4] => output.DATAB
input[1][5] => output.DATAB
input[1][6] => output.DATAB
input[1][7] => output.DATAB
input[1][8] => output.DATAB
input[1][9] => output.DATAB
input[1][10] => output.DATAB
input[1][11] => output.DATAB
input[1][12] => output.DATAB
input[1][13] => output.DATAB
input[1][14] => output.DATAB
input[1][15] => output.DATAB
input[0][0] => output.DATAA
input[0][1] => output.DATAA
input[0][2] => output.DATAA
input[0][3] => output.DATAA
input[0][4] => output.DATAA
input[0][5] => output.DATAA
input[0][6] => output.DATAA
input[0][7] => output.DATAA
input[0][8] => output.DATAA
input[0][9] => output.DATAA
input[0][10] => output.DATAA
input[0][11] => output.DATAA
input[0][12] => output.DATAA
input[0][13] => output.DATAA
input[0][14] => output.DATAA
input[0][15] => output.DATAA
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
sel[0] => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_b
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|alu:U_ALU
input1[0] => Add0.IN8
input1[0] => Add2.IN7
input1[0] => Add3.IN16
input1[0] => LessThan0.IN8
input1[0] => Add5.IN14
input1[0] => res.IN0
input1[0] => res.IN0
input1[0] => res.IN0
input1[0] => Add6.IN16
input1[0] => Add7.IN16
input1[0] => Mux6.IN14
input1[0] => Mux6.IN15
input1[0] => Mux7.IN14
input1[0] => Mux14.IN14
input1[0] => Mux14.IN15
input1[0] => Mux15.IN14
input1[0] => Mux16.IN6
input1[0] => Mux16.IN7
input1[0] => Mux17.IN14
input1[0] => Mux17.IN15
input1[1] => Add0.IN7
input1[1] => Add2.IN6
input1[1] => Add3.IN15
input1[1] => LessThan0.IN7
input1[1] => Add5.IN13
input1[1] => res.IN0
input1[1] => res.IN0
input1[1] => res.IN0
input1[1] => Add6.IN15
input1[1] => Add7.IN15
input1[1] => Mux5.IN14
input1[1] => Mux5.IN15
input1[1] => Mux6.IN13
input1[1] => Mux7.IN12
input1[1] => Mux7.IN13
input1[1] => Mux13.IN14
input1[1] => Mux13.IN15
input1[1] => Mux14.IN13
input1[1] => Mux15.IN12
input1[1] => Mux15.IN13
input1[2] => Add0.IN6
input1[2] => Add2.IN5
input1[2] => Add3.IN14
input1[2] => LessThan0.IN6
input1[2] => Add5.IN12
input1[2] => res.IN0
input1[2] => res.IN0
input1[2] => res.IN0
input1[2] => Add6.IN14
input1[2] => Add7.IN14
input1[2] => Mux4.IN14
input1[2] => Mux4.IN15
input1[2] => Mux5.IN13
input1[2] => Mux6.IN11
input1[2] => Mux6.IN12
input1[2] => Mux12.IN14
input1[2] => Mux12.IN15
input1[2] => Mux13.IN13
input1[2] => Mux14.IN11
input1[2] => Mux14.IN12
input1[3] => Add0.IN5
input1[3] => Add2.IN4
input1[3] => Add3.IN13
input1[3] => LessThan0.IN5
input1[3] => Add5.IN11
input1[3] => res.IN0
input1[3] => res.IN0
input1[3] => res.IN0
input1[3] => Add6.IN13
input1[3] => Add7.IN13
input1[3] => Mux3.IN14
input1[3] => Mux3.IN15
input1[3] => Mux4.IN13
input1[3] => Mux5.IN11
input1[3] => Mux5.IN12
input1[3] => Mux11.IN14
input1[3] => Mux11.IN15
input1[3] => Mux12.IN13
input1[3] => Mux13.IN11
input1[3] => Mux13.IN12
input1[4] => Add0.IN4
input1[4] => Add2.IN3
input1[4] => Add3.IN12
input1[4] => LessThan0.IN4
input1[4] => Add5.IN10
input1[4] => res.IN0
input1[4] => res.IN0
input1[4] => res.IN0
input1[4] => Add6.IN12
input1[4] => Add7.IN12
input1[4] => Mux2.IN14
input1[4] => Mux2.IN15
input1[4] => Mux3.IN13
input1[4] => Mux4.IN11
input1[4] => Mux4.IN12
input1[4] => Mux10.IN14
input1[4] => Mux10.IN15
input1[4] => Mux11.IN13
input1[4] => Mux12.IN11
input1[4] => Mux12.IN12
input1[5] => Add0.IN3
input1[5] => Add2.IN2
input1[5] => Add3.IN11
input1[5] => LessThan0.IN3
input1[5] => Add5.IN9
input1[5] => res.IN0
input1[5] => res.IN0
input1[5] => res.IN0
input1[5] => Add6.IN11
input1[5] => Add7.IN11
input1[5] => Mux1.IN14
input1[5] => Mux1.IN15
input1[5] => Mux2.IN13
input1[5] => Mux3.IN11
input1[5] => Mux3.IN12
input1[5] => Mux9.IN14
input1[5] => Mux9.IN15
input1[5] => Mux10.IN13
input1[5] => Mux11.IN11
input1[5] => Mux11.IN12
input1[6] => Add0.IN2
input1[6] => Add2.IN1
input1[6] => Add3.IN10
input1[6] => LessThan0.IN2
input1[6] => Add5.IN8
input1[6] => res.IN0
input1[6] => res.IN0
input1[6] => res.IN0
input1[6] => Add6.IN10
input1[6] => Add7.IN10
input1[6] => Mux0.IN13
input1[6] => Mux0.IN14
input1[6] => Mux1.IN13
input1[6] => Mux2.IN11
input1[6] => Mux2.IN12
input1[6] => Mux8.IN13
input1[6] => Mux8.IN14
input1[6] => Mux9.IN13
input1[6] => Mux10.IN11
input1[6] => Mux10.IN12
input1[7] => Add0.IN1
input1[7] => Add3.IN9
input1[7] => LessThan0.IN1
input1[7] => res.IN0
input1[7] => res.IN0
input1[7] => res.IN0
input1[7] => Add6.IN9
input1[7] => Add7.IN9
input1[7] => Mux0.IN12
input1[7] => Mux1.IN11
input1[7] => Mux1.IN12
input1[7] => Mux8.IN12
input1[7] => Mux9.IN11
input1[7] => Mux9.IN12
input1[7] => Mux16.IN4
input1[7] => Mux16.IN5
input1[7] => Mux17.IN12
input1[7] => Mux17.IN13
input2[0] => Add0.IN16
input2[0] => Add2.IN14
input2[0] => LessThan0.IN16
input2[0] => res.IN1
input2[0] => res.IN1
input2[0] => res.IN1
input2[0] => Add3.IN8
input2[0] => Add5.IN7
input2[1] => Add0.IN15
input2[1] => Add2.IN13
input2[1] => LessThan0.IN15
input2[1] => res.IN1
input2[1] => res.IN1
input2[1] => res.IN1
input2[1] => Add3.IN7
input2[1] => Add5.IN6
input2[2] => Add0.IN14
input2[2] => Add2.IN12
input2[2] => LessThan0.IN14
input2[2] => res.IN1
input2[2] => res.IN1
input2[2] => res.IN1
input2[2] => Add3.IN6
input2[2] => Add5.IN5
input2[3] => Add0.IN13
input2[3] => Add2.IN11
input2[3] => LessThan0.IN13
input2[3] => res.IN1
input2[3] => res.IN1
input2[3] => res.IN1
input2[3] => Add3.IN5
input2[3] => Add5.IN4
input2[4] => Add0.IN12
input2[4] => Add2.IN10
input2[4] => LessThan0.IN12
input2[4] => res.IN1
input2[4] => res.IN1
input2[4] => res.IN1
input2[4] => Add3.IN4
input2[4] => Add5.IN3
input2[5] => Add0.IN11
input2[5] => Add2.IN9
input2[5] => LessThan0.IN11
input2[5] => res.IN1
input2[5] => res.IN1
input2[5] => res.IN1
input2[5] => Add3.IN3
input2[5] => Add5.IN2
input2[6] => Add0.IN10
input2[6] => Add2.IN8
input2[6] => LessThan0.IN10
input2[6] => res.IN1
input2[6] => res.IN1
input2[6] => res.IN1
input2[6] => Add3.IN2
input2[6] => Add5.IN1
input2[7] => Add0.IN9
input2[7] => LessThan0.IN9
input2[7] => res.IN1
input2[7] => res.IN1
input2[7] => res.IN1
input2[7] => Add3.IN1
sel[0] => Mux0.IN18
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN18
sel[0] => Mux8.IN18
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN18
sel[0] => Mux16.IN11
sel[0] => Mux17.IN19
sel[0] => Mux18.IN19
sel[1] => Mux0.IN17
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN17
sel[1] => Mux8.IN17
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN17
sel[1] => Mux16.IN10
sel[1] => Mux17.IN18
sel[1] => Mux18.IN18
sel[2] => Mux0.IN16
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN16
sel[2] => Mux8.IN16
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN16
sel[2] => Mux16.IN9
sel[2] => Mux17.IN17
sel[2] => Mux18.IN17
sel[3] => Mux0.IN15
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN15
sel[3] => Mux8.IN15
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN15
sel[3] => Mux16.IN8
sel[3] => Mux17.IN16
sel[3] => Mux18.IN16
cin => Add1.IN18
cin => Add4.IN18
cin => Mux0.IN19
cin => Mux7.IN19
cin => Mux8.IN19
cin => Mux15.IN19
cin => Mux16.IN12
cin => Mux16.IN13
cin => Mux16.IN14
cin => Mux16.IN15
cin => Mux16.IN16
cin => Mux16.IN17
cin => Mux16.IN18
cin => Mux16.IN19
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
cout <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
sign <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_ALU_REG
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_C_REG
input[0] => output[0]~reg0.DATAIN
clk => output[0]~reg0.CLK
rst => output[0]~reg0.ACLR
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_V_REG
input[0] => output[0]~reg0.DATAIN
clk => output[0]~reg0.CLK
rst => output[0]~reg0.ACLR
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_S_REG
input[0] => output[0]~reg0.DATAIN
clk => output[0]~reg0.CLK
rst => output[0]~reg0.ACLR
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_Z_REG
input[0] => output[0]~reg0.DATAIN
clk => output[0]~reg0.CLK
rst => output[0]~reg0.ACLR
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_EXT_REG
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|reg:U_INT_REG
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|mem2:U_MEM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|mem2:U_MEM|altsyncram:altsyncram_component
wren_a => altsyncram_2ek1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ek1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ek1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ek1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ek1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ek1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ek1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ek1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ek1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ek1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ek1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ek1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ek1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ek1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ek1:auto_generated.address_a[5]
address_a[6] => altsyncram_2ek1:auto_generated.address_a[6]
address_a[7] => altsyncram_2ek1:auto_generated.address_a[7]
address_a[8] => altsyncram_2ek1:auto_generated.address_a[8]
address_a[9] => altsyncram_2ek1:auto_generated.address_a[9]
address_a[10] => altsyncram_2ek1:auto_generated.address_a[10]
address_a[11] => altsyncram_2ek1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ek1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ek1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2ek1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2ek1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2ek1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2ek1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2ek1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2ek1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2ek1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|small8:U_SMALL8|datapath:U_DATAPATH|mem2:U_MEM|altsyncram:altsyncram_component|altsyncram_2ek1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top_level|small8:U_SMALL8|ctrl:U_CONTROLLER
clk => state~1.DATAIN
rst => state~3.DATAIN
int_w_en[0] <= WideOr74.DB_MAX_OUTPUT_PORT_TYPE
int_w_en[1] <= WideOr73.DB_MAX_OUTPUT_PORT_TYPE
int_w_en[2] <= <GND>
int_w_en[3] <= WideOr72.DB_MAX_OUTPUT_PORT_TYPE
ext_w_en[0] <= Selector111.DB_MAX_OUTPUT_PORT_TYPE
ext_w_en[1] <= Selector110.DB_MAX_OUTPUT_PORT_TYPE
addr_w_en[0] <= WideOr69.DB_MAX_OUTPUT_PORT_TYPE
addr_w_en[1] <= WideOr68.DB_MAX_OUTPUT_PORT_TYPE
mem_wr_en <= WideOr90.DB_MAX_OUTPUT_PORT_TYPE
alu_sels[0] <= WideOr78.DB_MAX_OUTPUT_PORT_TYPE
alu_sels[1] <= WideOr77.DB_MAX_OUTPUT_PORT_TYPE
alu_sels[2] <= WideOr76.DB_MAX_OUTPUT_PORT_TYPE
alu_sels[3] <= WideOr75.DB_MAX_OUTPUT_PORT_TYPE
pc_incr_sel[0] <= pc_incr_sel[0].DB_MAX_OUTPUT_PORT_TYPE
pc_incr_sel[1] <= <GND>
pc_h_sel[0] <= pc_h_sel[0].DB_MAX_OUTPUT_PORT_TYPE
pc_h_sel[1] <= WideOr83.DB_MAX_OUTPUT_PORT_TYPE
pc_l_sel[0] <= pc_l_sel[0].DB_MAX_OUTPUT_PORT_TYPE
pc_l_sel[1] <= WideOr84.DB_MAX_OUTPUT_PORT_TYPE
a_sel[0] <= a_sel[0].DB_MAX_OUTPUT_PORT_TYPE
d_sel[0] <= d_sel[0].DB_MAX_OUTPUT_PORT_TYPE
sp_incr_sel[0] <= sp_incr_sel.DB_MAX_OUTPUT_PORT_TYPE
sp_h_sel[0] <= WideOr93.DB_MAX_OUTPUT_PORT_TYPE
sp_l_sel[0] <= WideOr91.DB_MAX_OUTPUT_PORT_TYPE
x_incr_sel[0] <= x_incr_sel[0].DB_MAX_OUTPUT_PORT_TYPE
x_h_sel[0] <= x_h_sel.DB_MAX_OUTPUT_PORT_TYPE
x_l_sel[0] <= x_l_sel.DB_MAX_OUTPUT_PORT_TYPE
ar_h_en <= WideOr89.DB_MAX_OUTPUT_PORT_TYPE
ar_l_en <= WideOr88.DB_MAX_OUTPUT_PORT_TYPE
ir_en <= ir_en.DB_MAX_OUTPUT_PORT_TYPE
pc_h_en <= WideOr85.DB_MAX_OUTPUT_PORT_TYPE
pc_l_en <= WideOr86.DB_MAX_OUTPUT_PORT_TYPE
d_en <= d_en.DB_MAX_OUTPUT_PORT_TYPE
a_en <= WideOr87.DB_MAX_OUTPUT_PORT_TYPE
sp_h_en <= WideOr94.DB_MAX_OUTPUT_PORT_TYPE
sp_l_en <= WideOr92.DB_MAX_OUTPUT_PORT_TYPE
x_h_en <= WideOr96.DB_MAX_OUTPUT_PORT_TYPE
x_l_en <= WideOr95.DB_MAX_OUTPUT_PORT_TYPE
b_en <= b_en.DB_MAX_OUTPUT_PORT_TYPE
c_en <= WideOr79.DB_MAX_OUTPUT_PORT_TYPE
v_en <= WideOr80.DB_MAX_OUTPUT_PORT_TYPE
s_en <= WideOr81.DB_MAX_OUTPUT_PORT_TYPE
z_en <= WideOr82.DB_MAX_OUTPUT_PORT_TYPE
outport0_en <= outport0_en.DB_MAX_OUTPUT_PORT_TYPE
outport1_en <= outport1_en.DB_MAX_OUTPUT_PORT_TYPE
c => Selector59.IN8
c => Selector67.IN8
c => Selector59.IN2
c => Selector67.IN2
v => Selector59.IN9
v => Selector67.IN9
v => Selector59.IN5
v => Selector67.IN5
s => Selector59.IN10
s => Selector67.IN10
s => Selector59.IN4
s => Selector67.IN4
z => Selector59.IN11
z => Selector67.IN11
z => Selector59.IN3
z => Selector67.IN3
ir_out[0] => Mux0.IN44
ir_out[0] => Mux1.IN44
ir_out[0] => Mux2.IN44
ir_out[0] => Mux3.IN44
ir_out[0] => Mux4.IN44
ir_out[0] => Mux5.IN44
ir_out[0] => Mux6.IN44
ir_out[0] => Mux7.IN44
ir_out[0] => Mux8.IN44
ir_out[0] => Mux9.IN44
ir_out[0] => Mux10.IN44
ir_out[0] => Mux11.IN44
ir_out[0] => Mux12.IN44
ir_out[0] => Mux13.IN44
ir_out[0] => Mux14.IN44
ir_out[0] => Mux15.IN44
ir_out[0] => Mux16.IN44
ir_out[0] => Mux17.IN44
ir_out[0] => Mux18.IN44
ir_out[0] => Mux19.IN44
ir_out[0] => Mux20.IN44
ir_out[0] => Mux21.IN44
ir_out[0] => Mux22.IN44
ir_out[0] => Mux23.IN44
ir_out[0] => Mux24.IN44
ir_out[0] => Mux25.IN44
ir_out[0] => Mux26.IN44
ir_out[0] => Mux27.IN44
ir_out[0] => Mux28.IN44
ir_out[0] => Mux29.IN44
ir_out[0] => Mux30.IN44
ir_out[0] => Mux31.IN44
ir_out[0] => Mux32.IN44
ir_out[0] => Mux33.IN44
ir_out[0] => Mux34.IN44
ir_out[0] => Mux35.IN44
ir_out[0] => Mux36.IN44
ir_out[0] => Mux37.IN44
ir_out[0] => Mux38.IN44
ir_out[0] => Mux39.IN44
ir_out[0] => Mux40.IN44
ir_out[0] => Mux41.IN44
ir_out[0] => Mux42.IN44
ir_out[0] => Mux43.IN44
ir_out[0] => Mux44.IN44
ir_out[0] => Mux45.IN44
ir_out[0] => Mux46.IN44
ir_out[0] => Mux47.IN44
ir_out[0] => Mux48.IN44
ir_out[0] => Mux49.IN44
ir_out[0] => Mux50.IN44
ir_out[0] => Mux51.IN44
ir_out[0] => Mux52.IN44
ir_out[0] => Mux53.IN44
ir_out[0] => Mux54.IN44
ir_out[0] => Mux55.IN44
ir_out[0] => Mux56.IN44
ir_out[0] => Mux57.IN44
ir_out[0] => Mux58.IN44
ir_out[0] => Mux59.IN44
ir_out[0] => Mux60.IN44
ir_out[0] => Mux61.IN44
ir_out[0] => Mux62.IN44
ir_out[0] => Mux63.IN44
ir_out[0] => Mux64.IN44
ir_out[0] => Mux65.IN44
ir_out[0] => Mux66.IN44
ir_out[0] => Mux67.IN44
ir_out[0] => Mux68.IN44
ir_out[0] => Mux69.IN44
ir_out[0] => Mux70.IN44
ir_out[0] => Mux71.IN44
ir_out[0] => Mux72.IN44
ir_out[0] => Mux73.IN44
ir_out[0] => Mux74.IN44
ir_out[0] => Mux75.IN44
ir_out[0] => Mux76.IN44
ir_out[0] => Mux77.IN44
ir_out[0] => Mux78.IN44
ir_out[0] => Mux79.IN44
ir_out[0] => Mux80.IN44
ir_out[0] => Mux81.IN44
ir_out[0] => Mux82.IN44
ir_out[0] => Mux83.IN44
ir_out[0] => Mux84.IN44
ir_out[0] => Mux85.IN44
ir_out[0] => Mux86.IN44
ir_out[0] => Mux87.IN44
ir_out[0] => Mux88.IN44
ir_out[0] => Mux89.IN44
ir_out[0] => Mux90.IN44
ir_out[0] => Mux91.IN44
ir_out[0] => Mux92.IN44
ir_out[0] => Mux93.IN44
ir_out[0] => Mux94.IN44
ir_out[0] => Mux95.IN44
ir_out[0] => Mux96.IN44
ir_out[0] => Mux97.IN44
ir_out[0] => Mux98.IN44
ir_out[0] => Mux99.IN44
ir_out[0] => Mux100.IN44
ir_out[0] => Mux101.IN44
ir_out[0] => Mux102.IN44
ir_out[0] => Mux103.IN44
ir_out[0] => Mux104.IN44
ir_out[0] => Mux105.IN44
ir_out[0] => Mux106.IN44
ir_out[0] => Mux107.IN44
ir_out[0] => Mux108.IN44
ir_out[0] => Mux109.IN44
ir_out[1] => Mux0.IN43
ir_out[1] => Mux1.IN43
ir_out[1] => Mux2.IN43
ir_out[1] => Mux3.IN43
ir_out[1] => Mux4.IN43
ir_out[1] => Mux5.IN43
ir_out[1] => Mux6.IN43
ir_out[1] => Mux7.IN43
ir_out[1] => Mux8.IN43
ir_out[1] => Mux9.IN43
ir_out[1] => Mux10.IN43
ir_out[1] => Mux11.IN43
ir_out[1] => Mux12.IN43
ir_out[1] => Mux13.IN43
ir_out[1] => Mux14.IN43
ir_out[1] => Mux15.IN43
ir_out[1] => Mux16.IN43
ir_out[1] => Mux17.IN43
ir_out[1] => Mux18.IN43
ir_out[1] => Mux19.IN43
ir_out[1] => Mux20.IN43
ir_out[1] => Mux21.IN43
ir_out[1] => Mux22.IN43
ir_out[1] => Mux23.IN43
ir_out[1] => Mux24.IN43
ir_out[1] => Mux25.IN43
ir_out[1] => Mux26.IN43
ir_out[1] => Mux27.IN43
ir_out[1] => Mux28.IN43
ir_out[1] => Mux29.IN43
ir_out[1] => Mux30.IN43
ir_out[1] => Mux31.IN43
ir_out[1] => Mux32.IN43
ir_out[1] => Mux33.IN43
ir_out[1] => Mux34.IN43
ir_out[1] => Mux35.IN43
ir_out[1] => Mux36.IN43
ir_out[1] => Mux37.IN43
ir_out[1] => Mux38.IN43
ir_out[1] => Mux39.IN43
ir_out[1] => Mux40.IN43
ir_out[1] => Mux41.IN43
ir_out[1] => Mux42.IN43
ir_out[1] => Mux43.IN43
ir_out[1] => Mux44.IN43
ir_out[1] => Mux45.IN43
ir_out[1] => Mux46.IN43
ir_out[1] => Mux47.IN43
ir_out[1] => Mux48.IN43
ir_out[1] => Mux49.IN43
ir_out[1] => Mux50.IN43
ir_out[1] => Mux51.IN43
ir_out[1] => Mux52.IN43
ir_out[1] => Mux53.IN43
ir_out[1] => Mux54.IN43
ir_out[1] => Mux55.IN43
ir_out[1] => Mux56.IN43
ir_out[1] => Mux57.IN43
ir_out[1] => Mux58.IN43
ir_out[1] => Mux59.IN43
ir_out[1] => Mux60.IN43
ir_out[1] => Mux61.IN43
ir_out[1] => Mux62.IN43
ir_out[1] => Mux63.IN43
ir_out[1] => Mux64.IN43
ir_out[1] => Mux65.IN43
ir_out[1] => Mux66.IN43
ir_out[1] => Mux67.IN43
ir_out[1] => Mux68.IN43
ir_out[1] => Mux69.IN43
ir_out[1] => Mux70.IN43
ir_out[1] => Mux71.IN43
ir_out[1] => Mux72.IN43
ir_out[1] => Mux73.IN43
ir_out[1] => Mux74.IN43
ir_out[1] => Mux75.IN43
ir_out[1] => Mux76.IN43
ir_out[1] => Mux77.IN43
ir_out[1] => Mux78.IN43
ir_out[1] => Mux79.IN43
ir_out[1] => Mux80.IN43
ir_out[1] => Mux81.IN43
ir_out[1] => Mux82.IN43
ir_out[1] => Mux83.IN43
ir_out[1] => Mux84.IN43
ir_out[1] => Mux85.IN43
ir_out[1] => Mux86.IN43
ir_out[1] => Mux87.IN43
ir_out[1] => Mux88.IN43
ir_out[1] => Mux89.IN43
ir_out[1] => Mux90.IN43
ir_out[1] => Mux91.IN43
ir_out[1] => Mux92.IN43
ir_out[1] => Mux93.IN43
ir_out[1] => Mux94.IN43
ir_out[1] => Mux95.IN43
ir_out[1] => Mux96.IN43
ir_out[1] => Mux97.IN43
ir_out[1] => Mux98.IN43
ir_out[1] => Mux99.IN43
ir_out[1] => Mux100.IN43
ir_out[1] => Mux101.IN43
ir_out[1] => Mux102.IN43
ir_out[1] => Mux103.IN43
ir_out[1] => Mux104.IN43
ir_out[1] => Mux105.IN43
ir_out[1] => Mux106.IN43
ir_out[1] => Mux107.IN43
ir_out[1] => Mux108.IN43
ir_out[1] => Mux109.IN43
ir_out[2] => Mux0.IN42
ir_out[2] => Mux1.IN42
ir_out[2] => Mux2.IN42
ir_out[2] => Mux3.IN42
ir_out[2] => Mux4.IN42
ir_out[2] => Mux5.IN42
ir_out[2] => Mux6.IN42
ir_out[2] => Mux7.IN42
ir_out[2] => Mux8.IN42
ir_out[2] => Mux9.IN42
ir_out[2] => Mux10.IN42
ir_out[2] => Mux11.IN42
ir_out[2] => Mux12.IN42
ir_out[2] => Mux13.IN42
ir_out[2] => Mux14.IN42
ir_out[2] => Mux15.IN42
ir_out[2] => Mux16.IN42
ir_out[2] => Mux17.IN42
ir_out[2] => Mux18.IN42
ir_out[2] => Mux19.IN42
ir_out[2] => Mux20.IN42
ir_out[2] => Mux21.IN42
ir_out[2] => Mux22.IN42
ir_out[2] => Mux23.IN42
ir_out[2] => Mux24.IN42
ir_out[2] => Mux25.IN42
ir_out[2] => Mux26.IN42
ir_out[2] => Mux27.IN42
ir_out[2] => Mux28.IN42
ir_out[2] => Mux29.IN42
ir_out[2] => Mux30.IN42
ir_out[2] => Mux31.IN42
ir_out[2] => Mux32.IN42
ir_out[2] => Mux33.IN42
ir_out[2] => Mux34.IN42
ir_out[2] => Mux35.IN42
ir_out[2] => Mux36.IN42
ir_out[2] => Mux37.IN42
ir_out[2] => Mux38.IN42
ir_out[2] => Mux39.IN42
ir_out[2] => Mux40.IN42
ir_out[2] => Mux41.IN42
ir_out[2] => Mux42.IN42
ir_out[2] => Mux43.IN42
ir_out[2] => Mux44.IN42
ir_out[2] => Mux45.IN42
ir_out[2] => Mux46.IN42
ir_out[2] => Mux47.IN42
ir_out[2] => Mux48.IN42
ir_out[2] => Mux49.IN42
ir_out[2] => Mux50.IN42
ir_out[2] => Mux51.IN42
ir_out[2] => Mux52.IN42
ir_out[2] => Mux53.IN42
ir_out[2] => Mux54.IN42
ir_out[2] => Mux55.IN42
ir_out[2] => Mux56.IN42
ir_out[2] => Mux57.IN42
ir_out[2] => Mux58.IN42
ir_out[2] => Mux59.IN42
ir_out[2] => Mux60.IN42
ir_out[2] => Mux61.IN42
ir_out[2] => Mux62.IN42
ir_out[2] => Mux63.IN42
ir_out[2] => Mux64.IN42
ir_out[2] => Mux65.IN42
ir_out[2] => Mux66.IN42
ir_out[2] => Mux67.IN42
ir_out[2] => Mux68.IN42
ir_out[2] => Mux69.IN42
ir_out[2] => Mux70.IN42
ir_out[2] => Mux71.IN42
ir_out[2] => Mux72.IN42
ir_out[2] => Mux73.IN42
ir_out[2] => Mux74.IN42
ir_out[2] => Mux75.IN42
ir_out[2] => Mux76.IN42
ir_out[2] => Mux77.IN42
ir_out[2] => Mux78.IN42
ir_out[2] => Mux79.IN42
ir_out[2] => Mux80.IN42
ir_out[2] => Mux81.IN42
ir_out[2] => Mux82.IN42
ir_out[2] => Mux83.IN42
ir_out[2] => Mux84.IN42
ir_out[2] => Mux85.IN42
ir_out[2] => Mux86.IN42
ir_out[2] => Mux87.IN42
ir_out[2] => Mux88.IN42
ir_out[2] => Mux89.IN42
ir_out[2] => Mux90.IN42
ir_out[2] => Mux91.IN42
ir_out[2] => Mux92.IN42
ir_out[2] => Mux93.IN42
ir_out[2] => Mux94.IN42
ir_out[2] => Mux95.IN42
ir_out[2] => Mux96.IN42
ir_out[2] => Mux97.IN42
ir_out[2] => Mux98.IN42
ir_out[2] => Mux99.IN42
ir_out[2] => Mux100.IN42
ir_out[2] => Mux101.IN42
ir_out[2] => Mux102.IN42
ir_out[2] => Mux103.IN42
ir_out[2] => Mux104.IN42
ir_out[2] => Mux105.IN42
ir_out[2] => Mux106.IN42
ir_out[2] => Mux107.IN42
ir_out[2] => Mux108.IN42
ir_out[2] => Mux109.IN42
ir_out[3] => Mux0.IN41
ir_out[3] => Mux1.IN41
ir_out[3] => Mux2.IN41
ir_out[3] => Mux3.IN41
ir_out[3] => Mux4.IN41
ir_out[3] => Mux5.IN41
ir_out[3] => Mux6.IN41
ir_out[3] => Mux7.IN41
ir_out[3] => Mux8.IN41
ir_out[3] => Mux9.IN41
ir_out[3] => Mux10.IN41
ir_out[3] => Mux11.IN41
ir_out[3] => Mux12.IN41
ir_out[3] => Mux13.IN41
ir_out[3] => Mux14.IN41
ir_out[3] => Mux15.IN41
ir_out[3] => Mux16.IN41
ir_out[3] => Mux17.IN41
ir_out[3] => Mux18.IN41
ir_out[3] => Mux19.IN41
ir_out[3] => Mux20.IN41
ir_out[3] => Mux21.IN41
ir_out[3] => Mux22.IN41
ir_out[3] => Mux23.IN41
ir_out[3] => Mux24.IN41
ir_out[3] => Mux25.IN41
ir_out[3] => Mux26.IN41
ir_out[3] => Mux27.IN41
ir_out[3] => Mux28.IN41
ir_out[3] => Mux29.IN41
ir_out[3] => Mux30.IN41
ir_out[3] => Mux31.IN41
ir_out[3] => Mux32.IN41
ir_out[3] => Mux33.IN41
ir_out[3] => Mux34.IN41
ir_out[3] => Mux35.IN41
ir_out[3] => Mux36.IN41
ir_out[3] => Mux37.IN41
ir_out[3] => Mux38.IN41
ir_out[3] => Mux39.IN41
ir_out[3] => Mux40.IN41
ir_out[3] => Mux41.IN41
ir_out[3] => Mux42.IN41
ir_out[3] => Mux43.IN41
ir_out[3] => Mux44.IN41
ir_out[3] => Mux45.IN41
ir_out[3] => Mux46.IN41
ir_out[3] => Mux47.IN41
ir_out[3] => Mux48.IN41
ir_out[3] => Mux49.IN41
ir_out[3] => Mux50.IN41
ir_out[3] => Mux51.IN41
ir_out[3] => Mux52.IN41
ir_out[3] => Mux53.IN41
ir_out[3] => Mux54.IN41
ir_out[3] => Mux55.IN41
ir_out[3] => Mux56.IN41
ir_out[3] => Mux57.IN41
ir_out[3] => Mux58.IN41
ir_out[3] => Mux59.IN41
ir_out[3] => Mux60.IN41
ir_out[3] => Mux61.IN41
ir_out[3] => Mux62.IN41
ir_out[3] => Mux63.IN41
ir_out[3] => Mux64.IN41
ir_out[3] => Mux65.IN41
ir_out[3] => Mux66.IN41
ir_out[3] => Mux67.IN41
ir_out[3] => Mux68.IN41
ir_out[3] => Mux69.IN41
ir_out[3] => Mux70.IN41
ir_out[3] => Mux71.IN41
ir_out[3] => Mux72.IN41
ir_out[3] => Mux73.IN41
ir_out[3] => Mux74.IN41
ir_out[3] => Mux75.IN41
ir_out[3] => Mux76.IN41
ir_out[3] => Mux77.IN41
ir_out[3] => Mux78.IN41
ir_out[3] => Mux79.IN41
ir_out[3] => Mux80.IN41
ir_out[3] => Mux81.IN41
ir_out[3] => Mux82.IN41
ir_out[3] => Mux83.IN41
ir_out[3] => Mux84.IN41
ir_out[3] => Mux85.IN41
ir_out[3] => Mux86.IN41
ir_out[3] => Mux87.IN41
ir_out[3] => Mux88.IN41
ir_out[3] => Mux89.IN41
ir_out[3] => Mux90.IN41
ir_out[3] => Mux91.IN41
ir_out[3] => Mux92.IN41
ir_out[3] => Mux93.IN41
ir_out[3] => Mux94.IN41
ir_out[3] => Mux95.IN41
ir_out[3] => Mux96.IN41
ir_out[3] => Mux97.IN41
ir_out[3] => Mux98.IN41
ir_out[3] => Mux99.IN41
ir_out[3] => Mux100.IN41
ir_out[3] => Mux101.IN41
ir_out[3] => Mux102.IN41
ir_out[3] => Mux103.IN41
ir_out[3] => Mux104.IN41
ir_out[3] => Mux105.IN41
ir_out[3] => Mux106.IN41
ir_out[3] => Mux107.IN41
ir_out[3] => Mux108.IN41
ir_out[3] => Mux109.IN41
ir_out[4] => Mux0.IN40
ir_out[4] => Mux1.IN40
ir_out[4] => Mux2.IN40
ir_out[4] => Mux3.IN40
ir_out[4] => Mux4.IN40
ir_out[4] => Mux5.IN40
ir_out[4] => Mux6.IN40
ir_out[4] => Mux7.IN40
ir_out[4] => Mux8.IN40
ir_out[4] => Mux9.IN40
ir_out[4] => Mux10.IN40
ir_out[4] => Mux11.IN40
ir_out[4] => Mux12.IN40
ir_out[4] => Mux13.IN40
ir_out[4] => Mux14.IN40
ir_out[4] => Mux15.IN40
ir_out[4] => Mux16.IN40
ir_out[4] => Mux17.IN40
ir_out[4] => Mux18.IN40
ir_out[4] => Mux19.IN40
ir_out[4] => Mux20.IN40
ir_out[4] => Mux21.IN40
ir_out[4] => Mux22.IN40
ir_out[4] => Mux23.IN40
ir_out[4] => Mux24.IN40
ir_out[4] => Mux25.IN40
ir_out[4] => Mux26.IN40
ir_out[4] => Mux27.IN40
ir_out[4] => Mux28.IN40
ir_out[4] => Mux29.IN40
ir_out[4] => Mux30.IN40
ir_out[4] => Mux31.IN40
ir_out[4] => Mux32.IN40
ir_out[4] => Mux33.IN40
ir_out[4] => Mux34.IN40
ir_out[4] => Mux35.IN40
ir_out[4] => Mux36.IN40
ir_out[4] => Mux37.IN40
ir_out[4] => Mux38.IN40
ir_out[4] => Mux39.IN40
ir_out[4] => Mux40.IN40
ir_out[4] => Mux41.IN40
ir_out[4] => Mux42.IN40
ir_out[4] => Mux43.IN40
ir_out[4] => Mux44.IN40
ir_out[4] => Mux45.IN40
ir_out[4] => Mux46.IN40
ir_out[4] => Mux47.IN40
ir_out[4] => Mux48.IN40
ir_out[4] => Mux49.IN40
ir_out[4] => Mux50.IN40
ir_out[4] => Mux51.IN40
ir_out[4] => Mux52.IN40
ir_out[4] => Mux53.IN40
ir_out[4] => Mux54.IN40
ir_out[4] => Mux55.IN40
ir_out[4] => Mux56.IN40
ir_out[4] => Mux57.IN40
ir_out[4] => Mux58.IN40
ir_out[4] => Mux59.IN40
ir_out[4] => Mux60.IN40
ir_out[4] => Mux61.IN40
ir_out[4] => Mux62.IN40
ir_out[4] => Mux63.IN40
ir_out[4] => Mux64.IN40
ir_out[4] => Mux65.IN40
ir_out[4] => Mux66.IN40
ir_out[4] => Mux67.IN40
ir_out[4] => Mux68.IN40
ir_out[4] => Mux69.IN40
ir_out[4] => Mux70.IN40
ir_out[4] => Mux71.IN40
ir_out[4] => Mux72.IN40
ir_out[4] => Mux73.IN40
ir_out[4] => Mux74.IN40
ir_out[4] => Mux75.IN40
ir_out[4] => Mux76.IN40
ir_out[4] => Mux77.IN40
ir_out[4] => Mux78.IN40
ir_out[4] => Mux79.IN40
ir_out[4] => Mux80.IN40
ir_out[4] => Mux81.IN40
ir_out[4] => Mux82.IN40
ir_out[4] => Mux83.IN40
ir_out[4] => Mux84.IN40
ir_out[4] => Mux85.IN40
ir_out[4] => Mux86.IN40
ir_out[4] => Mux87.IN40
ir_out[4] => Mux88.IN40
ir_out[4] => Mux89.IN40
ir_out[4] => Mux90.IN40
ir_out[4] => Mux91.IN40
ir_out[4] => Mux92.IN40
ir_out[4] => Mux93.IN40
ir_out[4] => Mux94.IN40
ir_out[4] => Mux95.IN40
ir_out[4] => Mux96.IN40
ir_out[4] => Mux97.IN40
ir_out[4] => Mux98.IN40
ir_out[4] => Mux99.IN40
ir_out[4] => Mux100.IN40
ir_out[4] => Mux101.IN40
ir_out[4] => Mux102.IN40
ir_out[4] => Mux103.IN40
ir_out[4] => Mux104.IN40
ir_out[4] => Mux105.IN40
ir_out[4] => Mux106.IN40
ir_out[4] => Mux107.IN40
ir_out[4] => Mux108.IN40
ir_out[4] => Mux109.IN40
ir_out[5] => Mux0.IN39
ir_out[5] => Mux1.IN39
ir_out[5] => Mux2.IN39
ir_out[5] => Mux3.IN39
ir_out[5] => Mux4.IN39
ir_out[5] => Mux5.IN39
ir_out[5] => Mux6.IN39
ir_out[5] => Mux7.IN39
ir_out[5] => Mux8.IN39
ir_out[5] => Mux9.IN39
ir_out[5] => Mux10.IN39
ir_out[5] => Mux11.IN39
ir_out[5] => Mux12.IN39
ir_out[5] => Mux13.IN39
ir_out[5] => Mux14.IN39
ir_out[5] => Mux15.IN39
ir_out[5] => Mux16.IN39
ir_out[5] => Mux17.IN39
ir_out[5] => Mux18.IN39
ir_out[5] => Mux19.IN39
ir_out[5] => Mux20.IN39
ir_out[5] => Mux21.IN39
ir_out[5] => Mux22.IN39
ir_out[5] => Mux23.IN39
ir_out[5] => Mux24.IN39
ir_out[5] => Mux25.IN39
ir_out[5] => Mux26.IN39
ir_out[5] => Mux27.IN39
ir_out[5] => Mux28.IN39
ir_out[5] => Mux29.IN39
ir_out[5] => Mux30.IN39
ir_out[5] => Mux31.IN39
ir_out[5] => Mux32.IN39
ir_out[5] => Mux33.IN39
ir_out[5] => Mux34.IN39
ir_out[5] => Mux35.IN39
ir_out[5] => Mux36.IN39
ir_out[5] => Mux37.IN39
ir_out[5] => Mux38.IN39
ir_out[5] => Mux39.IN39
ir_out[5] => Mux40.IN39
ir_out[5] => Mux41.IN39
ir_out[5] => Mux42.IN39
ir_out[5] => Mux43.IN39
ir_out[5] => Mux44.IN39
ir_out[5] => Mux45.IN39
ir_out[5] => Mux46.IN39
ir_out[5] => Mux47.IN39
ir_out[5] => Mux48.IN39
ir_out[5] => Mux49.IN39
ir_out[5] => Mux50.IN39
ir_out[5] => Mux51.IN39
ir_out[5] => Mux52.IN39
ir_out[5] => Mux53.IN39
ir_out[5] => Mux54.IN39
ir_out[5] => Mux55.IN39
ir_out[5] => Mux56.IN39
ir_out[5] => Mux57.IN39
ir_out[5] => Mux58.IN39
ir_out[5] => Mux59.IN39
ir_out[5] => Mux60.IN39
ir_out[5] => Mux61.IN39
ir_out[5] => Mux62.IN39
ir_out[5] => Mux63.IN39
ir_out[5] => Mux64.IN39
ir_out[5] => Mux65.IN39
ir_out[5] => Mux66.IN39
ir_out[5] => Mux67.IN39
ir_out[5] => Mux68.IN39
ir_out[5] => Mux69.IN39
ir_out[5] => Mux70.IN39
ir_out[5] => Mux71.IN39
ir_out[5] => Mux72.IN39
ir_out[5] => Mux73.IN39
ir_out[5] => Mux74.IN39
ir_out[5] => Mux75.IN39
ir_out[5] => Mux76.IN39
ir_out[5] => Mux77.IN39
ir_out[5] => Mux78.IN39
ir_out[5] => Mux79.IN39
ir_out[5] => Mux80.IN39
ir_out[5] => Mux81.IN39
ir_out[5] => Mux82.IN39
ir_out[5] => Mux83.IN39
ir_out[5] => Mux84.IN39
ir_out[5] => Mux85.IN39
ir_out[5] => Mux86.IN39
ir_out[5] => Mux87.IN39
ir_out[5] => Mux88.IN39
ir_out[5] => Mux89.IN39
ir_out[5] => Mux90.IN39
ir_out[5] => Mux91.IN39
ir_out[5] => Mux92.IN39
ir_out[5] => Mux93.IN39
ir_out[5] => Mux94.IN39
ir_out[5] => Mux95.IN39
ir_out[5] => Mux96.IN39
ir_out[5] => Mux97.IN39
ir_out[5] => Mux98.IN39
ir_out[5] => Mux99.IN39
ir_out[5] => Mux100.IN39
ir_out[5] => Mux101.IN39
ir_out[5] => Mux102.IN39
ir_out[5] => Mux103.IN39
ir_out[5] => Mux104.IN39
ir_out[5] => Mux105.IN39
ir_out[5] => Mux106.IN39
ir_out[5] => Mux107.IN39
ir_out[5] => Mux108.IN39
ir_out[5] => Mux109.IN39
ir_out[6] => Mux0.IN38
ir_out[6] => Mux1.IN38
ir_out[6] => Mux2.IN38
ir_out[6] => Mux3.IN38
ir_out[6] => Mux4.IN38
ir_out[6] => Mux5.IN38
ir_out[6] => Mux6.IN38
ir_out[6] => Mux7.IN38
ir_out[6] => Mux8.IN38
ir_out[6] => Mux9.IN38
ir_out[6] => Mux10.IN38
ir_out[6] => Mux11.IN38
ir_out[6] => Mux12.IN38
ir_out[6] => Mux13.IN38
ir_out[6] => Mux14.IN38
ir_out[6] => Mux15.IN38
ir_out[6] => Mux16.IN38
ir_out[6] => Mux17.IN38
ir_out[6] => Mux18.IN38
ir_out[6] => Mux19.IN38
ir_out[6] => Mux20.IN38
ir_out[6] => Mux21.IN38
ir_out[6] => Mux22.IN38
ir_out[6] => Mux23.IN38
ir_out[6] => Mux24.IN38
ir_out[6] => Mux25.IN38
ir_out[6] => Mux26.IN38
ir_out[6] => Mux27.IN38
ir_out[6] => Mux28.IN38
ir_out[6] => Mux29.IN38
ir_out[6] => Mux30.IN38
ir_out[6] => Mux31.IN38
ir_out[6] => Mux32.IN38
ir_out[6] => Mux33.IN38
ir_out[6] => Mux34.IN38
ir_out[6] => Mux35.IN38
ir_out[6] => Mux36.IN38
ir_out[6] => Mux37.IN38
ir_out[6] => Mux38.IN38
ir_out[6] => Mux39.IN38
ir_out[6] => Mux40.IN38
ir_out[6] => Mux41.IN38
ir_out[6] => Mux42.IN38
ir_out[6] => Mux43.IN38
ir_out[6] => Mux44.IN38
ir_out[6] => Mux45.IN38
ir_out[6] => Mux46.IN38
ir_out[6] => Mux47.IN38
ir_out[6] => Mux48.IN38
ir_out[6] => Mux49.IN38
ir_out[6] => Mux50.IN38
ir_out[6] => Mux51.IN38
ir_out[6] => Mux52.IN38
ir_out[6] => Mux53.IN38
ir_out[6] => Mux54.IN38
ir_out[6] => Mux55.IN38
ir_out[6] => Mux56.IN38
ir_out[6] => Mux57.IN38
ir_out[6] => Mux58.IN38
ir_out[6] => Mux59.IN38
ir_out[6] => Mux60.IN38
ir_out[6] => Mux61.IN38
ir_out[6] => Mux62.IN38
ir_out[6] => Mux63.IN38
ir_out[6] => Mux64.IN38
ir_out[6] => Mux65.IN38
ir_out[6] => Mux66.IN38
ir_out[6] => Mux67.IN38
ir_out[6] => Mux68.IN38
ir_out[6] => Mux69.IN38
ir_out[6] => Mux70.IN38
ir_out[6] => Mux71.IN38
ir_out[6] => Mux72.IN38
ir_out[6] => Mux73.IN38
ir_out[6] => Mux74.IN38
ir_out[6] => Mux75.IN38
ir_out[6] => Mux76.IN38
ir_out[6] => Mux77.IN38
ir_out[6] => Mux78.IN38
ir_out[6] => Mux79.IN38
ir_out[6] => Mux80.IN38
ir_out[6] => Mux81.IN38
ir_out[6] => Mux82.IN38
ir_out[6] => Mux83.IN38
ir_out[6] => Mux84.IN38
ir_out[6] => Mux85.IN38
ir_out[6] => Mux86.IN38
ir_out[6] => Mux87.IN38
ir_out[6] => Mux88.IN38
ir_out[6] => Mux89.IN38
ir_out[6] => Mux90.IN38
ir_out[6] => Mux91.IN38
ir_out[6] => Mux92.IN38
ir_out[6] => Mux93.IN38
ir_out[6] => Mux94.IN38
ir_out[6] => Mux95.IN38
ir_out[6] => Mux96.IN38
ir_out[6] => Mux97.IN38
ir_out[6] => Mux98.IN38
ir_out[6] => Mux99.IN38
ir_out[6] => Mux100.IN38
ir_out[6] => Mux101.IN38
ir_out[6] => Mux102.IN38
ir_out[6] => Mux103.IN38
ir_out[6] => Mux104.IN38
ir_out[6] => Mux105.IN38
ir_out[6] => Mux106.IN38
ir_out[6] => Mux107.IN38
ir_out[6] => Mux108.IN38
ir_out[6] => Mux109.IN38
ir_out[7] => Mux0.IN37
ir_out[7] => Mux1.IN37
ir_out[7] => Mux2.IN37
ir_out[7] => Mux3.IN37
ir_out[7] => Mux4.IN37
ir_out[7] => Mux5.IN37
ir_out[7] => Mux6.IN37
ir_out[7] => Mux7.IN37
ir_out[7] => Mux8.IN37
ir_out[7] => Mux9.IN37
ir_out[7] => Mux10.IN37
ir_out[7] => Mux11.IN37
ir_out[7] => Mux12.IN37
ir_out[7] => Mux13.IN37
ir_out[7] => Mux14.IN37
ir_out[7] => Mux15.IN37
ir_out[7] => Mux16.IN37
ir_out[7] => Mux17.IN37
ir_out[7] => Mux18.IN37
ir_out[7] => Mux19.IN37
ir_out[7] => Mux20.IN37
ir_out[7] => Mux21.IN37
ir_out[7] => Mux22.IN37
ir_out[7] => Mux23.IN37
ir_out[7] => Mux24.IN37
ir_out[7] => Mux25.IN37
ir_out[7] => Mux26.IN37
ir_out[7] => Mux27.IN37
ir_out[7] => Mux28.IN37
ir_out[7] => Mux29.IN37
ir_out[7] => Mux30.IN37
ir_out[7] => Mux31.IN37
ir_out[7] => Mux32.IN37
ir_out[7] => Mux33.IN37
ir_out[7] => Mux34.IN37
ir_out[7] => Mux35.IN37
ir_out[7] => Mux36.IN37
ir_out[7] => Mux37.IN37
ir_out[7] => Mux38.IN37
ir_out[7] => Mux39.IN37
ir_out[7] => Mux40.IN37
ir_out[7] => Mux41.IN37
ir_out[7] => Mux42.IN37
ir_out[7] => Mux43.IN37
ir_out[7] => Mux44.IN37
ir_out[7] => Mux45.IN37
ir_out[7] => Mux46.IN37
ir_out[7] => Mux47.IN37
ir_out[7] => Mux48.IN37
ir_out[7] => Mux49.IN37
ir_out[7] => Mux50.IN37
ir_out[7] => Mux51.IN37
ir_out[7] => Mux52.IN37
ir_out[7] => Mux53.IN37
ir_out[7] => Mux54.IN37
ir_out[7] => Mux55.IN37
ir_out[7] => Mux56.IN37
ir_out[7] => Mux57.IN37
ir_out[7] => Mux58.IN37
ir_out[7] => Mux59.IN37
ir_out[7] => Mux60.IN37
ir_out[7] => Mux61.IN37
ir_out[7] => Mux62.IN37
ir_out[7] => Mux63.IN37
ir_out[7] => Mux64.IN37
ir_out[7] => Mux65.IN37
ir_out[7] => Mux66.IN37
ir_out[7] => Mux67.IN37
ir_out[7] => Mux68.IN37
ir_out[7] => Mux69.IN37
ir_out[7] => Mux70.IN37
ir_out[7] => Mux71.IN37
ir_out[7] => Mux72.IN37
ir_out[7] => Mux73.IN37
ir_out[7] => Mux74.IN37
ir_out[7] => Mux75.IN37
ir_out[7] => Mux76.IN37
ir_out[7] => Mux77.IN37
ir_out[7] => Mux78.IN37
ir_out[7] => Mux79.IN37
ir_out[7] => Mux80.IN37
ir_out[7] => Mux81.IN37
ir_out[7] => Mux82.IN37
ir_out[7] => Mux83.IN37
ir_out[7] => Mux84.IN37
ir_out[7] => Mux85.IN37
ir_out[7] => Mux86.IN37
ir_out[7] => Mux87.IN37
ir_out[7] => Mux88.IN37
ir_out[7] => Mux89.IN37
ir_out[7] => Mux90.IN37
ir_out[7] => Mux91.IN37
ir_out[7] => Mux92.IN37
ir_out[7] => Mux93.IN37
ir_out[7] => Mux94.IN37
ir_out[7] => Mux95.IN37
ir_out[7] => Mux96.IN37
ir_out[7] => Mux97.IN37
ir_out[7] => Mux98.IN37
ir_out[7] => Mux99.IN37
ir_out[7] => Mux100.IN37
ir_out[7] => Mux101.IN37
ir_out[7] => Mux102.IN37
ir_out[7] => Mux103.IN37
ir_out[7] => Mux104.IN37
ir_out[7] => Mux105.IN37
ir_out[7] => Mux106.IN37
ir_out[7] => Mux107.IN37
ir_out[7] => Mux108.IN37
ir_out[7] => Mux109.IN37
addr[0] => Equal0.IN15
addr[0] => Equal1.IN15
addr[1] => Equal0.IN14
addr[1] => Equal1.IN14
addr[2] => Equal0.IN13
addr[2] => Equal1.IN13
addr[3] => Equal0.IN12
addr[3] => Equal1.IN12
addr[4] => Equal0.IN11
addr[4] => Equal1.IN11
addr[5] => Equal0.IN10
addr[5] => Equal1.IN10
addr[6] => Equal0.IN9
addr[6] => Equal1.IN9
addr[7] => Equal0.IN8
addr[7] => Equal1.IN8
addr[8] => Equal0.IN7
addr[8] => Equal1.IN7
addr[9] => Equal0.IN6
addr[9] => Equal1.IN6
addr[10] => Equal0.IN5
addr[10] => Equal1.IN5
addr[11] => Equal0.IN4
addr[11] => Equal1.IN4
addr[12] => Equal0.IN3
addr[12] => Equal1.IN3
addr[13] => Equal0.IN2
addr[13] => Equal1.IN2
addr[14] => Equal0.IN1
addr[14] => Equal1.IN1
addr[15] => Equal0.IN0
addr[15] => Equal1.IN0


|top_level|decoder7seg:U_LED3
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED2
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED1
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED0
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


