# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../GA.srcs/sources_1/imports/GA_code/GA_top.sv" \
"../../../../GA.srcs/sources_1/imports/GA_code/crossover.sv" \
"../../../../GA.srcs/sources_1/imports/GA_code/fitness_evaluator.sv" \
"../../../../GA.srcs/sources_1/imports/GA_code/lfsr_random.sv" \
"../../../../GA.srcs/sources_1/imports/GA_code/mutation.sv" \
"../../../../GA.srcs/sources_1/imports/GA_code/population_memory.sv" \
"../../../../GA.srcs/sources_1/imports/GA_code/selection.sv" \
"../../../../GA.srcs/sim_1/imports/TB/GA_manual_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
