Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Jun 24 10:44:43 2023
| Host         : xjh-linux-pc running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            7 |
| No           | No                    | Yes                    |             116 |           39 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              27 |            8 |
| Yes          | No                    | Yes                    |             257 |           61 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                     Enable Signal                     |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_1us             |                                                       |                                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/uart_send_inst/uart_txd_i_1_n_0     | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_1_n_0    | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                2 |              4 |         2.00 |
|  clk_1us             | ds18b20_dri_inst/cmd_cnt                              | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/rx_cnt[3]_i_1_n_0                   | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              4 |         4.00 |
|  clk_1us             | ds18b20_dri_inst/wr_cnt                               | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              4 |         4.00 |
|  clk_1us             | ds18b20_dri_inst/wr_data[6]_i_1_n_0                   |                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/tx_cnt[2]_i_1_n_0                   | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/uart_recv_inst/rx_cnt[3]_i_1__0_n_0 | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | led_inst/one_ms                                       |                                             |                1 |              4 |         4.00 |
|  clk_1us             | ds18b20_dri_inst/rd_cnt                               | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG | led_inst/__0/i__n_0                                   |                                             |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[63]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/tx_cnt_reg[3]_inv_n_0               | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[47]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[31]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[23]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[39]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[55]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[15]_i_1_n_0            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/tp_uart_data[7]_i_1_n_0             | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1_n_0   | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                2 |              9 |         4.50 |
|  clk_1us             | ds18b20_dri_inst/org_data                             |                                             |                4 |             12 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                                                       |                                             |                6 |             14 |         2.33 |
|  clk_1us             | ds18b20_dri_inst/rd_data_0                            | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |                6 |             16 |         2.67 |
|  CLK100MHZ_IBUF_BUFG |                                                       | led_inst/counter[0]_i_1_n_0                 |                5 |             17 |         3.40 |
|  clk_1us             |                                                       | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |               19 |             55 |         2.89 |
|  CLK100MHZ_IBUF_BUFG |                                                       | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |               20 |             61 |         3.05 |
|  CLK100MHZ_IBUF_BUFG | uart_recv_b8_inst/uart_data[63]_i_1_n_0               | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |               12 |             64 |         5.33 |
|  CLK100MHZ_IBUF_BUFG | uart_loop_inst/send_data[63]_i_1_n_0                  | uart_recv_b8_inst/uart_recv_inst/CPU_RESETN |               14 |             66 |         4.71 |
+----------------------+-------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


