PPA Report for 2348. hdr_to_sdr_codec.sv (Module: hdr_to_sdr_codec)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 22
FF Count: 0
IO Count: 34
Cell Count: 123

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 7.798 ns
Detected Clock Signals: None

POWER METRICS:
-------------
Total Power Consumption: 4.073 W
