<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>My Project: CLKPWR Public Macros</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">My Project
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('group___c_l_k_p_w_r___public___macros.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">CLKPWR Public Macros</div>  </div>
<div class="ingroups"><a class="el" href="group___c_l_k_p_w_r.html">CLKPWR</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga336ff9ef63221ddb5d2306637434b988">CLKPWR_PCLKSEL_WDT</a>&#160;&#160;&#160;((uint32_t)(0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab1acc813f04ade492704686390180d0e">CLKPWR_PCLKSEL_TIMER0</a>&#160;&#160;&#160;((uint32_t)(2))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga6f40e91e37d638a7005abc64f0f339f7">CLKPWR_PCLKSEL_TIMER1</a>&#160;&#160;&#160;((uint32_t)(4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab55e1cb2751a05bac54292939ce3937b">CLKPWR_PCLKSEL_UART0</a>&#160;&#160;&#160;((uint32_t)(6))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga1e565a2eb1621b007b3f11725637474d">CLKPWR_PCLKSEL_UART1</a>&#160;&#160;&#160;((uint32_t)(8))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga2ce2c973644d4ddfcc6651d4d2665492">CLKPWR_PCLKSEL_PWM1</a>&#160;&#160;&#160;((uint32_t)(12))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga43fd50253c56be7a7fd2f93cd2684078">CLKPWR_PCLKSEL_I2C0</a>&#160;&#160;&#160;((uint32_t)(14))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab9cf1de13d64711004e44ed10356c9a6">CLKPWR_PCLKSEL_SPI</a>&#160;&#160;&#160;((uint32_t)(16))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga67471573e91ebf70da511d54d4a7c808">CLKPWR_PCLKSEL_SSP1</a>&#160;&#160;&#160;((uint32_t)(20))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gad78e9911438a7b9006e89a11ab747de5">CLKPWR_PCLKSEL_DAC</a>&#160;&#160;&#160;((uint32_t)(22))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga842dc1922e983d1eaff58fced88f79f0">CLKPWR_PCLKSEL_ADC</a>&#160;&#160;&#160;((uint32_t)(24))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga9965dea28c73dfce6c594edde50fe70c">CLKPWR_PCLKSEL_CAN1</a>&#160;&#160;&#160;((uint32_t)(26))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gabc314973cc2becbd8cfcf4f4813c6dd4">CLKPWR_PCLKSEL_CAN2</a>&#160;&#160;&#160;((uint32_t)(28))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaf5e32f4e62e29f6ebc2c4f32fa3121ce">CLKPWR_PCLKSEL_ACF</a>&#160;&#160;&#160;((uint32_t)(30))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gacdf0446e521b6cdec979ffece2ba73f5">CLKPWR_PCLKSEL_QEI</a>&#160;&#160;&#160;((uint32_t)(32))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gad35b3535118164485e75806a6ef1f6e6">CLKPWR_PCLKSEL_PCB</a>&#160;&#160;&#160;((uint32_t)(36))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab662479578bb2af89f683e17517b9a5e">CLKPWR_PCLKSEL_I2C1</a>&#160;&#160;&#160;((uint32_t)(38))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gada2d54badb0a1592f68643aba04cb4ba">CLKPWR_PCLKSEL_SSP0</a>&#160;&#160;&#160;((uint32_t)(42))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gafb146ae5ab7a0fbc2c95924f3a50456d">CLKPWR_PCLKSEL_TIMER2</a>&#160;&#160;&#160;((uint32_t)(44))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga0df581997c3365eee4a5a0503e513066">CLKPWR_PCLKSEL_TIMER3</a>&#160;&#160;&#160;((uint32_t)(46))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga2b7eb179fdd09c99ddadac8c4d144142">CLKPWR_PCLKSEL_UART2</a>&#160;&#160;&#160;((uint32_t)(48))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga47e9c387422d28ed7d667b7a4abd9096">CLKPWR_PCLKSEL_UART3</a>&#160;&#160;&#160;((uint32_t)(50))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gafbf149f2011d8691c7e1b9c3fe1383f4">CLKPWR_PCLKSEL_I2C2</a>&#160;&#160;&#160;((uint32_t)(52))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gabaeef97fdbabc0fee54c07786ee6e1ba">CLKPWR_PCLKSEL_I2S</a>&#160;&#160;&#160;((uint32_t)(54))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga7017b827f2ec5d3b822371ab3eb43bd9">CLKPWR_PCLKSEL_RIT</a>&#160;&#160;&#160;((uint32_t)(58))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga5e87768ef5afcdeb8e4c2a9085fa381e">CLKPWR_PCLKSEL_SYSCON</a>&#160;&#160;&#160;((uint32_t)(60))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga6f1c261af43582c0e9b2bc3ac5e603d1">CLKPWR_PCLKSEL_MC</a>&#160;&#160;&#160;((uint32_t)(62))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaf7b612823ab87d3d6358df977364b547">CLKPWR_PCLKSEL_CCLK_DIV_4</a>&#160;&#160;&#160;((uint32_t)(0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga9aaf02f3090e8a9208d261c0f984c165">CLKPWR_PCLKSEL_CCLK_DIV_1</a>&#160;&#160;&#160;((uint32_t)(1))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga07e1e67993eb7f67f2b9bca8e7a1d8c8">CLKPWR_PCLKSEL_CCLK_DIV_2</a>&#160;&#160;&#160;((uint32_t)(2))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga8fcd9a64da1ce162e567fd58f93361e9">CLKPWR_PCONP_PCTIM0</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;1))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb4fde316626be32ef910804a4f1e89f"></a><!-- doxytag: member="CLKPWR_Public_Macros::CLKPWR_PCONP_PCTIM1" ref="gabb4fde316626be32ef910804a4f1e89f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLKPWR_PCONP_PCTIM1</b>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;2))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga25e8807a1107e45cb604e0cdf82da4dd">CLKPWR_PCONP_PCUART0</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;3))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaa4d6d3d86ee08058a5879fc8a3eeab25">CLKPWR_PCONP_PCUART1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga0f01e679f3b6eec995d0fd1ad43dc2d7">CLKPWR_PCONP_PCPWM1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;6))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaca155b41f55c089a8480ec160135ffe8">CLKPWR_PCONP_PCI2C0</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;7))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gae299e815a1e4239a3e6bb5ca4a24b14f">CLKPWR_PCONP_PCSPI</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;8))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga6fdc3d2935f1bf706c91320c455ba839">CLKPWR_PCONP_PCRTC</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;9))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga77f74b342abfbb8ede495727a588ee1b">CLKPWR_PCONP_PCSSP1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;10))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gacf0b90f108501745297500318d00dbaa">CLKPWR_PCONP_PCAD</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;12))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga73d78caa1e5f33ff4f878a4a4188d4f1">CLKPWR_PCONP_PCAN1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;13))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga0359c82f11514929d6981bd3b2c97633">CLKPWR_PCONP_PCAN2</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;14))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga8f0ed88b2c85cc248595d7071a2df815">CLKPWR_PCONP_PCGPIO</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;15))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaaa16c9b9d220721a6ca8cacf74c77a2c">CLKPWR_PCONP_PCRIT</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;16))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga5a8749edeb4ea582cd48f5f35f2088e6">CLKPWR_PCONP_PCMC</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;17))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga0f0ae9eef9bdd20cbeb8789430f6c3ee">CLKPWR_PCONP_PCQEI</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;18))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga533db7f7c151a115b487585d29889199">CLKPWR_PCONP_PCI2C1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;19))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga4e542d17bed4b5833d41985770a6b44b">CLKPWR_PCONP_PCSSP0</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;21))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga5ad76b83dd27e58d257f43dc400fa4eb">CLKPWR_PCONP_PCTIM2</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;22))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga6d8a03a7e3535a783b132bb8755ca554">CLKPWR_PCONP_PCTIM3</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;23))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gac87ef2376877891f6694a6c033d299db">CLKPWR_PCONP_PCUART2</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;24))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab3c180bc0be3f8ddb32d526262ef0da6">CLKPWR_PCONP_PCUART3</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;25))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga4882ffb6a89fe73a1fa8817e1a5b54e0">CLKPWR_PCONP_PCI2C2</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;26))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gac20f68e14f2d54ccfef205d5ad7373e0">CLKPWR_PCONP_PCI2S</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;27))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga84bfe568fbcc02ffc13cccfc0226eff9">CLKPWR_PCONP_PCGPDMA</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;29))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaf5641763b6a54ad0b80c97ed1c70f838">CLKPWR_PCONP_PCENET</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;30))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga05926f84706fa15dfc9228650d62ce26">CLKPWR_PCONP_PCUSB</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;31))</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaf5e32f4e62e29f6ebc2c4f32fa3121ce"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_ACF" ref="gaf5e32f4e62e29f6ebc2c4f32fa3121ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaf5e32f4e62e29f6ebc2c4f32fa3121ce">CLKPWR_PCLKSEL_ACF</a>&#160;&#160;&#160;((uint32_t)(30))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for ACF </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00074">74</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga842dc1922e983d1eaff58fced88f79f0"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_ADC" ref="ga842dc1922e983d1eaff58fced88f79f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga842dc1922e983d1eaff58fced88f79f0">CLKPWR_PCLKSEL_ADC</a>&#160;&#160;&#160;((uint32_t)(24))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for ADC </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00068">68</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9965dea28c73dfce6c594edde50fe70c"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_CAN1" ref="ga9965dea28c73dfce6c594edde50fe70c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga9965dea28c73dfce6c594edde50fe70c">CLKPWR_PCLKSEL_CAN1</a>&#160;&#160;&#160;((uint32_t)(26))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for CAN1 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00070">70</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc314973cc2becbd8cfcf4f4813c6dd4"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_CAN2" ref="gabc314973cc2becbd8cfcf4f4813c6dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gabc314973cc2becbd8cfcf4f4813c6dd4">CLKPWR_PCLKSEL_CAN2</a>&#160;&#160;&#160;((uint32_t)(28))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for CAN2 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00072">72</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9aaf02f3090e8a9208d261c0f984c165"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_CCLK_DIV_1" ref="ga9aaf02f3090e8a9208d261c0f984c165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga9aaf02f3090e8a9208d261c0f984c165">CLKPWR_PCLKSEL_CCLK_DIV_1</a>&#160;&#160;&#160;((uint32_t)(1))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider is the same with CCLK </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00109">109</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07e1e67993eb7f67f2b9bca8e7a1d8c8"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_CCLK_DIV_2" ref="ga07e1e67993eb7f67f2b9bca8e7a1d8c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga07e1e67993eb7f67f2b9bca8e7a1d8c8">CLKPWR_PCLKSEL_CCLK_DIV_2</a>&#160;&#160;&#160;((uint32_t)(2))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider is set to 2 from CCLK </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00111">111</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7b612823ab87d3d6358df977364b547"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_CCLK_DIV_4" ref="gaf7b612823ab87d3d6358df977364b547" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaf7b612823ab87d3d6358df977364b547">CLKPWR_PCLKSEL_CCLK_DIV_4</a>&#160;&#160;&#160;((uint32_t)(0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Macro for Peripheral Clock Selection register bit values Note: When CCLK_DIV_8, Peripheral’s clock is selected to PCLK_xyz = CCLK/8 except for CAN1, CAN2, and CAN filtering when ’11’selects PCLK_xyz = CCLK/6 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00107">107</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad78e9911438a7b9006e89a11ab747de5"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_DAC" ref="gad78e9911438a7b9006e89a11ab747de5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gad78e9911438a7b9006e89a11ab747de5">CLKPWR_PCLKSEL_DAC</a>&#160;&#160;&#160;((uint32_t)(22))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for DAC </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00066">66</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43fd50253c56be7a7fd2f93cd2684078"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_I2C0" ref="ga43fd50253c56be7a7fd2f93cd2684078" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga43fd50253c56be7a7fd2f93cd2684078">CLKPWR_PCLKSEL_I2C0</a>&#160;&#160;&#160;((uint32_t)(14))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for I2C0 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00060">60</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab662479578bb2af89f683e17517b9a5e"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_I2C1" ref="gab662479578bb2af89f683e17517b9a5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab662479578bb2af89f683e17517b9a5e">CLKPWR_PCLKSEL_I2C1</a>&#160;&#160;&#160;((uint32_t)(38))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for I2C1 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00080">80</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafbf149f2011d8691c7e1b9c3fe1383f4"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_I2C2" ref="gafbf149f2011d8691c7e1b9c3fe1383f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gafbf149f2011d8691c7e1b9c3fe1383f4">CLKPWR_PCLKSEL_I2C2</a>&#160;&#160;&#160;((uint32_t)(52))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for I2C2 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00092">92</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabaeef97fdbabc0fee54c07786ee6e1ba"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_I2S" ref="gabaeef97fdbabc0fee54c07786ee6e1ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gabaeef97fdbabc0fee54c07786ee6e1ba">CLKPWR_PCLKSEL_I2S</a>&#160;&#160;&#160;((uint32_t)(54))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for I2S </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00094">94</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f1c261af43582c0e9b2bc3ac5e603d1"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_MC" ref="ga6f1c261af43582c0e9b2bc3ac5e603d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga6f1c261af43582c0e9b2bc3ac5e603d1">CLKPWR_PCLKSEL_MC</a>&#160;&#160;&#160;((uint32_t)(62))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for MC </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00100">100</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad35b3535118164485e75806a6ef1f6e6"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_PCB" ref="gad35b3535118164485e75806a6ef1f6e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gad35b3535118164485e75806a6ef1f6e6">CLKPWR_PCLKSEL_PCB</a>&#160;&#160;&#160;((uint32_t)(36))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for PCB </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00078">78</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ce2c973644d4ddfcc6651d4d2665492"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_PWM1" ref="ga2ce2c973644d4ddfcc6651d4d2665492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga2ce2c973644d4ddfcc6651d4d2665492">CLKPWR_PCLKSEL_PWM1</a>&#160;&#160;&#160;((uint32_t)(12))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for PWM1 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00058">58</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacdf0446e521b6cdec979ffece2ba73f5"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_QEI" ref="gacdf0446e521b6cdec979ffece2ba73f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gacdf0446e521b6cdec979ffece2ba73f5">CLKPWR_PCLKSEL_QEI</a>&#160;&#160;&#160;((uint32_t)(32))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for QEI </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00076">76</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7017b827f2ec5d3b822371ab3eb43bd9"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_RIT" ref="ga7017b827f2ec5d3b822371ab3eb43bd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga7017b827f2ec5d3b822371ab3eb43bd9">CLKPWR_PCLKSEL_RIT</a>&#160;&#160;&#160;((uint32_t)(58))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for RIT </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00096">96</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9cf1de13d64711004e44ed10356c9a6"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_SPI" ref="gab9cf1de13d64711004e44ed10356c9a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab9cf1de13d64711004e44ed10356c9a6">CLKPWR_PCLKSEL_SPI</a>&#160;&#160;&#160;((uint32_t)(16))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for SPI </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00062">62</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada2d54badb0a1592f68643aba04cb4ba"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_SSP0" ref="gada2d54badb0a1592f68643aba04cb4ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gada2d54badb0a1592f68643aba04cb4ba">CLKPWR_PCLKSEL_SSP0</a>&#160;&#160;&#160;((uint32_t)(42))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for SSP0 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00082">82</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67471573e91ebf70da511d54d4a7c808"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_SSP1" ref="ga67471573e91ebf70da511d54d4a7c808" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga67471573e91ebf70da511d54d4a7c808">CLKPWR_PCLKSEL_SSP1</a>&#160;&#160;&#160;((uint32_t)(20))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for SSP1 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00064">64</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e87768ef5afcdeb8e4c2a9085fa381e"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_SYSCON" ref="ga5e87768ef5afcdeb8e4c2a9085fa381e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga5e87768ef5afcdeb8e4c2a9085fa381e">CLKPWR_PCLKSEL_SYSCON</a>&#160;&#160;&#160;((uint32_t)(60))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for SYSCON </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00098">98</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1acc813f04ade492704686390180d0e"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_TIMER0" ref="gab1acc813f04ade492704686390180d0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab1acc813f04ade492704686390180d0e">CLKPWR_PCLKSEL_TIMER0</a>&#160;&#160;&#160;((uint32_t)(2))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for TIMER0 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00050">50</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f40e91e37d638a7005abc64f0f339f7"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_TIMER1" ref="ga6f40e91e37d638a7005abc64f0f339f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga6f40e91e37d638a7005abc64f0f339f7">CLKPWR_PCLKSEL_TIMER1</a>&#160;&#160;&#160;((uint32_t)(4))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for TIMER1 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00052">52</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb146ae5ab7a0fbc2c95924f3a50456d"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_TIMER2" ref="gafb146ae5ab7a0fbc2c95924f3a50456d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gafb146ae5ab7a0fbc2c95924f3a50456d">CLKPWR_PCLKSEL_TIMER2</a>&#160;&#160;&#160;((uint32_t)(44))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for TIMER2 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00084">84</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0df581997c3365eee4a5a0503e513066"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_TIMER3" ref="ga0df581997c3365eee4a5a0503e513066" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga0df581997c3365eee4a5a0503e513066">CLKPWR_PCLKSEL_TIMER3</a>&#160;&#160;&#160;((uint32_t)(46))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for TIMER3 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00086">86</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab55e1cb2751a05bac54292939ce3937b"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_UART0" ref="gab55e1cb2751a05bac54292939ce3937b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab55e1cb2751a05bac54292939ce3937b">CLKPWR_PCLKSEL_UART0</a>&#160;&#160;&#160;((uint32_t)(6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for UART0 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00054">54</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e565a2eb1621b007b3f11725637474d"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_UART1" ref="ga1e565a2eb1621b007b3f11725637474d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga1e565a2eb1621b007b3f11725637474d">CLKPWR_PCLKSEL_UART1</a>&#160;&#160;&#160;((uint32_t)(8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for UART1 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00056">56</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b7eb179fdd09c99ddadac8c4d144142"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_UART2" ref="ga2b7eb179fdd09c99ddadac8c4d144142" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga2b7eb179fdd09c99ddadac8c4d144142">CLKPWR_PCLKSEL_UART2</a>&#160;&#160;&#160;((uint32_t)(48))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for UART2 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00088">88</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47e9c387422d28ed7d667b7a4abd9096"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_UART3" ref="ga47e9c387422d28ed7d667b7a4abd9096" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga47e9c387422d28ed7d667b7a4abd9096">CLKPWR_PCLKSEL_UART3</a>&#160;&#160;&#160;((uint32_t)(50))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for UART3 </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00090">90</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga336ff9ef63221ddb5d2306637434b988"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_WDT" ref="ga336ff9ef63221ddb5d2306637434b988" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga336ff9ef63221ddb5d2306637434b988">CLKPWR_PCLKSEL_WDT</a>&#160;&#160;&#160;((uint32_t)(0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Peripheral clock divider bit position for WDT </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00048">48</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf0b90f108501745297500318d00dbaa"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCAD" ref="gacf0b90f108501745297500318d00dbaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gacf0b90f108501745297500318d00dbaa">CLKPWR_PCONP_PCAD</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;12))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>A/D converter 0 (ADC0) power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00136">136</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga73d78caa1e5f33ff4f878a4a4188d4f1"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCAN1" ref="ga73d78caa1e5f33ff4f878a4a4188d4f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga73d78caa1e5f33ff4f878a4a4188d4f1">CLKPWR_PCONP_PCAN1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;13))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN Controller 1 power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00138">138</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0359c82f11514929d6981bd3b2c97633"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCAN2" ref="ga0359c82f11514929d6981bd3b2c97633" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga0359c82f11514929d6981bd3b2c97633">CLKPWR_PCONP_PCAN2</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;14))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CAN Controller 2 power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00140">140</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5641763b6a54ad0b80c97ed1c70f838"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCENET" ref="gaf5641763b6a54ad0b80c97ed1c70f838" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaf5641763b6a54ad0b80c97ed1c70f838">CLKPWR_PCONP_PCENET</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;30))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Ethernet block power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00168">168</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84bfe568fbcc02ffc13cccfc0226eff9"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCGPDMA" ref="ga84bfe568fbcc02ffc13cccfc0226eff9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga84bfe568fbcc02ffc13cccfc0226eff9">CLKPWR_PCONP_PCGPDMA</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;29))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GP DMA function power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00166">166</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f0ed88b2c85cc248595d7071a2df815"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCGPIO" ref="ga8f0ed88b2c85cc248595d7071a2df815" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga8f0ed88b2c85cc248595d7071a2df815">CLKPWR_PCONP_PCGPIO</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;15))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GPIO power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00142">142</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca155b41f55c089a8480ec160135ffe8"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCI2C0" ref="gaca155b41f55c089a8480ec160135ffe8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaca155b41f55c089a8480ec160135ffe8">CLKPWR_PCONP_PCI2C0</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;7))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The I2C0 interface power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00128">128</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga533db7f7c151a115b487585d29889199"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCI2C1" ref="ga533db7f7c151a115b487585d29889199" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga533db7f7c151a115b487585d29889199">CLKPWR_PCONP_PCI2C1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;19))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The I2C1 interface power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00150">150</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4882ffb6a89fe73a1fa8817e1a5b54e0"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCI2C2" ref="ga4882ffb6a89fe73a1fa8817e1a5b54e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga4882ffb6a89fe73a1fa8817e1a5b54e0">CLKPWR_PCONP_PCI2C2</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;26))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2C interface 2 power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00162">162</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac20f68e14f2d54ccfef205d5ad7373e0"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCI2S" ref="gac20f68e14f2d54ccfef205d5ad7373e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gac20f68e14f2d54ccfef205d5ad7373e0">CLKPWR_PCONP_PCI2S</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;27))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>I2S interface power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00164">164</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a8749edeb4ea582cd48f5f35f2088e6"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCMC" ref="ga5a8749edeb4ea582cd48f5f35f2088e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga5a8749edeb4ea582cd48f5f35f2088e6">CLKPWR_PCONP_PCMC</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;17))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Motor Control PWM </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00146">146</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f01e679f3b6eec995d0fd1ad43dc2d7"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCPWM1" ref="ga0f01e679f3b6eec995d0fd1ad43dc2d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga0f01e679f3b6eec995d0fd1ad43dc2d7">CLKPWR_PCONP_PCPWM1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PWM1 power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00126">126</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f0ae9eef9bdd20cbeb8789430f6c3ee"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCQEI" ref="ga0f0ae9eef9bdd20cbeb8789430f6c3ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga0f0ae9eef9bdd20cbeb8789430f6c3ee">CLKPWR_PCONP_PCQEI</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;18))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Quadrature Encoder Interface power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00148">148</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa16c9b9d220721a6ca8cacf74c77a2c"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCRIT" ref="gaaa16c9b9d220721a6ca8cacf74c77a2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaaa16c9b9d220721a6ca8cacf74c77a2c">CLKPWR_PCONP_PCRIT</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;16))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Repetitive Interrupt Timer power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00144">144</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6fdc3d2935f1bf706c91320c455ba839"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCRTC" ref="ga6fdc3d2935f1bf706c91320c455ba839" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga6fdc3d2935f1bf706c91320c455ba839">CLKPWR_PCONP_PCRTC</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;9))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The RTC power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00132">132</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae299e815a1e4239a3e6bb5ca4a24b14f"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCSPI" ref="gae299e815a1e4239a3e6bb5ca4a24b14f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gae299e815a1e4239a3e6bb5ca4a24b14f">CLKPWR_PCONP_PCSPI</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The SPI interface power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00130">130</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e542d17bed4b5833d41985770a6b44b"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCSSP0" ref="ga4e542d17bed4b5833d41985770a6b44b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga4e542d17bed4b5833d41985770a6b44b">CLKPWR_PCONP_PCSSP0</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;21))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The SSP0 interface power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00152">152</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77f74b342abfbb8ede495727a588ee1b"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCSSP1" ref="ga77f74b342abfbb8ede495727a588ee1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga77f74b342abfbb8ede495727a588ee1b">CLKPWR_PCONP_PCSSP1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;10))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The SSP1 interface power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00134">134</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fcd9a64da1ce162e567fd58f93361e9"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCTIM0" ref="ga8fcd9a64da1ce162e567fd58f93361e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga8fcd9a64da1ce162e567fd58f93361e9">CLKPWR_PCONP_PCTIM0</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;1))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer/Counter 0 power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00118">118</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ad76b83dd27e58d257f43dc400fa4eb"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCTIM2" ref="ga5ad76b83dd27e58d257f43dc400fa4eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga5ad76b83dd27e58d257f43dc400fa4eb">CLKPWR_PCONP_PCTIM2</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;22))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 2 power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00154">154</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d8a03a7e3535a783b132bb8755ca554"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCTIM3" ref="ga6d8a03a7e3535a783b132bb8755ca554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga6d8a03a7e3535a783b132bb8755ca554">CLKPWR_PCONP_PCTIM3</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;23))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timer 3 power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00156">156</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga25e8807a1107e45cb604e0cdf82da4dd"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCUART0" ref="ga25e8807a1107e45cb604e0cdf82da4dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga25e8807a1107e45cb604e0cdf82da4dd">CLKPWR_PCONP_PCUART0</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;3))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UART0 power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00122">122</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4d6d3d86ee08058a5879fc8a3eeab25"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCUART1" ref="gaa4d6d3d86ee08058a5879fc8a3eeab25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaa4d6d3d86ee08058a5879fc8a3eeab25">CLKPWR_PCONP_PCUART1</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;4))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UART1 power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00124">124</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac87ef2376877891f6694a6c033d299db"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCUART2" ref="gac87ef2376877891f6694a6c033d299db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gac87ef2376877891f6694a6c033d299db">CLKPWR_PCONP_PCUART2</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;24))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UART 2 power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00158">158</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3c180bc0be3f8ddb32d526262ef0da6"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCUART3" ref="gab3c180bc0be3f8ddb32d526262ef0da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#gab3c180bc0be3f8ddb32d526262ef0da6">CLKPWR_PCONP_PCUART3</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;25))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UART 3 power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00160">160</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05926f84706fa15dfc9228650d62ce26"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCUSB" ref="ga05926f84706fa15dfc9228650d62ce26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga05926f84706fa15dfc9228650d62ce26">CLKPWR_PCONP_PCUSB</a>&#160;&#160;&#160;((uint32_t)(1&lt;&lt;31))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>USB interface power/clock control bit </p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00170">170</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div>
  <div id="nav-path" class="navpath">
    <ul>

    <li class="footer">Generated on Sun Feb 5 2012 18:06:02 for My Project by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
