// Seed: 116226708
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_2(
      id_5, id_3, id_5, id_5, id_4
  );
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    output uwire id_2,
    input tri0 id_3,
    output wand id_4,
    output wand id_5,
    output tri0 id_6,
    input tri0 id_7
);
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_3 = 1;
endmodule
