#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jan 25 01:05:44 2025
# Process ID: 11088
# Current directory: D:/Vivado Lab projects/Eightbitwide_2to1_mux
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10400 D:\Vivado Lab projects\Eightbitwide_2to1_mux\Eightbitwide_2to1_mux.xpr
# Log file: D:/Vivado Lab projects/Eightbitwide_2to1_mux/vivado.log
# Journal file: D:/Vivado Lab projects/Eightbitwide_2to1_mux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 828.766 ; gain = 103.723
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Eightbitwide_2to1_mux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Eightbitwide_2to1_mux_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.srcs/sources_1/new/Eightbitwide_2to1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eightbitwide_2to1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 636a08c41f5c4d8abc3928a74eac45b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Eightbitwide_2to1_mux_behav xil_defaultlib.Eightbitwide_2to1_mux xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Eightbitwide_2to1_mux
Compiling module xil_defaultlib.glbl
Built simulation snapshot Eightbitwide_2to1_mux_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Vivado -notrace
couldn't read file "D:/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Jan 25 01:09:50 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 883.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Eightbitwide_2to1_mux_behav -key {Behavioral:sim_1:Functional:Eightbitwide_2to1_mux} -tclbatch {Eightbitwide_2to1_mux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Eightbitwide_2to1_mux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Eightbitwide_2to1_mux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 883.316 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Eightbitwide_2to1_mux
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 991.832 ; gain = 107.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Eightbitwide_2to1_mux' [D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.srcs/sources_1/new/Eightbitwide_2to1_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Eightbitwide_2to1_mux' (1#1) [D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.srcs/sources_1/new/Eightbitwide_2to1_mux.v:23]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x0[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x0[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x0[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x0[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x0[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x0[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x0[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x1[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x1[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x1[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x1[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x1[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x1[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x1[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x2[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x2[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x2[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x2[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x2[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x2[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x2[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x3[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x3[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x3[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x3[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x3[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x3[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x3[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x4[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x4[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x4[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x4[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x4[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x4[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x4[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x5[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x5[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x5[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x5[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x5[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x5[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x5[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x6[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x6[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x6[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x6[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x6[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x6[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x6[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x7[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x7[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x7[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x7[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x7[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x7[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x7[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x8[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x8[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x8[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x8[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x8[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x8[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x8[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port x8[0]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y0[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y0[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y0[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y0[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y0[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y0[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y0[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y1[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y1[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y1[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y1[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y1[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y1[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y1[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y2[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y2[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y2[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y2[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y2[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y2[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y2[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y3[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y3[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y3[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y3[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y3[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y3[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y3[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y4[7]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y4[6]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y4[5]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y4[4]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y4[3]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y4[2]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y4[1]
WARNING: [Synth 8-3331] design Eightbitwide_2to1_mux has unconnected port y5[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1045.961 ; gain = 161.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1045.961 ; gain = 161.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1045.961 ; gain = 161.270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1370.859 ; gain = 486.168
7 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1370.859 ; gain = 486.168
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Eightbitwide_2to1_mux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Eightbitwide_2to1_mux_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.srcs/sources_1/new/Eightbitwide_2to1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eightbitwide_2to1_mux
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 636a08c41f5c4d8abc3928a74eac45b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Eightbitwide_2to1_mux_behav xil_defaultlib.Eightbitwide_2to1_mux xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Eightbitwide_2to1_mux
Compiling module xil_defaultlib.glbl
Built simulation snapshot Eightbitwide_2to1_mux_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Eightbitwide_2to1_mux_behav -key {Behavioral:sim_1:Functional:Eightbitwide_2to1_mux} -tclbatch {Eightbitwide_2to1_mux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Eightbitwide_2to1_mux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Eightbitwide_2to1_mux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1386.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Eightbitwide_2to1_mux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Eightbitwide_2to1_mux_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.srcs/sources_1/new/Eightbitwide_2to1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eightbitwide_2to1_mux
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 636a08c41f5c4d8abc3928a74eac45b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Eightbitwide_2to1_mux_behav xil_defaultlib.Eightbitwide_2to1_mux xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Eightbitwide_2to1_mux
Compiling module xil_defaultlib.glbl
Built simulation snapshot Eightbitwide_2to1_mux_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Eightbitwide_2to1_mux_behav -key {Behavioral:sim_1:Functional:Eightbitwide_2to1_mux} -tclbatch {Eightbitwide_2to1_mux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Eightbitwide_2to1_mux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Eightbitwide_2to1_mux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1389.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Eightbitwide_2to1_mux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Eightbitwide_2to1_mux_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.srcs/sources_1/new/Eightbitwide_2to1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eightbitwide_2to1_mux
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 636a08c41f5c4d8abc3928a74eac45b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Eightbitwide_2to1_mux_behav xil_defaultlib.Eightbitwide_2to1_mux xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Eightbitwide_2to1_mux
Compiling module xil_defaultlib.glbl
Built simulation snapshot Eightbitwide_2to1_mux_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Eightbitwide_2to1_mux_behav -key {Behavioral:sim_1:Functional:Eightbitwide_2to1_mux} -tclbatch {Eightbitwide_2to1_mux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Eightbitwide_2to1_mux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Eightbitwide_2to1_mux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1389.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Eightbitwide_2to1_mux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Eightbitwide_2to1_mux_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.srcs/sources_1/new/Eightbitwide_2to1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eightbitwide_2to1_mux
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 636a08c41f5c4d8abc3928a74eac45b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Eightbitwide_2to1_mux_behav xil_defaultlib.Eightbitwide_2to1_mux xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Eightbitwide_2to1_mux
Compiling module xil_defaultlib.glbl
Built simulation snapshot Eightbitwide_2to1_mux_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Eightbitwide_2to1_mux_behav -key {Behavioral:sim_1:Functional:Eightbitwide_2to1_mux} -tclbatch {Eightbitwide_2to1_mux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Eightbitwide_2to1_mux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Eightbitwide_2to1_mux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1398.645 ; gain = 0.598
launch_runs synth_1 -jobs 4
[Sat Jan 25 01:37:00 2025] Launched synth_1...
Run output will be captured here: D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Eightbitwide_2to1_mux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Eightbitwide_2to1_mux_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 636a08c41f5c4d8abc3928a74eac45b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Eightbitwide_2to1_mux_behav xil_defaultlib.Eightbitwide_2to1_mux xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado Lab projects/Eightbitwide_2to1_mux/Eightbitwide_2to1_mux.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Eightbitwide_2to1_mux_behav -key {Behavioral:sim_1:Functional:Eightbitwide_2to1_mux} -tclbatch {Eightbitwide_2to1_mux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Eightbitwide_2to1_mux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Eightbitwide_2to1_mux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1424.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 01:40:03 2025...
