// Seed: 256769373
module module_0 (
    input  uwire id_0,
    output tri0  id_1
);
  wire id_3, id_4, id_5, id_6, id_7, id_8;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd60
) (
    output tri0 id_0,
    output wire id_1,
    input tri id_2,
    input tri1 id_3
    , _id_14,
    output tri id_4,
    output wor id_5,
    input supply1 id_6,
    input wand id_7,
    input wor id_8,
    input supply1 id_9,
    inout tri1 id_10,
    input tri0 id_11,
    output tri1 id_12
);
  parameter id_15 = 1;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  wire [-1 : id_14] id_16;
endmodule
