vendor_name = ModelSim
source_file = 1, G:/Meu Drive/FURG/3/SD/SistemasDigitais_FinalProject/contador.vhd
source_file = 1, G:/Meu Drive/FURG/3/SD/SistemasDigitais_FinalProject/bit1_mux4_1.vhd
source_file = 1, G:/Meu Drive/FURG/3/SD/SistemasDigitais_FinalProject/MUX4_1.vhd
source_file = 1, G:/Meu Drive/FURG/3/SD/SistemasDigitais_FinalProject/modulo_BCD.vhd
source_file = 1, G:/Meu Drive/FURG/3/SD/SistemasDigitais_FinalProject/controlador_display.vhd
source_file = 1, G:/Meu Drive/FURG/3/SD/SistemasDigitais_FinalProject/topLevel.vhd
source_file = 1, G:/Meu Drive/FURG/3/SD/SistemasDigitais_FinalProject/divisordeclock.vhd
source_file = 1, G:/Meu Drive/FURG/3/SD/SistemasDigitais_FinalProject/controlador.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, G:/Meu Drive/FURG/3/SD/SistemasDigitais_FinalProject/db/projetoFinal.cbx.xml
design_name = topLevel
instance = comp, \saida[0]~output\, saida[0]~output, topLevel, 1
instance = comp, \saida[1]~output\, saida[1]~output, topLevel, 1
instance = comp, \saida[2]~output\, saida[2]~output, topLevel, 1
instance = comp, \saida[3]~output\, saida[3]~output, topLevel, 1
instance = comp, \saida[4]~output\, saida[4]~output, topLevel, 1
instance = comp, \saida[5]~output\, saida[5]~output, topLevel, 1
instance = comp, \saida[6]~output\, saida[6]~output, topLevel, 1
instance = comp, \saida[7]~output\, saida[7]~output, topLevel, 1
instance = comp, \clk~input\, clk~input, topLevel, 1
instance = comp, \reset_signal~input\, reset_signal~input, topLevel, 1
