FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Machine dependent access functions for RTC registers.
 */
#ifndef __ASM_SPARC64_MC146818RTC_H
#define __ASM_SPARC64_MC146818RTC_H

#include <asm/io.h>

#ifndef RTC_PORT
extern unsigned long cmos_regs;
#define RTC_PORT(x)	(cmos_regs + (x))
#define RTC_ALWAYS_BCD	0
#endif
/* bench 12566.0.0 59e97fc68676 */
/* bench 12566.0.1 373f86e0ff88 */
/* bench 12566.0.2 a21ee1671574 */
/* bench 12566.0.3 f684dbb1db16 */
/* bench 12566.0.4 51ffb024b605 */
/* bench 12566.0.5 ced8e0bb23dc */
/* bench 12566.0.6 107231fb182e */
/* bench 12566.0.7 f73d00d31ab5 */
/* bench 12566.0.8 1b0b64f5a373 */
/* bench 12566.0.9 c95f5a4694a2 */
/* bench 12566.0.10 3e3943e540eb */
/* bench 12566.0.11 9aa11c3dc201 */
/* bench 12566.0.12 85b274b4c462 */
/* bench 12566.0.13 4bdb10006c83 */
 * The yet supported machines all access the RTC index register via
 * an ISA port access but the way to access the date register differs ...
 */
/* bench 3197.3.0 a6122c3ec9d7 */
/* bench 3197.3.1 03d0fce2f95c */
/* bench 6004.0.0 75037bd32aca */
/* bench 6004.0.1 94ea5db3e8c6 */
/* bench 3197.3.4 e9aaba6fe338 */
/* bench 3197.3.5 9e962d6d865c */
outb_p((addr),RTC_PORT(0)); \
inb_p(RTC_PORT(1)); \
})
#define CMOS_WRITE(val, addr) ({ \
outb_p((addr),RTC_PORT(0)); \
outb_p((val),RTC_PORT(1)); \
})

#endif /* __ASM_SPARC64_MC146818RTC_H */
