$date
	Sat Oct 31 00:15:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # E $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module P1 $end
$var wire 1 # E $end
$var wire 1 $ clk $end
$var wire 1 " d1 $end
$var wire 1 & dn $end
$var wire 1 % reset $end
$var wire 1 ! q1 $end
$scope module M1 $end
$var wire 1 # E $end
$var wire 1 $ clk $end
$var wire 1 & d $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
0#
0"
x!
$end
#1
0!
1%
#2
1!
1#
0%
1$
#3
0&
1"
#4
1&
0"
0$
#5
0&
1"
#6
0!
1&
0"
1$
#8
0$
#10
1!
1$
