module top_module( 
    input a, 
    input b, 
    output out 
);

    // NOR gate: Performs OR on a and b then inverts the result
    assign out = ~(a | b);

endmodule