{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612356698791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612356698797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 03 15:51:38 2021 " "Processing started: Wed Feb 03 15:51:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612356698797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612356698797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclone_OSG -c Cyclone_OSG " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612356698797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612356699263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612356699263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK main.v(9) " "Verilog HDL Declaration information at main.v(9): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612356706932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612356706934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612356706934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Delay.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612356706937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612356706937 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 DLST.v(23) " "Verilog HDL Expression warning at DLST.v(23): truncated literal to match 24 bits" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1612356706939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlst.v 1 1 " "Found 1 design units, including 1 entities, in source file dlst.v" { { "Info" "ISGN_ENTITY_NAME" "1 DLST " "Found entity 1: DLST" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612356706940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612356706940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pulse " "Found entity 1: Pulse" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612356706943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612356706943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM.v(126) " "Verilog HDL information at RAM.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1612356706946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612356706947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612356706947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 Start " "Found entity 1: Start" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612356706950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612356706950 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UART.v " "Can't analyze file -- file UART.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612356706956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612356706960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612356706960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_UART_clk main.v(183) " "Verilog HDL Implicit Net warning at main.v(183): created implicit net for \"control_UART_clk\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356706960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIV_CLK main.v(217) " "Verilog HDL Implicit Net warning at main.v(217): created implicit net for \"DIV_CLK\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356706960 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(180) " "Verilog HDL Instantiation warning at main.v(180): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 180 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1612356706961 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(183) " "Verilog HDL Instantiation warning at main.v(183): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 183 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1612356706961 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(211) " "Verilog HDL Instantiation warning at main.v(211): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 211 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1612356706962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612356707002 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ex_16 main.v(28) " "Output port \"ex_16\" at main.v(28) has no driver" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612356707007 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll_inst\"" {  } { { "main.v" "pll_inst" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356707047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356707084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356707085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612356707085 ""}  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612356707085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612356707127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612356707127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356707128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start Start:comb_11 " "Elaborating entity \"Start\" for hierarchy \"Start:comb_11\"" {  } { { "main.v" "comb_11" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356707135 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt Start.v(7) " "Verilog HDL or VHDL warning at Start.v(7): object \"cnt\" assigned a value but never read" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Start.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1612356707136 "|main|Start:comb_11"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.v 1 1 " "Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612356707150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612356707150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:comb_12 " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:comb_12\"" {  } { { "main.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356707151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(40) " "Verilog HDL assignment warning at uart_rx.v(40): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707152 "|main|UART_Rx:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 uart_rx.v(60) " "Verilog HDL assignment warning at uart_rx.v(60): truncated value with size 9 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707152 "|main|UART_Rx:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:comb_13 " "Elaborating entity \"RAM\" for hierarchy \"RAM:comb_13\"" {  } { { "main.v" "comb_13" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356707154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(138) " "Verilog HDL assignment warning at RAM.v(138): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(140) " "Verilog HDL assignment warning at RAM.v(140): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(141) " "Verilog HDL assignment warning at RAM.v(141): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(145) " "Verilog HDL assignment warning at RAM.v(145): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(147) " "Verilog HDL assignment warning at RAM.v(147): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(148) " "Verilog HDL assignment warning at RAM.v(148): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(152) " "Verilog HDL assignment warning at RAM.v(152): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(154) " "Verilog HDL assignment warning at RAM.v(154): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(155) " "Verilog HDL assignment warning at RAM.v(155): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(158) " "Verilog HDL assignment warning at RAM.v(158): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(160) " "Verilog HDL assignment warning at RAM.v(160): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(161) " "Verilog HDL assignment warning at RAM.v(161): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(164) " "Verilog HDL assignment warning at RAM.v(164): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(166) " "Verilog HDL assignment warning at RAM.v(166): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(167) " "Verilog HDL assignment warning at RAM.v(167): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(170) " "Verilog HDL assignment warning at RAM.v(170): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(172) " "Verilog HDL assignment warning at RAM.v(172): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(173) " "Verilog HDL assignment warning at RAM.v(173): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(176) " "Verilog HDL assignment warning at RAM.v(176): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(178) " "Verilog HDL assignment warning at RAM.v(178): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707162 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(179) " "Verilog HDL assignment warning at RAM.v(179): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(182) " "Verilog HDL assignment warning at RAM.v(182): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(184) " "Verilog HDL assignment warning at RAM.v(184): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(185) " "Verilog HDL assignment warning at RAM.v(185): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(188) " "Verilog HDL assignment warning at RAM.v(188): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(190) " "Verilog HDL assignment warning at RAM.v(190): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(191) " "Verilog HDL assignment warning at RAM.v(191): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(194) " "Verilog HDL assignment warning at RAM.v(194): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(196) " "Verilog HDL assignment warning at RAM.v(196): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(197) " "Verilog HDL assignment warning at RAM.v(197): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(200) " "Verilog HDL assignment warning at RAM.v(200): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(202) " "Verilog HDL assignment warning at RAM.v(202): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(203) " "Verilog HDL assignment warning at RAM.v(203): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(206) " "Verilog HDL assignment warning at RAM.v(206): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(208) " "Verilog HDL assignment warning at RAM.v(208): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(209) " "Verilog HDL assignment warning at RAM.v(209): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(212) " "Verilog HDL assignment warning at RAM.v(212): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(214) " "Verilog HDL assignment warning at RAM.v(214): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(215) " "Verilog HDL assignment warning at RAM.v(215): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(218) " "Verilog HDL assignment warning at RAM.v(218): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(220) " "Verilog HDL assignment warning at RAM.v(220): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(221) " "Verilog HDL assignment warning at RAM.v(221): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(224) " "Verilog HDL assignment warning at RAM.v(224): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(226) " "Verilog HDL assignment warning at RAM.v(226): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(227) " "Verilog HDL assignment warning at RAM.v(227): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(230) " "Verilog HDL assignment warning at RAM.v(230): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(232) " "Verilog HDL assignment warning at RAM.v(232): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(233) " "Verilog HDL assignment warning at RAM.v(233): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL16 RAM.v(105) " "Output port \"Mult_PL16\" at RAM.v(105) has no driver" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612356707163 "|main|RAM:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse Pulse:PL1 " "Elaborating entity \"Pulse\" for hierarchy \"Pulse:PL1\"" {  } { { "main.v" "PL1" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356707164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay Delay:DL1 " "Elaborating entity \"Delay\" for hierarchy \"Delay:DL1\"" {  } { { "main.v" "DL1" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356707167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DLST DLST:ST1 " "Elaborating entity \"DLST\" for hierarchy \"DLST:ST1\"" {  } { { "main.v" "ST1" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356707188 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707317 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1612356707317 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707317 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707317 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1612356707317 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707318 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1612356707318 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707318 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612356707318 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1612356707318 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1612356709573 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ex_16 GND " "Pin \"ex_16\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612356710897 "|main|ex_16"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1612356710897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612356711081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/output_files/Cyclone_OSG.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/output_files/Cyclone_OSG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612356712971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612356713205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612356713205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4713 " "Implemented 4713 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612356713535 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612356713535 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4692 " "Implemented 4692 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612356713535 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1612356713535 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612356713535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612356713584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 03 15:51:53 2021 " "Processing ended: Wed Feb 03 15:51:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612356713584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612356713584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612356713584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612356713584 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1612356714681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612356714687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 03 15:51:54 2021 " "Processing started: Wed Feb 03 15:51:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612356714687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1612356714687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cyclone_OSG -c Cyclone_OSG " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1612356714687 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1612356714804 ""}
{ "Info" "0" "" "Project  = Cyclone_OSG" {  } {  } 0 0 "Project  = Cyclone_OSG" 0 0 "Fitter" 0 0 1612356714804 ""}
{ "Info" "0" "" "Revision = Cyclone_OSG" {  } {  } 0 0 "Revision = Cyclone_OSG" 0 0 "Fitter" 0 0 1612356714804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1612356714929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1612356714930 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cyclone_OSG EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Cyclone_OSG\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612356714966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612356715003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612356715003 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1612356715037 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612356715037 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612356715121 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1612356715128 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612356715386 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612356715386 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612356715386 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612356715386 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 10139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612356715396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 10141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612356715396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 10143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612356715396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 10145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612356715396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 10147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612356715396 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612356715396 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1612356715399 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 20 " "No exact pin location assignment(s) for 8 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1612356715682 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cyclone_OSG.sdc " "Synopsys Design Constraints File file not found: 'Cyclone_OSG.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1612356716119 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1612356716119 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1612356716129 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1612356716176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1612356716182 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1612356716184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612356716429 ""}  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 10131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612356716429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612356716429 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612356716429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL10\|div_clk  " "Automatically promoted node Pulse:PL10\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612356716429 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL10\|div_clk~0 " "Destination node Pulse:PL10\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 5485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612356716429 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612356716429 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 2083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612356716429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL11\|div_clk  " "Automatically promoted node Pulse:PL11\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612356716429 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL11\|div_clk~0 " "Destination node Pulse:PL11\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 5618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612356716429 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612356716429 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 1914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612356716429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL12\|div_clk  " "Automatically promoted node Pulse:PL12\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612356716430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL12\|div_clk~0 " "Destination node Pulse:PL12\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 5748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612356716430 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612356716430 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 1745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612356716430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL13\|div_clk  " "Automatically promoted node Pulse:PL13\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612356716430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL13\|div_clk~0 " "Destination node Pulse:PL13\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 5880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612356716430 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612356716430 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 1576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612356716430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL14\|div_clk  " "Automatically promoted node Pulse:PL14\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612356716430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL14\|div_clk~0 " "Destination node Pulse:PL14\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 6012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612356716430 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612356716430 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 1407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612356716430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL15\|div_clk  " "Automatically promoted node Pulse:PL15\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612356716430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL15\|div_clk~0 " "Destination node Pulse:PL15\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 6144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612356716430 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612356716430 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 1238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612356716430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL1\|div_clk  " "Automatically promoted node Pulse:PL1\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612356716430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL1\|div_clk~0 " "Destination node Pulse:PL1\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 4292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612356716430 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612356716430 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612356716430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL2\|div_clk  " "Automatically promoted node Pulse:PL2\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612356716430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL2\|div_clk~0 " "Destination node Pulse:PL2\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 4424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612356716430 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612356716430 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 3435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612356716430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612356716905 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612356716912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612356716912 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612356716924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612356716946 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1612356716956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1612356716957 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612356716961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612356717192 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1612356717198 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612356717198 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1612356717201 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1612356717201 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1612356717201 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612356717202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612356717202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612356717202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612356717202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 7 6 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612356717202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 4 6 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612356717202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 12 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612356717202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 11 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1612356717202 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1612356717202 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1612356717202 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "control_UART_clk " "Node \"control_UART_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "control_UART_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612356717299 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1612356717299 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612356717300 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1612356717314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612356717937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612356718746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612356718786 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612356724767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612356724767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612356725451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1612356727987 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612356727987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1612356731869 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1612356731869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612356731872 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.97 " "Total time spent on timing analysis during the Fitter is 4.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1612356732034 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612356732060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612356732423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612356732425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612356732925 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612356733693 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1612356733965 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/output_files/Cyclone_OSG.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/output_files/Cyclone_OSG.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612356734177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5548 " "Peak virtual memory: 5548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612356735058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 03 15:52:15 2021 " "Processing ended: Wed Feb 03 15:52:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612356735058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612356735058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612356735058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612356735058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1612356735991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612356735996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 03 15:52:15 2021 " "Processing started: Wed Feb 03 15:52:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612356735996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1612356735996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cyclone_OSG -c Cyclone_OSG " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1612356735996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1612356736309 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1612356736643 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1612356736679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612356736850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 03 15:52:16 2021 " "Processing ended: Wed Feb 03 15:52:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612356736850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612356736850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612356736850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1612356736850 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1612356737477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1612356737935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612356737941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 03 15:52:17 2021 " "Processing started: Wed Feb 03 15:52:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612356737941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1612356737941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cyclone_OSG -c Cyclone_OSG " "Command: quartus_sta Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1612356737941 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1612356738056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1612356738380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1612356738380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356738416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356738416 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cyclone_OSG.sdc " "Synopsys Design Constraints File file not found: 'Cyclone_OSG.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1612356738714 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356738714 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name clk clk " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1612356738724 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1612356738724 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612356738724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356738724 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL1\|div_clk Pulse:PL1\|div_clk " "create_clock -period 1.000 -name Pulse:PL1\|div_clk Pulse:PL1\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_Rx:comb_12\|UART_clk UART_Rx:comb_12\|UART_clk " "create_clock -period 1.000 -name UART_Rx:comb_12\|UART_clk UART_Rx:comb_12\|UART_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL15\|div_clk Delay:DL15\|div_clk " "create_clock -period 1.000 -name Delay:DL15\|div_clk Delay:DL15\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL15\|div_clk Pulse:PL15\|div_clk " "create_clock -period 1.000 -name Pulse:PL15\|div_clk Pulse:PL15\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL14\|div_clk Delay:DL14\|div_clk " "create_clock -period 1.000 -name Delay:DL14\|div_clk Delay:DL14\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL14\|div_clk Pulse:PL14\|div_clk " "create_clock -period 1.000 -name Pulse:PL14\|div_clk Pulse:PL14\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL13\|div_clk Delay:DL13\|div_clk " "create_clock -period 1.000 -name Delay:DL13\|div_clk Delay:DL13\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL13\|div_clk Pulse:PL13\|div_clk " "create_clock -period 1.000 -name Pulse:PL13\|div_clk Pulse:PL13\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL12\|div_clk Delay:DL12\|div_clk " "create_clock -period 1.000 -name Delay:DL12\|div_clk Delay:DL12\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL12\|div_clk Pulse:PL12\|div_clk " "create_clock -period 1.000 -name Pulse:PL12\|div_clk Pulse:PL12\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL11\|div_clk Delay:DL11\|div_clk " "create_clock -period 1.000 -name Delay:DL11\|div_clk Delay:DL11\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL11\|div_clk Pulse:PL11\|div_clk " "create_clock -period 1.000 -name Pulse:PL11\|div_clk Pulse:PL11\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL10\|div_clk Delay:DL10\|div_clk " "create_clock -period 1.000 -name Delay:DL10\|div_clk Delay:DL10\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL10\|div_clk Pulse:PL10\|div_clk " "create_clock -period 1.000 -name Pulse:PL10\|div_clk Pulse:PL10\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL9\|div_clk Delay:DL9\|div_clk " "create_clock -period 1.000 -name Delay:DL9\|div_clk Delay:DL9\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL9\|div_clk Pulse:PL9\|div_clk " "create_clock -period 1.000 -name Pulse:PL9\|div_clk Pulse:PL9\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL8\|div_clk Delay:DL8\|div_clk " "create_clock -period 1.000 -name Delay:DL8\|div_clk Delay:DL8\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL8\|div_clk Pulse:PL8\|div_clk " "create_clock -period 1.000 -name Pulse:PL8\|div_clk Pulse:PL8\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL7\|div_clk Delay:DL7\|div_clk " "create_clock -period 1.000 -name Delay:DL7\|div_clk Delay:DL7\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL7\|div_clk Pulse:PL7\|div_clk " "create_clock -period 1.000 -name Pulse:PL7\|div_clk Pulse:PL7\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL6\|div_clk Delay:DL6\|div_clk " "create_clock -period 1.000 -name Delay:DL6\|div_clk Delay:DL6\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL6\|div_clk Pulse:PL6\|div_clk " "create_clock -period 1.000 -name Pulse:PL6\|div_clk Pulse:PL6\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL5\|div_clk Delay:DL5\|div_clk " "create_clock -period 1.000 -name Delay:DL5\|div_clk Delay:DL5\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL5\|div_clk Pulse:PL5\|div_clk " "create_clock -period 1.000 -name Pulse:PL5\|div_clk Pulse:PL5\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL4\|div_clk Delay:DL4\|div_clk " "create_clock -period 1.000 -name Delay:DL4\|div_clk Delay:DL4\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL4\|div_clk Pulse:PL4\|div_clk " "create_clock -period 1.000 -name Pulse:PL4\|div_clk Pulse:PL4\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL3\|div_clk Delay:DL3\|div_clk " "create_clock -period 1.000 -name Delay:DL3\|div_clk Delay:DL3\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL3\|div_clk Pulse:PL3\|div_clk " "create_clock -period 1.000 -name Pulse:PL3\|div_clk Pulse:PL3\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL2\|div_clk Delay:DL2\|div_clk " "create_clock -period 1.000 -name Delay:DL2\|div_clk Delay:DL2\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL2\|div_clk Pulse:PL2\|div_clk " "create_clock -period 1.000 -name Pulse:PL2\|div_clk Pulse:PL2\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL1\|div_clk Delay:DL1\|div_clk " "create_clock -period 1.000 -name Delay:DL1\|div_clk Delay:DL1\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612356738734 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612356738734 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1612356738763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612356738770 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1612356738772 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1612356738783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612356739242 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612356739242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.836 " "Worst-case setup slack is -5.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.836            -108.984 Pulse:PL12\|div_clk  " "   -5.836            -108.984 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.812            -145.619 Pulse:PL2\|div_clk  " "   -5.812            -145.619 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.699            -133.332 Pulse:PL11\|div_clk  " "   -5.699            -133.332 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.611            -189.847 Pulse:PL3\|div_clk  " "   -5.611            -189.847 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.400            -163.147 Pulse:PL8\|div_clk  " "   -5.400            -163.147 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.352            -123.960 Pulse:PL10\|div_clk  " "   -5.352            -123.960 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.194            -141.016 Pulse:PL7\|div_clk  " "   -5.194            -141.016 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.096            -137.571 Pulse:PL15\|div_clk  " "   -5.096            -137.571 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.037            -156.883 Pulse:PL4\|div_clk  " "   -5.037            -156.883 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000            -167.626 Pulse:PL5\|div_clk  " "   -5.000            -167.626 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.863            -133.052 Pulse:PL13\|div_clk  " "   -4.863            -133.052 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.781            -147.122 Pulse:PL9\|div_clk  " "   -4.781            -147.122 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.750            -113.892 Delay:DL12\|div_clk  " "   -4.750            -113.892 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.722            -138.235 Pulse:PL6\|div_clk  " "   -4.722            -138.235 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.598             -85.346 Delay:DL9\|div_clk  " "   -4.598             -85.346 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.502            -118.073 Delay:DL14\|div_clk  " "   -4.502            -118.073 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.319             -99.388 Pulse:PL1\|div_clk  " "   -4.319             -99.388 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.169             -66.408 Delay:DL6\|div_clk  " "   -4.169             -66.408 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.054            -104.859 Pulse:PL14\|div_clk  " "   -4.054            -104.859 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.960            -120.002 Delay:DL2\|div_clk  " "   -3.960            -120.002 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.894             -70.112 Delay:DL5\|div_clk  " "   -3.894             -70.112 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.825             -67.328 Delay:DL4\|div_clk  " "   -3.825             -67.328 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.805           -2094.796 clk  " "   -3.805           -2094.796 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.803             -76.868 Delay:DL15\|div_clk  " "   -3.803             -76.868 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.779            -125.350 Delay:DL10\|div_clk  " "   -3.779            -125.350 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.750            -113.871 Delay:DL13\|div_clk  " "   -3.750            -113.871 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.575             -90.808 Delay:DL11\|div_clk  " "   -3.575             -90.808 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.555             -71.187 Delay:DL7\|div_clk  " "   -3.555             -71.187 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.504             -92.219 Delay:DL1\|div_clk  " "   -3.504             -92.219 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.492             -62.375 Delay:DL8\|div_clk  " "   -3.492             -62.375 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.403             -75.550 Delay:DL3\|div_clk  " "   -3.403             -75.550 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.173             -37.942 UART_Rx:comb_12\|UART_clk  " "   -3.173             -37.942 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.417            -389.547 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.417            -389.547 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356739248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.716 " "Worst-case hold slack is -0.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716              -6.557 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.716              -6.557 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 clk  " "    0.444               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Pulse:PL10\|div_clk  " "    0.452               0.000 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Pulse:PL12\|div_clk  " "    0.452               0.000 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Pulse:PL15\|div_clk  " "    0.452               0.000 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Pulse:PL11\|div_clk  " "    0.453               0.000 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Pulse:PL13\|div_clk  " "    0.453               0.000 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Pulse:PL14\|div_clk  " "    0.453               0.000 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Pulse:PL1\|div_clk  " "    0.454               0.000 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Pulse:PL2\|div_clk  " "    0.454               0.000 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL12\|div_clk  " "    0.485               0.000 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL14\|div_clk  " "    0.485               0.000 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL1\|div_clk  " "    0.485               0.000 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL2\|div_clk  " "    0.485               0.000 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL3\|div_clk  " "    0.485               0.000 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL4\|div_clk  " "    0.485               0.000 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL6\|div_clk  " "    0.485               0.000 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL7\|div_clk  " "    0.485               0.000 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL9\|div_clk  " "    0.485               0.000 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL3\|div_clk  " "    0.485               0.000 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL4\|div_clk  " "    0.485               0.000 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL5\|div_clk  " "    0.485               0.000 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL6\|div_clk  " "    0.485               0.000 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL7\|div_clk  " "    0.485               0.000 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL8\|div_clk  " "    0.485               0.000 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL9\|div_clk  " "    0.485               0.000 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 UART_Rx:comb_12\|UART_clk  " "    0.485               0.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 Delay:DL15\|div_clk  " "    0.497               0.000 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 Delay:DL10\|div_clk  " "    0.530               0.000 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 Delay:DL13\|div_clk  " "    0.532               0.000 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 Delay:DL11\|div_clk  " "    0.541               0.000 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 Delay:DL5\|div_clk  " "    0.541               0.000 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 Delay:DL8\|div_clk  " "    0.595               0.000 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356739305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612356739315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612356739325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL10\|div_clk  " "   -1.487             -55.019 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL11\|div_clk  " "   -1.487             -55.019 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL12\|div_clk  " "   -1.487             -55.019 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL13\|div_clk  " "   -1.487             -55.019 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL14\|div_clk  " "   -1.487             -55.019 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL15\|div_clk  " "   -1.487             -55.019 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL1\|div_clk  " "   -1.487             -55.019 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL2\|div_clk  " "   -1.487             -55.019 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL3\|div_clk  " "   -1.487             -55.019 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL4\|div_clk  " "   -1.487             -55.019 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL5\|div_clk  " "   -1.487             -55.019 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL6\|div_clk  " "   -1.487             -55.019 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL7\|div_clk  " "   -1.487             -55.019 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL8\|div_clk  " "   -1.487             -55.019 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL9\|div_clk  " "   -1.487             -55.019 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL10\|div_clk  " "   -1.487             -53.532 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL11\|div_clk  " "   -1.487             -53.532 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL12\|div_clk  " "   -1.487             -53.532 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL13\|div_clk  " "   -1.487             -53.532 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL14\|div_clk  " "   -1.487             -53.532 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL15\|div_clk  " "   -1.487             -53.532 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL1\|div_clk  " "   -1.487             -53.532 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL2\|div_clk  " "   -1.487             -53.532 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL3\|div_clk  " "   -1.487             -53.532 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL4\|div_clk  " "   -1.487             -53.532 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL5\|div_clk  " "   -1.487             -53.532 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL6\|div_clk  " "   -1.487             -53.532 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL7\|div_clk  " "   -1.487             -53.532 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL8\|div_clk  " "   -1.487             -53.532 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL9\|div_clk  " "   -1.487             -53.532 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 UART_Rx:comb_12\|UART_clk  " "   -1.487             -31.227 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.197               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.197               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.770               0.000 clk  " "    4.770               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356739336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356739336 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612356740943 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1612356740963 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1612356741509 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612356741679 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612356741794 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612356741794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.262 " "Worst-case setup slack is -5.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.262             -97.678 Pulse:PL12\|div_clk  " "   -5.262             -97.678 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.208            -135.968 Pulse:PL2\|div_clk  " "   -5.208            -135.968 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.091            -123.234 Pulse:PL11\|div_clk  " "   -5.091            -123.234 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.066            -173.002 Pulse:PL3\|div_clk  " "   -5.066            -173.002 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.830            -148.147 Pulse:PL8\|div_clk  " "   -4.830            -148.147 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.770            -114.573 Pulse:PL10\|div_clk  " "   -4.770            -114.573 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.650            -127.194 Pulse:PL7\|div_clk  " "   -4.650            -127.194 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.527            -128.551 Pulse:PL15\|div_clk  " "   -4.527            -128.551 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.486            -142.027 Pulse:PL4\|div_clk  " "   -4.486            -142.027 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.482            -153.232 Pulse:PL5\|div_clk  " "   -4.482            -153.232 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.311            -123.799 Pulse:PL13\|div_clk  " "   -4.311            -123.799 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.280            -102.037 Delay:DL12\|div_clk  " "   -4.280            -102.037 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.245            -134.107 Pulse:PL9\|div_clk  " "   -4.245            -134.107 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.189            -124.014 Pulse:PL6\|div_clk  " "   -4.189            -124.014 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.105             -72.937 Delay:DL9\|div_clk  " "   -4.105             -72.937 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.023            -106.258 Delay:DL14\|div_clk  " "   -4.023            -106.258 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.821             -88.268 Pulse:PL1\|div_clk  " "   -3.821             -88.268 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.707             -54.097 Delay:DL6\|div_clk  " "   -3.707             -54.097 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.609           -1991.840 clk  " "   -3.609           -1991.840 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.598             -93.978 Pulse:PL14\|div_clk  " "   -3.598             -93.978 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.493            -106.729 Delay:DL2\|div_clk  " "   -3.493            -106.729 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.432             -57.999 Delay:DL5\|div_clk  " "   -3.432             -57.999 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.382             -55.786 Delay:DL4\|div_clk  " "   -3.382             -55.786 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.367            -103.520 Delay:DL13\|div_clk  " "   -3.367            -103.520 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.342             -64.479 Delay:DL15\|div_clk  " "   -3.342             -64.479 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.326            -112.885 Delay:DL10\|div_clk  " "   -3.326            -112.885 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.214             -63.398 Delay:DL3\|div_clk  " "   -3.214             -63.398 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.184             -79.159 Delay:DL1\|div_clk  " "   -3.184             -79.159 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.144             -78.929 Delay:DL11\|div_clk  " "   -3.144             -78.929 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.104             -60.514 Delay:DL7\|div_clk  " "   -3.104             -60.514 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.042             -50.624 Delay:DL8\|div_clk  " "   -3.042             -50.624 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.892             -34.373 UART_Rx:comb_12\|UART_clk  " "   -2.892             -34.373 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855             -59.762 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.855             -59.762 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356741812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.799 " "Worst-case hold slack is -0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.799              -9.967 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.799              -9.967 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 clk  " "    0.396               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Pulse:PL10\|div_clk  " "    0.401               0.000 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Pulse:PL12\|div_clk  " "    0.401               0.000 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Pulse:PL14\|div_clk  " "    0.401               0.000 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Pulse:PL11\|div_clk  " "    0.402               0.000 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Pulse:PL13\|div_clk  " "    0.402               0.000 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Pulse:PL15\|div_clk  " "    0.402               0.000 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Pulse:PL1\|div_clk  " "    0.402               0.000 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Pulse:PL2\|div_clk  " "    0.403               0.000 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL12\|div_clk  " "    0.430               0.000 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL14\|div_clk  " "    0.430               0.000 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL1\|div_clk  " "    0.430               0.000 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL2\|div_clk  " "    0.430               0.000 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL3\|div_clk  " "    0.430               0.000 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL4\|div_clk  " "    0.430               0.000 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL6\|div_clk  " "    0.430               0.000 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL7\|div_clk  " "    0.430               0.000 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL9\|div_clk  " "    0.430               0.000 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL3\|div_clk  " "    0.430               0.000 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL4\|div_clk  " "    0.430               0.000 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL5\|div_clk  " "    0.430               0.000 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL6\|div_clk  " "    0.430               0.000 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL7\|div_clk  " "    0.430               0.000 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL8\|div_clk  " "    0.430               0.000 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL9\|div_clk  " "    0.430               0.000 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 UART_Rx:comb_12\|UART_clk  " "    0.430               0.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 Delay:DL10\|div_clk  " "    0.439               0.000 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 Delay:DL15\|div_clk  " "    0.445               0.000 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 Delay:DL13\|div_clk  " "    0.446               0.000 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 Delay:DL11\|div_clk  " "    0.498               0.000 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 Delay:DL5\|div_clk  " "    0.498               0.000 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 Delay:DL8\|div_clk  " "    0.507               0.000 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356741873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612356741892 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612356741910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL10\|div_clk  " "   -1.487             -55.019 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL11\|div_clk  " "   -1.487             -55.019 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL12\|div_clk  " "   -1.487             -55.019 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL13\|div_clk  " "   -1.487             -55.019 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL14\|div_clk  " "   -1.487             -55.019 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL15\|div_clk  " "   -1.487             -55.019 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL1\|div_clk  " "   -1.487             -55.019 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL2\|div_clk  " "   -1.487             -55.019 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL3\|div_clk  " "   -1.487             -55.019 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL4\|div_clk  " "   -1.487             -55.019 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL5\|div_clk  " "   -1.487             -55.019 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL6\|div_clk  " "   -1.487             -55.019 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL7\|div_clk  " "   -1.487             -55.019 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL8\|div_clk  " "   -1.487             -55.019 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL9\|div_clk  " "   -1.487             -55.019 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL10\|div_clk  " "   -1.487             -53.532 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL11\|div_clk  " "   -1.487             -53.532 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL12\|div_clk  " "   -1.487             -53.532 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL13\|div_clk  " "   -1.487             -53.532 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL14\|div_clk  " "   -1.487             -53.532 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL15\|div_clk  " "   -1.487             -53.532 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL1\|div_clk  " "   -1.487             -53.532 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL2\|div_clk  " "   -1.487             -53.532 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL3\|div_clk  " "   -1.487             -53.532 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL4\|div_clk  " "   -1.487             -53.532 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL5\|div_clk  " "   -1.487             -53.532 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL6\|div_clk  " "   -1.487             -53.532 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL7\|div_clk  " "   -1.487             -53.532 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL8\|div_clk  " "   -1.487             -53.532 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL9\|div_clk  " "   -1.487             -53.532 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 UART_Rx:comb_12\|UART_clk  " "   -1.487             -31.227 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.167               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.167               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.733               0.000 clk  " "    4.733               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356741933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356741933 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612356744290 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612356744465 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612356744504 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612356744504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.085 " "Worst-case setup slack is -2.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.085             -67.281 Pulse:PL3\|div_clk  " "   -2.085             -67.281 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.937             -39.489 Pulse:PL11\|div_clk  " "   -1.937             -39.489 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.928             -44.539 Pulse:PL2\|div_clk  " "   -1.928             -44.539 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.907             -27.339 Pulse:PL12\|div_clk  " "   -1.907             -27.339 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.887             -52.610 Pulse:PL8\|div_clk  " "   -1.887             -52.610 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.816             -42.389 Pulse:PL7\|div_clk  " "   -1.816             -42.389 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.750             -34.039 Pulse:PL10\|div_clk  " "   -1.750             -34.039 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.710             -52.381 Pulse:PL4\|div_clk  " "   -1.710             -52.381 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.636             -37.066 Pulse:PL15\|div_clk  " "   -1.636             -37.066 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.635             -53.406 Pulse:PL5\|div_clk  " "   -1.635             -53.406 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.586             -44.575 Pulse:PL9\|div_clk  " "   -1.586             -44.575 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.535             -33.101 Pulse:PL13\|div_clk  " "   -1.535             -33.101 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.532             -40.912 Pulse:PL6\|div_clk  " "   -1.532             -40.912 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.498             -29.951 Delay:DL12\|div_clk  " "   -1.498             -29.951 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.479             -17.088 Delay:DL9\|div_clk  " "   -1.479             -17.088 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.455             -32.492 Delay:DL14\|div_clk  " "   -1.455             -32.492 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.323             -10.306 Delay:DL6\|div_clk  " "   -1.323             -10.306 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292             -25.174 Pulse:PL1\|div_clk  " "   -1.292             -25.174 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.244             -34.624 Delay:DL2\|div_clk  " "   -1.244             -34.624 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.221             -11.757 Delay:DL5\|div_clk  " "   -1.221             -11.757 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.189             -24.754 Pulse:PL14\|div_clk  " "   -1.189             -24.754 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.161             -14.870 Delay:DL15\|div_clk  " "   -1.161             -14.870 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.154             -36.019 Delay:DL10\|div_clk  " "   -1.154             -36.019 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151             -10.196 Delay:DL4\|div_clk  " "   -1.151             -10.196 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.093             -32.955 Delay:DL13\|div_clk  " "   -1.093             -32.955 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.054             -11.074 Delay:DL7\|div_clk  " "   -1.054             -11.074 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.045            -490.624 clk  " "   -1.045            -490.624 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.034              -9.008 Delay:DL8\|div_clk  " "   -1.034              -9.008 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.028             -21.353 Delay:DL1\|div_clk  " "   -1.028             -21.353 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.027             -20.481 Delay:DL11\|div_clk  " "   -1.027             -20.481 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902             -13.726 Delay:DL3\|div_clk  " "   -0.902             -13.726 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859              -6.167 UART_Rx:comb_12\|UART_clk  " "   -0.859              -6.167 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.034               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356744535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.259 " "Worst-case hold slack is -0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -1.435 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.259              -1.435 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk  " "    0.184               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Pulse:PL12\|div_clk  " "    0.186               0.000 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Pulse:PL13\|div_clk  " "    0.186               0.000 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Pulse:PL14\|div_clk  " "    0.186               0.000 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Pulse:PL15\|div_clk  " "    0.186               0.000 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Pulse:PL10\|div_clk  " "    0.187               0.000 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Pulse:PL11\|div_clk  " "    0.187               0.000 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Pulse:PL2\|div_clk  " "    0.187               0.000 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 Pulse:PL1\|div_clk  " "    0.188               0.000 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL12\|div_clk  " "    0.201               0.000 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL14\|div_clk  " "    0.201               0.000 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL1\|div_clk  " "    0.201               0.000 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL2\|div_clk  " "    0.201               0.000 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL3\|div_clk  " "    0.201               0.000 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL4\|div_clk  " "    0.201               0.000 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL6\|div_clk  " "    0.201               0.000 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL7\|div_clk  " "    0.201               0.000 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL9\|div_clk  " "    0.201               0.000 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL3\|div_clk  " "    0.201               0.000 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL4\|div_clk  " "    0.201               0.000 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL5\|div_clk  " "    0.201               0.000 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL6\|div_clk  " "    0.201               0.000 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL7\|div_clk  " "    0.201               0.000 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL8\|div_clk  " "    0.201               0.000 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL9\|div_clk  " "    0.201               0.000 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 UART_Rx:comb_12\|UART_clk  " "    0.201               0.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 Delay:DL15\|div_clk  " "    0.208               0.000 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 Delay:DL11\|div_clk  " "    0.219               0.000 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 Delay:DL5\|div_clk  " "    0.219               0.000 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 Delay:DL10\|div_clk  " "    0.235               0.000 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 Delay:DL13\|div_clk  " "    0.237               0.000 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 Delay:DL8\|div_clk  " "    0.263               0.000 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356744620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612356744650 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612356744681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL10\|div_clk  " "   -1.000             -37.000 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL11\|div_clk  " "   -1.000             -37.000 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL12\|div_clk  " "   -1.000             -37.000 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL13\|div_clk  " "   -1.000             -37.000 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL14\|div_clk  " "   -1.000             -37.000 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL15\|div_clk  " "   -1.000             -37.000 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL1\|div_clk  " "   -1.000             -37.000 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL2\|div_clk  " "   -1.000             -37.000 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL3\|div_clk  " "   -1.000             -37.000 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL4\|div_clk  " "   -1.000             -37.000 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL5\|div_clk  " "   -1.000             -37.000 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL6\|div_clk  " "   -1.000             -37.000 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL7\|div_clk  " "   -1.000             -37.000 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL8\|div_clk  " "   -1.000             -37.000 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL9\|div_clk  " "   -1.000             -37.000 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL10\|div_clk  " "   -1.000             -36.000 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL11\|div_clk  " "   -1.000             -36.000 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL12\|div_clk  " "   -1.000             -36.000 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL13\|div_clk  " "   -1.000             -36.000 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL14\|div_clk  " "   -1.000             -36.000 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL15\|div_clk  " "   -1.000             -36.000 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL1\|div_clk  " "   -1.000             -36.000 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL2\|div_clk  " "   -1.000             -36.000 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL3\|div_clk  " "   -1.000             -36.000 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL4\|div_clk  " "   -1.000             -36.000 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL5\|div_clk  " "   -1.000             -36.000 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL6\|div_clk  " "   -1.000             -36.000 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL7\|div_clk  " "   -1.000             -36.000 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL8\|div_clk  " "   -1.000             -36.000 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL9\|div_clk  " "   -1.000             -36.000 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 UART_Rx:comb_12\|UART_clk  " "   -1.000             -21.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.265               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.265               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.410               0.000 clk  " "    4.410               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612356744713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612356744713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612356748299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612356748300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612356748717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 03 15:52:28 2021 " "Processing ended: Wed Feb 03 15:52:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612356748717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612356748717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612356748717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612356748717 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus Prime Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612356749664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612356786965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612356786970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 03 15:53:06 2021 " "Processing started: Wed Feb 03 15:53:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612356786970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1612356786970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Cyclone_OSG -c Cyclone_OSG --netlist_type=sgate " "Command: quartus_npp Cyclone_OSG -c Cyclone_OSG --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1612356786970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1612356787125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612356787559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 03 15:53:07 2021 " "Processing ended: Wed Feb 03 15:53:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612356787559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612356787559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612356787559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1612356787559 ""}
