{
	"finish__design__instance__count__class:buffer": 171,
	"finish__design__instance__area__class:buffer": 10775.9,
	"finish__design__instance__count__class:clock_buffer": 27,
	"finish__design__instance__area__class:clock_buffer": 4216.67,
	"finish__design__instance__count__class:timing_repair_buffer": 117,
	"finish__design__instance__area__class:timing_repair_buffer": 5469.81,
	"finish__design__instance__count__class:inverter": 64,
	"finish__design__instance__area__class:inverter": 1106.38,
	"finish__design__instance__count__class:clock_inverter": 13,
	"finish__design__instance__area__class:clock_inverter": 338.688,
	"finish__design__instance__count__class:sequential_cell": 582,
	"finish__design__instance__area__class:sequential_cell": 50080.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1286,
	"finish__design__instance__area__class:multi_input_combinational_cell": 54020.7,
	"finish__design__instance__count": 2260,
	"finish__design__instance__area": 126009,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 5.28858,
	"finish__clock__skew__setup": 0.256735,
	"finish__clock__skew__hold": 0.256735,
	"finish__timing__drv__max_slew_limit": 0.72472,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.9636,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.221896,
	"finish__power__switching__total": 0.0704521,
	"finish__power__leakage__total": 1.10751e-06,
	"finish__power__total": 0.292349,
	"finish__design__io": 84,
	"finish__design__die__area": 277023,
	"finish__design__core__area": 272102,
	"finish__design__instance__count": 2728,
	"finish__design__instance__area": 128651,
	"finish__design__instance__count__stdcell": 2728,
	"finish__design__instance__area__stdcell": 128651,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.472803,
	"finish__design__instance__utilization__stdcell": 0.472803,
	"finish__design__rows": 103,
	"finish__design__rows:GF018hv5v_green_sc9": 103,
	"finish__design__sites": 96408,
	"finish__design__sites:GF018hv5v_green_sc9": 96408,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}