{
  "main": {
    "id": "7814ac1e446c4b08",
    "type": "split",
    "children": [
      {
        "id": "4680bfb9cd5a3444",
        "type": "tabs",
        "children": [
          {
            "id": "a13e4f8e31708737",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Docs/Testing Basic python operations.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "3e0e9ec7475ed5b2",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Docs/FPGA direct programming.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ],
        "currentTab": 1
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "574d4cb96fd228c6",
    "type": "split",
    "children": [
      {
        "id": "ae8ed21136aaa9c1",
        "type": "tabs",
        "children": [
          {
            "id": "1c29f6e4f7f3b526",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "3ec3794a79308cbe",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "a89277a020a96ee9",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "right": {
    "id": "5b9d68c5f06b0823",
    "type": "split",
    "children": [
      {
        "id": "cf9f438e085a1a18",
        "type": "tabs",
        "children": [
          {
            "id": "3e24c4040c33214d",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Docs/FPGA direct programming.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "5c5c1c5ef49a1791",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Docs/FPGA direct programming.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "800dc2dc6e04b90a",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "f284eae372e9f345",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Docs/FPGA direct programming.md"
              }
            }
          },
          {
            "id": "ed376b84de597b78",
            "type": "leaf",
            "state": {
              "type": "git-view",
              "state": {}
            }
          }
        ],
        "currentTab": 4
      }
    ],
    "direction": "horizontal",
    "width": 385.5
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "marp-slides:Show Slide Preview": false
    }
  },
  "active": "3e0e9ec7475ed5b2",
  "lastOpenFiles": [
    "Docs/Design Specs.md",
    "Docs/res/Pasted image 20240226220230.png",
    "Docs/FPGA direct programming.md",
    "Docs/Update - Hasith.md",
    "Docs/RP.md",
    "Docs/Testing Basic python operations.md",
    "src/lp.py",
    "Docs/res/TEK0000.bmp",
    "Auto fill lists.md",
    "Docs/res/TEK00004.png",
    "Docs/res/TEK00003.png",
    "src/rp-mirror/rp_test.py",
    "src/rp-mirror/rp_hw_test.py",
    "src/rp-mirror/rp_hw_profiles_test.py",
    "src/rp-mirror/rp_hw_profiles.py",
    "src/rp-mirror/rp_hw_calib_test.py",
    "src/rp-mirror/rp_hw_calib.py",
    "src/rp-mirror/rp_hw.py",
    "src/rp-mirror/rp_dsp_test.py",
    "src/rp-mirror/rp_dsp.py",
    "Docs/res/Pasted image 20240213030709.png",
    "Docs/res/Pasted image 20240212235307.png",
    "Docs/Custom FPGA image.md",
    "Docs/res/Pasted image 20240212121129.png",
    "README.md"
  ]
}