#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <linux/firmware.h>
#include <linux/debugfs.h>
#include <linux/workqueue.h>
#include <linux/msm_mdp.h>
#include <linux/gpio.h>
#include <linux/circ_buf.h>
#include <linux/gcd.h>
#include <linux/uaccess.h>
#include <linux/vmalloc.h>

#include "mdss_mdp.h"
#include "mdss_fb.h"
#include "mdss_dsi.h"
#include "mdss_dsi_iris3_lightup.h"
#include "mdss_dsi_iris3_def.h"
#include "mdss_dsi_iris3_lightup_ocp.h"
#include "mdss_dsi_iris3.h"
#include "mdss_dsi_iris3_pq.h"

#define DEBUG false
#define IRIS_CHIP_VER_0   0
#define IRIS_CHIP_VER_1   1
#define IRIS_OCP_DIRECT_BUS  (0x0001000C)
#define IRIS_OCP_HEADER_ADDR_LEN  8

static struct iris_cfg gcfg = {0};
static uint8_t g_cont_splash_type = IRIS_CONT_SPLASH_NONE;


struct iris_cfg *iris_get_cfg(void)
{
	return &gcfg;
}

uint8_t iris_get_cont_splash_type(void)
{
	return g_cont_splash_type;
}

struct iris_ctrl_seq *iris_get_ctrl_seq_addr(
		struct iris_ctrl_seq *base, uint8_t chip_id)
{
	struct iris_ctrl_seq *pseq = NULL;

	switch (chip_id) {
	case IRIS_CHIP_VER_0:
		pseq = base + 1;
		break;
	case IRIS_CHIP_VER_1:
		pseq = base + 1;
		break;
	default:
		pseq = base + 1;
		break;
	}
	return pseq;
}

struct iris_ctrl_seq *iris_get_ctrl_seq_common(
		struct iris_cfg *pcfg, int32_t type)
{
	struct iris_ctrl_seq *pseq = NULL;

	if (type == IRIS_CONT_SPLASH_NONE)
		pseq = iris_get_ctrl_seq_addr(pcfg->ctrl_seq, pcfg->chip_id);
	else if (type == IRIS_CONT_SPLASH_LK)
		pseq = iris_get_ctrl_seq_addr(pcfg->ctrl_seq_cs, pcfg->chip_id);

	return pseq;
}

struct iris_ctrl_seq *iris_get_ctrl_seq(struct iris_cfg *pcfg)
{
	return iris_get_ctrl_seq_common(pcfg, IRIS_CONT_SPLASH_NONE);
}

struct iris_ctrl_seq *iris_get_ctrl_seq_cs(struct iris_cfg *pcfg)
{
	return iris_get_ctrl_seq_common(pcfg, IRIS_CONT_SPLASH_LK);
}

static uint32_t iris_get_ocp_type(const uint8_t *payload)
{
	uint32_t *pval = NULL;

	pval  = (uint32_t *)payload;
	return cpu_to_le32(pval[0]);
}

static uint32_t iris_get_ocp_base_addr(const uint8_t *payload)
{
	uint32_t *pval = NULL;

	pval  = (uint32_t *)payload;
	return cpu_to_le32(pval[1]);
}

static void iris_set_ocp_type(const uint8_t *payload, uint32_t val)
{
	uint32_t *pval = NULL;

	pval  = (uint32_t *)payload;
	pval[0] = val;
}

static void iris_set_ocp_base_addr(const uint8_t *payload, uint32_t val)
{
	uint32_t *pval = NULL;

	pval  = (uint32_t *)payload;
	pval[1] = val;
}

static bool iris_is_direct_bus(const uint8_t *payload)
{
	if (iris_get_ocp_type(payload) == IRIS_OCP_DIRECT_BUS)
		return true;

	return false;
}

static int iris_split_mult_pkt(const uint8_t *payload, int len)
{
	uint32_t pkt_size = 0;
	int mult = 1;
	int sum = 0;
	struct iris_cfg *pcfg = iris_get_cfg();

	if (!iris_is_direct_bus(payload))
		return mult;

	pkt_size = pcfg->split_pkt_size;

	if (len > pkt_size + IRIS_OCP_HEADER_ADDR_LEN) {
		sum = len - IRIS_OCP_HEADER_ADDR_LEN + pkt_size - 1;
		mult = sum / pkt_size;
	}
	return mult;
}


void iris_set_lut_cnt(uint32_t cnt)
{
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();

	pcfg->lut_cmds_cnt = cnt;
}


static void iris_set_cont_splash_type(uint8_t type)
{
	g_cont_splash_type = type;
}

static void iris_init_ip_index(struct iris_ip_index  *pip_index)
{
	int32_t i = 0;
	int32_t j = 0;
	int32_t cnt = 0;

	for (i = 0; i < IRIS_IP_CNT; i++) {
		cnt = pip_index[i].opt_cnt;
		for (j = 0; j < cnt; j++) {
			pip_index[i].opt[j].cmd = NULL;
			pip_index[i].opt[j].link_state = 0xff;
		}
	}
}


static int32_t  iris_alloc_buf(
		struct iris_cfg *pcfg,
		const struct iris_cmd_statics *pcmd_statics)
{
	int i = 0;
	int j = 0;
	int len = 0;
	int opt_cnt = 0;
	struct dsi_panel_cmds *pcmds = NULL;
	struct iris_ip_index *pip_index = NULL;

	/*create dsi cmds*/
	if (pcmd_statics->cnt == 0)
		return -EINVAL;

	pcmds = &(pcfg->cmds);
	pip_index = pcfg->ip_index_arr;

	len = pcmd_statics->cnt * sizeof(struct dsi_cmd_desc);
	pcmds->cmds = kzalloc(len, GFP_KERNEL);
	if (!pcmds->cmds) {
		pr_err("can not kzalloc space for dsi\n");
		return -ENOMEM;
	}

	for (i = 0; i < IRIS_IP_CNT; i++) {
		opt_cnt = pip_index[i].opt_cnt;
		if (opt_cnt != 0) {
			pip_index[i].opt =
				kzalloc(opt_cnt * sizeof(struct iris_ip_opt)
						, GFP_KERNEL);
			if (!pip_index[i].opt) {
				/*free already malloc space*/
				for (j = 0; j < i; j++) {
					kfree(pip_index[j].opt);
					pip_index[j].opt = NULL;
				}
				kfree(pcmds->cmds);
				pcmds->cmds = NULL;

				return -ENOMEM;
			}
		}
	}
	return 0;
}

static uint32_t iris_change_cmd_hdr(struct iris_parsed_hdr *phdr, int len)
{
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();

	phdr->last = (pcfg->add_last_flag) ? 1 : 0;

	phdr->dlen = (len + IRIS_OCP_HEADER_ADDR_LEN);
	return phdr->dlen;
}


static int32_t iris_create_ip_index(
		struct iris_ip_index  *pip_index, struct dsi_cmd_desc *cmd,
		struct iris_parsed_hdr *hdr)
{
	uint8_t i = 0;
	uint8_t ip = 0;
	uint8_t opt_id = 0;
	uint8_t cnt = 0;

	if (!hdr || !cmd || !pip_index)
		return -EINVAL;

	ip = hdr->ip & 0xff;
	opt_id = hdr->opt & 0xff;

	cnt = pip_index[ip].opt_cnt;

	for (i = 0; i < cnt; i++) {
		if (pip_index[ip].opt[i].cmd == NULL) {
			pip_index[ip].opt[i].cmd = cmd;
			pip_index[ip].opt[i].len = 1;
			pip_index[ip].opt[i].opt_id = opt_id;
			break;
		} else  if (pip_index[ip].opt[i].opt_id == opt_id) {
			/*find the right opt_id*/
			pip_index[ip].opt[i].len++;
			break;
		}
	}
	/*to set link state*/
	if (pip_index[ip].opt[i].link_state == 0xff
				&& pip_index[ip].opt[i].opt_id == opt_id) {
		uint8_t link_state = 0;

		link_state = (hdr->opt >> 8) & 0xff;
		pip_index[ip].opt[i].link_state =
			link_state ? DSI_LP_MODE : DSI_HS_MODE;
	}

	if (i == cnt) {
		pr_err("ip= %d opt = %d not right\n", ip , opt_id);
		return -EINVAL;
	}
	return 0;
}

static int32_t iris_create_cmd_hdr(
		struct dsi_cmd_desc *cmd, struct iris_parsed_hdr *hdr)
{
	struct dsi_ctrl_hdr dchdr;

	memset(&dchdr, 0x00, sizeof(dchdr));
	dchdr.dtype = (hdr->dtype & 0xff);
	dchdr.wait = (hdr->wait & 0xff);
	dchdr.last = (hdr->last & 0xff);
	dchdr.dlen = (hdr->dlen & 0xffff);

	cmd->dchdr = dchdr;

	if (DEBUG) {
		pr_err("cmd list: dtype = %0x wait = %0x last = %0x dlen = %hx\n",
		dchdr.dtype, dchdr.wait, dchdr.last, dchdr.dlen);
	}

	return dchdr.dlen;
}

static void iris_modify_parsed_hdr(
		struct iris_parsed_hdr *dest, struct iris_parsed_hdr *src,
		int i, const int mult)
{
	int pkt_size = 0;
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();
	pkt_size = pcfg->split_pkt_size;

	memcpy(dest, src, sizeof(*src));
	if (i == mult - 1)
		dest->dlen = src->dlen - (mult - 1) * pkt_size;
	else
		iris_change_cmd_hdr(dest, pkt_size);
}


static int iris_write_ip_opt(
		const uint8_t *payload, struct dsi_cmd_desc *cmd,
		struct iris_parsed_hdr *phdr, int mult)
{
	int i = 0;
	struct iris_cfg *pcfg = NULL;
	struct iris_ip_index  *pip_index = NULL;

	pcfg = iris_get_cfg();
	pip_index = pcfg->ip_index_arr;

	for (i = 0; i < mult; i++)
		iris_create_ip_index(pip_index, cmd + i, phdr);

	return 0;
}


static int iris_write_cmd_hdr(
		const uint8_t *payload, struct dsi_cmd_desc *cmd,
		struct iris_parsed_hdr *phdr, int mult)
{
	int i = 0;
	struct iris_parsed_hdr  tmp_hdr;

	mult = iris_split_mult_pkt(payload, phdr->dlen);

	for (i = 0; i < mult; i++) {
		iris_modify_parsed_hdr(&tmp_hdr, phdr, i, mult);

		/*add cmds hdr information*/
		iris_create_cmd_hdr(cmd + i, &tmp_hdr);
	}
	return 0;
}


static void iris_create_cmd_payload(
		uint8_t *payload, const uint8_t *data , int32_t len)
{
	int32_t i = 0;
	uint32_t *pval = NULL;
	uint32_t cnt = 0;

	pval  = (uint32_t *)data;
	cnt = (len) >> 2;
	for (i = 0; i < cnt; i++)
		*(uint32_t *)(payload + (i << 2)) = cpu_to_le32(pval[i]);
}


static int iris_write_cmd_payload(
		const char *buf, struct dsi_cmd_desc *pdesc,
		int mult)
{
	int i = 0;
	uint32_t dlen = 0;
	uint32_t ocp_type = 0;
	uint32_t base_addr = 0;
	uint32_t pkt_size = 0;
	uint8_t *ptr = NULL;
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();
	pkt_size = pcfg->split_pkt_size;

	ocp_type = iris_get_ocp_type(buf);
	base_addr = iris_get_ocp_base_addr(buf);

	if (mult == 1) {
		dlen = pdesc->dchdr.dlen;
		ptr = kzalloc(dlen, GFP_KERNEL);
		if (!ptr) {
			pr_err("%s 1 Failed to allocate memory\n", __func__);
			return -ENOMEM;
		}
		iris_create_cmd_payload(ptr, buf, dlen);

		pdesc->payload = ptr;
	} else {
		/*remove header and base address*/
		buf += IRIS_OCP_HEADER_ADDR_LEN;

		for (i = 0; i < mult; i++) {
			dlen = pdesc[i].dchdr.dlen;

			ptr = kzalloc(dlen, GFP_KERNEL);
			if (!ptr)
				return -ENOMEM;

			iris_set_ocp_base_addr(ptr, base_addr + i * pkt_size);
			iris_set_ocp_type(ptr, ocp_type);

			iris_create_cmd_payload(ptr + IRIS_OCP_HEADER_ADDR_LEN
				, buf, dlen - IRIS_OCP_HEADER_ADDR_LEN);
			/* add payload */
			buf += (dlen - IRIS_OCP_HEADER_ADDR_LEN);

			pdesc[i].payload = ptr;
		}
	}

	if (DEBUG) {
		int len = 0;

		for (i = 0; i < mult; i++) {
			len = (pdesc[i].dchdr.dlen > 16) ? 16 : pdesc[i].dchdr.dlen;
			print_hex_dump(KERN_ERR, "", DUMP_PREFIX_NONE, 16, 4,
				pdesc[i].payload, len, false);
		}
	}

	return 0;
}

static void iris_init_cmd_info(const uint8_t *buf, int32_t cnt)
{
	int32_t i = 0;
	int32_t j = 0;
	int32_t mult = 0;
	const uint8_t *payload = NULL;
	struct dsi_cmd_desc *pdesc = NULL;
	struct dsi_panel_cmds *pcmds = NULL;
	struct iris_parsed_hdr *hdr = NULL;
	struct iris_cfg *pcfg = NULL;
	struct iris_ip_index *pip_index = NULL;

	pcfg = iris_get_cfg();
	pcmds = &(pcfg->cmds);
	pip_index = pcfg->ip_index_arr;

	iris_init_ip_index(pip_index);

	while (i < cnt) {
		hdr = (struct iris_parsed_hdr *)buf;
		pdesc = &(pcmds->cmds[i]);
		payload = buf + sizeof(*hdr);

		mult = iris_split_mult_pkt(payload, hdr->dlen);
		if (DEBUG) {
			if (mult > 1)
				pr_err("mult is = %d\n", mult);
		}

		/*need to first write desc header and then write payload*/
		iris_write_cmd_hdr(payload, pdesc, hdr , mult);
		iris_write_cmd_payload(payload, pdesc, mult);

		/*write cmd link information*/
		iris_write_ip_opt(payload, pdesc, hdr, mult);

		buf  += sizeof(*hdr) + hdr->dlen;
		i += mult;
	}

	if (DEBUG) {
		for (i = 0; i < IRIS_IP_CNT; i++) {
			for (j = 0; j < pip_index[i].opt_cnt; j++) {
				struct iris_ip_opt *popt = NULL;

				popt = &(pip_index[i].opt[j]);
				pr_err("ip = %02x opt_id = %02x ", i, popt->opt_id);
				pr_err("cmd = %p len = %0x  link_state = %0x\n",
					popt->cmd, popt->len, popt->link_state);
			}
		}
	}
}

static void iris_create_cmd_list(
		const uint8_t *buf, struct iris_cmd_statics *pcmd_statics)
{
	int32_t cnt = 0;
	int32_t rc = 0;
	struct dsi_panel_cmds *pcmds = NULL;
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();
	pcmds = &(pcfg->cmds);

	/*create dsi cmd list*/
	rc = iris_alloc_buf(pcfg, pcmd_statics);
	if (rc) {
		pr_err("create dsi memory failure\n");
		return;
	}

	cnt = pcmds->cmd_cnt = pcmd_statics->cnt;

	iris_init_cmd_info(buf, cnt);
}

static int32_t iris_cmd_statics_cal(struct iris_parsed_hdr *hdr,
		const uint8_t *payload, struct iris_cmd_statics *pcmd_statics)
{
	int mult = 1;
	uint16_t pkt_size = 0;
	struct iris_cfg  *pcfg = NULL;

	if (!hdr || !pcmd_statics || !payload)
		return -EINVAL;

	pcfg = iris_get_cfg();
	pkt_size = pcfg->split_pkt_size;

	/*change to uint8_t length*/
	hdr->dlen = (hdr->dlen << 2);

	mult = iris_split_mult_pkt(payload, hdr->dlen);

	/*it will split to mult dsi cmds
	add (mult-1) ocp_header(4 bytes) and ocp_type(4 bytes) */
	pcmd_statics->cnt += mult;
	/*TODO: total len is not used*/
	pcmd_statics->len +=
		sizeof(uint8_t) *
		((mult-1) * IRIS_OCP_HEADER_ADDR_LEN + hdr->dlen);

	if (DEBUG)
		pr_err("dsi  cnt = %d len = %d\n",
			pcmd_statics->cnt, pcmd_statics->len);

	return 0;
}

static int32_t iris_ip_opt_statics_cal(struct iris_parsed_hdr *hdr,
		struct iris_ip_index  *pip_index)
{
	uint8_t last = hdr->last & 0xff;
	uint8_t  ip = hdr->ip & 0xff;

	if (!hdr || !pip_index)
		return -EINVAL;

	if (last == 1)
		pip_index[ip].opt_cnt++;

	return 0;
}

static int32_t iris_statics_cal(struct iris_parsed_hdr *hdr,
		const char *payload, struct iris_cmd_statics *pcmd_statics,
		struct iris_ip_index  *pip_index)
{
	int32_t rc = 0;

	rc = iris_cmd_statics_cal(hdr, payload, pcmd_statics);
	if (rc)
		goto EXIT_VAL;

	rc = iris_ip_opt_statics_cal(hdr, pip_index);
	if (rc)
		goto EXIT_VAL;

	return 0;

EXIT_VAL:

	pr_err("cmd static is error\n");
	return rc;
}

static int32_t iris_verify_dtsi(struct iris_parsed_hdr *hdr)
{
	uint32_t *pval = NULL;
	uint8_t  tmp = 0;

	if (hdr->ip >= IRIS_IP_CNT) {
		pr_err("hdr->ip is  0x%0x out of max ip\n", hdr->ip);
		return -EINVAL;
	} else if (((hdr->opt >> 8) & 0xff)  > 1) {
		pr_err("hdr->opt link state not right 0x%0x\n", hdr->opt);
		return -EINVAL;
	}

	switch (hdr->dtype) {
	case DTYPE_DCS_WRITE:
	case DTYPE_DCS_WRITE1:
	case DTYPE_DCS_READ:
	case DTYPE_DCS_LWRITE:
	case DTYPE_GEN_WRITE:
	case DTYPE_GEN_WRITE1:
	case DTYPE_GEN_WRITE2:
	case DTYPE_GEN_READ:
	case DTYPE_GEN_READ1:
	case DTYPE_GEN_READ2:
		break;
	case DTYPE_GEN_LWRITE:
		/*judge payload0 for iris header*/
		pval = (uint32_t *)hdr + (sizeof(*hdr) >> 2);
		tmp = *pval & 0x0f;
		if (tmp == 0x00 || tmp == 0x05 || tmp == 0x0c || tmp == 0x08) {
			break;
		} else if (tmp == 0x04) {
			if ((hdr->dlen - 1) % 2 != 0) {
				pr_err("dlen is not right = %d\n", hdr->dlen);
				return -EINVAL;
			}
		} else {
			pr_err("payload hdr is not right = %0x\n", *pval);
			return -EINVAL;
		}
		break;
	default:
		pr_err("dtype is not right %0x\n", hdr->dtype);
		return -EINVAL;
	}
	return 0;
}


static int32_t iris_parse_panel_type(
		struct device_node *np, struct iris_cfg *pcfg)
{
	uint32_t value = 0;
	const char *data;
	int32_t rc = 0;

	data = of_get_property(np, "pxlw,panel-type", NULL);
	if (data) {
		if (!strcmp(data, "PANEL_LCD_SRGB"))
			pcfg->panel_type = PANEL_LCD_SRGB;
		else if (!strcmp(data, "PANEL_LCD_P3"))
			pcfg->panel_type = PANEL_LCD_P3;
		else if (!strcmp(data, "PANEL_OLED"))
			pcfg->panel_type = PANEL_OLED;
		else/*default value is 0*/
			pcfg->panel_type = PANEL_LCD_SRGB;
	} else { /*default value is 0*/
		pcfg->panel_type = PANEL_LCD_SRGB;
		pr_warn("parse panel type failed\n");
	}

	rc = of_property_read_u32(np, "pxlw,panel-dimming-brightness", &value);
	if (rc == 0) {
		pcfg->panel_dimming_brightness = value;
	} else {
		/* for V30 panel, 255 may cause panel during exit HDR, and lost TE.*/
		pcfg->panel_dimming_brightness = 250;
		pr_warn("parse panel dimming brightness failed\n");
		rc = 0;
	}

	return rc;
}

static int32_t iris_parse_lut_mode(
		struct device_node *np, struct iris_cfg *pcfg)
{
	const char *data;
	int32_t rc = 0;

	data = of_get_property(np, "pxlw,lut-mode", NULL);
	if (data) {
		if (!strcmp(data, "single"))
			pcfg->lut_mode = SINGLE_MODE;
		else if (!strcmp(data, "interpolation"))
			pcfg->lut_mode = INTERPOLATION_MODE;
		else/*default value is 0*/
			pcfg->lut_mode = INTERPOLATION_MODE;
	} else { /*default value is 0*/
		pcfg->lut_mode = INTERPOLATION_MODE;
		pr_err("parse panel type failed\n");
		rc =  -EINVAL;
	}
	pr_err("pxlw,lut-mode: %d\n", pcfg->lut_mode);
	return rc;
}

static int32_t iris_parse_lp_control(
			struct device_node *np, struct iris_cfg *pcfg)
{
	int32_t rc = 0;

	pcfg->dynamic_power =
		of_property_read_bool(np, "pxlw,dynamic-power");
	pr_err("pxlw,dynamic-power: %i\n", pcfg->dynamic_power);

	return rc;
}

static int32_t iris_parse_split_pkt_info(
			struct device_node *np, struct iris_cfg *pcfg)
{
	uint32_t value = 0;
	int32_t rc = 0;

	rc = of_property_read_u32(np, "pxlw,pkt-payload-size",
			&(pcfg->split_pkt_size));
	if (rc) {
		pr_err("can not get property: pxlw,pkt-payload-size\n");
		return rc;
	}
	pr_err("pxlw,split-pkt-payload-size: %d\n", pcfg->split_pkt_size);

	rc = of_property_read_u32(np, "pxlw,last-for-per-pkt",
			&(pcfg->add_last_flag));
	pcfg->add_on_last_flag = pcfg->add_last_flag;
	if (rc) {
		pr_err("can not get property:pxlw,last-for-per-pkt\n");
		return rc;
	}
	rc = of_property_read_u32(np, "pxlw,cont-last-for-per-pkt",
			&(pcfg->add_cont_last_flag));
	if (rc) {
		pcfg->add_cont_last_flag = 2;
		rc = 0;
	}
	pr_err("pxlw,add-last-for-splitted-pkt: %d, %d\n", pcfg->add_last_flag, pcfg->add_cont_last_flag);

	rc = of_property_read_u32(np, "pxlw,pt-last-for-per-pkt",
			&(pcfg->add_pt_last_flag));
	if (rc) {
		pcfg->add_pt_last_flag = 2;
		rc = 0;
	}
	pr_err("pxlw,add-last-for-splitted-pkt: %d, %d, %d\n", pcfg->add_on_last_flag, pcfg->add_cont_last_flag, pcfg->add_pt_last_flag);

	rc = of_property_read_u32(np, "pxlw,add-vblank-line", &value);
	if (rc == 0) {
		pcfg->vblank_line = value;
	} else {
		rc = of_property_read_u32(np, "pxlw,subtract-vblank-line", &value);
		if (rc == 0) {
			pcfg->vblank_line = 0 - value;
		} else {
			pcfg->vblank_line = 0;
			rc = 0;
		}
	}

	return rc;
}

static int32_t iris_parse_color_temp_info(struct device_node *np, struct iris_cfg * pcfg)
{
	int32_t rc = 0;

	rc = of_property_read_u32(np, "pxlw,min-color-temp", &(pcfg->min_color_temp));
	if (rc) {
		pr_err("can not get property: pxlw,min-color-temp\n");
		return rc;
	}
	pr_err("pxlw,min-color-temp: %d\n", pcfg->min_color_temp);

	rc = of_property_read_u32(np, "pxlw,max-color-temp", &(pcfg->max_color_temp));
	if (rc) {
		pr_err("can not get property:pxlw,max-color-temp \n");
		return rc;
	}
	pr_err("pxlw,max-color-temp: %d\n", pcfg->max_color_temp);

	return rc;
}

static int32_t iris_parse_cmd_list(
		struct device_node *np, struct iris_cfg *pcfg)
{
	int32_t len = 0;
	int32_t blen = 0;
	int32_t rc = 0;
	const char *data = NULL;
	uint8_t *ptr = NULL;
	char *bp = NULL;
	uint32_t *buf = NULL;
	struct iris_cmd_statics cmd_statics;
	struct iris_parsed_hdr *hdr;
	char *key = "pxlw,iris-cmd-list";
	struct dsi_panel_cmds *pcmds = NULL;
	struct iris_ip_index  *pip_index;
	int i = 0;

	pcmds = &(pcfg->cmds);
	pip_index = pcfg->ip_index_arr;

	memset(&cmd_statics, 0x00, sizeof(cmd_statics));
	for (i = 0; i < IRIS_IP_CNT; i++)
		memset(&pip_index[i], 0x00, sizeof(pip_index[0]));

	data = of_get_property(np, key, &blen);
	if (!data) {
		pr_err("%s: failed, pxlw,iris-cmd-list\n", __func__);
		return -EINVAL;
	}

	if (blen % 4 != 0) {
		pr_err("lenght = %d is not multpile of 4\n", blen);
		return -EINVAL;
	}

	len = sizeof(char) * blen;
	buf = kzalloc(len, GFP_KERNEL);
	if (!buf) {
		pr_err("can not kzalloc memory\n");
		rc = -ENOMEM;
		goto exit_free;
	}

	rc = of_property_read_u32_array(np, key, buf, blen >> 2);
	if (rc != 0) {
		pr_err("read array is not right\n");
		rc = -EINVAL;
		goto exit_free;
	}

	/* scan dcs commands */
	bp = (uint8_t *)buf;
	len = blen;
	while (len >= sizeof(*hdr)) {
		hdr = (struct iris_parsed_hdr *)bp;
		if (hdr->dlen > len) {
			pr_err("%s: dtsi cmd=%d error, len=%d\n",
				__func__, hdr->dtype, hdr->dlen);
			rc = -EINVAL;
			goto exit_free;
		}
		bp += sizeof(*hdr);
		len -= sizeof(*hdr);

		if (DEBUG) {
			rc = iris_verify_dtsi(hdr);
			if (rc) {
				pr_err("dtsi is error\n");
				pr_err("hdr infor is %d %d %d %d %d %d\n",
					hdr->dtype, hdr->last,
					hdr->wait, hdr->ip,
					hdr->opt, hdr->dlen);
				rc = -EINVAL;
				goto exit_free;
			}
		}
		ptr = bp;
		bp += hdr->dlen * sizeof(uint32_t);
		len -= hdr->dlen * sizeof(uint32_t);

		if (DEBUG)
			pr_err("hdr infor is %02x %02x %02x %02x %04x %02x\n",
				hdr->dtype, hdr->last,
				hdr->wait, hdr->ip, hdr->opt, hdr->dlen);

		iris_statics_cal(hdr, ptr, &cmd_statics, pip_index);

	}

	if (len != 0) {
		pr_err("%s: dcs_cmd=%x len=%d error!",
				__func__, buf[0], blen);
		rc = -EINVAL;
		goto exit_free;
	}

	iris_create_cmd_list((uint8_t *)buf, &cmd_statics);

exit_free:
	kfree(buf);
	buf = NULL;
	return rc;
}

static void iris_add_cmd_seq_common(
		struct iris_ctrl_opt *ctrl_opt, int len, const uint8_t *pdata)
{
	int32_t i = 0;
	int32_t span = 3;
	uint8_t ip = 0;
	uint8_t opt_id = 0;
	uint8_t skip_last = 0;

	for (i = 0; i < len; i++) {
		ip = pdata[span * i];
		opt_id = pdata[span * i + 1];
		skip_last = pdata[span * i + 2];

		ctrl_opt[i].ip = ip & 0xff;
		ctrl_opt[i].opt_id = opt_id & 0xff;
		ctrl_opt[i].skip_last = skip_last & 0xff;

		if (DEBUG)
			pr_err("ip = %d opt = %d  skip=%d\n",
				ip, opt_id, skip_last);
	}
}

static int32_t iris_alloc_cmd_seq_common(
		struct iris_ctrl_seq  *pctrl_seq, int32_t seq_cnt)
{
	uint32_t len = 0;

	len = seq_cnt * sizeof(struct iris_ctrl_seq);
	pctrl_seq->ctrl_opt = kmalloc(len, GFP_KERNEL);
	if (pctrl_seq->ctrl_opt == NULL)
		return -ENOMEM;

	pctrl_seq->cnt = seq_cnt;
	return 0;
}

static int32_t iris_parse_cmd_seq_data(
		struct device_node *np, const uint8_t *key,
		const uint8_t **pval)
{
	const uint8_t *pdata = NULL;
	int32_t blen = 0;
	int32_t seq_cnt = 0;
	int32_t span = 3;

	pdata = of_get_property(np, key, &blen);
	if (!pdata) {
		pr_err("%s %s is error\n", __func__, key);
		return -EINVAL;
	}

	seq_cnt =  (blen / span);
	if (blen == 0 || blen != span * seq_cnt) {
		pr_err("parse %s len is not right = %d\n", key, blen);
		return -EINVAL;
	}

	*pval = pdata;

	return seq_cnt;
}


static int32_t iris_parse_cmd_seq_common(
		struct device_node *np, const uint8_t *pre_key,
		const uint8_t *key, struct iris_ctrl_seq  *pctrl_seq)
{
	int32_t pre_len = 0;
	int32_t len = 0;
	int32_t sum = 0;
	int32_t rc = 0;
	const uint8_t *pdata = NULL;
	const uint8_t *pre_pdata = NULL;

	pre_len = iris_parse_cmd_seq_data(np, pre_key, &pre_pdata);
	if (pre_len <= 0)
		return -EINVAL;

	len = iris_parse_cmd_seq_data(np, key, &pdata);
	if (len <= 0)
		return -EINVAL;

	sum = pre_len + len;

	rc = iris_alloc_cmd_seq_common(pctrl_seq, sum);
	if (rc != 0)
		return rc;

	iris_add_cmd_seq_common(pctrl_seq->ctrl_opt, pre_len, pre_pdata);
	iris_add_cmd_seq_common(&pctrl_seq->ctrl_opt[pre_len], len, pdata);

	return rc;
}


static int32_t iris_parse_cmd_seq(
		struct device_node *np, struct iris_cfg *pcfg)
{
	int32_t rc = 0;
	uint8_t *pre0_key = "pxlw,iris-lightup-sequence-pre0";
	uint8_t *pre1_key = "pxlw,iris-lightup-sequence-pre1";
	uint8_t *key = "pxlw,iris-lightup-sequence";

	rc = iris_parse_cmd_seq_common(np, pre0_key, key, pcfg->ctrl_seq);
	if (rc != 0)
		return rc;

	return iris_parse_cmd_seq_common(np, pre1_key, key, pcfg->ctrl_seq + 1);
}

/*use for debug cont-splash lk part*/
static int32_t iris_parse_cmd_seq_cont_splash(
		struct device_node *np, struct iris_cfg *pcfg)
{
	int32_t rc = 0;
	uint8_t *pre0_key = "pxlw,iris-lightup-sequence-pre0";
	uint8_t *pre1_key = "pxlw,iris-lightup-sequence-pre1";
	uint8_t *key = "pxlw,iris-lightup-sequence-cont-splash";

	rc = iris_parse_cmd_seq_common(np, pre0_key, key, pcfg->ctrl_seq_cs);
	if (rc != 0)
		return rc;

	return iris_parse_cmd_seq_common(np, pre1_key,
				key, pcfg->ctrl_seq_cs + 1);
}


static int32_t iris_ip_statics_cal(
		const uint8_t *data, int32_t len, int32_t *pval)
{
	int tmp = 0;

	int i = 0;
	int j = 0;

	if (data == NULL || len == 0 || pval == NULL) {
		pr_err("data is null or len = %d\n", len);
		return -EINVAL;
	}

	tmp = data[0];
	len = len >> 1;

	for (i = 0; i < len; i++) {
		if (tmp == data[2 * i]) {
			pval[j]++;
		} else {
			tmp = data[2 * i];
			j++;
			pval[j]++;
		}
	}

	/*j begin from 0*/
	return (j + 1);

}


static int32_t iris_alloc_pq_init_space(
		struct iris_cfg *pcfg, const uint8_t *pdata, int32_t blen)
{
	int32_t i = 0;
	int32_t len = 0;
	int32_t ip_cnt = 0;
	int32_t rc = 0;
	int32_t *ptr = NULL;
	struct iris_pq_init_val *pinit_val = NULL;

	pinit_val = &(pcfg->pq_init_val);

	if (pdata == NULL || blen == 0) {
		pr_err("pdata is %p, blen = %0x\n", pdata, blen);
		return -EINVAL;
	}

	len = sizeof(*ptr) * (blen >> 1);
	ptr = kmalloc(len, GFP_KERNEL);
	if (ptr == NULL) {
		pr_err("can not malloc space for ptr\n");
		return -EINVAL;
	}
	memset(ptr, 0x00, len);

	ip_cnt = iris_ip_statics_cal(pdata, blen, ptr);
	if (ip_cnt <= 0) {
		pr_err("can not static ip option\n");
		rc = -EINVAL;
		goto EXIT_FREE;
	}

	pinit_val->ip_cnt = ip_cnt;
	len = sizeof(struct iris_pq_ipopt_val) * ip_cnt;
	pinit_val->val = kmalloc(len, GFP_KERNEL);
	if (pinit_val->val == NULL) {
		pr_err("can not malloc pinit_val->val\n");
		rc = -EINVAL;
		goto EXIT_FREE;
	}

	for (i = 0; i < ip_cnt; i++) {
		pinit_val->val[i].opt_cnt = ptr[i];
		len = sizeof(uint8_t) * ptr[i];
		pinit_val->val[i].popt = kmalloc(len, GFP_KERNEL);
	}

EXIT_FREE:
	kfree(ptr);
	ptr = NULL;

	return rc;

}

static int32_t iris_parse_pq_default_params(
		struct device_node *np, struct iris_cfg *pcfg)
{
	int32_t i = 0;
	int32_t j = 0;
	int32_t k = 0;
	int32_t blen = 0;
	int32_t rc = 0;
	uint8_t *key = "pxlw,iris-pq-default-val";
	const uint8_t *pdata = NULL;
	struct iris_pq_init_val *pinit_val = NULL;

	pinit_val = &(pcfg->pq_init_val);

	pdata = of_get_property(np, key, &blen);
	if (!pdata) {
		pr_err("%s pxlw,iris-pq-default-val fail\n", __func__);
		return -EINVAL;
	}

	rc = iris_alloc_pq_init_space(pcfg, pdata, blen);
	if (rc) {
		pr_err("malloc error\n");
		return rc;
	}

	for (i = 0; i < pinit_val->ip_cnt; i++) {
		struct iris_pq_ipopt_val *pval = &(pinit_val->val[i]);

		pval->ip = pdata[k++];
		for (j = 0; j < pval->opt_cnt; j++) {
			pval->popt[j] = pdata[k];
				k += 2;
		}
		/*need to skip one*/
		k -= 1;
	}

	if (DEBUG) {
		pr_err("ip_cnt = %0x\n", pinit_val->ip_cnt);
		for (i = 0; i < pinit_val->ip_cnt; i++) {
			char ptr[256];
			int32_t len = 0;
			int32_t sum = 256;
			struct iris_pq_ipopt_val *pval = &(pinit_val->val[i]);

			snprintf(ptr, sum, "ip is %0x opt is ", pval->ip);
			for (j = 0; j < pval->opt_cnt; j++) {
				len = strlen(ptr);
				sum -= len;
				snprintf(ptr + len, sum, "%0x ", pval->popt[j]);
			}

			pr_err("%s\n", ptr);
		}
	}
	return rc;
}

void iris_set_cfg_name(const uint8_t *name)
{
	int i = 0;
	int j = 0;
	int32_t len;
	int32_t header_len;
	uint8_t *ptr = NULL;
	const uint8_t *header = "pxlw,mdss_iris_cfg";
	struct iris_cfg *pcfg = NULL;

	if (!name)
		panic("panel name is null\n");

	pr_err("%s: name is = %s\n", __func__, name);

	pcfg = iris_get_cfg();
	ptr = pcfg->name;

	len = strlen(name);
	header_len = strlen(header);

	for (i = 0; i < len; i++) {
		if (name[i] == '_') {
			j++;
			if (j == 2)
				break;
		}
	}

	if (i == len)
		panic("do not cope with common formate qcom,mdss_dsi_xxx\n");

	memcpy(ptr, header, header_len);
	/*strncpy (len - i) while strlcpy  len + 1(\0) - i*/
	strlcpy(ptr + header_len, name + i, len - i + 1);

	pr_err("iris_cfg name = %s\n", ptr);
}

static int32_t iris_parse_lightup_params(
		struct device_node *np, struct mdss_dsi_ctrl_pdata *ctrl_pdata)
{
	int32_t rc = 0;
	struct device_node *lightup_node = NULL;
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();

	lightup_node = of_find_node_by_name(np, pcfg->name);
	if (!lightup_node) {
		pr_err("%s: can not find node '%s' in '%s'\n",
		       __func__, pcfg->name, np->name);
		return -EINVAL;
	}

	pcfg->ctrl = ctrl_pdata;

	pr_err("%s ctrl = %p\n", __func__, pcfg->ctrl);

	spin_lock_init(&pcfg->iris_lock);
	mutex_init(&pcfg->mutex);

	rc = iris_parse_split_pkt_info(lightup_node, pcfg);
	if (rc) {
		/*use 64 split packet and do not add last for every packet.*/
		pcfg->split_pkt_size = 64;
		pcfg->add_last_flag = 0;
		pcfg->add_cont_last_flag = 2;
		pcfg->add_pt_last_flag = 2;
		pcfg->vblank_line = 0;
	}

	rc = iris_parse_color_temp_info(lightup_node, pcfg);
	if (rc) {
		/*use 2500K~7500K if do not define in dtsi*/
		pcfg->min_color_temp= 2500;
		pcfg->max_color_temp= 7500;
	}

	rc = iris_parse_cmd_list(lightup_node, pcfg);
	if (rc) {
		pr_err("parse cmd list error");
		return -EINVAL;
	}
	rc = iris_parse_cmd_seq(lightup_node, pcfg);
	if (rc) {
		pr_err("parse cmd seq error\n");
		return -EINVAL;
	}

	rc = iris_parse_pq_default_params(lightup_node, pcfg);
	if (rc) {
		pr_err("parse pq init error\n");
		return -EINVAL;
	}

	rc = iris_parse_panel_type(lightup_node, pcfg);
	if (rc) {
		pr_err("parse panel type error\n");
		return -EINVAL;
	}

	rc = iris_parse_lut_mode(lightup_node, pcfg);
	if (rc) {
		pr_err("parse lut mode error\n");
		return -EINVAL;
	}

	rc = iris_parse_lp_control(lightup_node, pcfg);
	if (rc) {
		pr_err("parse low power control error\n");
		return -EINVAL;
	}

	rc = iris_parse_cmd_seq_cont_splash(lightup_node, pcfg);
	if (rc) {
		pr_err("parse cont splash cmd seq error\n");
		return -EINVAL;
	}

	pcfg->valid = 1; /* parse ok */
	return 0;
}


struct iris_pq_ipopt_val *iris_get_cur_ipopt_val(uint8_t ip)
{
	int i = 0;
	struct iris_cfg *pcfg = NULL;
	struct iris_pq_init_val *pinit_val = NULL;

	pcfg = iris_get_cfg();
	pinit_val = &(pcfg->pq_init_val);

	for (i = 0; i < pinit_val->ip_cnt; i++) {
		struct iris_pq_ipopt_val  *pq_ipopt_val = NULL;

		pq_ipopt_val = pinit_val->val + i;
		if (ip ==  pq_ipopt_val->ip)
			return pq_ipopt_val;
	}
	return NULL;
}

static void __cont_splash_work_handler(struct work_struct *work)
{
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();

	pcfg->add_last_flag = pcfg->add_cont_last_flag;
	iris_send_cont_splash_pkt(IRIS_CONT_SPLASH_KERNEL);
	pcfg->add_last_flag = pcfg->add_pt_last_flag;
	pcfg->valid = 3; /* full light up */
}

void iris_parse_params(
		struct device_node *np, struct mdss_dsi_ctrl_pdata *ctrl_pdata,
		iris_parse_dcs_cmds_cb  func)
{
	struct iris_cfg *pcfg = NULL;

	if (!np || !ctrl_pdata || !func) {
		pr_err("the param is null\n");
		return;
	}
	pcfg = iris_get_cfg();

	func(np, &pcfg->abyp_panel_cmds,
		"iris,abyp-panel-command", "iris,abyp-panel-command-state");

	iris_parse_lightup_params(np, ctrl_pdata);

	INIT_WORK(&pcfg->cont_splash_work, __cont_splash_work_handler);
	init_completion(&gcfg.frame_ready_completion);
}


void iris_out_cmds_buf_reset(void)
{
	int sum = 0;
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();

	sum = pcfg->none_lut_cmds_cnt  + pcfg->lut_cmds_cnt;
	memset(pcfg->iris_cmds.iris_cmds_buf, 0x00,
			sum * sizeof(struct dsi_cmd_desc));
	pcfg->iris_cmds.cmds_index = 0;
}


int32_t iris_dsi_get_cmd_comp(
		struct iris_cfg *pcfg, int32_t ip,
		int32_t opt_index, struct iris_cmd_priv *pcmd_priv)
{
	uint8_t opt_id = 0;
	int32_t cnt = 0;
	int32_t i = 0;
	int32_t j = 0;
	struct iris_ip_opt *opt = NULL;
	struct dsi_panel_cmds *pcmds = NULL;
	struct iris_ip_index *pip_index = NULL;
	struct iris_cmd_comp *pcmd_comp = NULL;

	pcmds = &(pcfg->cmds);
	pip_index = pcfg->ip_index_arr;

	pcmd_comp = pcmd_priv->cmd_comp;
	if (ip >= IRIS_IP_CNT) {
		pr_err("the index is not right opt ip = %d\n", ip);
		return -EINVAL;
	}

	cnt = pip_index[ip].opt_cnt;
	for (i = 0; i < cnt; i++) {
		opt = pip_index[ip].opt + i;
		opt_id = opt->opt_id;

		if (opt_id == opt_index) {
			pcmd_comp[j].cmd = opt->cmd;
			pcmd_comp[j].cnt = opt->len;
			pcmd_comp[j].link_state = opt->link_state;
			j++;
		}
	}
	if (DEBUG) {
		if (j == 0) {
			pr_err("could not find the cmd opt");
			return -EINVAL;
		} else if (j > IRIS_IP_OPT_CNT) {
			pr_err("cmd len %dis long then IRIS_IP_OPT_CNT\n", j);
			return -EINVAL;
		}
	}
	pcmd_priv->cmd_num = j;
	return 0;
}


static void iris_init_cmdreq(
		struct mdss_dsi_ctrl_pdata *ctrl, struct dcs_cmd_req *pcmdreq,
		struct dsi_cmd_desc *cmd, int cnt)
{
	pcmdreq->cmds = cmd;
	pcmdreq->cmds_cnt = cnt;
	pcmdreq->flags = CMD_REQ_COMMIT;

	/*to make it easy, only enable TBG when cmd_cnt =1.*/
	if ((pcmdreq->cmds_cnt == 1)
		&& (pcmdreq->cmds->dchdr.dlen < 64)
		&& (ctrl->shared_data->hw_rev >= MDSS_DSI_HW_REV_103))
		pcmdreq->flags |= CMD_REQ_DMA_TPG;

	pcmdreq->rlen = 0;
	pcmdreq->cb = NULL;
}

void  iris_print_cmds(struct dsi_cmd_desc *p, int num)
{
	int i = 0;
	int j = 0;
	int len = 0;
	int sum = 0;
	int dlen = 0;
	uint8_t *arr = NULL;
	uint8_t *ptr = NULL;
	struct dsi_cmd_desc *pcmd = NULL;

	pr_debug("%s cmd len= %d\n", __func__, num);

	for (i = 0; i < num; i++) {
		pcmd = p + i;

		dlen = pcmd->dchdr.dlen;

		len = 3 * dlen + 23; /* 3* 7(dchdr) + 1(\n) + 1 (0)*/
		sum = len * sizeof(uint8_t);
		arr = kmalloc(sum, GFP_KERNEL);
		if (!arr) {
			pr_err("the malloc is error\n");
			return;
		}
		memset(arr, 0x00, sum);

		ptr = arr;
		len = snprintf(ptr, sum, "\" %02X", pcmd->dchdr.dtype);
		ptr += len;
		sum -= len;
		for (j = 0; j < dlen; j++) {
			len = snprintf(ptr, sum, " %02X", pcmd->payload[j]);
			ptr += len;
			sum -= len;
		}
		snprintf(ptr, sum, "\\n\"");
		pr_err("%s\n", arr);

		if (pcmd->dchdr.wait > 0)
			pr_err("\" FF %02X\\n\"\n", pcmd->dchdr.wait);

		kfree(arr);
		arr = NULL;
	}
}

static int32_t iris_dsi_send_ocp_cmds(
		struct mdss_dsi_ctrl_pdata *ctrl,
		struct iris_cmd_comp *pcmd_comp)
{
	int ret;
	uint32_t wait = 0;
	struct dcs_cmd_req cmdreq;
	struct dsi_cmd_desc *cmd = NULL;
//	int i;

	if (!pcmd_comp) {
		pr_err("cmd list is null\n");
		return -EINVAL;
	}

	/*use us than ms*/
	cmd = pcmd_comp->cmd + pcmd_comp->cnt - 1;
	wait = cmd->dchdr.wait;
	if (wait)
		cmd->dchdr.wait = 0;

	memset(&cmdreq, 0, sizeof(cmdreq));

	iris_init_cmdreq(ctrl, &cmdreq, pcmd_comp->cmd, pcmd_comp->cnt);
//   for (i = 0; i < pcmd_comp->cnt; i++)
//            if (pcmd_comp->cmd[i].dchdr.last)
//                    pcmd_comp->cmd[i].dchdr.ack = 1;
	if (DEBUG) {
		int i = 0;
		int len = 0;

		pr_err("cmds cnt = %d\n", pcmd_comp->cnt);
		for (i = 0; i < pcmd_comp->cnt; i++) {
			struct dsi_ctrl_hdr *phdr = NULL;

			phdr = &pcmd_comp->cmd[i].dchdr;
			len = phdr->dlen > 16 ? 16 : phdr->dlen;

			pr_err("cmd list: dtype = %0x wait = %0x",
				phdr->dtype, phdr->wait);
			pr_err("last = %0x dlen = %hx\n",
				phdr->last, phdr->dlen);

			print_hex_dump(KERN_ERR, "", DUMP_PREFIX_NONE, 16, 4,
				pcmd_comp->cmd[i].payload, len, false);
		}
	}

	/*SOC default is LP mode*/
	if (pcmd_comp->link_state == DSI_HS_MODE)
		cmdreq.flags |= CMD_REQ_HS_MODE;
	else
		cmdreq.flags |= CMD_REQ_LP_MODE;

	ret  = mdss_dsi_cmdlist_put(ctrl, &cmdreq);
	if (wait != 0) {
		if (DEBUG)
			pr_err("func wait = %x\n", wait);
		udelay(wait);
	}

	if (IRIS_CONT_SPLASH_LK == iris_get_cont_splash_type()) {
		if (wait != 0)
			cmd->dchdr.wait = 1;

		pr_debug("link_state = %s\n",
		(cmdreq.flags & CMD_REQ_HS_MODE) ? "high speed" : "low power");

		iris_print_cmds(cmdreq.cmds, cmdreq.cmds_cnt);
	}

	return ret;
}


int32_t iris_dump_cmd_payload(struct iris_cmd_priv *pcmd_priv)
{
	int32_t cnt = 0;
	int32_t i = 0;
	int32_t j = 0;
	struct iris_cmd_comp *pcmd_comp = NULL;

	if (!pcmd_priv) {
		pr_err("pcmd component is null\n");
		return -EINVAL;
	}

	cnt = pcmd_priv->cmd_num;
	for (i = 0; i < cnt; i++) {
		pcmd_comp = &(pcmd_priv->cmd_comp[i]);
		for (j = 0; j < pcmd_comp[i].cnt; j++) {
			iris_dump_packet(pcmd_comp[i].cmd[j].payload,
				pcmd_comp[i].cmd[j].dchdr.dlen);
		}
	}

	return 0;

}


int32_t  iris_dsi_send_cmds(
		struct mdss_dsi_ctrl_pdata *ctrl,
		struct iris_cmd_priv *pcmd_priv)
{
	uint32_t i = 0;

	for (i = 0; i < pcmd_priv->cmd_num; i++)
		iris_dsi_send_ocp_cmds(ctrl, &pcmd_priv->cmd_comp[i]);

	return 0;
}

static void iris_send_cmd_to_panel(
		struct mdss_dsi_ctrl_pdata *ctrl,
		struct dsi_panel_cmds *cmds)
{
	struct dcs_cmd_req cmdreq;

	if (!cmds || !cmds->cmd_cnt) {
		pr_info("cmds = %p or cmd_cnt = 0\n", cmds);
		return;
	}

	cmdreq.cmds = cmds->cmds;
	cmdreq.cmds_cnt = cmds->cmd_cnt;

	cmdreq.flags = 0;
	if (cmds->link_state == DSI_LP_MODE)
		cmdreq.flags |= CMD_REQ_LP_MODE;
	else if (cmds->link_state == DSI_HS_MODE)
		cmdreq.flags |= CMD_REQ_HS_MODE;

	iris_panel_cmd_passthrough(ctrl, &cmdreq);
}

#ifndef IRIS3_ABYP_LIGHTUP
static void iris_send_read_cmd_to_panel(struct mdss_dsi_ctrl_pdata *ctrl,
										struct dsi_panel_cmds * cmds,
										int rx_len,
										char * rx_buf)
{
	struct dcs_cmd_req cmdreq;

	if (!cmds || !cmds->cmd_cnt) {
		pr_info("cmds = %p or cmd_cnt = 0\n", cmds);
		return;
	}

	cmdreq.cmds = cmds->cmds;
	cmdreq.cmds_cnt = cmds->cmd_cnt;
	cmdreq.rlen = rx_len;
	cmdreq.rbuf = rx_buf;

	cmdreq.flags = CMD_REQ_RX;
	if (cmds->link_state == DSI_LP_MODE)
		cmdreq.flags |= CMD_REQ_LP_MODE;
	else if (cmds->link_state == DSI_HS_MODE)
		cmdreq.flags |= CMD_REQ_HS_MODE;

	iris_panel_cmd_passthrough(ctrl, &cmdreq);
}
#endif

void iris_send_ipopt_cmds(int32_t ip, int32_t opt_id)
{
	int32_t rc = 0;
	struct iris_cfg *pcfg = NULL;
	struct iris_cmd_priv  cmd_priv;

	pcfg = iris_get_cfg();

	rc = iris_dsi_get_cmd_comp(pcfg, ip, opt_id, &cmd_priv);
	if (rc) {
		pr_err("%s can not find  in seq ip = %0x  opt_id = %0x\n",
				__func__, ip, opt_id);
		return;
	}

	iris_dsi_send_cmds(pcfg->ctrl, &cmd_priv);
}



/**********************************************
* the API will only be called when suspend/resume and boot up.
*
***********************************************/
static void iris_send_specific_lut(uint8_t opt_id, int32_t skip_last)
{
	uint8_t lut_table = (opt_id >> 5) & 0x07;
	uint8_t lut_idx = opt_id & 0x1f;

	if (lut_table == DBC_LUT) {
		if (lut_idx == DBC_INIT) {
			/*iris_dbc_income_set();*/
			iris_lut_send(lut_table, lut_idx, 1, !skip_last);
			iris_lut_send(lut_table, lut_idx, 0, !skip_last);
		} else {
			/*iris_dbc_compenk_set(lut_idx);*/
			iris_lut_send(lut_table, lut_idx, 1, !skip_last);
			iris_lut_send(lut_table, lut_idx, 0, !skip_last);
		}
	} else if ((lut_table != AMBINET_HDR_GAIN)
			&& (lut_table != AMBINET_SDR2HDR_LUT))
		iris_lut_send(lut_table, lut_idx, 0, !skip_last);
}

static void iris_send_new_lut(uint8_t opt_id)
{
	uint8_t lut_table = (opt_id >> 5) & 0x07;
	uint8_t lut_idx = opt_id & 0x1f;
	uint8_t dbc_lut_index = iris_get_dbc_lut_index();

	/* don't change the following three lines source code*/
	if (lut_table == DBC_LUT)
		iris_lut_send(lut_table, lut_idx, dbc_lut_index, 0);
	else
		iris_lut_send(lut_table, lut_idx, 0, 0);
}

static void iris_init_cmds_buf(
		struct iris_cmd_comp *pcmd_comp, int32_t link_state)
{
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();

	iris_out_cmds_buf_reset();

	memset(pcmd_comp, 0x00, sizeof(*pcmd_comp));
	pcmd_comp->cmd = pcfg->iris_cmds.iris_cmds_buf;
	pcmd_comp->link_state = link_state;
	pcmd_comp->cnt = pcfg->iris_cmds.cmds_index;
}

static void iris_remove_desc_last(struct dsi_cmd_desc *pcmd, int len)
{
	int i = 0;

	for (i = 0; i < len; i++)
		pcmd[i].dchdr.last = 0;
}


static void iris_add_desc_last(struct dsi_cmd_desc *pcmd, int len)
{
	int i = 0;

	for (i = 0; i < len; i++)
		pcmd[i].dchdr.last = 1;
}

static void iris_add_last_pkt(struct dsi_cmd_desc *cmd, int len)
{
	iris_remove_desc_last(cmd,  len);
	iris_add_desc_last(cmd + len - 1, 1);
}

static void iris_add_last_multi_pkt(
		struct dsi_cmd_desc *cmd, int len, int skip_last)
{
	int i = 0;
	int pos = 0;
	int num = 0;
	int surplus = 0;
	int prev = 0;
	int span = 0;
	static int sum;
	struct iris_cfg *pcfg = NULL;

	prev = sum;
	sum += len;

	pcfg = iris_get_cfg();
	span = pcfg->add_last_flag;

	num = sum / span;
	surplus = sum  - num * span;

	for (i = 0; i < num; i++) {
		if (i == 0) {
			iris_add_last_pkt(cmd, span - prev);
		} else {
			pos = i * span - prev;
			iris_add_last_pkt(cmd + pos, span);
		}
	}
	pos = len - surplus;

	if (skip_last) {
		iris_remove_desc_last(cmd + pos, surplus);
		sum = surplus;
	} else {
		iris_add_last_pkt(cmd + pos, surplus);
		sum = 0;
	}
}

static int iris_set_pkt_last(
		struct dsi_cmd_desc *cmd, int len, int skip_last)
{
	int32_t ret = 0;
	int32_t add_last_flag = 0;
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();
	add_last_flag = pcfg->add_last_flag;

	switch (add_last_flag) {
	case 0:
		iris_remove_desc_last(cmd, len);
		if (skip_last == 0)
			iris_add_desc_last(cmd + len - 1, 1);
		break;
	case 1:
		/*only add the last packet*/
		iris_remove_desc_last(cmd, len - 1);
		iris_add_desc_last(cmd + len - 1, 1);
		break;
	case 2:
		/*add all packets*/
		iris_add_desc_last(cmd, len);
		break;
	default:
		iris_add_last_multi_pkt(cmd, len, skip_last);
		break;
	}

	return ret;
}

static int iris_send_lut_table_pkt(
		struct iris_ctrl_opt *popt, struct iris_cmd_comp *pcomp,
		bool is_update)
{
	uint8_t opt_id = 0;
	int32_t skip_last = 0;
	int32_t prev = 0;
	int32_t cur = 0;
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();
	opt_id = popt->opt_id;
	skip_last = popt->skip_last;

	prev = pcomp->cnt;

	pcfg->iris_cmds.cmds_index = prev;
	if (is_update)
		iris_send_new_lut(opt_id);
	else
		iris_send_specific_lut(opt_id, skip_last);

	cur = pcfg->iris_cmds.cmds_index;

	if (cur == prev) {
		pr_debug("lut table is empty ip = %02x opt_id = %02x\n",
				popt->ip, opt_id);
		return 0;
	}

	pcomp->cnt = cur;

	iris_set_pkt_last(pcomp->cmd + prev, cur - prev, skip_last);
	if (!skip_last) {
		iris_dsi_send_ocp_cmds(pcfg->ctrl, pcomp);
		iris_init_cmds_buf(pcomp, pcomp->link_state);
	}
	return 0;
}


static int iris_send_none_lut_table_pkt(
		struct iris_ctrl_opt *pip_opt, struct iris_cmd_comp *pcomp)
{
	int i = 0;
	uint8_t ip = 0;
	uint8_t opt_id = 0;
	int32_t flag = 0;
	int32_t prev = 0;
	int32_t cur = 0;
	int32_t skip_last = 0;
	int32_t add_last_flag = 0;
	int32_t rc = 0;
	struct iris_cfg *pcfg = NULL;
	struct iris_cmd_priv cmd_priv;
	struct iris_cmd_comp *pcomp_priv = NULL;
	struct mdss_dsi_ctrl_pdata *ctrl = NULL;

	pcfg = iris_get_cfg();
	ctrl = pcfg->ctrl;
	ip = pip_opt->ip;
	opt_id = pip_opt->opt_id;
	skip_last = pip_opt->skip_last;
	add_last_flag = pcfg->add_last_flag;

	/*get single/multiple selection(s) according to option of ip*/
	rc = iris_dsi_get_cmd_comp(pcfg, ip, opt_id, &cmd_priv);
	if (rc) {
		pr_err("not right ip %x  opt_id %x\n", ip , opt_id);
		return -EINVAL;
	}

	pcomp_priv = cmd_priv.cmd_comp;

	if (pcomp->cnt == 0)
		pcomp->link_state = pcomp_priv->link_state;
	else if (pcomp_priv->link_state != pcomp->link_state)
		flag = 1; /*send link state different packet.*/

	if (flag == 0) {
		prev = pcomp->cnt;
		/*move single/multiples selection to one command*/
		for (i = 0; i < cmd_priv.cmd_num; i++) {
			memcpy(pcomp->cmd + pcomp->cnt, pcomp_priv[i].cmd,
				pcomp_priv[i].cnt * sizeof(*pcomp_priv[i].cmd));
			pcomp->cnt += pcomp_priv[i].cnt;
		}
		cur = pcomp->cnt;
		iris_set_pkt_last(pcomp->cmd + prev, cur - prev, skip_last);
	}

	/*if need to send or the last packet of sequence,
	it should send out to the MIPI*/
	if (!skip_last || flag == 1) {
		iris_dsi_send_ocp_cmds(pcfg->ctrl, pcomp);
		iris_init_cmds_buf(pcomp, pcomp->link_state);
	}
	return 0;
}

static void iris_send_assembled_pkt(struct iris_ctrl_opt *arr, int len)
{
	int i = 0;
	uint8_t ip = 0;
	uint8_t opt_id = 0;
	int32_t rc = -1;
	struct iris_cmd_comp cmd_comp;

	iris_init_cmds_buf(&cmd_comp, DSI_HS_MODE);

	for (i = 0; i < len; i++) {
		ip = arr[i].ip;
		opt_id = arr[i].opt_id;

		pr_debug("%s ip=%0x opt_id=%0x\n", __func__, ip, opt_id);

		/*lut table*/
		if (ip == IRIS_IP_EXT)
			rc = iris_send_lut_table_pkt(arr + i, &cmd_comp, false);
		else
			rc = iris_send_none_lut_table_pkt(arr + i, &cmd_comp);

		if (rc)
			panic("%s error\n", __func__);
	}
}

static void iris_send_lightup_pkt(void)
{
	struct iris_cfg *pcfg = NULL;
	struct iris_ctrl_seq *pseq = NULL;

	pcfg = iris_get_cfg();
	pseq = iris_get_ctrl_seq(pcfg);

	iris_send_assembled_pkt(pseq->ctrl_opt, pseq->cnt);
}


void iris_init_update_ipopt(
		struct iris_update_ipopt *popt, uint8_t ip,
		uint8_t opt_old, uint8_t opt_new, uint8_t skip_last)
{
	popt->ip = ip;
	popt->opt_old = opt_old;
	popt->opt_new = opt_new;
	popt->skip_last = skip_last;
}


int iris_init_update_ipopt_t(
		struct iris_update_ipopt *popt,  int len,
		uint8_t ip, uint8_t opt_old,
		uint8_t opt_new, uint8_t skip_last)
{
	int i  = 0;
	int cnt = 0;

	for (i = 0; i < len; i++) {
		if (popt[i].ip == 0xff)
			break;
	}

	if (i >=  len) {
		pr_err("there no empty space for install ip opt\n");
		return -EINVAL;
	}

	iris_init_update_ipopt(&popt[i], ip, opt_old, opt_new, skip_last);
	cnt = i + 1;

	return cnt;
}

#if defined(IRIS_CHECK_DPHY_STATE)
void iris_write_dphy_err_proc(struct mdss_dsi_ctrl_pdata *ctrl)
{
	char cmds[CMD_PKT_SIZE];
	uint32_t type = 0xFFFFFFF4;
	uint32_t addr = 0xf0040008;
	uint32_t val =  0x005c0280;
	struct dsi_panel_cmds panel_cmds;
	struct dsi_cmd_desc tx_cmd = {
		{DTYPE_GEN_LWRITE, 1, 0, 0, 0, CMD_PKT_SIZE}, cmds};

	*(uint32_t *)cmds = cpu_to_le32(type);
	*(uint32_t *)(cmds + 4) = cpu_to_le32(addr);
	*(uint32_t *)(cmds + 8) = cpu_to_le32(val);

	tx_cmd.dchdr.dlen = 12;

	panel_cmds.cmds = &tx_cmd;
	panel_cmds.link_state = DSI_HS_MODE;
	panel_cmds.cmd_cnt = 1;
	iris_dsi_cmds_send(ctrl, &panel_cmds);
}

static int iris_read_dphy_err(void)
{
	uint32_t addr = 0xf0040004;

	return iris_ocp_read(addr, DSI_HS_MODE);
}

static void iris_check_dphy_state(struct mdss_dsi_ctrl_pdata *ctrl)
{
	iris_write_dphy_err_proc(ctrl);
	if (0) {
		/*use to verify whether dphy error occur*/
		if (0 != iris_read_dphy_err())
			pr_err("read dphy error\n");
	}
}
#endif


static void iris_cal_none_lut_cmds_cnt(void)
{
	int i = 0;
	int j = 0;
	int cnt = 0;
	int sum = 0;
	int rc = 0;
	uint8_t ip = 0;
	uint8_t opt_id = 0;
	struct iris_cfg *pcfg  = NULL;
	struct iris_ctrl_seq *pseq = NULL;
	struct iris_cmd_priv  cmd_priv;
	struct iris_cmd_comp *pcomp_priv = NULL;
	struct iris_ctrl_opt *pctrl_opt = NULL;

	pcfg = iris_get_cfg();
	pseq = iris_get_ctrl_seq(pcfg);
	cnt = pseq->cnt;
	pctrl_opt = pseq->ctrl_opt;

	for (i = 0; i < cnt; i++) {
		ip = pctrl_opt[i].ip;
		opt_id = pctrl_opt[i].opt_id;

		if (IRIS_IP_EXT == ip)
			continue;

		/*get single/multiple selection(s) according to option of ip*/
		rc = iris_dsi_get_cmd_comp(pcfg, ip, opt_id, &cmd_priv);
		if (rc) {
			pr_err("not find right ip = %0x  opt_id = %d\n",
					ip , opt_id);
			return;
		}

		pcomp_priv = cmd_priv.cmd_comp;

		for (j = 0; j < cmd_priv.cmd_num; j++)
			sum += pcomp_priv[j].cnt;
	}
	pcfg->none_lut_cmds_cnt = sum;

}

void iris_read_chip_id(void)
{
	struct iris_cfg *pcfg  = NULL;
	uint32_t sys_pll_ro_status = 0xf0000010;

	pcfg = iris_get_cfg();

	pcfg->chip_id = (iris_ocp_read(sys_pll_ro_status, DSI_HS_MODE)) & 0xFF;

	pr_err("chip id = %d\n", pcfg->chip_id);
}


void iris_alloc_seq_space(void)
{
	int sum = 0;
	struct iris_cfg *pcfg  = NULL;
	struct dsi_cmd_desc *pdesc = NULL;

	pcfg = iris_get_cfg();

	iris_cal_none_lut_cmds_cnt();
	sum = pcfg->none_lut_cmds_cnt + pcfg->lut_cmds_cnt;

	if (DEBUG)
		pr_err("non = %d  lut = %d\n",
			pcfg->none_lut_cmds_cnt, pcfg->lut_cmds_cnt);

	sum = sum * sizeof(struct dsi_cmd_desc);
	pdesc = kmalloc(sum, GFP_KERNEL);
	if (!pdesc) {
		pr_err("can not alloc buffer\n");
		return;
	}
	pcfg->iris_cmds.iris_cmds_buf = pdesc;
	iris_out_cmds_buf_reset();

	// Need to init PQ parameters here for video panel.
	iris_pq_parameter_init();
}

static void iris_pre_lightup(struct mdss_dsi_ctrl_pdata *ctrl)
{
	static int num;

	/*send rx cmds first with low power*/
	iris_send_ipopt_cmds(IRIS_IP_RX, 0xF1);
#ifdef IRIS3_MIPI_TEST
	iris_read_chip_id();

#endif
	if (num == 0) {
		/*read chip_id*/
		iris_read_chip_id();
		num++;
	}

#if defined(IRIS_CHECK_DPHY_STATE)
	if (1) {
		struct iris_cfg *pcfg = NULL;

		pcfg = iris_get_cfg();
		if (pcfg->chip_id == 0)
			iris_check_dphy_state(ctrl);
	}
#endif

	iris_pq_parameter_init();
}


void iris_read_power_mode(struct mdss_dsi_ctrl_pdata *ctrl)
{
	char get_power_mode[1] = {0x0a};
	char read_cmd_rbuf[16] = {0};
	struct dsi_cmd_desc rx_cmd = {
		{ DTYPE_DCS_READ, 1, 0, 1, 0, sizeof(get_power_mode)}, get_power_mode};
	struct dsi_panel_cmds panel_cmds;
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();

	panel_cmds.cmds = &rx_cmd;
	panel_cmds.link_state = DSI_HS_MODE;
	panel_cmds.cmd_cnt = 1;
#ifdef IRIS3_ABYP_LIGHTUP
	read_cmd_rbuf[0] = iris_dsi_cmds_read_send(ctrl, &panel_cmds) & 0xff;
#else
	if (iris_abyp_lightup_get() == 0)
		iris_send_read_cmd_to_panel(ctrl, &panel_cmds, 1, read_cmd_rbuf);
	else
		read_cmd_rbuf[0] = iris_dsi_cmds_read_send(ctrl, &panel_cmds) & 0xff;
#endif
	pcfg->power_mode = read_cmd_rbuf[0];

	pr_err("power mode: 0x%02x\n", pcfg->power_mode);
}


void iris_lightup(
		struct mdss_dsi_ctrl_pdata *ctrl,
		struct dsi_panel_cmds *on_cmds)
{
	ktime_t ktime0;
	ktime_t ktime1;
	uint32_t timeus0 = 0;
	uint32_t timeus1 = 0;
	uint8_t type = 0;
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();
	if (pcfg->valid == 0) {
		panic("Invalid iris panel config (see previous errors)\n");
	}

	ktime0 = ktime_get();

	pcfg->add_last_flag = pcfg->add_on_last_flag;
	iris_pre_lightup(ctrl);

	if (DEBUG)
		pr_err("iris on start\n");

	type = iris_get_cont_splash_type();

	/*use to debug cont splash*/
	if (type == IRIS_CONT_SPLASH_LK) {
		pr_info("enter cont splash");
		iris_send_cont_splash_pkt(IRIS_CONT_SPLASH_LK);
	} else
		iris_send_lightup_pkt();

	if (ctrl->bklt_ctrl == BL_PWM)
		iris_pwm_freq_set(ctrl->pwm_period);

	ktime1 = ktime_get();
	if (on_cmds != NULL)
		iris_send_cmd_to_panel(ctrl, on_cmds);

	if (type == IRIS_CONT_SPLASH_LK) {
		pr_info("exit cont splash");
		pcfg->valid = 2; /* minimum light up */
	} else {
		/*continuous splahs should not use dma setting low power*/
		iris_lp_set();   /* set iris low power */
		pcfg->valid = 3; /* full light up */
	}

	timeus0 = (u32) ktime_to_us(ktime1) - (u32)ktime_to_us(ktime0);
	timeus1 = (u32) ktime_to_us(ktime_get()) - (u32)ktime_to_us(ktime1);
	pr_err("spend time us 0 = %d  time us 1 = %d\n", timeus0, timeus1);

#ifdef IRIS3_MIPI_TEST
	iris_read_power_mode(ctrl);
#endif
	pcfg->add_last_flag = pcfg->add_pt_last_flag;

	if (DEBUG)
		pr_err("iris on end\n");
}


static void iris_quality_setting_off(void)
{
	struct iris_setting_info *psetting = NULL;

	psetting = iris_get_setting();

	psetting->quality_cur.al_bl_ratio = 0;
	if (psetting->quality_cur.pq_setting.sdr2hdr != SDR2HDR_Bypass) {
		psetting->quality_cur.pq_setting.sdr2hdr = SDR2HDR_Bypass;
		iris_sdr2hdr_level_set(SDR2HDR_Bypass);
		psetting->quality_cur.pq_setting.cmcolorgamut = 0;

		iris_cm_color_gamut_set(
			psetting->quality_cur.pq_setting.cmcolorgamut);
	}
}


/*check whether it is in initial cont-splash packet*/
static bool iris_check_cont_splash_ipopt(uint8_t ip, uint8_t opt_id)
{
	int i = 0;
	uint8_t cs_ip = 0;
	uint8_t cs_opt_id = 0;
	struct iris_cfg *pcfg = NULL;
	struct iris_ctrl_seq *pseq_cs = NULL;

	pcfg = iris_get_cfg();
	pseq_cs = iris_get_ctrl_seq_cs(pcfg);

	for (i = 0; i < pseq_cs->cnt; i++) {
		cs_ip = pseq_cs->ctrl_opt[i].ip;
		cs_opt_id = pseq_cs->ctrl_opt[i].opt_id;

		if (ip == cs_ip && opt_id == cs_opt_id)
			return true;
	}

	return false;
}

/*
select ip/opt to the opt_arr according to lightup stage type
*/
static int iris_select_cont_splash_ipopt(
		int type, struct iris_ctrl_opt *opt_arr)
{
	uint32_t i = 0;
	uint32_t j = 0;
	uint8_t ip = 0;
	uint8_t opt_id = 0;

	struct iris_cfg *pcfg = NULL;
	struct iris_ctrl_seq *pseq = NULL;
	struct iris_ctrl_opt *pctrl_opt = NULL;

	pcfg = iris_get_cfg();
	pseq = iris_get_ctrl_seq(pcfg);

	for (i = 0; i < pseq->cnt; i++) {
		pctrl_opt = pseq->ctrl_opt + i;
		ip = pctrl_opt->ip;
		opt_id = pctrl_opt->opt_id;

		if (iris_check_cont_splash_ipopt(ip, opt_id))
			continue;

		memcpy(opt_arr + j, pctrl_opt, sizeof(*pctrl_opt));
		j++;
	}

	pr_debug("real len = %d\n", j);
	return j;
}

void mdss_mdp_lock(struct msm_fb_data_type *mfd, int locked)
{
	struct mdss_overlay_private *mdp5_data = mfd_to_mdp5_data(mfd);
	static int ov_lock_st;
	static int list_lock_st;

	if (locked) {
		ov_lock_st = mutex_trylock(&mdp5_data->ov_lock);
		list_lock_st = mutex_trylock(&mdp5_data->list_lock);
	} else {
		if (ov_lock_st == 1)
			mutex_unlock(&mdp5_data->ov_lock);
		if (list_lock_st == 1)
			mutex_unlock(&mdp5_data->list_lock);
	}
}


void iris_send_cont_splash_pkt(uint32_t type)
{
	int len = 0;
	struct iris_ctrl_opt opt_arr[IRIS_IP_CNT * IRIS_IP_OPT_CNT];
	struct iris_cfg *pcfg = NULL;
	struct msm_fb_data_type *mfd = NULL;
	struct iris_ctrl_seq  *pseq_cs = NULL;

	pcfg = iris_get_cfg();
	memset(opt_arr, 0xff, sizeof(opt_arr));

	if (type == IRIS_CONT_SPLASH_LK) {
		pseq_cs = iris_get_ctrl_seq_cs(pcfg);
		iris_send_assembled_pkt(pseq_cs->ctrl_opt, pseq_cs->cnt);
	} else if (type == IRIS_CONT_SPLASH_KERNEL) {
		mfd = mdss_dsi_get_mfd_handler();
		len = iris_select_cont_splash_ipopt(type, opt_arr);
		/*stop video -->set pq --> start video*/
		mdss_mdp_lock(mfd, 1);
		mdelay(20);
		iris_send_assembled_pkt(opt_arr, len);
		mdss_mdp_lock(mfd, 0);
	}
}

void iris_lightoff(
		struct mdss_dsi_ctrl_pdata *ctrl,
		struct dsi_panel_cmds *off_cmds)
{
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();
	if (pcfg->valid == 0) {
		panic("Invalid iris panel config (see previous errors)\n");
	}
	iris_send_cmd_to_panel(ctrl, off_cmds);
	iris_quality_setting_off();
	pcfg->valid = 1; /* parse ok */
}

static void iris_send_update_new_opt(
		struct iris_update_ipopt *popt,
		struct iris_cmd_comp *pasm_comp)
{
	int32_t ip = 0;
	int32_t rc = 0;
	struct iris_ctrl_opt ctrl_opt;

	ip = popt->ip;
	ctrl_opt.ip = popt->ip;
	ctrl_opt.opt_id = popt->opt_new;
	ctrl_opt.skip_last = popt->skip_last;

	/*speical deal with lut table*/
	if (ip == IRIS_IP_EXT)
		rc = iris_send_lut_table_pkt(&ctrl_opt, pasm_comp, true);
	else
		rc = iris_send_none_lut_table_pkt(&ctrl_opt, pasm_comp);

	if (rc)
		panic("%s\n", __func__);
}



static void iris_send_pq_cmds(struct iris_update_ipopt *popt, int len)
{
	int32_t i = 0;
	int retries = 3;
	struct iris_cmd_comp cmd_comp;
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();

	if (!popt || !len) {
		pr_err("popt is null\n");
		return;
	}

	pr_debug("iris_send_pq_cmds\n");
	memset(&cmd_comp, 0x00, sizeof(cmd_comp));
	cmd_comp.cmd =  pcfg->iris_cmds.iris_cmds_buf;
	cmd_comp.link_state = DSI_HS_MODE;
	cmd_comp.cnt = pcfg->iris_cmds.cmds_index;

	mutex_lock(&pcfg->mutex);
retry:
	for (i = 0; i < len; i++)
		iris_send_update_new_opt(&popt[i], &cmd_comp);

	pr_debug("request BTA\n");
	pcfg->ctrl->bta_error = false;
	mdss_dsi_bta_status_check(pcfg->ctrl);
	if (pcfg->ctrl->bta_error && --retries > 0) {
		pr_debug("retry\n");
		goto retry;
	}

	mutex_unlock(&pcfg->mutex);
	pr_debug("done\n");
}


static int iris_update_pq_seq(struct iris_update_ipopt *popt, int len)
{
	int32_t i = 0;
	int32_t j = 0;
	int32_t ip = 0;
	int32_t opt_id = 0;
	struct iris_cfg *pcfg = NULL;
	struct iris_ctrl_seq *pseq = NULL;

	pcfg = iris_get_cfg();
	pseq = iris_get_ctrl_seq(pcfg);

	for (i = 0; i < len; i++) {
		/*need to update sequence*/
		if (popt[i].opt_new != popt[i].opt_old) {
			for (j = 0; j < pseq->cnt; j++) {
				ip = pseq->ctrl_opt[j].ip;
				opt_id = pseq->ctrl_opt[j].opt_id;

				if (ip == popt[i].ip &&
					opt_id == popt[i].opt_old)
					break;
			}

			if (j == pseq->cnt) {
				pr_err("can not find the old ip = %d opt_id = %d\n",
						popt[i].ip, popt[i].opt_old);
				return -EINVAL;
			}

			pseq->ctrl_opt[j].opt_id = popt[i].opt_new;
		}
	}
	return 0;
}


void iris_update_pq_opt(struct iris_update_ipopt *popt, int len)
{
	int32_t rc = 0;

	if (!popt  || !len) {
		pr_err("popt is null\n");
		return;
	}

	rc = iris_update_pq_seq(popt, len);
	if (!rc)
		iris_send_pq_cmds(popt, len);
}


static struct iris_ip_opt *iris_find_ip_opt(uint8_t ip, uint8_t opt_id)
{
	int32_t i = 0;
	struct iris_cfg *pcfg = NULL;
	struct iris_ip_opt *popt = NULL;
	struct iris_ip_index *pip_index = NULL;

	if (ip >= IRIS_IP_CNT) {
		pr_err("ip %d is out of maxvalue %d\n", ip, IRIS_IP_CNT);
		return NULL;
	}

	pcfg = iris_get_cfg();
	pip_index = &pcfg->ip_index_arr[ip];
	for (i = 0; i < pip_index->opt_cnt; i++) {
		popt = pip_index->opt + i;
		if (popt->opt_id == opt_id)
			return popt;
	}

	return NULL;
}

static struct dsi_cmd_desc *iris_get_ipopt_desc(uint8_t ip, uint8_t opt_id, int32_t pos)
{
	struct iris_ip_opt  *popt = NULL;
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();
	popt = iris_find_ip_opt(ip, opt_id);
	if (popt == NULL) {
		pr_err("not right ip = %02x opt_id = %02x\n", ip , opt_id);
		return NULL;
	}

	if (pos < 2) {
		pr_err("pos = %d is not right\n", pos);
		return NULL;
	}

	return popt->cmd + (pos * 4 - IRIS_OCP_HEADER_ADDR_LEN) / pcfg->split_pkt_size;
}


uint32_t  *iris_get_ipopt_payload_data(
		uint8_t ip, uint8_t opt_id, int32_t pos)
{
	struct dsi_cmd_desc *pdesc = NULL;
	struct iris_cfg *pcfg = NULL;

	pcfg = iris_get_cfg();
	pdesc = iris_get_ipopt_desc(ip, opt_id, pos);
	if (!pdesc) {
		pr_err("can not find right desc\n");
		return NULL;
	}

	return (uint32_t *)(pdesc->payload + (pos * 4) % pcfg->split_pkt_size);
}

void iris_update_bitmask_regval_nonread(
		struct iris_update_regval *pregval, bool is_commit)
{
	int32_t ip = 0;
	int32_t opt_id = 0;
	uint32_t orig_val = 0;
	uint32_t *data = NULL;
	uint32_t val = 0;
	struct iris_ip_opt *popt = NULL;

	if (!pregval) {
		pr_err("pregval is null\n");
		return;
	}

	ip = pregval->ip;
	opt_id = pregval->opt_id;

	popt = iris_find_ip_opt(ip, opt_id);
	if (popt == NULL) {
		pr_err("can not find ip = %02x opt_id = %02x\n",
				ip, opt_id);
		return;
	} else if (popt->len != 1) {
		pr_err("error for bitmask popt->len = %d\n",
				popt->len);
		return;
	}

	data = (uint32_t *)popt->cmd[0].payload;

	orig_val = cpu_to_le32(data[2]);
	val = orig_val & (~pregval->mask);
	val |= (pregval->value  & pregval->mask);
	data[2] = val;

	if (is_commit)
		iris_send_ipopt_cmds(ip, opt_id);

}


void iris_update_bitmask_regval(
		struct iris_update_regval *pregval, bool is_commit)
{
	int32_t ip = 0;
	int32_t opt_id = 0;
	uint32_t *data = NULL;
	struct iris_ip_opt *popt = NULL;

	if (!pregval) {
		pr_err("pregval is null\n");
		return;
	}

	ip = pregval->ip;
	opt_id = pregval->opt_id;

	popt = iris_find_ip_opt(ip, opt_id);
	if (popt == NULL) {
		pr_err("can not find ip = %02x opt_id = %02x\n",
				ip, opt_id);
		return;
	} else if (popt->len != 2) {
			pr_err("error for bitmask popt->len = %d\n",
				popt->len);
			return;
	}

	data = (uint32_t *)popt->cmd[1].payload;
	data[2] = cpu_to_le32(pregval->mask);
	data[3] = cpu_to_le32(pregval->value);

	if (is_commit)
		iris_send_ipopt_cmds(ip, opt_id);
}


int32_t iris_update_lut_payload(
		int32_t ip, int32_t opt_id, struct dsi_panel_cmds *pcmds)
{
	int32_t i = 0;
	int32_t j = 0;
	int32_t opt_len = 0;
	int16_t len = 0;
	int16_t dlen = 0;
	uint8_t *payload = NULL;
	uint8_t *data = NULL;
	struct iris_cfg *pcfg = NULL;
	struct iris_ip_index *pip_index = NULL;

	pcfg = iris_get_cfg();
	pip_index = &pcfg->ip_index_arr[ip];

	for (i = 0; i < pip_index->opt_cnt; i++) {
		if (pip_index->opt[i].opt_id == opt_id) {
			opt_len = pip_index->opt[i].len;

			if (pcmds->cmd_cnt != opt_len) {
				pr_err("ip %d\n", ip);
				pr_err("seq is cnt = %d  real cnt = %d\n",
					opt_len, pcmds->cmd_cnt);
				return -EINVAL;
			}

			for (j = 0; j < opt_len; j++) {
				/*remove the base address and header*/
				payload = pcmds->cmds[j].payload + 8;
				len = pcmds->cmds[j].dchdr.dlen;

				data = pip_index->opt[i].cmd[j].payload + 8;
				dlen = pip_index->opt[i].cmd[j].dchdr.dlen;

				if (dlen != len) {
					pr_err("payload len %d is not equal %d\n",
						dlen, len);
					return -EINVAL;
				}

				/*remove base address and header*/
				memcpy(data, payload, len - 8);
			}

			break;
		}
	}
	return 0;
}

void iris_add_vblank(uint32_t * vblank)
{
	struct iris_cfg *pcfg = iris_get_cfg();

	if (vblank && pcfg->valid > 0) {
		*vblank = *vblank + pcfg->vblank_line;
	}
}

void iris_set_cont_splash(bool enable)
{
	struct iris_cfg *pcfg = iris_get_cfg();

	pcfg->cont_splash_enabled = enable;
}

void iris_set_bklt_ctrl(struct led_trigger *bl_led)
{
	struct iris_cfg *pcfg = iris_get_cfg();
	pcfg->bl_led = bl_led;
}

void iris_display_prepare(void)
{
	static bool iris_boot = false;
	struct iris_cfg *pcfg;
	pcfg = iris_get_cfg();
	if (iris_boot == false && pcfg->valid > 0) {
		iris_parse_lut_cmds(IRIS_FIRMWARE_NAME);
		iris_alloc_seq_space();
		if (pcfg->cont_splash_enabled) {
			pcfg->cont_splash_enabled = false;
			pcfg->valid = 2; /* minimum light up */
			schedule_work(&pcfg->cont_splash_work);
			iris_lp_set();
		}
	}

	iris_boot = true;
}

bool iris_is_valid_cfg(void)
{
	struct iris_cfg *pcfg = iris_get_cfg();

	return (pcfg->valid > 0);
}

static ssize_t iris_cont_splash_write(
		struct file *file, const char __user *buff,
		size_t count, loff_t *ppos)
{
	unsigned long val;
	struct iris_cfg *pcfg = NULL;

	if (kstrtoul_from_user(buff, count, 0, &val))
		return -EFAULT;

	pcfg = iris_get_cfg();
	iris_set_cont_splash_type(val);

	if (val == IRIS_CONT_SPLASH_KERNEL) {
		schedule_work(&pcfg->cont_splash_work);
	} else if (val != IRIS_CONT_SPLASH_LK &&
		val != IRIS_CONT_SPLASH_NONE)
		pr_err("the value is %zu, need to be 1 or 2 3", val);

	return count;
}


static ssize_t iris_cont_splash_read(
		struct file *file, char __user *buff,
		size_t count, loff_t *ppos)
{
	uint8_t type;
	int len, tot = 0;
	char bp[512];

	if (*ppos)
		return 0;

	type = iris_get_cont_splash_type();
	len = sizeof(bp);
	tot = scnprintf(bp, len, "%u\n", type);

	if (copy_to_user(buff, bp, tot))
		return -EFAULT;

	*ppos += tot;

	return tot;
}


static const struct file_operations iris_cont_splash_fops = {
	.open = simple_open,
	.write = iris_cont_splash_write,
	.read = iris_cont_splash_read,
};


static ssize_t iris_split_pkt_write(
		struct file *file, const char __user *buff,
		size_t count, loff_t *ppos)
{
	unsigned long val;
	struct iris_cfg *pcfg = NULL;

	if (kstrtoul_from_user(buff, count, 0, &val))
		return -EFAULT;

	pcfg = iris_get_cfg();
	pcfg->add_last_flag = val;

	return count;
}


static ssize_t iris_split_pkt_read(
		struct file *file, char __user *buff,
		size_t count, loff_t *ppos)
{
	uint8_t type;
	int len, tot = 0;
	struct iris_cfg *pcfg = NULL;
	char bp[512];

	if (*ppos)
		return 0;

	pcfg = iris_get_cfg();
	type = pcfg->add_last_flag;

	len = sizeof(bp);
	tot = scnprintf(bp, len, "%u\n", type);

	if (copy_to_user(buff, bp, tot))
		return -EFAULT;

	*ppos += tot;

	return tot;
}


static const struct file_operations iris_split_pkt_fops = {
	.open = simple_open,
	.write = iris_split_pkt_write,
	.read = iris_split_pkt_read,
};


static ssize_t iris_chip_id_read(struct file *file, char __user *buff,
                size_t count, loff_t *ppos)
{
	int tot = 0;
	struct iris_cfg *pcfg = NULL;
	char bp[512];
	if (*ppos)
		return 0;

	pcfg = iris_get_cfg();

	tot = scnprintf(bp, sizeof(bp), "%u\n", pcfg->chip_id);
	if (copy_to_user(buff, bp, tot))
	    return -EFAULT;
	*ppos += tot;

	return tot;
}


static const struct file_operations iris_chip_id_fops = {
	.open = simple_open,
	.read = iris_chip_id_read,
};


static ssize_t iris_power_mode_read(struct file *file, char __user *buff,
                size_t count, loff_t *ppos)
{
	int tot = 0;
	struct iris_cfg *pcfg = NULL;
	char bp[512];
	if (*ppos)
		return 0;

	pcfg = iris_get_cfg();

	tot = scnprintf(bp, sizeof(bp), "0x%02x\n", pcfg->power_mode);
	if (copy_to_user(buff, bp, tot))
	    return -EFAULT;
	*ppos += tot;

	return tot;
}


static const struct file_operations iris_power_mode_fops = {
	.open = simple_open,
	.read = iris_power_mode_read,
};


static ssize_t iris_vblank_line_write(struct file *file, const char __user *buff,
		size_t count, loff_t *ppos)
{
	long val;
	struct iris_cfg *pcfg = NULL;

	if (kstrtol_from_user(buff, count, 0, &val))
		return -EFAULT;

	pcfg = iris_get_cfg();
	pcfg->vblank_line = val;

	return count;
}


static ssize_t iris_vblank_line_read(struct file *file, char __user *buff,
                size_t count, loff_t *ppos)
{
	int tot = 0;
	struct iris_cfg *pcfg = NULL;
	char bp[512];
	if (*ppos)
		return 0;

	pcfg = iris_get_cfg();

	tot = scnprintf(bp, sizeof(bp), "%d\n", pcfg->vblank_line);
	if (copy_to_user(buff, bp, tot))
	    return -EFAULT;
	*ppos += tot;

	return tot;
}


static const struct file_operations iris_vblank_line_fops = {
	.open = simple_open,
	.write = iris_vblank_line_write,
	.read = iris_vblank_line_read,
};


int iris_cont_splash_debugfs_init(struct msm_fb_data_type *mfd)
{
	struct iris_cfg *pcfg;

	pcfg = iris_get_cfg();
	if (mfd->index != 0)
		return 0;

	if (!(mfd->panel.type == MIPI_VIDEO_PANEL
		|| mfd->panel.type == MIPI_CMD_PANEL))
		return 0;

	if (pcfg->dbg_root == NULL) {
		pcfg->dbg_root = debugfs_create_dir("iris", NULL);
		if (IS_ERR_OR_NULL(pcfg->dbg_root)) {
			pr_err("debugfs_create_dir for iris_debug failed, error %ld\n",
				   PTR_ERR(pcfg->dbg_root));
			return -ENODEV;
		}
	}
	if (debugfs_create_file("iris_cont_splash", 0644,
				pcfg->dbg_root, mfd,
				&iris_cont_splash_fops) == NULL) {
		pr_err("%s(%d): debugfs_create_file: index fail\n",
			__FILE__, __LINE__);
		return -EFAULT;
	}

	if (debugfs_create_file("iris_split_pkt",
				0644, pcfg->dbg_root, mfd,
				&iris_split_pkt_fops) == NULL) {
		pr_err("%s(%d): debugfs_create_file: index fail\n",
			__FILE__, __LINE__);
		return -EFAULT;
	}

	if (debugfs_create_file("chip_id", 0644, pcfg->dbg_root, mfd,
				&iris_chip_id_fops) == NULL) {
		pr_err("%s(%d): debugfs_create_file: index fail\n",
			__FILE__, __LINE__);
		return -EFAULT;
	}

	if (debugfs_create_file("power_mode", 0644, pcfg->dbg_root, mfd,
				&iris_power_mode_fops) == NULL) {
		pr_err("%s(%d): debugfs_create_file: index fail\n",
			__FILE__, __LINE__);
		return -EFAULT;
	}

	if (debugfs_create_file("vblank_line", 0644, pcfg->dbg_root, mfd,
				&iris_vblank_line_fops) == NULL) {
		pr_err("%s(%d): debugfs_create_file: index fail\n",
			__FILE__, __LINE__);
		return -EFAULT;
	}

	return 0;
}
