// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_1_HH_
#define _max_pool_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fcmp_32ns_32neOg.h"
#include "cnn_mac_muladd_5ng8j.h"

namespace ap_rtl {

struct max_pool_1 : public sc_module {
    // Port declarations 42
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > max_pool_out_0_address0;
    sc_out< sc_logic > max_pool_out_0_ce0;
    sc_out< sc_logic > max_pool_out_0_we0;
    sc_out< sc_lv<32> > max_pool_out_0_d0;
    sc_out< sc_lv<8> > max_pool_out_1_address0;
    sc_out< sc_logic > max_pool_out_1_ce0;
    sc_out< sc_logic > max_pool_out_1_we0;
    sc_out< sc_lv<32> > max_pool_out_1_d0;
    sc_out< sc_lv<8> > max_pool_out_2_address0;
    sc_out< sc_logic > max_pool_out_2_ce0;
    sc_out< sc_logic > max_pool_out_2_we0;
    sc_out< sc_lv<32> > max_pool_out_2_d0;
    sc_out< sc_lv<8> > max_pool_out_3_address0;
    sc_out< sc_logic > max_pool_out_3_ce0;
    sc_out< sc_logic > max_pool_out_3_we0;
    sc_out< sc_lv<32> > max_pool_out_3_d0;
    sc_out< sc_lv<8> > max_pool_out_4_address0;
    sc_out< sc_logic > max_pool_out_4_ce0;
    sc_out< sc_logic > max_pool_out_4_we0;
    sc_out< sc_lv<32> > max_pool_out_4_d0;
    sc_out< sc_lv<8> > max_pool_out_5_address0;
    sc_out< sc_logic > max_pool_out_5_ce0;
    sc_out< sc_logic > max_pool_out_5_we0;
    sc_out< sc_lv<32> > max_pool_out_5_d0;
    sc_out< sc_lv<11> > conv_1_out_0_address0;
    sc_out< sc_logic > conv_1_out_0_ce0;
    sc_in< sc_lv<32> > conv_1_out_0_q0;
    sc_out< sc_lv<11> > conv_1_out_0_address1;
    sc_out< sc_logic > conv_1_out_0_ce1;
    sc_in< sc_lv<32> > conv_1_out_0_q1;
    sc_out< sc_lv<11> > conv_1_out_1_address0;
    sc_out< sc_logic > conv_1_out_1_ce0;
    sc_in< sc_lv<32> > conv_1_out_1_q0;
    sc_out< sc_lv<11> > conv_1_out_1_address1;
    sc_out< sc_logic > conv_1_out_1_ce1;
    sc_in< sc_lv<32> > conv_1_out_1_q1;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    max_pool_1(sc_module_name name);
    SC_HAS_PROCESS(max_pool_1);

    ~max_pool_1();

    sc_trace_file* mVcdFile;

    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U20;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U21;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U22;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U23;
    cnn_mac_muladd_5ng8j<1,1,5,4,4,8>* cnn_mac_muladd_5ng8j_U24;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten13_reg_228;
    sc_signal< sc_lv<3> > f_0_reg_239;
    sc_signal< sc_lv<8> > indvar_flatten_reg_250;
    sc_signal< sc_lv<4> > r_0_reg_261;
    sc_signal< sc_lv<4> > c_0_reg_273;
    sc_signal< sc_lv<1> > icmp_ln10_fu_306_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_874;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_874_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_874_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_874_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_874_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln10_reg_874_pp0_iter5_reg;
    sc_signal< sc_lv<10> > add_ln10_fu_312_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln13_fu_324_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_883;
    sc_signal< sc_lv<3> > select_ln29_8_fu_330_p3;
    sc_signal< sc_lv<3> > select_ln29_8_reg_890;
    sc_signal< sc_lv<3> > select_ln29_8_reg_890_pp0_iter1_reg;
    sc_signal< sc_lv<3> > select_ln29_8_reg_890_pp0_iter2_reg;
    sc_signal< sc_lv<3> > select_ln29_8_reg_890_pp0_iter3_reg;
    sc_signal< sc_lv<3> > select_ln29_8_reg_890_pp0_iter4_reg;
    sc_signal< sc_lv<3> > select_ln29_8_reg_890_pp0_iter5_reg;
    sc_signal< sc_lv<8> > select_ln13_fu_344_p3;
    sc_signal< sc_lv<4> > select_ln36_fu_390_p3;
    sc_signal< sc_lv<4> > select_ln36_reg_901;
    sc_signal< sc_lv<4> > select_ln36_reg_901_pp0_iter2_reg;
    sc_signal< sc_lv<4> > select_ln36_reg_901_pp0_iter3_reg;
    sc_signal< sc_lv<4> > select_ln36_reg_901_pp0_iter4_reg;
    sc_signal< sc_lv<4> > select_ln36_reg_901_pp0_iter5_reg;
    sc_signal< sc_lv<4> > select_ln36_2_fu_398_p3;
    sc_signal< sc_lv<4> > select_ln36_2_reg_906;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<4> > select_ln36_2_reg_906_pp0_iter2_reg;
    sc_signal< sc_lv<4> > select_ln36_2_reg_906_pp0_iter3_reg;
    sc_signal< sc_lv<4> > select_ln36_2_reg_906_pp0_iter4_reg;
    sc_signal< sc_lv<4> > select_ln36_2_reg_906_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln29_9_fu_466_p1;
    sc_signal< sc_lv<64> > zext_ln29_9_reg_912;
    sc_signal< sc_lv<64> > zext_ln29_9_reg_912_pp0_iter2_reg;
    sc_signal< sc_lv<12> > add_ln29_6_fu_513_p2;
    sc_signal< sc_lv<12> > add_ln29_6_reg_922;
    sc_signal< sc_lv<4> > c_fu_519_p2;
    sc_signal< sc_lv<4> > c_reg_927;
    sc_signal< sc_lv<32> > conv_1_out_0_load_reg_932;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<64> > zext_ln29_12_fu_525_p1;
    sc_signal< sc_lv<64> > zext_ln29_12_reg_939;
    sc_signal< sc_lv<64> > zext_ln29_12_reg_939_pp0_iter3_reg;
    sc_signal< sc_lv<32> > select_ln29_fu_570_p3;
    sc_signal< sc_lv<32> > select_ln29_reg_954;
    sc_signal< sc_lv<32> > conv_1_out_0_load_1_reg_961;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > select_ln29_4_fu_660_p3;
    sc_signal< sc_lv<32> > select_ln29_4_reg_973;
    sc_signal< sc_lv<32> > conv_1_out_1_load_reg_980;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > select_ln29_5_fu_749_p3;
    sc_signal< sc_lv<32> > select_ln29_5_reg_987;
    sc_signal< sc_lv<32> > conv_1_out_1_load_1_reg_994;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_phi_fu_243_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_r_0_phi_fu_265_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_c_0_phi_fu_277_p4;
    sc_signal< sc_lv<64> > zext_ln36_8_fu_856_p1;
    sc_signal< sc_lv<32> > select_ln29_6_fu_841_p3;
    sc_signal< sc_lv<32> > grp_fu_291_p1;
    sc_signal< sc_lv<32> > grp_fu_296_p1;
    sc_signal< sc_lv<32> > grp_fu_301_p1;
    sc_signal< sc_lv<3> > f_fu_318_p2;
    sc_signal< sc_lv<8> > add_ln13_fu_338_p2;
    sc_signal< sc_lv<1> > icmp_ln16_fu_367_p2;
    sc_signal< sc_lv<1> > xor_ln29_fu_362_p2;
    sc_signal< sc_lv<4> > select_ln29_7_fu_352_p3;
    sc_signal< sc_lv<1> > and_ln29_13_fu_373_p2;
    sc_signal< sc_lv<1> > or_ln36_fu_385_p2;
    sc_signal< sc_lv<4> > r_fu_379_p2;
    sc_signal< sc_lv<4> > mul_ln29_fu_410_p1;
    sc_signal< sc_lv<5> > shl_ln_fu_416_p3;
    sc_signal< sc_lv<9> > zext_ln29_7_fu_424_p1;
    sc_signal< sc_lv<9> > mul_ln29_fu_410_p2;
    sc_signal< sc_lv<9> > add_ln29_fu_428_p2;
    sc_signal< sc_lv<10> > tmp_fu_442_p3;
    sc_signal< sc_lv<12> > p_shl2_cast_fu_434_p3;
    sc_signal< sc_lv<12> > zext_ln29_8_fu_450_p1;
    sc_signal< sc_lv<12> > zext_ln36_fu_359_p1;
    sc_signal< sc_lv<12> > sub_ln29_fu_454_p2;
    sc_signal< sc_lv<12> > add_ln29_4_fu_460_p2;
    sc_signal< sc_lv<5> > or_ln27_fu_471_p2;
    sc_signal< sc_lv<9> > zext_ln29_10_fu_477_p1;
    sc_signal< sc_lv<9> > add_ln29_5_fu_481_p2;
    sc_signal< sc_lv<10> > tmp_23_fu_495_p3;
    sc_signal< sc_lv<12> > p_shl_cast_fu_487_p3;
    sc_signal< sc_lv<12> > zext_ln29_11_fu_503_p1;
    sc_signal< sc_lv<12> > sub_ln29_1_fu_507_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_529_p1;
    sc_signal< sc_lv<8> > tmp_s_fu_532_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_542_p1;
    sc_signal< sc_lv<1> > icmp_ln29_14_fu_552_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_546_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_558_p2;
    sc_signal< sc_lv<1> > grp_fu_285_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_564_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_7_fu_578_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_8_fu_595_p1;
    sc_signal< sc_lv<8> > tmp_14_fu_581_p4;
    sc_signal< sc_lv<23> > trunc_ln29_7_fu_591_p1;
    sc_signal< sc_lv<1> > icmp_ln29_16_fu_618_p2;
    sc_signal< sc_lv<1> > icmp_ln29_15_fu_612_p2;
    sc_signal< sc_lv<8> > tmp_15_fu_598_p4;
    sc_signal< sc_lv<23> > trunc_ln29_8_fu_608_p1;
    sc_signal< sc_lv<1> > icmp_ln29_18_fu_636_p2;
    sc_signal< sc_lv<1> > icmp_ln29_17_fu_630_p2;
    sc_signal< sc_lv<1> > or_ln29_7_fu_624_p2;
    sc_signal< sc_lv<1> > or_ln29_8_fu_642_p2;
    sc_signal< sc_lv<1> > and_ln29_7_fu_648_p2;
    sc_signal< sc_lv<1> > grp_fu_291_p2;
    sc_signal< sc_lv<1> > and_ln29_8_fu_654_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_9_fu_667_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_10_fu_684_p1;
    sc_signal< sc_lv<8> > tmp_17_fu_670_p4;
    sc_signal< sc_lv<23> > trunc_ln29_9_fu_680_p1;
    sc_signal< sc_lv<1> > icmp_ln29_20_fu_707_p2;
    sc_signal< sc_lv<1> > icmp_ln29_19_fu_701_p2;
    sc_signal< sc_lv<8> > tmp_18_fu_687_p4;
    sc_signal< sc_lv<23> > trunc_ln29_10_fu_697_p1;
    sc_signal< sc_lv<1> > icmp_ln29_22_fu_725_p2;
    sc_signal< sc_lv<1> > icmp_ln29_21_fu_719_p2;
    sc_signal< sc_lv<1> > or_ln29_9_fu_713_p2;
    sc_signal< sc_lv<1> > or_ln29_10_fu_731_p2;
    sc_signal< sc_lv<1> > and_ln29_9_fu_737_p2;
    sc_signal< sc_lv<1> > grp_fu_296_p2;
    sc_signal< sc_lv<1> > and_ln29_10_fu_743_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_11_fu_759_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_12_fu_776_p1;
    sc_signal< sc_lv<8> > tmp_20_fu_762_p4;
    sc_signal< sc_lv<23> > trunc_ln29_11_fu_772_p1;
    sc_signal< sc_lv<1> > icmp_ln29_24_fu_799_p2;
    sc_signal< sc_lv<1> > icmp_ln29_23_fu_793_p2;
    sc_signal< sc_lv<8> > tmp_21_fu_779_p4;
    sc_signal< sc_lv<23> > trunc_ln29_12_fu_789_p1;
    sc_signal< sc_lv<1> > icmp_ln29_26_fu_817_p2;
    sc_signal< sc_lv<1> > icmp_ln29_25_fu_811_p2;
    sc_signal< sc_lv<1> > or_ln29_11_fu_805_p2;
    sc_signal< sc_lv<1> > or_ln29_12_fu_823_p2;
    sc_signal< sc_lv<1> > and_ln29_11_fu_829_p2;
    sc_signal< sc_lv<1> > grp_fu_301_p2;
    sc_signal< sc_lv<1> > and_ln29_12_fu_835_p2;
    sc_signal< sc_lv<8> > grp_fu_865_p3;
    sc_signal< sc_lv<5> > grp_fu_865_p0;
    sc_signal< sc_lv<4> > grp_fu_865_p1;
    sc_signal< sc_lv<4> > grp_fu_865_p2;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > grp_fu_865_p10;
    sc_signal< sc_lv<8> > grp_fu_865_p20;
    sc_signal< sc_lv<9> > mul_ln29_fu_410_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state9;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<32> ap_const_lv32_800000;
    static const sc_lv<10> ap_const_lv10_3F6;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_A9;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<9> ap_const_lv9_1A;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_312_p2();
    void thread_add_ln13_fu_338_p2();
    void thread_add_ln29_4_fu_460_p2();
    void thread_add_ln29_5_fu_481_p2();
    void thread_add_ln29_6_fu_513_p2();
    void thread_add_ln29_fu_428_p2();
    void thread_and_ln29_10_fu_743_p2();
    void thread_and_ln29_11_fu_829_p2();
    void thread_and_ln29_12_fu_835_p2();
    void thread_and_ln29_13_fu_373_p2();
    void thread_and_ln29_7_fu_648_p2();
    void thread_and_ln29_8_fu_654_p2();
    void thread_and_ln29_9_fu_737_p2();
    void thread_and_ln29_fu_564_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_277_p4();
    void thread_ap_phi_mux_f_0_phi_fu_243_p4();
    void thread_ap_phi_mux_r_0_phi_fu_265_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_10_fu_684_p1();
    void thread_bitcast_ln29_11_fu_759_p1();
    void thread_bitcast_ln29_12_fu_776_p1();
    void thread_bitcast_ln29_7_fu_578_p1();
    void thread_bitcast_ln29_8_fu_595_p1();
    void thread_bitcast_ln29_9_fu_667_p1();
    void thread_bitcast_ln29_fu_529_p1();
    void thread_c_fu_519_p2();
    void thread_conv_1_out_0_address0();
    void thread_conv_1_out_0_address1();
    void thread_conv_1_out_0_ce0();
    void thread_conv_1_out_0_ce1();
    void thread_conv_1_out_1_address0();
    void thread_conv_1_out_1_address1();
    void thread_conv_1_out_1_ce0();
    void thread_conv_1_out_1_ce1();
    void thread_f_fu_318_p2();
    void thread_grp_fu_291_p1();
    void thread_grp_fu_296_p1();
    void thread_grp_fu_301_p1();
    void thread_grp_fu_865_p0();
    void thread_grp_fu_865_p1();
    void thread_grp_fu_865_p10();
    void thread_grp_fu_865_p2();
    void thread_grp_fu_865_p20();
    void thread_icmp_ln10_fu_306_p2();
    void thread_icmp_ln13_fu_324_p2();
    void thread_icmp_ln16_fu_367_p2();
    void thread_icmp_ln29_14_fu_552_p2();
    void thread_icmp_ln29_15_fu_612_p2();
    void thread_icmp_ln29_16_fu_618_p2();
    void thread_icmp_ln29_17_fu_630_p2();
    void thread_icmp_ln29_18_fu_636_p2();
    void thread_icmp_ln29_19_fu_701_p2();
    void thread_icmp_ln29_20_fu_707_p2();
    void thread_icmp_ln29_21_fu_719_p2();
    void thread_icmp_ln29_22_fu_725_p2();
    void thread_icmp_ln29_23_fu_793_p2();
    void thread_icmp_ln29_24_fu_799_p2();
    void thread_icmp_ln29_25_fu_811_p2();
    void thread_icmp_ln29_26_fu_817_p2();
    void thread_icmp_ln29_fu_546_p2();
    void thread_max_pool_out_0_address0();
    void thread_max_pool_out_0_ce0();
    void thread_max_pool_out_0_d0();
    void thread_max_pool_out_0_we0();
    void thread_max_pool_out_1_address0();
    void thread_max_pool_out_1_ce0();
    void thread_max_pool_out_1_d0();
    void thread_max_pool_out_1_we0();
    void thread_max_pool_out_2_address0();
    void thread_max_pool_out_2_ce0();
    void thread_max_pool_out_2_d0();
    void thread_max_pool_out_2_we0();
    void thread_max_pool_out_3_address0();
    void thread_max_pool_out_3_ce0();
    void thread_max_pool_out_3_d0();
    void thread_max_pool_out_3_we0();
    void thread_max_pool_out_4_address0();
    void thread_max_pool_out_4_ce0();
    void thread_max_pool_out_4_d0();
    void thread_max_pool_out_4_we0();
    void thread_max_pool_out_5_address0();
    void thread_max_pool_out_5_ce0();
    void thread_max_pool_out_5_d0();
    void thread_max_pool_out_5_we0();
    void thread_mul_ln29_fu_410_p1();
    void thread_mul_ln29_fu_410_p10();
    void thread_mul_ln29_fu_410_p2();
    void thread_or_ln27_fu_471_p2();
    void thread_or_ln29_10_fu_731_p2();
    void thread_or_ln29_11_fu_805_p2();
    void thread_or_ln29_12_fu_823_p2();
    void thread_or_ln29_7_fu_624_p2();
    void thread_or_ln29_8_fu_642_p2();
    void thread_or_ln29_9_fu_713_p2();
    void thread_or_ln29_fu_558_p2();
    void thread_or_ln36_fu_385_p2();
    void thread_p_shl2_cast_fu_434_p3();
    void thread_p_shl_cast_fu_487_p3();
    void thread_r_fu_379_p2();
    void thread_select_ln13_fu_344_p3();
    void thread_select_ln29_4_fu_660_p3();
    void thread_select_ln29_5_fu_749_p3();
    void thread_select_ln29_6_fu_841_p3();
    void thread_select_ln29_7_fu_352_p3();
    void thread_select_ln29_8_fu_330_p3();
    void thread_select_ln29_fu_570_p3();
    void thread_select_ln36_2_fu_398_p3();
    void thread_select_ln36_fu_390_p3();
    void thread_shl_ln_fu_416_p3();
    void thread_sub_ln29_1_fu_507_p2();
    void thread_sub_ln29_fu_454_p2();
    void thread_tmp_14_fu_581_p4();
    void thread_tmp_15_fu_598_p4();
    void thread_tmp_17_fu_670_p4();
    void thread_tmp_18_fu_687_p4();
    void thread_tmp_20_fu_762_p4();
    void thread_tmp_21_fu_779_p4();
    void thread_tmp_23_fu_495_p3();
    void thread_tmp_fu_442_p3();
    void thread_tmp_s_fu_532_p4();
    void thread_trunc_ln29_10_fu_697_p1();
    void thread_trunc_ln29_11_fu_772_p1();
    void thread_trunc_ln29_12_fu_789_p1();
    void thread_trunc_ln29_7_fu_591_p1();
    void thread_trunc_ln29_8_fu_608_p1();
    void thread_trunc_ln29_9_fu_680_p1();
    void thread_trunc_ln29_fu_542_p1();
    void thread_xor_ln29_fu_362_p2();
    void thread_zext_ln29_10_fu_477_p1();
    void thread_zext_ln29_11_fu_503_p1();
    void thread_zext_ln29_12_fu_525_p1();
    void thread_zext_ln29_7_fu_424_p1();
    void thread_zext_ln29_8_fu_450_p1();
    void thread_zext_ln29_9_fu_466_p1();
    void thread_zext_ln36_8_fu_856_p1();
    void thread_zext_ln36_fu_359_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
