// Seed: 991172777
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  output tri id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input wor id_2,
    output tri1 id_3,
    input wand id_4,
    input uwire id_5,
    output logic id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input wor id_10,
    input supply1 id_11,
    output wire id_12,
    input tri1 id_13,
    input uwire id_14,
    input supply1 id_15,
    output supply1 id_16#(
        .id_18(1),
        .id_19(1),
        .id_20(1)
    )
);
  wire [-1 : -1] id_21 = id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
  always id_6 = 1;
  wire id_22;
endmodule
