{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 06 19:18:47 2014 " "Info: Processing started: Thu Nov 06 19:18:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 part4.v(5) " "Info (10281): Verilog HDL Declaration information at part4.v(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 part4.v(5) " "Info (10281): Verilog HDL Declaration information at part4.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part4.v(674) " "Warning (10268): Verilog HDL information at part4.v(674): always construct contains both blocking and non-blocking assignments" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 674 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Info (12023): Found entity 1: part4" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 LCD_Display " "Info (12023): Found entity 2: LCD_Display" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 LCD_display_string " "Info (12023): Found entity 3: LCD_display_string" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Reset_Delay " "Info (12023): Found entity 4: Reset_Delay" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 460 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 keyboard " "Info (12023): Found entity 5: keyboard" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 oneshot " "Info (12023): Found entity 6: oneshot" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 hex_7seg " "Info (12023): Found entity 7: hex_7seg" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Info (12127): Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST part4.v(102) " "Warning (10036): Verilog HDL or VHDL warning at part4.v(102): object \"RST\" assigned a value but never read" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex1 part4.v(116) " "Warning (10036): Verilog HDL or VHDL warning at part4.v(116): object \"hex1\" assigned a value but never read" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex0 part4.v(116) " "Warning (10036): Verilog HDL or VHDL warning at part4.v(116): object \"hex0\" assigned a value but never read" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot oneshot:pulser " "Info (12128): Elaborating entity \"oneshot\" for hierarchy \"oneshot:pulser\"" {  } { { "part4.v" "pulser" { Text "E:/CSC258 Lab 6/part4/part4.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:kbd " "Info (12128): Elaborating entity \"keyboard\" for hierarchy \"keyboard:kbd\"" {  } { { "part4.v" "kbd" { Text "E:/CSC258 Lab 6/part4/part4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg hex_7seg:dsp0 " "Info (12128): Elaborating entity \"hex_7seg\" for hierarchy \"hex_7seg:dsp0\"" {  } { { "part4.v" "dsp0" { Text "E:/CSC258 Lab 6/part4/part4.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info (12128): Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "part4.v" "r0" { Text "E:/CSC258 Lab 6/part4/part4.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:u1 " "Info (12128): Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:u1\"" {  } { { "part4.v" "u1" { Text "E:/CSC258 Lab 6/part4/part4.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string LCD_Display:u1\|LCD_display_string:u1 " "Info (12128): Elaborating entity \"LCD_display_string\" for hierarchy \"LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "part4.v" "u1" { Text "E:/CSC258 Lab 6/part4/part4.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning (13009): TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[0\]~synth " "Warning (13010): Node \"LCD_Display:u1\|DATA_BUS\[0\]~synth\"" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 203 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[1\]~synth " "Warning (13010): Node \"LCD_Display:u1\|DATA_BUS\[1\]~synth\"" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 203 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[2\]~synth " "Warning (13010): Node \"LCD_Display:u1\|DATA_BUS\[2\]~synth\"" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 203 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[3\]~synth " "Warning (13010): Node \"LCD_Display:u1\|DATA_BUS\[3\]~synth\"" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 203 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[4\]~synth " "Warning (13010): Node \"LCD_Display:u1\|DATA_BUS\[4\]~synth\"" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 203 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[5\]~synth " "Warning (13010): Node \"LCD_Display:u1\|DATA_BUS\[5\]~synth\"" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 203 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[6\]~synth " "Warning (13010): Node \"LCD_Display:u1\|DATA_BUS\[6\]~synth\"" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 203 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:u1\|DATA_BUS\[7\]~synth " "Warning (13010): Node \"LCD_Display:u1\|DATA_BUS\[7\]~synth\"" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 203 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info (17049): 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|next_command~2 " "Info (17050): Register \"LCD_Display:u1\|next_command~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|next_command~3 " "Info (17050): Register \"LCD_Display:u1\|next_command~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|next_command~4 " "Info (17050): Register \"LCD_Display:u1\|next_command~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|next_command~5 " "Info (17050): Register \"LCD_Display:u1\|next_command~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|state~14 " "Info (17050): Register \"LCD_Display:u1\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|state~15 " "Info (17050): Register \"LCD_Display:u1\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|state~16 " "Info (17050): Register \"LCD_Display:u1\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_Display:u1\|state~17 " "Info (17050): Register \"LCD_Display:u1\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CSC258 Lab 6/part4/part4.map.smsg " "Info (144001): Generated suppressed messages file E:/CSC258 Lab 6/part4/part4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning (21074): Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "part4.v" "" { Text "E:/CSC258 Lab 6/part4/part4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Info (21057): Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info (21058): Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Info (21059): Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Info (21060): Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "244 " "Info (21061): Implemented 244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Info: Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 06 19:18:56 2014 " "Info: Processing ended: Thu Nov 06 19:18:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
