# SDRAM_MANAGER_FPGA
FPGA Design for strobed 1 BRAM data reading/writing, Written in VHDL,Synthesis done in Lattice Diamond, tool Synplify Pro.

TOP Level Design:

![image](https://github.com/nodara3/SDRAM_MANAGER_FPGA/assets/122057844/f3d9b295-6974-4581-9ce7-976880255524)


SDRAM Manager Modules:

![image](https://github.com/nodara3/SDRAM_MANAGER_FPGA/assets/122057844/087cc5c8-dd49-407b-8907-c6d67ffca627)

SDRAM Read Wave Diagram:

![image](https://github.com/nodara3/SDRAM_MANAGER_FPGA/assets/122057844/90e414ea-b0a8-45ce-8a48-70c50082ef12)


SDRAM Write Wave Diagram:

![image](https://github.com/nodara3/SDRAM_MANAGER_FPGA/assets/122057844/48e1a00b-ce94-4357-890a-77b6c2336808)

