$date
	Sun Apr  4 12:00:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Q2_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
1#
1"
1!
$end
#5000
0"
#10000
1"
0#
#15000
0!
0"
0$
#20000
1!
1"
1#
0%
#25000
0!
0"
#30000
1!
1"
0#
1$
#35000
0!
0"
#40000
1!
1"
1#
1%
#45000
0"
0$
#50000
1!
1"
0#
#55000
0!
0"
#60000
1!
1"
1#
1$
0%
#65000
0"
#70000
1!
1"
0#
#75000
0!
0"
0$
#80000
1!
1"
1#
1%
#85000
0"
#90000
1"
0#
1$
#95000
0"
#100000
1!
1"
1#
0%
#105000
0!
0"
0$
#110000
1"
0#
#115000
0"
#120000
1!
1"
1#
1$
1%
#125000
0"
#130000
1"
0#
#135000
0!
0"
0$
#140000
1!
1"
1#
0%
#145000
0!
0"
#150000
1!
1"
0#
1$
#155000
0!
0"
#160000
1!
1"
1#
1%
#165000
0"
0$
#170000
1!
1"
0#
#175000
0!
0"
#180000
1!
1"
1#
1$
0%
#185000
0"
#190000
1!
1"
0#
#195000
0!
0"
0$
#200000
1!
1"
1#
1%
#205000
0"
#210000
1"
0#
1$
#215000
0"
#220000
1!
1"
1#
0%
#225000
0!
0"
0$
#230000
1"
0#
#235000
0"
#240000
1!
1"
1#
1$
1%
#245000
0"
#250000
1"
0#
#255000
0!
0"
0$
#260000
1!
1"
1#
0%
#265000
0!
0"
#270000
1!
1"
0#
1$
#275000
0!
0"
#280000
1!
1"
1#
1%
#285000
0"
0$
#290000
1!
1"
0#
#295000
0!
0"
#300000
1!
1"
1#
1$
0%
#305000
0"
#310000
1!
1"
0#
#315000
0!
0"
0$
#320000
1!
1"
1#
1%
#325000
0"
#330000
1"
0#
1$
#335000
0"
#340000
1!
1"
1#
0%
#345000
0!
0"
0$
#350000
1"
0#
#355000
0"
#360000
1!
1"
1#
1$
1%
#365000
0"
#370000
1"
0#
#375000
0!
0"
0$
#380000
1!
1"
1#
0%
#385000
0!
0"
#390000
1!
1"
0#
1$
#395000
0!
0"
#400000
1!
1"
1#
1%
#405000
0"
0$
#410000
1!
1"
0#
#415000
0!
0"
#420000
1!
1"
1#
1$
0%
#425000
0"
#430000
1!
1"
0#
#435000
0!
0"
0$
#440000
1!
1"
1#
1%
#445000
0"
#450000
1"
0#
1$
#455000
0"
#460000
1!
1"
1#
0%
#465000
0!
0"
0$
#470000
1"
0#
#475000
0"
#480000
1!
1"
1#
1$
1%
#485000
0"
#490000
1"
0#
#495000
0!
0"
0$
#500000
1!
1"
1#
0%
