{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515010330853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515010330853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 23:12:10 2018 " "Processing started: Wed Jan 03 23:12:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515010330853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515010330853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 141044067 -c 141044067 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 141044067 -c 141044067" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515010330853 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1515010331341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core " "Found entity 1: mips_core" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers " "Found entity 1: mips_registers" {  } { { "mips_registers.v" "" { Text "D:/Final Projesi/mips_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_instr_mem " "Found entity 1: mips_instr_mem" {  } { { "mips_instr_mem.v" "" { Text "D:/Final Projesi/mips_instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_testbench " "Found entity 1: mips_testbench" {  } { { "mips_testbench.v" "" { Text "D:/Final Projesi/mips_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(31) " "Verilog HDL warning at alu.v(31): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "D:/Final Projesi/alu.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1515010331414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Final Projesi/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Final Projesi/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control_unit " "Found entity 1: alu_control_unit" {  } { { "alu_control_unit.v" "" { Text "D:/Final Projesi/alu_control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331421 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY mips_testbench.v 2 mips_inst_mem_testbench.v(2) " "Verilog HDL macro warning at mips_inst_mem_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"mips_testbench.v\", line 2" {  } { { "mips_inst_mem_testbench.v" "" { Text "D:/Final Projesi/mips_inst_mem_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1515010331423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_inst_mem_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_inst_mem_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_inst_mem_testbench " "Found entity 1: mips_inst_mem_testbench" {  } { { "mips_inst_mem_testbench.v" "" { Text "D:/Final Projesi/mips_inst_mem_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers_testbench " "Found entity 1: mips_registers_testbench" {  } { { "mips_registers_testbench.v" "" { Text "D:/Final Projesi/mips_registers_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_testbench " "Found entity 1: control_unit_testbench" {  } { { "control_unit_testbench.v" "" { Text "D:/Final Projesi/control_unit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control_testbench " "Found entity 1: alu_control_testbench" {  } { { "alu_control_testbench.v" "" { Text "D:/Final Projesi/alu_control_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_testbench.v(25) " "Verilog HDL warning at alu_testbench.v(25): extended using \"x\" or \"z\"" {  } { { "alu_testbench.v" "" { Text "D:/Final Projesi/alu_testbench.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1515010331437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_testbench.v(27) " "Verilog HDL warning at alu_testbench.v(27): extended using \"x\" or \"z\"" {  } { { "alu_testbench.v" "" { Text "D:/Final Projesi/alu_testbench.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1515010331437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_testbench " "Found entity 1: alu_testbench" {  } { { "alu_testbench.v" "" { Text "D:/Final Projesi/alu_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_data_mem " "Found entity 1: mips_data_mem" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_data_mem_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_data_mem_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_data_mem_testbench " "Found entity 1: mips_data_mem_testbench" {  } { { "mips_data_mem_testbench.v" "" { Text "D:/Final Projesi/mips_data_mem_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515010331442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515010331442 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jump mips_core.v(73) " "Verilog HDL Implicit Net warning at mips_core.v(73): created implicit net for \"jump\"" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515010331443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_core " "Elaborating entity \"mips_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1515010331489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter mips_core.v(5) " "Verilog HDL or VHDL warning at mips_core.v(5): object \"counter\" assigned a value but never read" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1515010331493 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_data_2 mips_core.v(67) " "Verilog HDL Always Construct warning at mips_core.v(67): variable \"read_data_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515010331493 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign_extend mips_core.v(69) " "Verilog HDL Always Construct warning at mips_core.v(69): variable \"sign_extend\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515010331494 "|mips_core"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_input mips_core.v(63) " "Verilog HDL Always Construct warning at mips_core.v(63): inferring latch(es) for variable \"alu_input\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515010331494 "|mips_core"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_core.v(139) " "Verilog HDL warning at mips_core.v(139): ignoring unsupported system task" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 139 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1515010331494 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[0\] mips_core.v(68) " "Inferred latch for \"alu_input\[0\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331494 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[1\] mips_core.v(68) " "Inferred latch for \"alu_input\[1\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331494 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[2\] mips_core.v(68) " "Inferred latch for \"alu_input\[2\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331494 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[3\] mips_core.v(68) " "Inferred latch for \"alu_input\[3\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331494 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[4\] mips_core.v(68) " "Inferred latch for \"alu_input\[4\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331494 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[5\] mips_core.v(68) " "Inferred latch for \"alu_input\[5\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331494 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[6\] mips_core.v(68) " "Inferred latch for \"alu_input\[6\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331494 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[7\] mips_core.v(68) " "Inferred latch for \"alu_input\[7\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331494 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[8\] mips_core.v(68) " "Inferred latch for \"alu_input\[8\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331494 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[9\] mips_core.v(68) " "Inferred latch for \"alu_input\[9\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[10\] mips_core.v(68) " "Inferred latch for \"alu_input\[10\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[11\] mips_core.v(68) " "Inferred latch for \"alu_input\[11\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[12\] mips_core.v(68) " "Inferred latch for \"alu_input\[12\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[13\] mips_core.v(68) " "Inferred latch for \"alu_input\[13\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[14\] mips_core.v(68) " "Inferred latch for \"alu_input\[14\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[15\] mips_core.v(68) " "Inferred latch for \"alu_input\[15\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[16\] mips_core.v(68) " "Inferred latch for \"alu_input\[16\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[17\] mips_core.v(68) " "Inferred latch for \"alu_input\[17\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[18\] mips_core.v(68) " "Inferred latch for \"alu_input\[18\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[19\] mips_core.v(68) " "Inferred latch for \"alu_input\[19\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[20\] mips_core.v(68) " "Inferred latch for \"alu_input\[20\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[21\] mips_core.v(68) " "Inferred latch for \"alu_input\[21\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331495 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[22\] mips_core.v(68) " "Inferred latch for \"alu_input\[22\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331496 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[23\] mips_core.v(68) " "Inferred latch for \"alu_input\[23\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331496 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[24\] mips_core.v(68) " "Inferred latch for \"alu_input\[24\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331496 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[25\] mips_core.v(68) " "Inferred latch for \"alu_input\[25\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331496 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[26\] mips_core.v(68) " "Inferred latch for \"alu_input\[26\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331496 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[27\] mips_core.v(68) " "Inferred latch for \"alu_input\[27\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331496 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[28\] mips_core.v(68) " "Inferred latch for \"alu_input\[28\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331496 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[29\] mips_core.v(68) " "Inferred latch for \"alu_input\[29\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331496 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[30\] mips_core.v(68) " "Inferred latch for \"alu_input\[30\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331496 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_input\[31\] mips_core.v(68) " "Inferred latch for \"alu_input\[31\]\" at mips_core.v(68)" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331497 "|mips_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_instr_mem mips_instr_mem:inst_mem " "Elaborating entity \"mips_instr_mem\" for hierarchy \"mips_instr_mem:inst_mem\"" {  } { { "mips_core.v" "inst_mem" { Text "D:/Final Projesi/mips_core.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515010331499 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 9 mips_instr_mem.v(9) " "Verilog HDL warning at mips_instr_mem.v(9): number of words (11) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "mips_instr_mem.v" "" { Text "D:/Final Projesi/mips_instr_mem.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1515010331500 "|mips_core|mips_instr_mem:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.data_a 0 mips_instr_mem.v(5) " "Net \"instr_mem.data_a\" at mips_instr_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "mips_instr_mem.v" "" { Text "D:/Final Projesi/mips_instr_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1515010331500 "|mips_core|mips_instr_mem:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.waddr_a 0 mips_instr_mem.v(5) " "Net \"instr_mem.waddr_a\" at mips_instr_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "mips_instr_mem.v" "" { Text "D:/Final Projesi/mips_instr_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1515010331500 "|mips_core|mips_instr_mem:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.we_a 0 mips_instr_mem.v(5) " "Net \"instr_mem.we_a\" at mips_instr_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "mips_instr_mem.v" "" { Text "D:/Final Projesi/mips_instr_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1515010331500 "|mips_core|mips_instr_mem:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_registers mips_registers:registers " "Elaborating entity \"mips_registers\" for hierarchy \"mips_registers:registers\"" {  } { { "mips_core.v" "registers" { Text "D:/Final Projesi/mips_core.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515010331502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:mips_control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:mips_control\"" {  } { { "mips_core.v" "mips_control" { Text "D:/Final Projesi/mips_core.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515010331504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control_unit alu_control_unit:mycontrolunit " "Elaborating entity \"alu_control_unit\" for hierarchy \"alu_control_unit:mycontrolunit\"" {  } { { "mips_core.v" "mycontrolunit" { Text "D:/Final Projesi/mips_core.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515010331507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:myalu " "Elaborating entity \"alu\" for hierarchy \"alu:myalu\"" {  } { { "mips_core.v" "myalu" { Text "D:/Final Projesi/mips_core.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515010331509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_data_mem mips_data_mem:mymem " "Elaborating entity \"mips_data_mem\" for hierarchy \"mips_data_mem:mymem\"" {  } { { "mips_core.v" "mymem" { Text "D:/Final Projesi/mips_core.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515010331512 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data mips_data_mem.v(15) " "Verilog HDL Always Construct warning at mips_data_mem.v(15): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515010331514 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[0\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331514 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[1\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331514 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[2\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331514 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[3\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331514 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[4\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331514 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[5\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[6\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[7\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[8\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[9\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[10\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[11\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[12\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[13\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[14\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[15\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[16\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[17\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331515 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[18\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[19\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[20\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[21\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[22\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[23\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[24\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[25\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[26\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[27\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[28\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[29\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[30\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] mips_data_mem.v(15) " "Inferred latch for \"read_data\[31\]\" at mips_data_mem.v(15)" {  } { { "mips_data_mem.v" "" { Text "D:/Final Projesi/mips_data_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515010331516 "|mips_core|mips_data_mem:mymem"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Final Projesi/output_files/141044067.map.smsg " "Generated suppressed messages file D:/Final Projesi/output_files/141044067.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1515010331958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1515010332052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515010332052 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips_core.v" "" { Text "D:/Final Projesi/mips_core.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515010332081 "|mips_core|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1515010332081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1515010332082 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1515010332082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1515010332082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515010332106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 23:12:12 2018 " "Processing ended: Wed Jan 03 23:12:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515010332106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515010332106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515010332106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515010332106 ""}
