v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 48600 49900 1 180 0 asic-pmos-1.sym
{
T 47200 49100 5 8 0 0 180 0 1
device=PMOS_TRANSISTOR
T 47800 49100 5 10 1 1 180 0 1
refdes=M1
T 47800 49300 5 8 1 1 180 0 1
model-name=pmos4
T 47800 49600 5 8 1 0 180 0 1
w=1u
T 47800 49800 5 8 1 0 180 0 1
l=10u
}
C 45900 48900 1 0 0 asic-pmos-1.sym
{
T 47300 49700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 46700 49700 5 10 1 1 0 0 1
refdes=M2
T 46700 49500 5 8 1 1 0 0 1
model-name=pmos4
T 46700 49200 5 8 1 0 0 0 1
w=1u
T 46700 49000 5 8 1 0 0 0 1
l=10u
}
C 49400 48900 1 0 0 asic-pmos-1.sym
{
T 50800 49700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 50200 49700 5 10 1 1 0 0 1
refdes=M3
T 50200 49500 5 8 1 1 0 0 1
model-name=pmos4
T 50200 49200 5 8 1 0 0 0 1
w=1u
T 50200 49000 5 8 1 0 0 0 1
l=10u
}
C 52100 49900 1 180 0 asic-pmos-1.sym
{
T 50700 49100 5 8 0 0 180 0 1
device=PMOS_TRANSISTOR
T 51300 49100 5 10 1 1 180 0 1
refdes=M4
T 51300 49300 5 8 1 1 180 0 1
model-name=pmos4
T 51300 49600 5 8 1 0 180 0 1
w=1u
T 51300 49800 5 8 1 0 180 0 1
l=10u
}
C 45900 45100 1 0 0 asic-nmos-1.sym
{
T 47300 45900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 46700 45900 5 10 1 1 0 0 1
refdes=M5
T 46700 45700 5 8 1 1 0 0 1
model-name=nmos4
T 46700 45400 5 8 1 0 0 0 1
w=1u
T 46700 45200 5 8 1 0 0 0 1
l=3u
}
C 48600 46100 1 180 0 asic-nmos-1.sym
{
T 47200 45300 5 8 0 0 180 0 1
device=NMOS_TRANSISTOR
T 47800 45300 5 10 1 1 180 0 1
refdes=M6
T 47800 45500 5 8 1 1 180 0 1
model-name=nmos4
T 47800 45800 5 8 1 0 180 0 1
w=1u
T 47800 46000 5 8 1 0 180 0 1
l=3u
}
C 49400 45100 1 0 0 asic-nmos-1.sym
{
T 50800 45900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 50200 45900 5 10 1 1 0 0 1
refdes=M7
T 50200 45700 5 8 1 1 0 0 1
model-name=nmos4
T 50200 45400 5 8 1 0 0 0 1
w=1u
T 50200 45200 5 8 1 0 0 0 1
l=3u
}
C 52100 46100 1 180 0 asic-nmos-1.sym
{
T 50700 45300 5 8 0 0 180 0 1
device=NMOS_TRANSISTOR
T 51300 45300 5 10 1 1 180 0 1
refdes=M8
T 51300 45500 5 8 1 1 180 0 1
model-name=nmos4
T 51300 45800 5 8 1 0 180 0 1
w=1u
T 51300 46000 5 8 1 0 180 0 1
l=3u
}
C 46700 42500 1 0 0 asic-nmos-1.sym
{
T 48100 43300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 43300 5 10 1 1 0 0 1
refdes=M9
T 47500 43100 5 8 1 1 0 0 1
model-name=nmos4
T 47500 42800 5 8 1 0 0 0 1
w=1u
T 47500 42600 5 8 1 0 0 0 1
l=3u
}
C 50200 42500 1 0 0 asic-nmos-1.sym
{
T 51600 43300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51000 43300 5 10 1 1 0 0 1
refdes=M10
T 51000 43100 5 8 1 1 0 0 1
model-name=nmos4
T 51000 42800 5 8 1 0 0 0 1
w=1u
T 51000 42600 5 8 1 0 0 0 1
l=3u
}
C 47200 41600 1 0 0 gnd-1.sym
C 50700 41500 1 0 0 gnd-1.sym
C 53400 46500 1 0 0 gnd-1.sym
C 41300 48000 1 0 0 gnd-1.sym
C 41200 49500 1 0 0 vcc-2.sym
C 47100 50400 1 0 0 vcc-2.sym
C 50600 50400 1 0 0 vcc-2.sym
C 53300 48600 1 0 0 vcc-2.sym
C 41100 48300 1 0 0 vdc-1.sym
{
T 41800 48950 5 10 1 1 0 0 1
refdes=V1
T 41800 49150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 41800 49350 5 10 0 0 0 0 1
footprint=none
T 41800 48750 5 10 1 1 0 0 1
value=DC 5V
}
C 44600 41300 1 0 0 vdc-1.sym
{
T 45300 41950 5 10 1 1 0 0 1
refdes=V2
T 45300 42150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 45300 42350 5 10 0 0 0 0 1
footprint=none
T 45300 41750 5 10 1 1 0 0 1
value=DC 2.5V
}
C 44800 40700 1 0 0 gnd-1.sym
N 44900 43000 44900 42500 4
N 44900 43000 46700 43000 4
{
T 44900 43000 5 10 1 1 0 0 1
netname=biasglob
}
N 44900 41000 44900 41300 4
N 46500 45000 48000 45000 4
{
T 46500 45000 5 10 1 1 0 0 1
netname=bias1
}
N 48000 45000 48000 45100 4
N 46500 45000 46500 45100 4
N 47300 41900 47300 42500 4
N 50000 45100 50000 44900 4
N 50000 44900 51500 44900 4
{
T 50000 44900 5 10 1 1 0 0 1
netname=bias2
}
N 51500 44900 51500 45100 4
N 53500 46800 53500 47100 4
N 50000 49900 51500 49900 4
N 50800 50400 50800 49900 4
N 46500 49900 48000 49900 4
N 47300 50400 47300 49900 4
N 50000 47100 50000 46100 4
{
T 50000 47100 5 10 1 1 0 0 1
netname=out_2a
}
N 48000 47000 48000 46100 4
N 46500 46800 46500 46100 4
N 48000 46700 52200 46700 4
{
T 48200 46700 5 10 1 1 0 0 1
netname=out_1b
}
N 46500 46400 49300 46400 4
{
T 46500 46400 5 10 1 1 0 0 1
netname=out_1a
}
N 49300 46400 49300 45600 4
N 52200 46700 52200 45600 4
N 52200 45600 52100 45600 4
N 45900 48700 45900 49400 4
N 45900 48700 46500 48700 4
N 48600 49400 48600 48700 4
N 48600 48700 48000 48700 4
N 49400 49400 49400 48700 4
N 50000 48700 52100 48700 4
N 52100 49400 52100 48700 4
N 53500 48300 53500 48600 4
N 46600 49400 47100 49400 4
N 47100 49400 47100 49900 4
N 47900 49400 47500 49400 4
N 47500 49400 47500 49900 4
N 50100 49400 50600 49400 4
N 50600 49400 50600 49900 4
N 51400 49400 51000 49400 4
N 51000 49400 51000 49900 4
N 46600 45600 47900 45600 4
N 47400 43000 47800 43000 4
N 47800 42300 47800 45600 4
N 47800 42300 47300 42300 4
N 46600 43000 46600 41500 4
N 46600 41500 50200 41500 4
N 50200 41500 50200 43000 4
N 50800 42500 50800 41800 4
N 50100 45600 51400 45600 4
N 51200 43000 50900 43000 4
N 51200 42300 51200 45600 4
N 50800 42300 51200 42300 4
T 52300 40900 9 10 1 0 0 0 1
Comparador
T 50200 40400 9 10 1 0 0 0 1
i-comparador-01.sch
T 50400 40100 9 10 1 0 0 0 1
1
T 52000 40100 9 10 1 0 0 0 1
1
T 55000 40400 9 10 1 0 0 0 1
1
T 54400 40100 9 10 1 0 0 0 1
Facundo J Ferrer
C 53200 47100 1 0 0 inverter.sym
{
T 92595 115295 5 10 0 1 0 0 1
device=cmos_inverter
T 53795 48095 5 10 1 1 0 0 1
refdes=X1
T 53200 47100 5 10 0 0 0 0 1
model-name=cmos_inverter
T 53200 47100 5 10 0 0 0 0 1
file=model/inverter.sch.cir
T 53200 47100 5 10 0 0 0 0 1
slot=1
}
C 55000 46700 1 90 0 capacitor-1.sym
{
T 54300 46900 5 10 0 0 90 0 1
device=CAPACITOR
T 54500 47100 5 10 1 1 180 0 1
refdes=C1
T 54100 46900 5 10 0 0 90 0 1
symversion=0.1
T 55000 46700 5 10 1 1 0 0 1
value=47pF
}
C 54700 46200 1 0 0 gnd-1.sym
N 54400 47700 54800 47700 4
{
T 54400 47700 5 10 1 1 0 0 1
netname=out_f
}
N 54800 46700 54800 46500 4
C 41000 41500 1 0 0 vdc-1.sym
{
T 41700 42150 5 10 1 1 0 0 1
refdes=V3
T 41700 42350 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 41700 42550 5 10 0 0 0 0 1
footprint=none
T 41700 41950 5 10 1 1 0 0 1
value=DC 1.5V
}
C 41100 46300 1 0 0 spice-include-1.sym
{
T 41200 46600 5 10 0 1 0 0 1
device=include
T 41200 46700 5 10 1 1 0 0 1
refdes=A1
T 41600 46400 5 10 1 1 0 0 1
file=simul.cmd
}
C 41000 45200 1 0 0 spice-model-1.sym
{
T 41100 45900 5 10 0 1 0 0 1
device=model
T 41100 45800 5 10 1 1 0 0 1
refdes=A2
T 42300 45500 5 10 1 1 0 0 1
model-name=nmos4
T 41500 45300 5 10 1 1 0 0 1
file=model/nmos4.model
}
C 41000 44100 1 0 0 spice-model-1.sym
{
T 41100 44800 5 10 0 1 0 0 1
device=model
T 41100 44700 5 10 1 1 0 0 1
refdes=A3
T 42300 44400 5 10 1 1 0 0 1
model-name=pmos4
T 41500 44200 5 10 1 1 0 0 1
file=model/pmos4.model
}
C 41200 41000 1 0 0 gnd-1.sym
C 44100 44000 1 0 0 vdc-1.sym
{
T 44800 44650 5 10 1 1 0 0 1
refdes=V4
T 44800 44850 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 44800 45050 5 10 0 0 0 0 1
footprint=none
T 44800 44450 5 10 1 1 0 0 1
value=DC 1.5V
}
C 44300 43600 1 0 0 gnd-1.sym
N 48600 45600 49000 45600 4
{
T 48600 45600 5 10 1 1 0 0 1
netname=in_2
}
C 54900 47800 1 90 0 resistor-1.sym
{
T 54500 48100 5 10 0 0 90 0 1
device=RESISTOR
T 54700 48400 5 10 1 1 180 0 1
refdes=R1
T 54900 47800 5 10 1 1 0 0 1
value=100k
}
C 54600 50400 1 0 0 vcc-2.sym
C 46200 46800 1 0 0 vdc-1.sym
{
T 45700 47450 5 10 1 1 0 0 1
refdes=V1a
T 46900 47650 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 46900 47850 5 10 0 0 0 0 1
footprint=none
T 45600 47150 5 10 1 1 0 0 1
value=DC 0V
}
C 47700 47000 1 0 0 vdc-1.sym
{
T 48400 47650 5 10 1 1 0 0 1
refdes=V1b
T 48400 47850 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 48400 48050 5 10 0 0 0 0 1
footprint=none
T 48400 47450 5 10 1 1 0 0 1
value=DC 0V
}
C 47000 43800 1 0 0 vdc-1.sym
{
T 47700 44450 5 10 1 1 0 0 1
refdes=Vbias1
T 47700 44650 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 47700 44850 5 10 0 0 0 0 1
footprint=none
T 47700 44250 5 10 1 1 0 0 1
value=DC 0V
}
C 50500 43700 1 0 0 vdc-1.sym
{
T 51200 44350 5 10 1 1 0 0 1
refdes=Vbias2
T 51200 44550 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 51200 44750 5 10 0 0 0 0 1
footprint=none
T 51200 44150 5 10 1 1 0 0 1
value=DC 0V
}
C 49700 47100 1 0 0 vdc-1.sym
{
T 50400 47750 5 10 1 1 0 0 1
refdes=V2a
T 50400 47950 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 50400 48150 5 10 0 0 0 0 1
footprint=none
T 50400 47550 5 10 1 1 0 0 1
value=DC 0V
}
C 54500 48900 1 0 0 vdc-1.sym
{
T 55200 49550 5 10 1 1 0 0 1
refdes=Vout
T 55200 49750 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 55200 49950 5 10 0 0 0 0 1
footprint=none
T 55200 49350 5 10 1 1 0 0 1
value=DC 0V
}
N 46500 48000 46500 48900 4
N 48000 48900 48000 48200 4
N 50800 43500 50800 43700 4
N 52500 47700 53200 47700 4
{
T 52700 47700 5 10 1 1 0 0 1
netname=out_2b
}
N 52500 47700 52500 47100 4
N 52500 47100 51500 47100 4
N 50000 48300 50000 48900 4
N 54800 50100 54800 50400 4
N 54800 48900 54800 48700 4
N 54800 47800 54800 47600 4
N 49400 48700 50000 48700 4
N 47300 43500 47300 43800 4
N 44400 43900 44400 44000 4
N 44400 45200 44400 45600 4
N 41300 41500 41300 41300 4
N 49300 45600 49400 45600 4
C 51200 47300 1 0 0 vdc-1.sym
{
T 51900 47950 5 10 1 1 0 0 1
refdes=V2b
T 51900 48150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 51900 48350 5 10 0 0 0 0 1
footprint=none
T 51900 47750 5 10 1 1 0 0 1
value=DC 0V
}
N 51500 46100 51500 47300 4
N 51500 48900 51500 48500 4
C 48700 44100 1 0 0 vsin-1.sym
{
T 49400 44750 5 10 1 1 0 0 1
refdes=V5
T 49400 44950 5 10 0 0 0 0 1
device=vsin
T 49400 45150 5 10 0 0 0 0 1
footprint=none
T 49400 44550 5 10 1 1 0 0 1
value=sin 0 2 10k
}
C 48900 43600 1 0 0 gnd-1.sym
N 49000 43900 49000 44100 4
N 49000 45300 49000 45600 4
N 44400 45600 45900 45600 4
{
T 45000 45600 5 10 1 1 0 0 1
netname=in_1
}
C 41900 42700 1 0 0 resistor-1.sym
{
T 42200 43100 5 10 0 0 0 0 1
device=RESISTOR
T 42100 43000 5 10 1 1 0 0 1
refdes=R2
T 41900 42700 5 10 1 1 0 0 1
value=100k
}
N 41300 42700 41300 42800 4
N 41300 42800 41900 42800 4
N 42800 42800 43000 42800 4
N 43000 42800 43000 41400 4
N 43000 41400 41300 41400 4
