INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:23:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.438ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            addf0/operator/fracAdder/X_c4_reg[12]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.385ns (30.467%)  route 3.161ns (69.533%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1255, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X6Y154         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=13, routed)          0.345     1.107    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_0[0]
    SLICE_X6Y155         LUT3 (Prop_lut3_I1_O)        0.043     1.150 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4/O
                         net (fo=1, routed)           0.000     1.150    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4_n_0
    SLICE_X6Y155         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.388 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     1.388    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_n_0
    SLICE_X6Y156         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.496 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0/O[2]
                         net (fo=35, routed)          0.405     1.900    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0_n_5
    SLICE_X7Y152         LUT4 (Prop_lut4_I3_O)        0.126     2.026 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ltOp_carry_i_20/O
                         net (fo=1, routed)           0.416     2.443    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ltOp_carry_i_20_n_0
    SLICE_X7Y154         LUT6 (Prop_lut6_I1_O)        0.043     2.486 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/data_tehb/ltOp_carry_i_10/O
                         net (fo=5, routed)           0.652     3.138    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/load2_dataOut[6]
    SLICE_X11Y156        LUT6 (Prop_lut6_I3_O)        0.043     3.181 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_10/O
                         net (fo=1, routed)           0.412     3.593    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_10_n_0
    SLICE_X11Y156        LUT6 (Prop_lut6_I4_O)        0.043     3.636 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.303     3.939    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/addf0/ieee2nfloat_0/eqOp__21
    SLICE_X9Y157         LUT6 (Prop_lut6_I3_O)        0.043     3.982 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.982    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X9Y157         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.169 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.169    addf0/operator/ltOp_carry__2_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.296 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.301     4.597    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X11Y160        LUT3 (Prop_lut3_I2_O)        0.130     4.727 r  mem_controller2/read_arbiter/data/X_c4_reg[12]_srl4_i_1/O
                         net (fo=1, routed)           0.327     5.054    addf0/operator/fracAdder/X_c5_reg[12]_0
    SLICE_X11Y160        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[12]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1255, unset)         0.483     3.683    addf0/operator/fracAdder/clk
    SLICE_X11Y160        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[12]_srl4_srlopt/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X11Y160        FDRE (Setup_fdre_C_D)       -0.031     3.616    addf0/operator/fracAdder/X_c4_reg[12]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                          3.616    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                 -1.438    




