# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_top_digital_part_time_impl.v" \
"../../../../../../../SPI/tb_top_digital_part.v" \

# Do not sort compile order
nosort
