
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: C:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro
OS: Windows 6.2

Hostname: CENTURION

Implementation : rev_1

# Written on Sun May 17 19:49:57 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                        Requested     Requested     Clock        Clock                     Clock
Level     Clock                        Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------
0 -       CPU|clk                      126.4 MHz     7.914         inferred     Autoconstr_clkgroup_0     45   
                                                                                                               
0 -       TRI_BUF|F_inferred_clock     195.4 MHz     5.118         inferred     Autoconstr_clkgroup_1     8    
===============================================================================================================


Clock Load Summary
******************

                             Clock     Source                      Clock Pin                  Non-clock Pin     Non-clock Pin              
Clock                        Load      Pin                         Seq Example                Seq Example       Comb Example               
-------------------------------------------------------------------------------------------------------------------------------------------
CPU|clk                      45        clk(port)                   FLAGS.q[0].C               -                 JB_IN_DEC3.uclk_F.I[3](and)
                                                                                                                                           
TRI_BUF|F_inferred_clock     8         CLK_BUF.F_1.OUT[0](tri)     PRG_COUNTER.REG.q[0].C     -                 -                          
===========================================================================================================================================
