

================================================================
== Vitis HLS Report for 'forward_fcc'
================================================================
* Date:           Fri Apr 29 16:23:10 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        forward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Lread_w           |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_25_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 2            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 3            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1             |        ?|        ?|     3 ~ ?|          -|          -|      ?|        no|
        | + LOOP2            |        5|        ?|         6|          1|          1|  1 ~ ?|       yes|
        |- Loop 5            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    693|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    0|    1107|   1281|    -|
|Memory           |       18|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    558|    -|
|Register         |        -|    -|    1276|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       20|    1|    2383|   2564|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|   ~0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U           |CTRL_s_axi          |        0|   0|  264|  424|    0|
    |gmem_m_axi_U           |gmem_m_axi          |        2|   0|  537|  677|    0|
    |mul_31s_31s_31_2_1_U1  |mul_31s_31s_31_2_1  |        0|   0|  141|   48|    0|
    |mul_32s_32s_32_2_1_U3  |mul_32s_32s_32_2_1  |        0|   0|  165|   50|    0|
    |mul_7ns_8ns_14_1_1_U2  |mul_7ns_8ns_14_1_1  |        0|   0|    0|   41|    0|
    |mul_7ns_8ns_14_1_1_U4  |mul_7ns_8ns_14_1_1  |        0|   0|    0|   41|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        2|   0| 1107| 1281|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_23ns_23_4_1_U5  |mac_muladd_16s_16s_23ns_23_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +----------+--------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory  | Module | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+--------+---------+---+----+-----+-------+-----+------+-------------+
    |wbuf_V_U  |wbuf_V  |       16|  0|   0|    0|  10000|   16|     1|       160000|
    |ybuf_V_U  |ybuf_V  |        1|  0|   0|    0|    100|   16|     1|         1600|
    |bbuf_V_U  |ybuf_V  |        1|  0|   0|    0|    100|   16|     1|         1600|
    +----------+--------+---------+---+----+-----+-------+-----+------+-------------+
    |Total     |        |       18|  0|   0|    0|  10200|   48|     3|       163200|
    +----------+--------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1116_fu_671_p2               |         +|   0|  0|  17|          14|          14|
    |add_ln24_fu_393_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln25_fu_463_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln26_fu_482_p2                 |         +|   0|  0|  17|          14|          14|
    |add_ln35_fu_603_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln39_fu_652_p2                 |         +|   0|  0|  38|          31|           1|
    |empty_28_fu_438_p2                 |         +|   0|  0|  39|          32|          32|
    |empty_32_fu_514_p2                 |         +|   0|  0|  70|          63|           1|
    |empty_35_fu_565_p2                 |         +|   0|  0|  70|          63|           1|
    |empty_41_fu_704_p2                 |         +|   0|  0|  70|          63|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state29_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state37_pp2_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state41_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state49_pp3_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state58_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state63                   |       and|   0|  0|   2|           1|           1|
    |cmp2257_fu_383_p2                  |      icmp|   0|  0|  18|          32|           1|
    |exitcond5_fu_710_p2                |      icmp|   0|  0|  28|          63|          63|
    |exitcond878_fu_571_p2              |      icmp|   0|  0|  28|          63|          63|
    |exitcond889_fu_520_p2              |      icmp|   0|  0|  28|          63|          63|
    |icmp_ln24_fu_399_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln25_fu_473_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln32_fu_417_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln33_fu_537_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln35_fu_609_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln39_fu_662_p2                |      icmp|   0|  0|  18|          32|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 693|         815|         415|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  221|         51|    1|         51|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter4       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter5       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2       |    9|          2|    1|          2|
    |ap_phi_mux_rhs_phi_fu_365_p4  |    9|          2|   16|         32|
    |bbuf_V_address0               |   14|          3|    7|         21|
    |gmem_ARADDR                   |   25|          5|   32|        160|
    |gmem_ARLEN                    |   20|          4|   32|        128|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_AW                 |    9|          2|    1|          2|
    |gmem_blk_n_B                  |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |gmem_blk_n_W                  |    9|          2|    1|          2|
    |i_1_reg_339                   |    9|          2|   32|         64|
    |i_reg_295                     |    9|          2|   32|         64|
    |j_1_reg_350                   |    9|          2|   31|         62|
    |j_reg_306                     |    9|          2|   31|         62|
    |loop_index72_reg_328          |    9|          2|   63|        126|
    |loop_index78_reg_317          |    9|          2|   63|        126|
    |loop_index_reg_372            |    9|          2|   63|        126|
    |rhs_reg_361                   |    9|          2|   16|         32|
    |wbuf_V_address0               |   20|          4|   14|         56|
    |wbuf_V_d0                     |   14|          3|   16|         48|
    |ybuf_V_address0               |   14|          3|    7|         21|
    |ybuf_V_d0                     |   14|          3|   16|         48|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  558|        124|  487|       1257|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln1116_reg_966                 |  14|   0|   14|          0|
    |add_ln24_reg_783                   |  32|   0|   32|          0|
    |add_ln26_reg_830                   |  14|   0|   14|          0|
    |add_ln26_reg_830_pp0_iter1_reg     |  14|   0|   14|          0|
    |add_ln35_reg_918                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |  50|   0|   50|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2            |   1|   0|    1|          0|
    |b_read_reg_753                     |  32|   0|   32|          0|
    |bbuf_V_load_reg_952                |  16|   0|   16|          0|
    |cmp2257_reg_774                    |   1|   0|    1|          0|
    |empty_25_reg_791                   |   7|   0|    7|          0|
    |empty_27_reg_805                   |  31|   0|   31|          0|
    |empty_34_reg_861                   |   7|   0|    7|          0|
    |empty_34_reg_861_pp1_iter1_reg     |   7|   0|    7|          0|
    |empty_37_reg_902                   |  14|   0|   14|          0|
    |empty_37_reg_902_pp2_iter1_reg     |  14|   0|   14|          0|
    |empty_reg_778                      |  31|   0|   31|          0|
    |exitcond5_reg_1006                 |   1|   0|    1|          0|
    |exitcond5_reg_1006_pp4_iter1_reg   |   1|   0|    1|          0|
    |exitcond878_reg_898                |   1|   0|    1|          0|
    |exitcond878_reg_898_pp2_iter1_reg  |   1|   0|    1|          0|
    |exitcond889_reg_857                |   1|   0|    1|          0|
    |exitcond889_reg_857_pp1_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_835           |  16|   0|   16|          0|
    |gmem_addr_1_reg_815                |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_907           |  16|   0|   16|          0|
    |gmem_addr_3_read_reg_976           |  16|   0|   16|          0|
    |gmem_addr_3_reg_912                |  32|   0|   32|          0|
    |gmem_addr_4_reg_941                |  32|   0|   32|          0|
    |gmem_addr_read_reg_866             |  16|   0|   16|          0|
    |i_1_reg_339                        |  32|   0|   32|          0|
    |i_reg_295                          |  32|   0|   32|          0|
    |icmp_ln25_reg_826                  |   1|   0|    1|          0|
    |icmp_ln25_reg_826_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln32_reg_801                  |   1|   0|    1|          0|
    |icmp_ln33_reg_878                  |   1|   0|    1|          0|
    |icmp_ln39_reg_962                  |   1|   0|    1|          0|
    |j_1_reg_350                        |  31|   0|   31|          0|
    |j_reg_306                          |  31|   0|   31|          0|
    |loop_index72_reg_328               |  63|   0|   63|          0|
    |loop_index78_reg_317               |  63|   0|   63|          0|
    |loop_index_reg_372                 |  63|   0|   63|          0|
    |mul_ln1116_reg_947                 |  14|   0|   14|          0|
    |mul_ln26_reg_810                   |  14|   0|   14|          0|
    |mul_ln33_reg_871                   |  32|   0|   32|          0|
    |rhs_reg_361                        |  16|   0|   16|          0|
    |sext_ln32_reg_840                  |  63|   0|   63|          0|
    |sext_ln33_reg_882                  |  63|   0|   63|          0|
    |trunc_ln37_reg_926                 |   7|   0|    7|          0|
    |w_read_reg_763                     |  32|   0|   32|          0|
    |x_read_reg_769                     |  32|   0|   32|          0|
    |xdim_read_reg_744                  |  32|   0|   32|          0|
    |y_read_reg_758                     |  32|   0|   32|          0|
    |ybuf_V_addr_reg_936                |   7|   0|    7|          0|
    |ybuf_V_load_reg_1015               |  16|   0|   16|          0|
    |ydim_read_reg_733                  |  32|   0|   32|          0|
    |icmp_ln39_reg_962                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1276|  32| 1213|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR    |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR    |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|   forward_fcc|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|   forward_fcc|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|   forward_fcc|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

