// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module concat_store_ap_uint_256_ap_int_8_ap_int_8_32u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_out1_dout,
        data_out1_num_data_valid,
        data_out1_fifo_cap,
        data_out1_empty_n,
        data_out1_read,
        m_axi_concat_data_AWVALID,
        m_axi_concat_data_AWREADY,
        m_axi_concat_data_AWADDR,
        m_axi_concat_data_AWID,
        m_axi_concat_data_AWLEN,
        m_axi_concat_data_AWSIZE,
        m_axi_concat_data_AWBURST,
        m_axi_concat_data_AWLOCK,
        m_axi_concat_data_AWCACHE,
        m_axi_concat_data_AWPROT,
        m_axi_concat_data_AWQOS,
        m_axi_concat_data_AWREGION,
        m_axi_concat_data_AWUSER,
        m_axi_concat_data_WVALID,
        m_axi_concat_data_WREADY,
        m_axi_concat_data_WDATA,
        m_axi_concat_data_WSTRB,
        m_axi_concat_data_WLAST,
        m_axi_concat_data_WID,
        m_axi_concat_data_WUSER,
        m_axi_concat_data_ARVALID,
        m_axi_concat_data_ARREADY,
        m_axi_concat_data_ARADDR,
        m_axi_concat_data_ARID,
        m_axi_concat_data_ARLEN,
        m_axi_concat_data_ARSIZE,
        m_axi_concat_data_ARBURST,
        m_axi_concat_data_ARLOCK,
        m_axi_concat_data_ARCACHE,
        m_axi_concat_data_ARPROT,
        m_axi_concat_data_ARQOS,
        m_axi_concat_data_ARREGION,
        m_axi_concat_data_ARUSER,
        m_axi_concat_data_RVALID,
        m_axi_concat_data_RREADY,
        m_axi_concat_data_RDATA,
        m_axi_concat_data_RLAST,
        m_axi_concat_data_RID,
        m_axi_concat_data_RFIFONUM,
        m_axi_concat_data_RUSER,
        m_axi_concat_data_RRESP,
        m_axi_concat_data_BVALID,
        m_axi_concat_data_BREADY,
        m_axi_concat_data_BRESP,
        m_axi_concat_data_BID,
        m_axi_concat_data_BUSER,
        outputs_dout,
        outputs_num_data_valid,
        outputs_fifo_cap,
        outputs_empty_n,
        outputs_read,
        output_data_addr3_dout,
        output_data_addr3_num_data_valid,
        output_data_addr3_fifo_cap,
        output_data_addr3_empty_n,
        output_data_addr3_read,
        ROWS_dout,
        ROWS_num_data_valid,
        ROWS_fifo_cap,
        ROWS_empty_n,
        ROWS_read,
        COLS_dout,
        COLS_num_data_valid,
        COLS_fifo_cap,
        COLS_empty_n,
        COLS_read,
        concat_flag,
        concat_flag_ap_vld
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] data_out1_dout;
input  [7:0] data_out1_num_data_valid;
input  [7:0] data_out1_fifo_cap;
input   data_out1_empty_n;
output   data_out1_read;
output   m_axi_concat_data_AWVALID;
input   m_axi_concat_data_AWREADY;
output  [63:0] m_axi_concat_data_AWADDR;
output  [0:0] m_axi_concat_data_AWID;
output  [31:0] m_axi_concat_data_AWLEN;
output  [2:0] m_axi_concat_data_AWSIZE;
output  [1:0] m_axi_concat_data_AWBURST;
output  [1:0] m_axi_concat_data_AWLOCK;
output  [3:0] m_axi_concat_data_AWCACHE;
output  [2:0] m_axi_concat_data_AWPROT;
output  [3:0] m_axi_concat_data_AWQOS;
output  [3:0] m_axi_concat_data_AWREGION;
output  [0:0] m_axi_concat_data_AWUSER;
output   m_axi_concat_data_WVALID;
input   m_axi_concat_data_WREADY;
output  [255:0] m_axi_concat_data_WDATA;
output  [31:0] m_axi_concat_data_WSTRB;
output   m_axi_concat_data_WLAST;
output  [0:0] m_axi_concat_data_WID;
output  [0:0] m_axi_concat_data_WUSER;
output   m_axi_concat_data_ARVALID;
input   m_axi_concat_data_ARREADY;
output  [63:0] m_axi_concat_data_ARADDR;
output  [0:0] m_axi_concat_data_ARID;
output  [31:0] m_axi_concat_data_ARLEN;
output  [2:0] m_axi_concat_data_ARSIZE;
output  [1:0] m_axi_concat_data_ARBURST;
output  [1:0] m_axi_concat_data_ARLOCK;
output  [3:0] m_axi_concat_data_ARCACHE;
output  [2:0] m_axi_concat_data_ARPROT;
output  [3:0] m_axi_concat_data_ARQOS;
output  [3:0] m_axi_concat_data_ARREGION;
output  [0:0] m_axi_concat_data_ARUSER;
input   m_axi_concat_data_RVALID;
output   m_axi_concat_data_RREADY;
input  [255:0] m_axi_concat_data_RDATA;
input   m_axi_concat_data_RLAST;
input  [0:0] m_axi_concat_data_RID;
input  [8:0] m_axi_concat_data_RFIFONUM;
input  [0:0] m_axi_concat_data_RUSER;
input  [1:0] m_axi_concat_data_RRESP;
input   m_axi_concat_data_BVALID;
output   m_axi_concat_data_BREADY;
input  [1:0] m_axi_concat_data_BRESP;
input  [0:0] m_axi_concat_data_BID;
input  [0:0] m_axi_concat_data_BUSER;
input  [63:0] outputs_dout;
input  [2:0] outputs_num_data_valid;
input  [2:0] outputs_fifo_cap;
input   outputs_empty_n;
output   outputs_read;
input  [31:0] output_data_addr3_dout;
input  [2:0] output_data_addr3_num_data_valid;
input  [2:0] output_data_addr3_fifo_cap;
input   output_data_addr3_empty_n;
output   output_data_addr3_read;
input  [31:0] ROWS_dout;
input  [1:0] ROWS_num_data_valid;
input  [1:0] ROWS_fifo_cap;
input   ROWS_empty_n;
output   ROWS_read;
input  [31:0] COLS_dout;
input  [1:0] COLS_num_data_valid;
input  [1:0] COLS_fifo_cap;
input   COLS_empty_n;
output   COLS_read;
output  [0:0] concat_flag;
output   concat_flag_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_out1_read;
reg m_axi_concat_data_AWVALID;
reg m_axi_concat_data_WVALID;
reg m_axi_concat_data_BREADY;
reg outputs_read;
reg output_data_addr3_read;
reg ROWS_read;
reg COLS_read;
reg[0:0] concat_flag;
reg concat_flag_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    outputs_blk_n;
reg    output_data_addr3_blk_n;
reg    ROWS_blk_n;
reg    COLS_blk_n;
reg   [63:0] outputs_read_reg_158;
reg   [26:0] loop_num_reg_163;
reg   [26:0] trunc_ln_reg_169;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_done;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_idle;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_ready;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_data_out1_read;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWVALID;
wire   [63:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWADDR;
wire   [0:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWID;
wire   [31:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWLEN;
wire   [2:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWSIZE;
wire   [1:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWBURST;
wire   [1:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWLOCK;
wire   [3:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWCACHE;
wire   [2:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWPROT;
wire   [3:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWQOS;
wire   [3:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWREGION;
wire   [0:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWUSER;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WVALID;
wire   [255:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WDATA;
wire   [31:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WSTRB;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WLAST;
wire   [0:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WID;
wire   [0:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WUSER;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARVALID;
wire   [63:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARADDR;
wire   [0:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARID;
wire   [31:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARLEN;
wire   [2:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARSIZE;
wire   [1:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARBURST;
wire   [1:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARLOCK;
wire   [3:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARCACHE;
wire   [2:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARPROT;
wire   [3:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARQOS;
wire   [3:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARREGION;
wire   [0:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARUSER;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_RREADY;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_BREADY;
wire   [31:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_count_out;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_count_out_ap_vld;
reg    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    ap_block_state1;
reg   [0:0] concat_flag_preg;
wire   [0:0] icmp_ln100_fu_146_p2;
wire   [31:0] mul_ln88_fu_114_p2;
wire   [31:0] zext_ln88_fu_140_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start_reg = 1'b0;
#0 concat_flag_preg = 1'd0;
end

concat_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1 grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start),
    .ap_done(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_done),
    .ap_idle(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_idle),
    .ap_ready(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_ready),
    .data_out1_dout(data_out1_dout),
    .data_out1_num_data_valid(8'd0),
    .data_out1_fifo_cap(8'd0),
    .data_out1_empty_n(data_out1_empty_n),
    .data_out1_read(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_data_out1_read),
    .m_axi_concat_data_AWVALID(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWVALID),
    .m_axi_concat_data_AWREADY(m_axi_concat_data_AWREADY),
    .m_axi_concat_data_AWADDR(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWADDR),
    .m_axi_concat_data_AWID(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWID),
    .m_axi_concat_data_AWLEN(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWLEN),
    .m_axi_concat_data_AWSIZE(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWSIZE),
    .m_axi_concat_data_AWBURST(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWBURST),
    .m_axi_concat_data_AWLOCK(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWLOCK),
    .m_axi_concat_data_AWCACHE(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWCACHE),
    .m_axi_concat_data_AWPROT(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWPROT),
    .m_axi_concat_data_AWQOS(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWQOS),
    .m_axi_concat_data_AWREGION(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWREGION),
    .m_axi_concat_data_AWUSER(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWUSER),
    .m_axi_concat_data_WVALID(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WVALID),
    .m_axi_concat_data_WREADY(m_axi_concat_data_WREADY),
    .m_axi_concat_data_WDATA(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WDATA),
    .m_axi_concat_data_WSTRB(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WSTRB),
    .m_axi_concat_data_WLAST(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WLAST),
    .m_axi_concat_data_WID(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WID),
    .m_axi_concat_data_WUSER(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WUSER),
    .m_axi_concat_data_ARVALID(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARVALID),
    .m_axi_concat_data_ARREADY(1'b0),
    .m_axi_concat_data_ARADDR(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARADDR),
    .m_axi_concat_data_ARID(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARID),
    .m_axi_concat_data_ARLEN(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARLEN),
    .m_axi_concat_data_ARSIZE(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARSIZE),
    .m_axi_concat_data_ARBURST(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARBURST),
    .m_axi_concat_data_ARLOCK(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARLOCK),
    .m_axi_concat_data_ARCACHE(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARCACHE),
    .m_axi_concat_data_ARPROT(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARPROT),
    .m_axi_concat_data_ARQOS(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARQOS),
    .m_axi_concat_data_ARREGION(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARREGION),
    .m_axi_concat_data_ARUSER(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARUSER),
    .m_axi_concat_data_RVALID(1'b0),
    .m_axi_concat_data_RREADY(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_RREADY),
    .m_axi_concat_data_RDATA(256'd0),
    .m_axi_concat_data_RLAST(1'b0),
    .m_axi_concat_data_RID(1'd0),
    .m_axi_concat_data_RFIFONUM(9'd0),
    .m_axi_concat_data_RUSER(1'd0),
    .m_axi_concat_data_RRESP(2'd0),
    .m_axi_concat_data_BVALID(m_axi_concat_data_BVALID),
    .m_axi_concat_data_BREADY(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_BREADY),
    .m_axi_concat_data_BRESP(m_axi_concat_data_BRESP),
    .m_axi_concat_data_BID(m_axi_concat_data_BID),
    .m_axi_concat_data_BUSER(m_axi_concat_data_BUSER),
    .loop_num(loop_num_reg_163),
    .zext_ln96(trunc_ln_reg_169),
    .outputs_load(outputs_read_reg_158),
    .count_out(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_count_out),
    .count_out_ap_vld(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_count_out_ap_vld)
);

concat_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U22(
    .din0(COLS_dout),
    .din1(ROWS_dout),
    .dout(mul_ln88_fu_114_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        concat_flag_preg <= 1'd0;
    end else begin
        if (((icmp_ln100_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            concat_flag_preg <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start_reg <= 1'b1;
        end else if ((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_ready == 1'b1)) begin
            grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        loop_num_reg_163 <= {{mul_ln88_fu_114_p2[30:4]}};
        outputs_read_reg_158 <= outputs_dout;
        trunc_ln_reg_169 <= {{output_data_addr3_dout[31:5]}};
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_blk_n = COLS_empty_n;
    end else begin
        COLS_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (output_data_addr3_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_read = 1'b1;
    end else begin
        COLS_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_blk_n = ROWS_empty_n;
    end else begin
        ROWS_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (output_data_addr3_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_read = 1'b1;
    end else begin
        ROWS_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (output_data_addr3_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln100_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        concat_flag = 1'd1;
    end else begin
        concat_flag = concat_flag_preg;
    end
end

always @ (*) begin
    if (((icmp_ln100_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        concat_flag_ap_vld = 1'b1;
    end else begin
        concat_flag_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        data_out1_read = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_data_out1_read;
    end else begin
        data_out1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_concat_data_AWVALID = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWVALID;
    end else begin
        m_axi_concat_data_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_concat_data_BREADY = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_BREADY;
    end else begin
        m_axi_concat_data_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_concat_data_WVALID = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WVALID;
    end else begin
        m_axi_concat_data_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_data_addr3_blk_n = output_data_addr3_empty_n;
    end else begin
        output_data_addr3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (output_data_addr3_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_data_addr3_read = 1'b1;
    end else begin
        output_data_addr3_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        outputs_blk_n = outputs_empty_n;
    end else begin
        outputs_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (output_data_addr3_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        outputs_read = 1'b1;
    end else begin
        outputs_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (output_data_addr3_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (output_data_addr3_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1));
end

assign grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start_reg;

assign icmp_ln100_fu_146_p2 = ((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_count_out == zext_ln88_fu_140_p1) ? 1'b1 : 1'b0);

assign m_axi_concat_data_ARADDR = 64'd0;

assign m_axi_concat_data_ARBURST = 2'd0;

assign m_axi_concat_data_ARCACHE = 4'd0;

assign m_axi_concat_data_ARID = 1'd0;

assign m_axi_concat_data_ARLEN = 32'd0;

assign m_axi_concat_data_ARLOCK = 2'd0;

assign m_axi_concat_data_ARPROT = 3'd0;

assign m_axi_concat_data_ARQOS = 4'd0;

assign m_axi_concat_data_ARREGION = 4'd0;

assign m_axi_concat_data_ARSIZE = 3'd0;

assign m_axi_concat_data_ARUSER = 1'd0;

assign m_axi_concat_data_ARVALID = 1'b0;

assign m_axi_concat_data_AWADDR = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWADDR;

assign m_axi_concat_data_AWBURST = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWBURST;

assign m_axi_concat_data_AWCACHE = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWCACHE;

assign m_axi_concat_data_AWID = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWID;

assign m_axi_concat_data_AWLEN = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWLEN;

assign m_axi_concat_data_AWLOCK = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWLOCK;

assign m_axi_concat_data_AWPROT = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWPROT;

assign m_axi_concat_data_AWQOS = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWQOS;

assign m_axi_concat_data_AWREGION = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWREGION;

assign m_axi_concat_data_AWSIZE = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWSIZE;

assign m_axi_concat_data_AWUSER = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWUSER;

assign m_axi_concat_data_RREADY = 1'b0;

assign m_axi_concat_data_WDATA = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WDATA;

assign m_axi_concat_data_WID = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WID;

assign m_axi_concat_data_WLAST = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WLAST;

assign m_axi_concat_data_WSTRB = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WSTRB;

assign m_axi_concat_data_WUSER = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WUSER;

assign zext_ln88_fu_140_p1 = loop_num_reg_163;

endmodule //concat_store_ap_uint_256_ap_int_8_ap_int_8_32u_s
