# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 490 0.001024 2048 0.59 5430 12032 1.77814 2.06032 147.347 65.5546 216.821 216.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 490 0.001024 2048 0.59 5430 12096 1.78698 2.06016 175.057 65.6745 244.66 244.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 490 0.001024 2048 0.59 5430 12000 1.78173 2.0631 180.643 65.5971 250.165 250.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 490 0.001024 2048 0.59 5430 11904 1.76794 2.04746 168.129 65.2944 237.323 237.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 490 0.001024 2048 0.59 5430 11800 1.77971 2.05674 169.66 65.3902 238.965 239.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 490 0.001024 2048 0.59 5430 11872 1.77158 2.05171 174.333 65.3945 243.632 243.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 490 0.001024 2048 0.59 5430 12000 1.78246 2.06438 177.091 65.4964 246.515 246.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 490 0.001024 2048 0.59 5430 11776 1.76646 2.04726 171.046 65.0993 240.038 240.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 490 0.001024 2048 0.59 5430 11904 1.77942 2.06022 171.048 65.6166 240.585 240.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 490 0.001024 2048 0.59 5430 11600 1.77462 2.05117 180.167 65.0999 249.175 249.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 490 0.001024 2048 0.59 5430 11776 1.77549 2.05824 198.425 65.4438 267.783 267.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 490 0.001024 2048 0.59 5430 11968 1.77856 2.06029 152.003 65.47 221.393 221.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 490 0.001024 2048 0.59 5430 12000 1.78566 2.06234 150.452 65.471 219.852 219.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 490 0.001024 2048 0.59 5430 11904 1.77738 2.05856 149.7 65.4261 219.044 219.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 490 0.001024 2048 0.59 5430 11984 1.78282 2.06029 153.623 65.4915 223.039 223.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 490 0.001024 2048 0.59 5430 11904 1.77821 2.05747 153.991 65.557 223.467 223.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 490 0.001024 2048 0.59 5430 11952 1.78176 2.06438 175.603 65.6732 245.207 245.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 490 0.001024 2048 0.59 5430 12000 1.77795 2.06173 173.366 65.6566 242.942 243.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 490 0.001024 2048 0.59 5430 11712 1.76947 2.04957 180.024 65.2935 249.225 249.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 490 0.001024 2048 0.59 5430 11800 1.7801 2.05715 181.309 65.3297 250.556 250.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 490 0.001024 2048 0.59 5430 11872 1.77254 2.05005 180.421 65.3846 249.706 249.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 490 0.001024 2048 0.59 5430 11760 1.7833 2.06051 178.741 65.5534 248.224 248.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 490 0.001024 2048 0.59 5430 11520 1.7672 2.04582 169.38 65.0404 238.315 238.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 490 0.001024 2048 0.59 5430 11520 1.77776 2.05824 185.217 65.6079 254.741 254.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 490 0.001024 2048 0.59 5430 11600 1.77133 2.05005 191.45 65.0635 260.415 260.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 490 0.001024 2048 0.59 5430 11264 1.77459 2.05677 173.095 65.4345 242.443 242.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 490 0.001024 2048 0.59 5440 11968 1.77562 2.0568 143.693 65.5298 213.137 213.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 490 0.001024 2048 0.59 5440 12000 1.78234 2.06454 158.548 65.498 227.975 228.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 490 0.001024 2048 0.59 5440 11904 1.77587 2.06013 152.035 65.4744 221.426 221.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 490 0.001024 2048 0.59 5440 11984 1.7817 2.06378 153.656 65.4896 223.069 223.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 490 0.001024 2048 0.59 5440 11904 1.77766 2.06029 147.767 65.6059 217.293 217.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 490 0.001024 2048 0.59 5440 11952 1.78291 2.06621 183.644 65.6681 253.242 253.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 490 0.001024 2048 0.59 5440 11808 1.77613 2.06045 139.014 65.4794 208.416 208.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 490 0.001024 2048 0.59 5440 12000 1.77766 2.06643 181.774 65.6583 251.36 251.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 490 0.001024 2048 0.59 5440 11520 1.76333 2.04048 132.972 64.9349 201.792 201.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 490 0.001024 2048 0.59 5440 11712 1.77123 2.05021 166.366 65.36 235.629 235.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 490 0.001024 2048 0.59 5440 11520 1.77773 2.06381 127.74 65.5539 197.215 197.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 490 0.001024 2048 0.59 5440 11800 1.77952 2.05718 173.75 65.373 243.04 243.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 490 0.001024 2048 0.59 5440 11600 1.77229 2.05133 131.139 65.1127 200.159 200.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 490 0.001024 2048 0.59 5440 11872 1.77315 2.04864 210.09 65.3378 279.329 279.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 490 0.001024 2048 0.59 5440 11200 1.75002 2.03296 139.571 64.4215 207.857 207.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 490 0.001024 2048 0.59 5440 11760 1.78176 2.06214 202.123 65.5357 271.583 271.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 490 0.001024 2048 0.59 5440 11520 1.7672 2.048 145.499 65.2307 214.626 214.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 490 0.001024 2048 0.59 5440 11520 1.76333 2.04512 195.846 65.1013 264.837 264.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 490 0.001024 2048 0.59 5440 11264 1.77437 2.05619 139.691 65.4355 209.039 209.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 490 0.001024 2048 0.59 5440 11520 1.77971 2.05712 173.022 65.5638 242.504 242.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 490 0.001024 2048 0.59 5440 10752 1.76742 2.04755 122.879 65.0379 191.815 191.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 490 0.001024 2048 0.59 5440 11600 1.7695 2.05101 183.817 65.062 252.782 252.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 490 0.001024 2048 0.59 5440 11200 1.77971 2.06208 136.747 65.5858 206.257 206.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 490 0.001024 2048 0.59 5448 11968 1.77654 2.05926 144.103 65.4679 213.491 213.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 490 0.001024 2048 0.59 5448 11920 1.78291 2.06365 151.181 65.5353 220.642 220.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 490 0.001024 2048 0.59 5448 11904 1.77808 2.0623 149.433 65.486 218.839 218.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 490 0.001024 2048 0.59 5448 11712 1.86778 2.0497 106.936 65.2922 176.23 176.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 490 0.001024 2048 0.59 5448 11872 1.78102 2.06438 166.609 65.5443 236.079 236.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 490 0.001024 2048 0.59 5448 11648 1.78669 2.05133 118.11 65.3359 187.365 187.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 490 0.001024 2048 0.59 5448 11904 1.77766 2.0584 158.381 65.6116 227.909 227.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 490 0.001024 2048 0.59 5448 11520 1.8729 2.04691 110.347 65.0408 179.391 179.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 490 0.001024 2048 0.59 5448 11952 1.7816 2.06339 177.905 65.6774 247.508 247.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 490 0.001024 2048 0.59 5448 11808 1.77555 2.06083 134.659 65.4208 203.997 204.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 490 0.001024 2048 0.59 5448 11840 1.77661 2.06397 170.375 65.5773 239.875 239.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 490 0.001024 2048 0.59 5448 11520 1.76214 2.048 127.897 65.0046 196.792 196.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 490 0.001024 2048 0.59 5448 11712 1.76947 2.05005 203.373 65.3445 272.62 272.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 490 0.001024 2048 0.59 5448 11520 1.77971 2.05997 138.511 65.6147 208.048 208.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 490 0.001024 2048 0.59 5448 11800 1.77971 2.05693 203.149 65.381 272.45 272.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 490 0.001024 2048 0.59 5448 11600 1.7681 2.0543 146.485 65.0574 215.447 215.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 490 0.001024 2048 0.59 5448 11648 1.76947 2.05213 195.277 65.3373 264.515 264.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 490 0.001024 2048 0.59 5448 11200 1.75158 2.03142 135.967 64.488 204.32 204.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 490 0.001024 2048 0.59 5448 11760 1.78176 2.0591 189.464 65.554 258.942 259.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 490 0.001024 2048 0.59 5448 11520 1.76947 2.05011 134.999 65.2153 204.116 204.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 490 0.001024 2048 0.59 5448 11520 1.76541 2.04512 181.502 65.0816 250.476 250.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 490 0.001024 2048 0.59 5448 11264 1.77485 2.05677 132.426 65.3784 201.715 201.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 490 0.001024 2048 0.59 5425 12032 1.77776 2.0607 157.845 65.5131 227.283 227.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 490 0.001024 2048 0.59 5425 12000 1.77971 2.06496 145.631 65.5525 215.109 215.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 490 0.001024 2048 0.59 5425 12000 1.87802 2.06198 104.016 65.5855 173.625 173.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 490 0.001024 2048 0.59 5425 12000 1.77741 2.0576 154.099 65.4796 223.497 223.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 490 0.001024 2048 0.59 5425 11904 1.77325 2.05267 110.208 65.3573 179.475 179.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 490 0.001024 2048 0.59 5425 11984 1.78141 2.06045 162.411 65.5383 231.875 231.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 490 0.001024 2048 0.59 5425 11872 1.87187 2.05242 115.397 65.3391 184.744 184.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 490 0.001024 2048 0.59 5425 12032 1.77773 2.05875 162.017 65.6164 231.55 231.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 490 0.001024 2048 0.59 5425 11776 1.82842 2.04557 115.133 65.0516 184.142 184.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 490 0.001024 2048 0.59 5425 11952 1.78426 2.06643 178.288 65.6618 247.886 247.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 490 0.001024 2048 0.59 5425 11808 1.77766 2.06029 135.704 65.4669 205.092 205.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 490 0.001024 2048 0.59 5425 12000 1.77971 2.06666 173.261 65.5976 242.786 242.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 490 0.001024 2048 0.59 5425 11520 1.76483 2.04608 128.33 64.9992 197.221 197.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 490 0.001024 2048 0.59 5425 11904 1.77024 2.04822 202.42 65.2842 271.603 271.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 490 0.001024 2048 0.59 5425 11904 1.7777 2.05978 143.262 65.609 212.791 212.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 490 0.001024 2048 0.59 5425 11800 1.77958 2.05648 202.04 65.3349 271.298 271.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 490 0.001024 2048 0.59 5425 11600 1.7697 2.05088 145.126 65.1142 214.141 214.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 490 0.001024 2048 0.59 5425 11872 1.77213 2.0521 191.183 65.3375 260.428 260.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 490 0.001024 2048 0.59 5425 11200 1.75107 2.02973 132.037 64.4875 200.384 200.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 490 0.001024 2048 0.59 5425 11760 1.77824 2.06573 185.587 65.4851 254.997 255.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 490 0.001024 2048 0.59 5425 11520 1.76918 2.048 133.903 65.2178 203.021 203.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 490 0.001024 2048 0.59 5425 11776 1.7647 2.0439 183.963 65.0988 252.948 253.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 490 0.001024 2048 0.59 5425 11776 1.77357 2.05581 135.893 65.378 205.182 205.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 490 0.001024 2048 0.59 5440 11968 1.77491 2.05824 143.663 65.529 213.107 213.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 490 0.001024 2048 0.59 5440 11904 1.88621 2.0569 100.778 65.6194 170.424 170.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 490 0.001024 2048 0.59 5440 12000 1.78413 2.06557 147.016 65.4998 216.447 216.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 490 0.001024 2048 0.59 5440 12000 1.87997 2.06822 105.997 65.5824 175.609 175.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 490 0.001024 2048 0.59 5440 11904 1.77152 2.06029 156.592 65.4367 225.942 226.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 490 0.001024 2048 0.59 5440 11712 1.86611 2.04752 108.319 65.3475 177.664 177.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 490 0.001024 2048 0.59 5440 11984 1.78176 2.0655 152.904 65.5485 222.384 222.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 490 0.001024 2048 0.59 5440 11872 1.77562 2.05187 98.4323 65.3942 167.73 167.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 490 0.001024 2048 0.59 5440 11760 1.88826 2.05926 90.169 65.4909 159.696 159.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 490 0.001024 2048 0.59 5440 11904 1.7793 2.05891 150.822 65.5546 220.299 220.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 490 0.001024 2048 0.59 5440 11520 1.87088 2.04352 104.265 65.1032 173.366 173.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 490 0.001024 2048 0.59 5440 11520 1.88557 2.06029 87.5679 65.6143 157.212 157.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 490 0.001024 2048 0.59 5440 11952 1.78198 2.06438 205.616 65.6238 275.168 275.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 490 0.001024 2048 0.59 5440 11808 1.77562 2.05696 141.628 65.4805 211.026 211.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 490 0.001024 2048 0.59 5440 11664 1.78381 2.06438 123.229 65.673 192.831 192.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 490 0.001024 2048 0.59 5440 12000 1.77821 2.06419 196.954 65.5994 266.479 266.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 490 0.001024 2048 0.59 5440 11520 1.76128 2.04214 140.52 65.0087 209.414 209.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 490 0.001024 2048 0.59 5440 11520 1.76976 2.04618 120.254 65.1659 189.319 189.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 490 0.001024 2048 0.59 5440 11712 1.77114 2.04864 181.514 65.3435 250.759 250.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 490 0.001024 2048 0.59 5440 11520 1.78093 2.05894 130.149 65.6051 199.675 199.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 490 0.001024 2048 0.59 5440 10944 1.84854 2.02781 115.022 64.258 183.239 183.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 490 0.001024 2048 0.59 5440 11800 1.77798 2.05552 185.512 65.3242 254.753 254.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 490 0.001024 2048 0.59 5440 11600 1.77021 2.05229 133.327 65.1142 202.345 202.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 490 0.001024 2048 0.59 5440 11400 1.77766 2.05994 120.827 65.3911 190.141 190.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 490 0.001024 2048 0.59 5440 11872 1.77018 2.0495 179.133 65.97 249.004 249.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 490 0.001024 2048 0.59 5440 11200 1.74928 2.03258 128.93 64.4992 197.296 197.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 490 0.001024 2048 0.59 5440 10752 1.84666 2.02442 111.43 64.1884 179.573 179.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 490 0.001024 2048 0.59 5440 11760 1.77795 2.06067 178.664 65.4867 248.072 248.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 490 0.001024 2048 0.59 5440 11520 1.76768 2.04893 133.326 65.2065 202.437 202.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 490 0.001024 2048 0.59 5440 10800 1.87597 2.04397 112.92 64.8391 181.764 181.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 490 0.001024 2048 0.59 5440 11520 1.76538 2.04557 173.58 65.0418 242.51 242.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 490 0.001024 2048 0.59 5440 11264 1.7743 2.05654 131.7 65.3797 200.993 201.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 490 0.001024 2048 0.59 5440 10752 1.8752 2.04826 113.281 65.0306 182.318 182.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 490 0.001024 2048 0.59 5440 11968 1.77357 2.06029 145.779 65.5257 215.219 215.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 490 0.001024 2048 0.59 5440 11904 1.88486 2.0583 105.08 65.5425 174.654 174.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 490 0.001024 2048 0.59 5440 12000 1.78371 2.06438 159.802 65.4793 229.211 229.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 490 0.001024 2048 0.59 5440 12000 1.88064 2.06429 116.451 65.6599 186.14 186.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 490 0.001024 2048 0.59 5440 11760 1.89405 2.06234 95.2086 65.5456 164.794 164.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 490 0.001024 2048 0.59 5440 11904 1.77357 2.05939 150.849 65.4218 220.183 220.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 490 0.001024 2048 0.59 5440 11712 1.86637 2.04806 106.373 65.3573 175.732 175.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 490 0.001024 2048 0.59 5440 11808 1.87987 2.06029 89.4745 65.4189 158.919 159.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 490 0.001024 2048 0.59 5440 11984 1.78176 2.06438 196.993 65.5398 266.462 266.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 490 0.001024 2048 0.59 5440 11872 1.7753 2.05421 135.124 65.3975 204.43 204.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 490 0.001024 2048 0.59 5440 11760 1.78525 2.05821 118.167 65.5434 187.636 187.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 490 0.001024 2048 0.59 5440 11904 1.77766 2.05488 186.007 65.5557 255.478 255.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 490 0.001024 2048 0.59 5440 11520 1.76742 2.04448 124.331 65.0502 193.277 193.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 490 0.001024 2048 0.59 5440 11520 1.88822 2.05824 104.986 65.607 174.621 174.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 490 0.001024 2048 0.59 5440 11952 1.78186 2.06506 190.566 65.6812 260.176 260.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 490 0.001024 2048 0.59 5440 11808 1.77379 2.06176 137.875 65.4654 207.258 207.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 490 0.001024 2048 0.59 5440 11664 1.78381 2.06454 124.544 65.6792 194.154 194.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 490 0.001024 2048 0.59 5440 10944 1.84854 2.03315 109.148 64.3205 177.433 177.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 490 0.001024 2048 0.59 5440 12000 1.77648 2.06403 185.379 65.6445 254.945 255.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 490 0.001024 2048 0.59 5440 11520 1.76464 2.03981 134.475 65.0141 203.369 203.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 490 0.001024 2048 0.59 5440 11520 1.76742 2.04963 122.528 65.1561 191.585 191.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 490 0.001024 2048 0.59 5440 10880 1.86365 2.03366 106.093 64.5868 174.663 174.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 490 0.001024 2048 0.59 5440 11712 1.76835 2.04992 175.385 65.3026 244.586 244.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 490 0.001024 2048 0.59 5440 11520 1.77974 2.05776 129.809 65.5535 199.28 199.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 490 0.001024 2048 0.59 5440 10944 1.84938 2.02515 112.259 64.32 180.537 180.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 490 0.001024 2048 0.59 5440 10752 1.87187 2.04781 101.414 65.092 170.512 170.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 490 0.001024 2048 0.59 5440 11800 1.78115 2.05875 179.615 65.3332 248.867 248.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 490 0.001024 2048 0.59 5440 11600 1.7743 2.0521 136.636 65.1152 205.657 205.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 490 0.001024 2048 0.59 5440 11400 1.77814 2.05754 118.841 65.3355 188.092 188.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 490 0.001024 2048 0.59 5440 11200 1.87802 2.0593 111.742 65.5904 181.358 181.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 490 0.001024 2048 0.59 5472 11904 1.77299 2.06234 158.137 65.4674 227.519 227.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 490 0.001024 2048 0.59 5472 11904 1.88592 2.05789 109.908 65.5556 179.491 179.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 490 0.001024 2048 0.59 5472 11712 1.86944 2.0489 89.9015 65.3028 159.206 159.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 490 0.001024 2048 0.59 5472 11920 1.7823 2.06694 151.4 65.4989 220.831 220.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 490 0.001024 2048 0.59 5472 11840 1.87952 2.06029 107.643 65.588 177.255 177.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 490 0.001024 2048 0.59 5472 11760 1.88826 2.06029 89.4381 65.5518 159.025 159.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 490 0.001024 2048 0.59 5472 11904 1.77562 2.05901 192.819 65.4241 262.159 262.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 490 0.001024 2048 0.59 5472 11712 1.77034 2.04906 130.585 65.2948 199.78 199.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 490 0.001024 2048 0.59 5472 11808 1.83482 2.05978 116.09 65.4768 185.544 185.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 490 0.001024 2048 0.59 5472 11520 1.88621 2.06083 96.6373 65.556 166.225 166.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 490 0.001024 2048 0.59 5472 11872 1.78154 2.06342 183.858 65.5364 253.321 253.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 490 0.001024 2048 0.59 5472 11648 1.77389 2.05158 127.355 65.3853 196.647 196.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 490 0.001024 2048 0.59 5472 11760 1.88826 2.06512 111.429 65.5007 180.967 181.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 490 0.001024 2048 0.59 5472 11200 1.85549 2.03082 92.31 64.4985 160.778 160.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 490 0.001024 2048 0.59 5472 11904 1.78186 2.05824 175.84 65.6025 245.368 245.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 490 0.001024 2048 0.59 5472 11520 1.77219 2.04397 121.707 65.0861 190.689 190.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 490 0.001024 2048 0.59 5472 11520 1.88826 2.0593 102.07 65.5559 171.657 171.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 490 0.001024 2048 0.59 5472 11264 1.88496 2.05773 89.6316 65.426 159.086 159.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 490 0.001024 2048 0.59 5472 11952 1.7823 2.068 174.676 65.61 244.219 244.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 490 0.001024 2048 0.59 5472 11808 1.77453 2.06438 136.014 65.4367 205.37 205.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 490 0.001024 2048 0.59 5472 11664 1.78691 2.06438 119.617 65.6195 189.169 189.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 490 0.001024 2048 0.59 5472 10944 1.85072 2.02678 108.379 64.3147 176.655 176.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 490 0.001024 2048 0.59 5472 11840 1.77709 2.06438 178.022 65.5955 247.54 247.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 490 0.001024 2048 0.59 5472 11520 1.76477 2.0439 131.23 65.0045 200.129 200.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 490 0.001024 2048 0.59 5472 11520 1.7703 2.04669 117.434 65.1796 186.512 186.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 490 0.001024 2048 0.59 5472 10880 1.8592 2.03469 105.244 64.5215 173.742 173.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 490 0.001024 2048 0.59 5450 11776 1.77699 2.0576 157.212 65.47 226.596 226.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 490 0.001024 2048 0.59 5450 11776 1.78323 2.05878 113.549 65.599 183.071 183.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 490 0.001024 2048 0.59 5450 11520 1.8713 2.05443 93.4226 65.3614 162.796 162.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 490 0.001024 2048 0.59 5450 11760 1.78029 2.06438 149.325 65.4862 218.74 218.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 490 0.001024 2048 0.59 5450 11680 1.88208 2.05866 106.008 65.6582 175.692 175.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 490 0.001024 2048 0.59 5450 11520 1.89082 2.06381 88.4847 65.4846 158.01 158.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 490 0.001024 2048 0.59 5450 11200 1.86982 2.04221 75.7965 65.0189 144.81 144.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 490 0.001024 2048 0.59 5450 11712 1.77562 2.06013 187.907 65.426 257.252 257.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 490 0.001024 2048 0.59 5450 11520 1.76915 2.0481 126.969 65.3014 196.167 196.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 490 0.001024 2048 0.59 5450 11520 1.8777 2.06077 110.76 65.4291 180.21 180.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 490 0.001024 2048 0.59 5450 11520 1.88586 2.05811 95.3015 65.5458 164.875 164.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 490 0.001024 2048 0.59 5450 11760 1.78198 2.06234 178.327 65.5442 247.799 247.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 490 0.001024 2048 0.59 5450 11648 1.77357 2.0521 125.286 65.3931 194.584 194.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 490 0.001024 2048 0.59 5450 11424 1.88621 2.0633 105.563 65.5408 175.135 175.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 490 0.001024 2048 0.59 5450 11200 1.85267 2.02784 90.4751 64.4456 158.883 158.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 490 0.001024 2048 0.59 5450 11776 1.77549 2.06006 172.159 65.5524 241.629 241.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 490 0.001024 2048 0.59 5450 11520 1.76717 2.04595 123.071 65.0874 192.05 192.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 490 0.001024 2048 0.59 5450 11520 1.88464 2.05882 104.401 65.617 174.045 174.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 490 0.001024 2048 0.59 5450 11264 1.88598 2.05549 93.4163 65.4399 162.883 162.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 490 0.001024 2048 0.59 5450 11808 1.78182 2.06806 184.764 65.6242 254.318 254.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 490 0.001024 2048 0.59 5450 11520 1.77357 2.06166 136.079 65.4868 205.481 205.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 490 0.001024 2048 0.59 5450 11664 1.78586 2.06346 121.813 65.6791 191.423 191.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 490 0.001024 2048 0.59 5450 10944 1.8481 2.02442 108.664 64.3217 176.941 177.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 490 0.001024 2048 0.59 5450 10800 1.88006 2.04598 103.999 64.9057 172.915 172.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 490 0.001024 2048 0.59 5450 11680 1.77856 2.06438 177.434 65.596 246.953 247.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 490 0.001024 2048 0.59 5450 11200 1.76534 2.04186 132.002 64.9623 200.851 200.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 490 0.001024 2048 0.59 5450 11040 1.86573 2.04861 114.798 65.2212 184.015 184.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 490 0.001024 2048 0.59 5450 10880 1.86499 2.03286 106.323 64.5783 174.882 174.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 490 0.001024 2048 0.59 5450 11200 1.88166 2.06 105.552 65.6474 175.22 175.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 490 0.001024 2048 0.59 5460 11968 1.77562 2.05619 151.307 65.5289 220.75 220.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 490 0.001024 2048 0.59 5460 11904 1.88486 2.05619 107.778 65.6074 177.412 177.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 490 0.001024 2048 0.59 5460 11712 1.86778 2.04605 88.4573 65.3404 157.797 157.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 490 0.001024 2048 0.59 5460 11520 1.87299 2.04595 76.3374 65.0379 145.376 145.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 490 0.001024 2048 0.59 5460 11920 1.78189 2.06458 190.913 65.5456 260.388 260.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 490 0.001024 2048 0.59 5460 11840 1.7784 2.05843 129.291 65.6512 198.859 198.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 490 0.001024 2048 0.59 5460 11760 1.89584 2.06221 112.609 65.5388 182.188 182.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 490 0.001024 2048 0.59 5460 11520 1.86576 2.04304 96.0837 64.9486 165.028 165.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 490 0.001024 2048 0.59 5460 11904 1.77712 2.05923 180.235 65.4364 249.588 249.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 490 0.001024 2048 0.59 5460 11712 1.77152 2.04698 124.718 65.3059 193.929 194.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 490 0.001024 2048 0.59 5460 11808 1.87994 2.06029 108.039 65.4253 177.488 177.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 490 0.001024 2048 0.59 5460 11520 1.88522 2.05818 92.0494 65.5551 161.631 161.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 490 0.001024 2048 0.59 5460 11520 1.87117 2.05005 84.0221 65.1668 153.195 153.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 490 0.001024 2048 0.59 5460 11872 1.78099 2.06176 170.444 65.5473 239.915 239.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 490 0.001024 2048 0.59 5460 11648 1.77357 2.05299 121.479 65.3901 190.777 190.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 490 0.001024 2048 0.59 5460 11760 1.89034 2.06451 105.526 65.5384 175.103 175.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 490 0.001024 2048 0.59 5460 11200 1.85536 2.02752 86.7621 64.438 155.167 155.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 490 0.001024 2048 0.59 5460 11200 1.89235 2.06061 78.4421 65.5389 148.017 148.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 490 0.001024 2048 0.59 5460 11904 1.77766 2.06115 162.542 65.5648 232.028 232.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 490 0.001024 2048 0.59 5460 11520 1.77747 2.04646 118.825 65.0399 187.78 187.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 490 0.001024 2048 0.59 5460 11520 1.88416 2.05501 101.094 65.6173 170.734 170.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 490 0.001024 2048 0.59 5460 11264 1.88234 2.05619 86.3641 65.4424 155.83 155.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 490 0.001024 2048 0.59 5460 10880 1.86576 2.03245 76.0065 64.5857 144.573 144.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 490 0.001024 2048 0.59 5440 11712 1.77418 2.05117 145.742 66.107 215.756 215.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 490 0.001024 2048 0.59 5440 11648 1.88621 2.0591 102.638 65.5552 172.223 172.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 490 0.001024 2048 0.59 5440 11520 1.86563 2.04858 85.8356 65.2996 155.135 155.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 490 0.001024 2048 0.59 5440 11264 1.87222 2.04784 73.8982 65.0501 142.951 143.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 490 0.001024 2048 0.59 5440 11760 1.78013 2.06438 184.23 65.5504 253.706 253.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 490 0.001024 2048 0.59 5440 11680 1.77971 2.06195 125.547 65.6005 195.068 195.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 490 0.001024 2048 0.59 5440 11520 1.80429 2.05334 103.512 65.5533 173.009 173.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 490 0.001024 2048 0.59 5440 11200 1.86202 2.0431 91.148 64.9601 160.098 160.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 490 0.001024 2048 0.59 5440 11200 1.88211 2.04854 79.1856 65.1105 148.308 148.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 490 0.001024 2048 0.59 5440 11712 1.77594 2.05824 173.356 65.4165 242.687 242.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 490 0.001024 2048 0.59 5440 11520 1.7697 2.04995 120.693 65.3527 189.948 190.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 490 0.001024 2048 0.59 5440 11520 1.87597 2.06016 101.798 65.4422 171.258 171.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 490 0.001024 2048 0.59 5440 11520 1.88826 2.06029 88.6896 65.6097 158.331 158.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 490 0.001024 2048 0.59 5440 11040 1.86778 2.04768 75.5434 65.1526 144.696 144.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 490 0.001024 2048 0.59 5440 11648 1.77997 2.06349 162.917 65.4897 232.332 232.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 490 0.001024 2048 0.59 5440 11424 1.77645 2.0521 114.862 65.4029 184.18 184.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 490 0.001024 2048 0.59 5440 11424 1.88707 2.06614 98.0575 65.5353 167.63 167.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 490 0.001024 2048 0.59 5440 10752 1.8536 2.02787 78.8627 64.4909 147.323 147.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 490 0.001024 2048 0.59 5440 11200 1.8911 2.0625 74.5836 65.4996 144.121 144.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 490 0.001024 2048 0.59 5440 11648 1.77766 2.05789 158.695 65.6009 228.212 228.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 490 0.001024 2048 0.59 5440 11264 1.87005 2.04595 114.827 65.0939 183.918 184.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 490 0.001024 2048 0.59 5440 11520 1.88621 2.05648 97.0491 65.5958 166.67 166.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 490 0.001024 2048 0.59 5440 11264 1.88445 2.05658 83.4273 65.4182 152.869 152.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 490 0.001024 2048 0.59 5440 10880 1.86163 2.03366 74.509 64.522 143.009 143.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 490 0.001024 2048 0.59 5440 10752 1.87802 2.0433 68.9807 65.0384 138.028 138.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 490 0.001024 2048 0.59 5504 11712 1.7776 2.05984 145.894 65.6578 215.474 215.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 490 0.001024 2048 0.59 5504 11648 1.77619 2.05542 159.211 65.514 228.638 228.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 490 0.001024 2048 0.59 5504 11648 1.78131 2.05606 116.364 65.5372 185.819 185.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 490 0.001024 2048 0.59 5504 11520 1.86707 2.04806 97.2452 65.2867 166.533 166.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 490 0.001024 2048 0.59 5504 11264 1.87558 2.04678 83.7232 65.0527 152.78 152.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 490 0.001024 2048 0.59 5504 11200 1.86634 2.04186 76.7549 65.014 145.761 145.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 490 0.001024 2048 0.59 5504 11520 1.88787 2.06022 71.6673 65.61 141.31 141.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 490 0.001024 2048 0.59 5504 10752 1.85654 2.02957 64.8353 64.492 133.294 133.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 490 0.001024 2048 0.59 5504 11264 1.88618 2.05171 63.9911 65.4458 133.456 133.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 490 0.001024 2048 0.59 5460 11200 1.85344 2.02813 62.6088 64.433 131.004 131.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 490 0.001024 2048 0.59 5440 10752 1.85667 2.02774 59.1943 64.4394 127.599 127.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 490 0.001024 2048 0.59 5450 11200 1.88621 2.05862 63.2869 65.5441 132.862 132.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 490 0.001024 2048 0.59 5472 11200 1.89181 2.06438 62.3012 65.4892 131.829 131.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 490 0.001024 2048 0.59 5440 11520 1.87325 2.04467 72.8499 65.0922 141.943 142.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 490 0.001024 2048 0.59 5440 10560 1.81414 1.99206 96.1816 63.2249 163.298 163.381
