// Seed: 3336336523
module module_0;
  logic [-1 : 1] id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd56,
    parameter id_3 = 32'd54
) (
    id_1,
    _id_2,
    _id_3
);
  input wire _id_3;
  input wire _id_2;
  inout wire id_1;
  logic id_4;
  ;
  logic [7:0] id_5;
  always id_5[1] = -1;
  bufif0 primCall (id_1, id_4, id_5);
  module_0 modCall_1 ();
  wire [id_3 : id_2] id_6;
  assign id_4 = id_4[id_2 :-1];
  wire [-1 : -1 'b0] id_7;
endmodule
module module_2 (
    output wire id_0,
    input wire id_1,
    input supply0 id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
