// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dct_dct,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2L-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=179,HLS_SYN_TPT=84,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=20502,HLS_SYN_LUT=25151,HLS_VERSION=2022_1}" *)

module dct (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire   [63:0] input_r;
wire   [63:0] output_r;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_continue;
wire    ap_idle;
wire    gmem_AWREADY;
wire    gmem_WREADY;
wire    gmem_ARREADY;
wire    gmem_RVALID;
wire   [511:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [8:0] gmem_RFIFONUM;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [63:0] entry_proc_U0_output_r_c_din;
wire    entry_proc_U0_output_r_c_write;
wire    read_data_U0_ap_start;
wire    read_data_U0_ap_done;
wire    read_data_U0_ap_continue;
wire    read_data_U0_ap_idle;
wire    read_data_U0_ap_ready;
wire    read_data_U0_m_axi_gmem_AWVALID;
wire   [63:0] read_data_U0_m_axi_gmem_AWADDR;
wire   [0:0] read_data_U0_m_axi_gmem_AWID;
wire   [31:0] read_data_U0_m_axi_gmem_AWLEN;
wire   [2:0] read_data_U0_m_axi_gmem_AWSIZE;
wire   [1:0] read_data_U0_m_axi_gmem_AWBURST;
wire   [1:0] read_data_U0_m_axi_gmem_AWLOCK;
wire   [3:0] read_data_U0_m_axi_gmem_AWCACHE;
wire   [2:0] read_data_U0_m_axi_gmem_AWPROT;
wire   [3:0] read_data_U0_m_axi_gmem_AWQOS;
wire   [3:0] read_data_U0_m_axi_gmem_AWREGION;
wire   [0:0] read_data_U0_m_axi_gmem_AWUSER;
wire    read_data_U0_m_axi_gmem_WVALID;
wire   [511:0] read_data_U0_m_axi_gmem_WDATA;
wire   [63:0] read_data_U0_m_axi_gmem_WSTRB;
wire    read_data_U0_m_axi_gmem_WLAST;
wire   [0:0] read_data_U0_m_axi_gmem_WID;
wire   [0:0] read_data_U0_m_axi_gmem_WUSER;
wire    read_data_U0_m_axi_gmem_ARVALID;
wire   [63:0] read_data_U0_m_axi_gmem_ARADDR;
wire   [0:0] read_data_U0_m_axi_gmem_ARID;
wire   [31:0] read_data_U0_m_axi_gmem_ARLEN;
wire   [2:0] read_data_U0_m_axi_gmem_ARSIZE;
wire   [1:0] read_data_U0_m_axi_gmem_ARBURST;
wire   [1:0] read_data_U0_m_axi_gmem_ARLOCK;
wire   [3:0] read_data_U0_m_axi_gmem_ARCACHE;
wire   [2:0] read_data_U0_m_axi_gmem_ARPROT;
wire   [3:0] read_data_U0_m_axi_gmem_ARQOS;
wire   [3:0] read_data_U0_m_axi_gmem_ARREGION;
wire   [0:0] read_data_U0_m_axi_gmem_ARUSER;
wire    read_data_U0_m_axi_gmem_RREADY;
wire    read_data_U0_m_axi_gmem_BREADY;
wire   [15:0] read_data_U0_ap_return_0;
wire   [15:0] read_data_U0_ap_return_1;
wire   [15:0] read_data_U0_ap_return_2;
wire   [15:0] read_data_U0_ap_return_3;
wire   [15:0] read_data_U0_ap_return_4;
wire   [15:0] read_data_U0_ap_return_5;
wire   [15:0] read_data_U0_ap_return_6;
wire   [15:0] read_data_U0_ap_return_7;
wire   [15:0] read_data_U0_ap_return_8;
wire   [15:0] read_data_U0_ap_return_9;
wire   [15:0] read_data_U0_ap_return_10;
wire   [15:0] read_data_U0_ap_return_11;
wire   [15:0] read_data_U0_ap_return_12;
wire   [15:0] read_data_U0_ap_return_13;
wire   [15:0] read_data_U0_ap_return_14;
wire   [15:0] read_data_U0_ap_return_15;
wire   [15:0] read_data_U0_ap_return_16;
wire   [15:0] read_data_U0_ap_return_17;
wire   [15:0] read_data_U0_ap_return_18;
wire   [15:0] read_data_U0_ap_return_19;
wire   [15:0] read_data_U0_ap_return_20;
wire   [15:0] read_data_U0_ap_return_21;
wire   [15:0] read_data_U0_ap_return_22;
wire   [15:0] read_data_U0_ap_return_23;
wire   [15:0] read_data_U0_ap_return_24;
wire   [15:0] read_data_U0_ap_return_25;
wire   [15:0] read_data_U0_ap_return_26;
wire   [15:0] read_data_U0_ap_return_27;
wire   [15:0] read_data_U0_ap_return_28;
wire   [15:0] read_data_U0_ap_return_29;
wire   [15:0] read_data_U0_ap_return_30;
wire   [15:0] read_data_U0_ap_return_31;
wire   [15:0] read_data_U0_ap_return_32;
wire   [15:0] read_data_U0_ap_return_33;
wire   [15:0] read_data_U0_ap_return_34;
wire   [15:0] read_data_U0_ap_return_35;
wire   [15:0] read_data_U0_ap_return_36;
wire   [15:0] read_data_U0_ap_return_37;
wire   [15:0] read_data_U0_ap_return_38;
wire   [15:0] read_data_U0_ap_return_39;
wire   [15:0] read_data_U0_ap_return_40;
wire   [15:0] read_data_U0_ap_return_41;
wire   [15:0] read_data_U0_ap_return_42;
wire   [15:0] read_data_U0_ap_return_43;
wire   [15:0] read_data_U0_ap_return_44;
wire   [15:0] read_data_U0_ap_return_45;
wire   [15:0] read_data_U0_ap_return_46;
wire   [15:0] read_data_U0_ap_return_47;
wire   [15:0] read_data_U0_ap_return_48;
wire   [15:0] read_data_U0_ap_return_49;
wire   [15:0] read_data_U0_ap_return_50;
wire   [15:0] read_data_U0_ap_return_51;
wire   [15:0] read_data_U0_ap_return_52;
wire   [15:0] read_data_U0_ap_return_53;
wire   [15:0] read_data_U0_ap_return_54;
wire   [15:0] read_data_U0_ap_return_55;
wire   [15:0] read_data_U0_ap_return_56;
wire   [15:0] read_data_U0_ap_return_57;
wire   [15:0] read_data_U0_ap_return_58;
wire   [15:0] read_data_U0_ap_return_59;
wire   [15:0] read_data_U0_ap_return_60;
wire   [15:0] read_data_U0_ap_return_61;
wire   [15:0] read_data_U0_ap_return_62;
wire   [15:0] read_data_U0_ap_return_63;
wire    ap_channel_done_buf_2d_in_63;
wire    buf_2d_in_63_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_63;
wire    ap_sync_channel_write_buf_2d_in_63;
wire    ap_channel_done_buf_2d_in_62;
wire    buf_2d_in_62_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_62;
wire    ap_sync_channel_write_buf_2d_in_62;
wire    ap_channel_done_buf_2d_in_61;
wire    buf_2d_in_61_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_61;
wire    ap_sync_channel_write_buf_2d_in_61;
wire    ap_channel_done_buf_2d_in_60;
wire    buf_2d_in_60_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_60;
wire    ap_sync_channel_write_buf_2d_in_60;
wire    ap_channel_done_buf_2d_in_59;
wire    buf_2d_in_59_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_59;
wire    ap_sync_channel_write_buf_2d_in_59;
wire    ap_channel_done_buf_2d_in_58;
wire    buf_2d_in_58_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_58;
wire    ap_sync_channel_write_buf_2d_in_58;
wire    ap_channel_done_buf_2d_in_57;
wire    buf_2d_in_57_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_57;
wire    ap_sync_channel_write_buf_2d_in_57;
wire    ap_channel_done_buf_2d_in_56;
wire    buf_2d_in_56_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_56;
wire    ap_sync_channel_write_buf_2d_in_56;
wire    ap_channel_done_buf_2d_in_55;
wire    buf_2d_in_55_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_55;
wire    ap_sync_channel_write_buf_2d_in_55;
wire    ap_channel_done_buf_2d_in_54;
wire    buf_2d_in_54_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_54;
wire    ap_sync_channel_write_buf_2d_in_54;
wire    ap_channel_done_buf_2d_in_53;
wire    buf_2d_in_53_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_53;
wire    ap_sync_channel_write_buf_2d_in_53;
wire    ap_channel_done_buf_2d_in_52;
wire    buf_2d_in_52_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_52;
wire    ap_sync_channel_write_buf_2d_in_52;
wire    ap_channel_done_buf_2d_in_51;
wire    buf_2d_in_51_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_51;
wire    ap_sync_channel_write_buf_2d_in_51;
wire    ap_channel_done_buf_2d_in_50;
wire    buf_2d_in_50_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_50;
wire    ap_sync_channel_write_buf_2d_in_50;
wire    ap_channel_done_buf_2d_in_49;
wire    buf_2d_in_49_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_49;
wire    ap_sync_channel_write_buf_2d_in_49;
wire    ap_channel_done_buf_2d_in_48;
wire    buf_2d_in_48_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_48;
wire    ap_sync_channel_write_buf_2d_in_48;
wire    ap_channel_done_buf_2d_in_47;
wire    buf_2d_in_47_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_47;
wire    ap_sync_channel_write_buf_2d_in_47;
wire    ap_channel_done_buf_2d_in_46;
wire    buf_2d_in_46_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_46;
wire    ap_sync_channel_write_buf_2d_in_46;
wire    ap_channel_done_buf_2d_in_45;
wire    buf_2d_in_45_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_45;
wire    ap_sync_channel_write_buf_2d_in_45;
wire    ap_channel_done_buf_2d_in_44;
wire    buf_2d_in_44_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_44;
wire    ap_sync_channel_write_buf_2d_in_44;
wire    ap_channel_done_buf_2d_in_43;
wire    buf_2d_in_43_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_43;
wire    ap_sync_channel_write_buf_2d_in_43;
wire    ap_channel_done_buf_2d_in_42;
wire    buf_2d_in_42_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_42;
wire    ap_sync_channel_write_buf_2d_in_42;
wire    ap_channel_done_buf_2d_in_41;
wire    buf_2d_in_41_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_41;
wire    ap_sync_channel_write_buf_2d_in_41;
wire    ap_channel_done_buf_2d_in_40;
wire    buf_2d_in_40_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_40;
wire    ap_sync_channel_write_buf_2d_in_40;
wire    ap_channel_done_buf_2d_in_39;
wire    buf_2d_in_39_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_39;
wire    ap_sync_channel_write_buf_2d_in_39;
wire    ap_channel_done_buf_2d_in_38;
wire    buf_2d_in_38_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_38;
wire    ap_sync_channel_write_buf_2d_in_38;
wire    ap_channel_done_buf_2d_in_37;
wire    buf_2d_in_37_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_37;
wire    ap_sync_channel_write_buf_2d_in_37;
wire    ap_channel_done_buf_2d_in_36;
wire    buf_2d_in_36_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_36;
wire    ap_sync_channel_write_buf_2d_in_36;
wire    ap_channel_done_buf_2d_in_35;
wire    buf_2d_in_35_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_35;
wire    ap_sync_channel_write_buf_2d_in_35;
wire    ap_channel_done_buf_2d_in_34;
wire    buf_2d_in_34_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_34;
wire    ap_sync_channel_write_buf_2d_in_34;
wire    ap_channel_done_buf_2d_in_33;
wire    buf_2d_in_33_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_33;
wire    ap_sync_channel_write_buf_2d_in_33;
wire    ap_channel_done_buf_2d_in_32;
wire    buf_2d_in_32_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_32;
wire    ap_sync_channel_write_buf_2d_in_32;
wire    ap_channel_done_buf_2d_in_31;
wire    buf_2d_in_31_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_31;
wire    ap_sync_channel_write_buf_2d_in_31;
wire    ap_channel_done_buf_2d_in_30;
wire    buf_2d_in_30_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_30;
wire    ap_sync_channel_write_buf_2d_in_30;
wire    ap_channel_done_buf_2d_in_29;
wire    buf_2d_in_29_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_29;
wire    ap_sync_channel_write_buf_2d_in_29;
wire    ap_channel_done_buf_2d_in_28;
wire    buf_2d_in_28_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_28;
wire    ap_sync_channel_write_buf_2d_in_28;
wire    ap_channel_done_buf_2d_in_27;
wire    buf_2d_in_27_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_27;
wire    ap_sync_channel_write_buf_2d_in_27;
wire    ap_channel_done_buf_2d_in_26;
wire    buf_2d_in_26_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_26;
wire    ap_sync_channel_write_buf_2d_in_26;
wire    ap_channel_done_buf_2d_in_25;
wire    buf_2d_in_25_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_25;
wire    ap_sync_channel_write_buf_2d_in_25;
wire    ap_channel_done_buf_2d_in_24;
wire    buf_2d_in_24_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_24;
wire    ap_sync_channel_write_buf_2d_in_24;
wire    ap_channel_done_buf_2d_in_23;
wire    buf_2d_in_23_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_23;
wire    ap_sync_channel_write_buf_2d_in_23;
wire    ap_channel_done_buf_2d_in_22;
wire    buf_2d_in_22_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_22;
wire    ap_sync_channel_write_buf_2d_in_22;
wire    ap_channel_done_buf_2d_in_21;
wire    buf_2d_in_21_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_21;
wire    ap_sync_channel_write_buf_2d_in_21;
wire    ap_channel_done_buf_2d_in_20;
wire    buf_2d_in_20_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_20;
wire    ap_sync_channel_write_buf_2d_in_20;
wire    ap_channel_done_buf_2d_in_19;
wire    buf_2d_in_19_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_19;
wire    ap_sync_channel_write_buf_2d_in_19;
wire    ap_channel_done_buf_2d_in_18;
wire    buf_2d_in_18_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_18;
wire    ap_sync_channel_write_buf_2d_in_18;
wire    ap_channel_done_buf_2d_in_17;
wire    buf_2d_in_17_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_17;
wire    ap_sync_channel_write_buf_2d_in_17;
wire    ap_channel_done_buf_2d_in_16;
wire    buf_2d_in_16_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_16;
wire    ap_sync_channel_write_buf_2d_in_16;
wire    ap_channel_done_buf_2d_in_15;
wire    buf_2d_in_15_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_15;
wire    ap_sync_channel_write_buf_2d_in_15;
wire    ap_channel_done_buf_2d_in_14;
wire    buf_2d_in_14_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_14;
wire    ap_sync_channel_write_buf_2d_in_14;
wire    ap_channel_done_buf_2d_in_13;
wire    buf_2d_in_13_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_13;
wire    ap_sync_channel_write_buf_2d_in_13;
wire    ap_channel_done_buf_2d_in_12;
wire    buf_2d_in_12_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_12;
wire    ap_sync_channel_write_buf_2d_in_12;
wire    ap_channel_done_buf_2d_in_11;
wire    buf_2d_in_11_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_11;
wire    ap_sync_channel_write_buf_2d_in_11;
wire    ap_channel_done_buf_2d_in_10;
wire    buf_2d_in_10_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_10;
wire    ap_sync_channel_write_buf_2d_in_10;
wire    ap_channel_done_buf_2d_in_9;
wire    buf_2d_in_9_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_9;
wire    ap_sync_channel_write_buf_2d_in_9;
wire    ap_channel_done_buf_2d_in_8;
wire    buf_2d_in_8_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_8;
wire    ap_sync_channel_write_buf_2d_in_8;
wire    ap_channel_done_buf_2d_in_7;
wire    buf_2d_in_7_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_7;
wire    ap_sync_channel_write_buf_2d_in_7;
wire    ap_channel_done_buf_2d_in_6;
wire    buf_2d_in_6_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_6;
wire    ap_sync_channel_write_buf_2d_in_6;
wire    ap_channel_done_buf_2d_in_5;
wire    buf_2d_in_5_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_5;
wire    ap_sync_channel_write_buf_2d_in_5;
wire    ap_channel_done_buf_2d_in_4;
wire    buf_2d_in_4_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_4;
wire    ap_sync_channel_write_buf_2d_in_4;
wire    ap_channel_done_buf_2d_in_3;
wire    buf_2d_in_3_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_3;
wire    ap_sync_channel_write_buf_2d_in_3;
wire    ap_channel_done_buf_2d_in_2;
wire    buf_2d_in_2_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_2;
wire    ap_sync_channel_write_buf_2d_in_2;
wire    ap_channel_done_buf_2d_in_1;
wire    buf_2d_in_1_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in_1;
wire    ap_sync_channel_write_buf_2d_in_1;
wire    ap_channel_done_buf_2d_in;
wire    buf_2d_in_full_n;
reg    ap_sync_reg_channel_write_buf_2d_in;
wire    ap_sync_channel_write_buf_2d_in;
wire    dct_2d_U0_ap_start;
wire    dct_2d_U0_ap_done;
wire    dct_2d_U0_ap_continue;
wire    dct_2d_U0_ap_idle;
wire    dct_2d_U0_ap_ready;
wire   [15:0] dct_2d_U0_ap_return_0;
wire   [15:0] dct_2d_U0_ap_return_1;
wire   [15:0] dct_2d_U0_ap_return_2;
wire   [15:0] dct_2d_U0_ap_return_3;
wire   [15:0] dct_2d_U0_ap_return_4;
wire   [15:0] dct_2d_U0_ap_return_5;
wire   [15:0] dct_2d_U0_ap_return_6;
wire   [15:0] dct_2d_U0_ap_return_7;
wire   [15:0] dct_2d_U0_ap_return_8;
wire   [15:0] dct_2d_U0_ap_return_9;
wire   [15:0] dct_2d_U0_ap_return_10;
wire   [15:0] dct_2d_U0_ap_return_11;
wire   [15:0] dct_2d_U0_ap_return_12;
wire   [15:0] dct_2d_U0_ap_return_13;
wire   [15:0] dct_2d_U0_ap_return_14;
wire   [15:0] dct_2d_U0_ap_return_15;
wire   [15:0] dct_2d_U0_ap_return_16;
wire   [15:0] dct_2d_U0_ap_return_17;
wire   [15:0] dct_2d_U0_ap_return_18;
wire   [15:0] dct_2d_U0_ap_return_19;
wire   [15:0] dct_2d_U0_ap_return_20;
wire   [15:0] dct_2d_U0_ap_return_21;
wire   [15:0] dct_2d_U0_ap_return_22;
wire   [15:0] dct_2d_U0_ap_return_23;
wire   [15:0] dct_2d_U0_ap_return_24;
wire   [15:0] dct_2d_U0_ap_return_25;
wire   [15:0] dct_2d_U0_ap_return_26;
wire   [15:0] dct_2d_U0_ap_return_27;
wire   [15:0] dct_2d_U0_ap_return_28;
wire   [15:0] dct_2d_U0_ap_return_29;
wire   [15:0] dct_2d_U0_ap_return_30;
wire   [15:0] dct_2d_U0_ap_return_31;
wire   [15:0] dct_2d_U0_ap_return_32;
wire   [15:0] dct_2d_U0_ap_return_33;
wire   [15:0] dct_2d_U0_ap_return_34;
wire   [15:0] dct_2d_U0_ap_return_35;
wire   [15:0] dct_2d_U0_ap_return_36;
wire   [15:0] dct_2d_U0_ap_return_37;
wire   [15:0] dct_2d_U0_ap_return_38;
wire   [15:0] dct_2d_U0_ap_return_39;
wire   [15:0] dct_2d_U0_ap_return_40;
wire   [15:0] dct_2d_U0_ap_return_41;
wire   [15:0] dct_2d_U0_ap_return_42;
wire   [15:0] dct_2d_U0_ap_return_43;
wire   [15:0] dct_2d_U0_ap_return_44;
wire   [15:0] dct_2d_U0_ap_return_45;
wire   [15:0] dct_2d_U0_ap_return_46;
wire   [15:0] dct_2d_U0_ap_return_47;
wire   [15:0] dct_2d_U0_ap_return_48;
wire   [15:0] dct_2d_U0_ap_return_49;
wire   [15:0] dct_2d_U0_ap_return_50;
wire   [15:0] dct_2d_U0_ap_return_51;
wire   [15:0] dct_2d_U0_ap_return_52;
wire   [15:0] dct_2d_U0_ap_return_53;
wire   [15:0] dct_2d_U0_ap_return_54;
wire   [15:0] dct_2d_U0_ap_return_55;
wire   [15:0] dct_2d_U0_ap_return_56;
wire   [15:0] dct_2d_U0_ap_return_57;
wire   [15:0] dct_2d_U0_ap_return_58;
wire   [15:0] dct_2d_U0_ap_return_59;
wire   [15:0] dct_2d_U0_ap_return_60;
wire   [15:0] dct_2d_U0_ap_return_61;
wire   [15:0] dct_2d_U0_ap_return_62;
wire   [15:0] dct_2d_U0_ap_return_63;
wire    ap_channel_done_buf_2d_out_63;
wire    buf_2d_out_63_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_63;
wire    ap_sync_channel_write_buf_2d_out_63;
wire    ap_channel_done_buf_2d_out_62;
wire    buf_2d_out_62_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_62;
wire    ap_sync_channel_write_buf_2d_out_62;
wire    ap_channel_done_buf_2d_out_61;
wire    buf_2d_out_61_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_61;
wire    ap_sync_channel_write_buf_2d_out_61;
wire    ap_channel_done_buf_2d_out_60;
wire    buf_2d_out_60_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_60;
wire    ap_sync_channel_write_buf_2d_out_60;
wire    ap_channel_done_buf_2d_out_59;
wire    buf_2d_out_59_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_59;
wire    ap_sync_channel_write_buf_2d_out_59;
wire    ap_channel_done_buf_2d_out_58;
wire    buf_2d_out_58_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_58;
wire    ap_sync_channel_write_buf_2d_out_58;
wire    ap_channel_done_buf_2d_out_57;
wire    buf_2d_out_57_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_57;
wire    ap_sync_channel_write_buf_2d_out_57;
wire    ap_channel_done_buf_2d_out_56;
wire    buf_2d_out_56_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_56;
wire    ap_sync_channel_write_buf_2d_out_56;
wire    ap_channel_done_buf_2d_out_55;
wire    buf_2d_out_55_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_55;
wire    ap_sync_channel_write_buf_2d_out_55;
wire    ap_channel_done_buf_2d_out_54;
wire    buf_2d_out_54_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_54;
wire    ap_sync_channel_write_buf_2d_out_54;
wire    ap_channel_done_buf_2d_out_53;
wire    buf_2d_out_53_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_53;
wire    ap_sync_channel_write_buf_2d_out_53;
wire    ap_channel_done_buf_2d_out_52;
wire    buf_2d_out_52_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_52;
wire    ap_sync_channel_write_buf_2d_out_52;
wire    ap_channel_done_buf_2d_out_51;
wire    buf_2d_out_51_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_51;
wire    ap_sync_channel_write_buf_2d_out_51;
wire    ap_channel_done_buf_2d_out_50;
wire    buf_2d_out_50_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_50;
wire    ap_sync_channel_write_buf_2d_out_50;
wire    ap_channel_done_buf_2d_out_49;
wire    buf_2d_out_49_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_49;
wire    ap_sync_channel_write_buf_2d_out_49;
wire    ap_channel_done_buf_2d_out_48;
wire    buf_2d_out_48_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_48;
wire    ap_sync_channel_write_buf_2d_out_48;
wire    ap_channel_done_buf_2d_out_47;
wire    buf_2d_out_47_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_47;
wire    ap_sync_channel_write_buf_2d_out_47;
wire    ap_channel_done_buf_2d_out_46;
wire    buf_2d_out_46_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_46;
wire    ap_sync_channel_write_buf_2d_out_46;
wire    ap_channel_done_buf_2d_out_45;
wire    buf_2d_out_45_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_45;
wire    ap_sync_channel_write_buf_2d_out_45;
wire    ap_channel_done_buf_2d_out_44;
wire    buf_2d_out_44_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_44;
wire    ap_sync_channel_write_buf_2d_out_44;
wire    ap_channel_done_buf_2d_out_43;
wire    buf_2d_out_43_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_43;
wire    ap_sync_channel_write_buf_2d_out_43;
wire    ap_channel_done_buf_2d_out_42;
wire    buf_2d_out_42_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_42;
wire    ap_sync_channel_write_buf_2d_out_42;
wire    ap_channel_done_buf_2d_out_41;
wire    buf_2d_out_41_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_41;
wire    ap_sync_channel_write_buf_2d_out_41;
wire    ap_channel_done_buf_2d_out_40;
wire    buf_2d_out_40_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_40;
wire    ap_sync_channel_write_buf_2d_out_40;
wire    ap_channel_done_buf_2d_out_39;
wire    buf_2d_out_39_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_39;
wire    ap_sync_channel_write_buf_2d_out_39;
wire    ap_channel_done_buf_2d_out_38;
wire    buf_2d_out_38_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_38;
wire    ap_sync_channel_write_buf_2d_out_38;
wire    ap_channel_done_buf_2d_out_37;
wire    buf_2d_out_37_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_37;
wire    ap_sync_channel_write_buf_2d_out_37;
wire    ap_channel_done_buf_2d_out_36;
wire    buf_2d_out_36_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_36;
wire    ap_sync_channel_write_buf_2d_out_36;
wire    ap_channel_done_buf_2d_out_35;
wire    buf_2d_out_35_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_35;
wire    ap_sync_channel_write_buf_2d_out_35;
wire    ap_channel_done_buf_2d_out_34;
wire    buf_2d_out_34_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_34;
wire    ap_sync_channel_write_buf_2d_out_34;
wire    ap_channel_done_buf_2d_out_33;
wire    buf_2d_out_33_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_33;
wire    ap_sync_channel_write_buf_2d_out_33;
wire    ap_channel_done_buf_2d_out_32;
wire    buf_2d_out_32_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_32;
wire    ap_sync_channel_write_buf_2d_out_32;
wire    ap_channel_done_buf_2d_out_31;
wire    buf_2d_out_31_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_31;
wire    ap_sync_channel_write_buf_2d_out_31;
wire    ap_channel_done_buf_2d_out_30;
wire    buf_2d_out_30_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_30;
wire    ap_sync_channel_write_buf_2d_out_30;
wire    ap_channel_done_buf_2d_out_29;
wire    buf_2d_out_29_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_29;
wire    ap_sync_channel_write_buf_2d_out_29;
wire    ap_channel_done_buf_2d_out_28;
wire    buf_2d_out_28_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_28;
wire    ap_sync_channel_write_buf_2d_out_28;
wire    ap_channel_done_buf_2d_out_27;
wire    buf_2d_out_27_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_27;
wire    ap_sync_channel_write_buf_2d_out_27;
wire    ap_channel_done_buf_2d_out_26;
wire    buf_2d_out_26_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_26;
wire    ap_sync_channel_write_buf_2d_out_26;
wire    ap_channel_done_buf_2d_out_25;
wire    buf_2d_out_25_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_25;
wire    ap_sync_channel_write_buf_2d_out_25;
wire    ap_channel_done_buf_2d_out_24;
wire    buf_2d_out_24_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_24;
wire    ap_sync_channel_write_buf_2d_out_24;
wire    ap_channel_done_buf_2d_out_23;
wire    buf_2d_out_23_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_23;
wire    ap_sync_channel_write_buf_2d_out_23;
wire    ap_channel_done_buf_2d_out_22;
wire    buf_2d_out_22_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_22;
wire    ap_sync_channel_write_buf_2d_out_22;
wire    ap_channel_done_buf_2d_out_21;
wire    buf_2d_out_21_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_21;
wire    ap_sync_channel_write_buf_2d_out_21;
wire    ap_channel_done_buf_2d_out_20;
wire    buf_2d_out_20_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_20;
wire    ap_sync_channel_write_buf_2d_out_20;
wire    ap_channel_done_buf_2d_out_19;
wire    buf_2d_out_19_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_19;
wire    ap_sync_channel_write_buf_2d_out_19;
wire    ap_channel_done_buf_2d_out_18;
wire    buf_2d_out_18_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_18;
wire    ap_sync_channel_write_buf_2d_out_18;
wire    ap_channel_done_buf_2d_out_17;
wire    buf_2d_out_17_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_17;
wire    ap_sync_channel_write_buf_2d_out_17;
wire    ap_channel_done_buf_2d_out_16;
wire    buf_2d_out_16_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_16;
wire    ap_sync_channel_write_buf_2d_out_16;
wire    ap_channel_done_buf_2d_out_15;
wire    buf_2d_out_15_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_15;
wire    ap_sync_channel_write_buf_2d_out_15;
wire    ap_channel_done_buf_2d_out_14;
wire    buf_2d_out_14_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_14;
wire    ap_sync_channel_write_buf_2d_out_14;
wire    ap_channel_done_buf_2d_out_13;
wire    buf_2d_out_13_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_13;
wire    ap_sync_channel_write_buf_2d_out_13;
wire    ap_channel_done_buf_2d_out_12;
wire    buf_2d_out_12_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_12;
wire    ap_sync_channel_write_buf_2d_out_12;
wire    ap_channel_done_buf_2d_out_11;
wire    buf_2d_out_11_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_11;
wire    ap_sync_channel_write_buf_2d_out_11;
wire    ap_channel_done_buf_2d_out_10;
wire    buf_2d_out_10_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_10;
wire    ap_sync_channel_write_buf_2d_out_10;
wire    ap_channel_done_buf_2d_out_9;
wire    buf_2d_out_9_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_9;
wire    ap_sync_channel_write_buf_2d_out_9;
wire    ap_channel_done_buf_2d_out_8;
wire    buf_2d_out_8_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_8;
wire    ap_sync_channel_write_buf_2d_out_8;
wire    ap_channel_done_buf_2d_out_7;
wire    buf_2d_out_7_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_7;
wire    ap_sync_channel_write_buf_2d_out_7;
wire    ap_channel_done_buf_2d_out_6;
wire    buf_2d_out_6_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_6;
wire    ap_sync_channel_write_buf_2d_out_6;
wire    ap_channel_done_buf_2d_out_5;
wire    buf_2d_out_5_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_5;
wire    ap_sync_channel_write_buf_2d_out_5;
wire    ap_channel_done_buf_2d_out_4;
wire    buf_2d_out_4_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_4;
wire    ap_sync_channel_write_buf_2d_out_4;
wire    ap_channel_done_buf_2d_out_3;
wire    buf_2d_out_3_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_3;
wire    ap_sync_channel_write_buf_2d_out_3;
wire    ap_channel_done_buf_2d_out_2;
wire    buf_2d_out_2_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_2;
wire    ap_sync_channel_write_buf_2d_out_2;
wire    ap_channel_done_buf_2d_out_1;
wire    buf_2d_out_1_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out_1;
wire    ap_sync_channel_write_buf_2d_out_1;
wire    ap_channel_done_buf_2d_out;
wire    buf_2d_out_full_n;
reg    ap_sync_reg_channel_write_buf_2d_out;
wire    ap_sync_channel_write_buf_2d_out;
wire    write_data_U0_ap_start;
wire    write_data_U0_ap_done;
wire    write_data_U0_ap_continue;
wire    write_data_U0_ap_idle;
wire    write_data_U0_ap_ready;
wire    write_data_U0_m_axi_gmem_AWVALID;
wire   [63:0] write_data_U0_m_axi_gmem_AWADDR;
wire   [0:0] write_data_U0_m_axi_gmem_AWID;
wire   [31:0] write_data_U0_m_axi_gmem_AWLEN;
wire   [2:0] write_data_U0_m_axi_gmem_AWSIZE;
wire   [1:0] write_data_U0_m_axi_gmem_AWBURST;
wire   [1:0] write_data_U0_m_axi_gmem_AWLOCK;
wire   [3:0] write_data_U0_m_axi_gmem_AWCACHE;
wire   [2:0] write_data_U0_m_axi_gmem_AWPROT;
wire   [3:0] write_data_U0_m_axi_gmem_AWQOS;
wire   [3:0] write_data_U0_m_axi_gmem_AWREGION;
wire   [0:0] write_data_U0_m_axi_gmem_AWUSER;
wire    write_data_U0_m_axi_gmem_WVALID;
wire   [511:0] write_data_U0_m_axi_gmem_WDATA;
wire   [63:0] write_data_U0_m_axi_gmem_WSTRB;
wire    write_data_U0_m_axi_gmem_WLAST;
wire   [0:0] write_data_U0_m_axi_gmem_WID;
wire   [0:0] write_data_U0_m_axi_gmem_WUSER;
wire    write_data_U0_m_axi_gmem_ARVALID;
wire   [63:0] write_data_U0_m_axi_gmem_ARADDR;
wire   [0:0] write_data_U0_m_axi_gmem_ARID;
wire   [31:0] write_data_U0_m_axi_gmem_ARLEN;
wire   [2:0] write_data_U0_m_axi_gmem_ARSIZE;
wire   [1:0] write_data_U0_m_axi_gmem_ARBURST;
wire   [1:0] write_data_U0_m_axi_gmem_ARLOCK;
wire   [3:0] write_data_U0_m_axi_gmem_ARCACHE;
wire   [2:0] write_data_U0_m_axi_gmem_ARPROT;
wire   [3:0] write_data_U0_m_axi_gmem_ARQOS;
wire   [3:0] write_data_U0_m_axi_gmem_ARREGION;
wire   [0:0] write_data_U0_m_axi_gmem_ARUSER;
wire    write_data_U0_m_axi_gmem_RREADY;
wire    write_data_U0_m_axi_gmem_BREADY;
wire    write_data_U0_output_r_read;
wire    output_r_c_full_n;
wire   [63:0] output_r_c_dout;
wire   [4:0] output_r_c_num_data_valid;
wire   [4:0] output_r_c_fifo_cap;
wire    output_r_c_empty_n;
wire   [15:0] buf_2d_in_dout;
wire   [1:0] buf_2d_in_num_data_valid;
wire   [1:0] buf_2d_in_fifo_cap;
wire    buf_2d_in_empty_n;
wire   [15:0] buf_2d_in_1_dout;
wire   [1:0] buf_2d_in_1_num_data_valid;
wire   [1:0] buf_2d_in_1_fifo_cap;
wire    buf_2d_in_1_empty_n;
wire   [15:0] buf_2d_in_2_dout;
wire   [1:0] buf_2d_in_2_num_data_valid;
wire   [1:0] buf_2d_in_2_fifo_cap;
wire    buf_2d_in_2_empty_n;
wire   [15:0] buf_2d_in_3_dout;
wire   [1:0] buf_2d_in_3_num_data_valid;
wire   [1:0] buf_2d_in_3_fifo_cap;
wire    buf_2d_in_3_empty_n;
wire   [15:0] buf_2d_in_4_dout;
wire   [1:0] buf_2d_in_4_num_data_valid;
wire   [1:0] buf_2d_in_4_fifo_cap;
wire    buf_2d_in_4_empty_n;
wire   [15:0] buf_2d_in_5_dout;
wire   [1:0] buf_2d_in_5_num_data_valid;
wire   [1:0] buf_2d_in_5_fifo_cap;
wire    buf_2d_in_5_empty_n;
wire   [15:0] buf_2d_in_6_dout;
wire   [1:0] buf_2d_in_6_num_data_valid;
wire   [1:0] buf_2d_in_6_fifo_cap;
wire    buf_2d_in_6_empty_n;
wire   [15:0] buf_2d_in_7_dout;
wire   [1:0] buf_2d_in_7_num_data_valid;
wire   [1:0] buf_2d_in_7_fifo_cap;
wire    buf_2d_in_7_empty_n;
wire   [15:0] buf_2d_in_8_dout;
wire   [1:0] buf_2d_in_8_num_data_valid;
wire   [1:0] buf_2d_in_8_fifo_cap;
wire    buf_2d_in_8_empty_n;
wire   [15:0] buf_2d_in_9_dout;
wire   [1:0] buf_2d_in_9_num_data_valid;
wire   [1:0] buf_2d_in_9_fifo_cap;
wire    buf_2d_in_9_empty_n;
wire   [15:0] buf_2d_in_10_dout;
wire   [1:0] buf_2d_in_10_num_data_valid;
wire   [1:0] buf_2d_in_10_fifo_cap;
wire    buf_2d_in_10_empty_n;
wire   [15:0] buf_2d_in_11_dout;
wire   [1:0] buf_2d_in_11_num_data_valid;
wire   [1:0] buf_2d_in_11_fifo_cap;
wire    buf_2d_in_11_empty_n;
wire   [15:0] buf_2d_in_12_dout;
wire   [1:0] buf_2d_in_12_num_data_valid;
wire   [1:0] buf_2d_in_12_fifo_cap;
wire    buf_2d_in_12_empty_n;
wire   [15:0] buf_2d_in_13_dout;
wire   [1:0] buf_2d_in_13_num_data_valid;
wire   [1:0] buf_2d_in_13_fifo_cap;
wire    buf_2d_in_13_empty_n;
wire   [15:0] buf_2d_in_14_dout;
wire   [1:0] buf_2d_in_14_num_data_valid;
wire   [1:0] buf_2d_in_14_fifo_cap;
wire    buf_2d_in_14_empty_n;
wire   [15:0] buf_2d_in_15_dout;
wire   [1:0] buf_2d_in_15_num_data_valid;
wire   [1:0] buf_2d_in_15_fifo_cap;
wire    buf_2d_in_15_empty_n;
wire   [15:0] buf_2d_in_16_dout;
wire   [1:0] buf_2d_in_16_num_data_valid;
wire   [1:0] buf_2d_in_16_fifo_cap;
wire    buf_2d_in_16_empty_n;
wire   [15:0] buf_2d_in_17_dout;
wire   [1:0] buf_2d_in_17_num_data_valid;
wire   [1:0] buf_2d_in_17_fifo_cap;
wire    buf_2d_in_17_empty_n;
wire   [15:0] buf_2d_in_18_dout;
wire   [1:0] buf_2d_in_18_num_data_valid;
wire   [1:0] buf_2d_in_18_fifo_cap;
wire    buf_2d_in_18_empty_n;
wire   [15:0] buf_2d_in_19_dout;
wire   [1:0] buf_2d_in_19_num_data_valid;
wire   [1:0] buf_2d_in_19_fifo_cap;
wire    buf_2d_in_19_empty_n;
wire   [15:0] buf_2d_in_20_dout;
wire   [1:0] buf_2d_in_20_num_data_valid;
wire   [1:0] buf_2d_in_20_fifo_cap;
wire    buf_2d_in_20_empty_n;
wire   [15:0] buf_2d_in_21_dout;
wire   [1:0] buf_2d_in_21_num_data_valid;
wire   [1:0] buf_2d_in_21_fifo_cap;
wire    buf_2d_in_21_empty_n;
wire   [15:0] buf_2d_in_22_dout;
wire   [1:0] buf_2d_in_22_num_data_valid;
wire   [1:0] buf_2d_in_22_fifo_cap;
wire    buf_2d_in_22_empty_n;
wire   [15:0] buf_2d_in_23_dout;
wire   [1:0] buf_2d_in_23_num_data_valid;
wire   [1:0] buf_2d_in_23_fifo_cap;
wire    buf_2d_in_23_empty_n;
wire   [15:0] buf_2d_in_24_dout;
wire   [1:0] buf_2d_in_24_num_data_valid;
wire   [1:0] buf_2d_in_24_fifo_cap;
wire    buf_2d_in_24_empty_n;
wire   [15:0] buf_2d_in_25_dout;
wire   [1:0] buf_2d_in_25_num_data_valid;
wire   [1:0] buf_2d_in_25_fifo_cap;
wire    buf_2d_in_25_empty_n;
wire   [15:0] buf_2d_in_26_dout;
wire   [1:0] buf_2d_in_26_num_data_valid;
wire   [1:0] buf_2d_in_26_fifo_cap;
wire    buf_2d_in_26_empty_n;
wire   [15:0] buf_2d_in_27_dout;
wire   [1:0] buf_2d_in_27_num_data_valid;
wire   [1:0] buf_2d_in_27_fifo_cap;
wire    buf_2d_in_27_empty_n;
wire   [15:0] buf_2d_in_28_dout;
wire   [1:0] buf_2d_in_28_num_data_valid;
wire   [1:0] buf_2d_in_28_fifo_cap;
wire    buf_2d_in_28_empty_n;
wire   [15:0] buf_2d_in_29_dout;
wire   [1:0] buf_2d_in_29_num_data_valid;
wire   [1:0] buf_2d_in_29_fifo_cap;
wire    buf_2d_in_29_empty_n;
wire   [15:0] buf_2d_in_30_dout;
wire   [1:0] buf_2d_in_30_num_data_valid;
wire   [1:0] buf_2d_in_30_fifo_cap;
wire    buf_2d_in_30_empty_n;
wire   [15:0] buf_2d_in_31_dout;
wire   [1:0] buf_2d_in_31_num_data_valid;
wire   [1:0] buf_2d_in_31_fifo_cap;
wire    buf_2d_in_31_empty_n;
wire   [15:0] buf_2d_in_32_dout;
wire   [1:0] buf_2d_in_32_num_data_valid;
wire   [1:0] buf_2d_in_32_fifo_cap;
wire    buf_2d_in_32_empty_n;
wire   [15:0] buf_2d_in_33_dout;
wire   [1:0] buf_2d_in_33_num_data_valid;
wire   [1:0] buf_2d_in_33_fifo_cap;
wire    buf_2d_in_33_empty_n;
wire   [15:0] buf_2d_in_34_dout;
wire   [1:0] buf_2d_in_34_num_data_valid;
wire   [1:0] buf_2d_in_34_fifo_cap;
wire    buf_2d_in_34_empty_n;
wire   [15:0] buf_2d_in_35_dout;
wire   [1:0] buf_2d_in_35_num_data_valid;
wire   [1:0] buf_2d_in_35_fifo_cap;
wire    buf_2d_in_35_empty_n;
wire   [15:0] buf_2d_in_36_dout;
wire   [1:0] buf_2d_in_36_num_data_valid;
wire   [1:0] buf_2d_in_36_fifo_cap;
wire    buf_2d_in_36_empty_n;
wire   [15:0] buf_2d_in_37_dout;
wire   [1:0] buf_2d_in_37_num_data_valid;
wire   [1:0] buf_2d_in_37_fifo_cap;
wire    buf_2d_in_37_empty_n;
wire   [15:0] buf_2d_in_38_dout;
wire   [1:0] buf_2d_in_38_num_data_valid;
wire   [1:0] buf_2d_in_38_fifo_cap;
wire    buf_2d_in_38_empty_n;
wire   [15:0] buf_2d_in_39_dout;
wire   [1:0] buf_2d_in_39_num_data_valid;
wire   [1:0] buf_2d_in_39_fifo_cap;
wire    buf_2d_in_39_empty_n;
wire   [15:0] buf_2d_in_40_dout;
wire   [1:0] buf_2d_in_40_num_data_valid;
wire   [1:0] buf_2d_in_40_fifo_cap;
wire    buf_2d_in_40_empty_n;
wire   [15:0] buf_2d_in_41_dout;
wire   [1:0] buf_2d_in_41_num_data_valid;
wire   [1:0] buf_2d_in_41_fifo_cap;
wire    buf_2d_in_41_empty_n;
wire   [15:0] buf_2d_in_42_dout;
wire   [1:0] buf_2d_in_42_num_data_valid;
wire   [1:0] buf_2d_in_42_fifo_cap;
wire    buf_2d_in_42_empty_n;
wire   [15:0] buf_2d_in_43_dout;
wire   [1:0] buf_2d_in_43_num_data_valid;
wire   [1:0] buf_2d_in_43_fifo_cap;
wire    buf_2d_in_43_empty_n;
wire   [15:0] buf_2d_in_44_dout;
wire   [1:0] buf_2d_in_44_num_data_valid;
wire   [1:0] buf_2d_in_44_fifo_cap;
wire    buf_2d_in_44_empty_n;
wire   [15:0] buf_2d_in_45_dout;
wire   [1:0] buf_2d_in_45_num_data_valid;
wire   [1:0] buf_2d_in_45_fifo_cap;
wire    buf_2d_in_45_empty_n;
wire   [15:0] buf_2d_in_46_dout;
wire   [1:0] buf_2d_in_46_num_data_valid;
wire   [1:0] buf_2d_in_46_fifo_cap;
wire    buf_2d_in_46_empty_n;
wire   [15:0] buf_2d_in_47_dout;
wire   [1:0] buf_2d_in_47_num_data_valid;
wire   [1:0] buf_2d_in_47_fifo_cap;
wire    buf_2d_in_47_empty_n;
wire   [15:0] buf_2d_in_48_dout;
wire   [1:0] buf_2d_in_48_num_data_valid;
wire   [1:0] buf_2d_in_48_fifo_cap;
wire    buf_2d_in_48_empty_n;
wire   [15:0] buf_2d_in_49_dout;
wire   [1:0] buf_2d_in_49_num_data_valid;
wire   [1:0] buf_2d_in_49_fifo_cap;
wire    buf_2d_in_49_empty_n;
wire   [15:0] buf_2d_in_50_dout;
wire   [1:0] buf_2d_in_50_num_data_valid;
wire   [1:0] buf_2d_in_50_fifo_cap;
wire    buf_2d_in_50_empty_n;
wire   [15:0] buf_2d_in_51_dout;
wire   [1:0] buf_2d_in_51_num_data_valid;
wire   [1:0] buf_2d_in_51_fifo_cap;
wire    buf_2d_in_51_empty_n;
wire   [15:0] buf_2d_in_52_dout;
wire   [1:0] buf_2d_in_52_num_data_valid;
wire   [1:0] buf_2d_in_52_fifo_cap;
wire    buf_2d_in_52_empty_n;
wire   [15:0] buf_2d_in_53_dout;
wire   [1:0] buf_2d_in_53_num_data_valid;
wire   [1:0] buf_2d_in_53_fifo_cap;
wire    buf_2d_in_53_empty_n;
wire   [15:0] buf_2d_in_54_dout;
wire   [1:0] buf_2d_in_54_num_data_valid;
wire   [1:0] buf_2d_in_54_fifo_cap;
wire    buf_2d_in_54_empty_n;
wire   [15:0] buf_2d_in_55_dout;
wire   [1:0] buf_2d_in_55_num_data_valid;
wire   [1:0] buf_2d_in_55_fifo_cap;
wire    buf_2d_in_55_empty_n;
wire   [15:0] buf_2d_in_56_dout;
wire   [1:0] buf_2d_in_56_num_data_valid;
wire   [1:0] buf_2d_in_56_fifo_cap;
wire    buf_2d_in_56_empty_n;
wire   [15:0] buf_2d_in_57_dout;
wire   [1:0] buf_2d_in_57_num_data_valid;
wire   [1:0] buf_2d_in_57_fifo_cap;
wire    buf_2d_in_57_empty_n;
wire   [15:0] buf_2d_in_58_dout;
wire   [1:0] buf_2d_in_58_num_data_valid;
wire   [1:0] buf_2d_in_58_fifo_cap;
wire    buf_2d_in_58_empty_n;
wire   [15:0] buf_2d_in_59_dout;
wire   [1:0] buf_2d_in_59_num_data_valid;
wire   [1:0] buf_2d_in_59_fifo_cap;
wire    buf_2d_in_59_empty_n;
wire   [15:0] buf_2d_in_60_dout;
wire   [1:0] buf_2d_in_60_num_data_valid;
wire   [1:0] buf_2d_in_60_fifo_cap;
wire    buf_2d_in_60_empty_n;
wire   [15:0] buf_2d_in_61_dout;
wire   [1:0] buf_2d_in_61_num_data_valid;
wire   [1:0] buf_2d_in_61_fifo_cap;
wire    buf_2d_in_61_empty_n;
wire   [15:0] buf_2d_in_62_dout;
wire   [1:0] buf_2d_in_62_num_data_valid;
wire   [1:0] buf_2d_in_62_fifo_cap;
wire    buf_2d_in_62_empty_n;
wire   [15:0] buf_2d_in_63_dout;
wire   [1:0] buf_2d_in_63_num_data_valid;
wire   [1:0] buf_2d_in_63_fifo_cap;
wire    buf_2d_in_63_empty_n;
wire   [15:0] buf_2d_out_dout;
wire   [1:0] buf_2d_out_num_data_valid;
wire   [1:0] buf_2d_out_fifo_cap;
wire    buf_2d_out_empty_n;
wire   [15:0] buf_2d_out_1_dout;
wire   [1:0] buf_2d_out_1_num_data_valid;
wire   [1:0] buf_2d_out_1_fifo_cap;
wire    buf_2d_out_1_empty_n;
wire   [15:0] buf_2d_out_2_dout;
wire   [1:0] buf_2d_out_2_num_data_valid;
wire   [1:0] buf_2d_out_2_fifo_cap;
wire    buf_2d_out_2_empty_n;
wire   [15:0] buf_2d_out_3_dout;
wire   [1:0] buf_2d_out_3_num_data_valid;
wire   [1:0] buf_2d_out_3_fifo_cap;
wire    buf_2d_out_3_empty_n;
wire   [15:0] buf_2d_out_4_dout;
wire   [1:0] buf_2d_out_4_num_data_valid;
wire   [1:0] buf_2d_out_4_fifo_cap;
wire    buf_2d_out_4_empty_n;
wire   [15:0] buf_2d_out_5_dout;
wire   [1:0] buf_2d_out_5_num_data_valid;
wire   [1:0] buf_2d_out_5_fifo_cap;
wire    buf_2d_out_5_empty_n;
wire   [15:0] buf_2d_out_6_dout;
wire   [1:0] buf_2d_out_6_num_data_valid;
wire   [1:0] buf_2d_out_6_fifo_cap;
wire    buf_2d_out_6_empty_n;
wire   [15:0] buf_2d_out_7_dout;
wire   [1:0] buf_2d_out_7_num_data_valid;
wire   [1:0] buf_2d_out_7_fifo_cap;
wire    buf_2d_out_7_empty_n;
wire   [15:0] buf_2d_out_8_dout;
wire   [1:0] buf_2d_out_8_num_data_valid;
wire   [1:0] buf_2d_out_8_fifo_cap;
wire    buf_2d_out_8_empty_n;
wire   [15:0] buf_2d_out_9_dout;
wire   [1:0] buf_2d_out_9_num_data_valid;
wire   [1:0] buf_2d_out_9_fifo_cap;
wire    buf_2d_out_9_empty_n;
wire   [15:0] buf_2d_out_10_dout;
wire   [1:0] buf_2d_out_10_num_data_valid;
wire   [1:0] buf_2d_out_10_fifo_cap;
wire    buf_2d_out_10_empty_n;
wire   [15:0] buf_2d_out_11_dout;
wire   [1:0] buf_2d_out_11_num_data_valid;
wire   [1:0] buf_2d_out_11_fifo_cap;
wire    buf_2d_out_11_empty_n;
wire   [15:0] buf_2d_out_12_dout;
wire   [1:0] buf_2d_out_12_num_data_valid;
wire   [1:0] buf_2d_out_12_fifo_cap;
wire    buf_2d_out_12_empty_n;
wire   [15:0] buf_2d_out_13_dout;
wire   [1:0] buf_2d_out_13_num_data_valid;
wire   [1:0] buf_2d_out_13_fifo_cap;
wire    buf_2d_out_13_empty_n;
wire   [15:0] buf_2d_out_14_dout;
wire   [1:0] buf_2d_out_14_num_data_valid;
wire   [1:0] buf_2d_out_14_fifo_cap;
wire    buf_2d_out_14_empty_n;
wire   [15:0] buf_2d_out_15_dout;
wire   [1:0] buf_2d_out_15_num_data_valid;
wire   [1:0] buf_2d_out_15_fifo_cap;
wire    buf_2d_out_15_empty_n;
wire   [15:0] buf_2d_out_16_dout;
wire   [1:0] buf_2d_out_16_num_data_valid;
wire   [1:0] buf_2d_out_16_fifo_cap;
wire    buf_2d_out_16_empty_n;
wire   [15:0] buf_2d_out_17_dout;
wire   [1:0] buf_2d_out_17_num_data_valid;
wire   [1:0] buf_2d_out_17_fifo_cap;
wire    buf_2d_out_17_empty_n;
wire   [15:0] buf_2d_out_18_dout;
wire   [1:0] buf_2d_out_18_num_data_valid;
wire   [1:0] buf_2d_out_18_fifo_cap;
wire    buf_2d_out_18_empty_n;
wire   [15:0] buf_2d_out_19_dout;
wire   [1:0] buf_2d_out_19_num_data_valid;
wire   [1:0] buf_2d_out_19_fifo_cap;
wire    buf_2d_out_19_empty_n;
wire   [15:0] buf_2d_out_20_dout;
wire   [1:0] buf_2d_out_20_num_data_valid;
wire   [1:0] buf_2d_out_20_fifo_cap;
wire    buf_2d_out_20_empty_n;
wire   [15:0] buf_2d_out_21_dout;
wire   [1:0] buf_2d_out_21_num_data_valid;
wire   [1:0] buf_2d_out_21_fifo_cap;
wire    buf_2d_out_21_empty_n;
wire   [15:0] buf_2d_out_22_dout;
wire   [1:0] buf_2d_out_22_num_data_valid;
wire   [1:0] buf_2d_out_22_fifo_cap;
wire    buf_2d_out_22_empty_n;
wire   [15:0] buf_2d_out_23_dout;
wire   [1:0] buf_2d_out_23_num_data_valid;
wire   [1:0] buf_2d_out_23_fifo_cap;
wire    buf_2d_out_23_empty_n;
wire   [15:0] buf_2d_out_24_dout;
wire   [1:0] buf_2d_out_24_num_data_valid;
wire   [1:0] buf_2d_out_24_fifo_cap;
wire    buf_2d_out_24_empty_n;
wire   [15:0] buf_2d_out_25_dout;
wire   [1:0] buf_2d_out_25_num_data_valid;
wire   [1:0] buf_2d_out_25_fifo_cap;
wire    buf_2d_out_25_empty_n;
wire   [15:0] buf_2d_out_26_dout;
wire   [1:0] buf_2d_out_26_num_data_valid;
wire   [1:0] buf_2d_out_26_fifo_cap;
wire    buf_2d_out_26_empty_n;
wire   [15:0] buf_2d_out_27_dout;
wire   [1:0] buf_2d_out_27_num_data_valid;
wire   [1:0] buf_2d_out_27_fifo_cap;
wire    buf_2d_out_27_empty_n;
wire   [15:0] buf_2d_out_28_dout;
wire   [1:0] buf_2d_out_28_num_data_valid;
wire   [1:0] buf_2d_out_28_fifo_cap;
wire    buf_2d_out_28_empty_n;
wire   [15:0] buf_2d_out_29_dout;
wire   [1:0] buf_2d_out_29_num_data_valid;
wire   [1:0] buf_2d_out_29_fifo_cap;
wire    buf_2d_out_29_empty_n;
wire   [15:0] buf_2d_out_30_dout;
wire   [1:0] buf_2d_out_30_num_data_valid;
wire   [1:0] buf_2d_out_30_fifo_cap;
wire    buf_2d_out_30_empty_n;
wire   [15:0] buf_2d_out_31_dout;
wire   [1:0] buf_2d_out_31_num_data_valid;
wire   [1:0] buf_2d_out_31_fifo_cap;
wire    buf_2d_out_31_empty_n;
wire   [15:0] buf_2d_out_32_dout;
wire   [1:0] buf_2d_out_32_num_data_valid;
wire   [1:0] buf_2d_out_32_fifo_cap;
wire    buf_2d_out_32_empty_n;
wire   [15:0] buf_2d_out_33_dout;
wire   [1:0] buf_2d_out_33_num_data_valid;
wire   [1:0] buf_2d_out_33_fifo_cap;
wire    buf_2d_out_33_empty_n;
wire   [15:0] buf_2d_out_34_dout;
wire   [1:0] buf_2d_out_34_num_data_valid;
wire   [1:0] buf_2d_out_34_fifo_cap;
wire    buf_2d_out_34_empty_n;
wire   [15:0] buf_2d_out_35_dout;
wire   [1:0] buf_2d_out_35_num_data_valid;
wire   [1:0] buf_2d_out_35_fifo_cap;
wire    buf_2d_out_35_empty_n;
wire   [15:0] buf_2d_out_36_dout;
wire   [1:0] buf_2d_out_36_num_data_valid;
wire   [1:0] buf_2d_out_36_fifo_cap;
wire    buf_2d_out_36_empty_n;
wire   [15:0] buf_2d_out_37_dout;
wire   [1:0] buf_2d_out_37_num_data_valid;
wire   [1:0] buf_2d_out_37_fifo_cap;
wire    buf_2d_out_37_empty_n;
wire   [15:0] buf_2d_out_38_dout;
wire   [1:0] buf_2d_out_38_num_data_valid;
wire   [1:0] buf_2d_out_38_fifo_cap;
wire    buf_2d_out_38_empty_n;
wire   [15:0] buf_2d_out_39_dout;
wire   [1:0] buf_2d_out_39_num_data_valid;
wire   [1:0] buf_2d_out_39_fifo_cap;
wire    buf_2d_out_39_empty_n;
wire   [15:0] buf_2d_out_40_dout;
wire   [1:0] buf_2d_out_40_num_data_valid;
wire   [1:0] buf_2d_out_40_fifo_cap;
wire    buf_2d_out_40_empty_n;
wire   [15:0] buf_2d_out_41_dout;
wire   [1:0] buf_2d_out_41_num_data_valid;
wire   [1:0] buf_2d_out_41_fifo_cap;
wire    buf_2d_out_41_empty_n;
wire   [15:0] buf_2d_out_42_dout;
wire   [1:0] buf_2d_out_42_num_data_valid;
wire   [1:0] buf_2d_out_42_fifo_cap;
wire    buf_2d_out_42_empty_n;
wire   [15:0] buf_2d_out_43_dout;
wire   [1:0] buf_2d_out_43_num_data_valid;
wire   [1:0] buf_2d_out_43_fifo_cap;
wire    buf_2d_out_43_empty_n;
wire   [15:0] buf_2d_out_44_dout;
wire   [1:0] buf_2d_out_44_num_data_valid;
wire   [1:0] buf_2d_out_44_fifo_cap;
wire    buf_2d_out_44_empty_n;
wire   [15:0] buf_2d_out_45_dout;
wire   [1:0] buf_2d_out_45_num_data_valid;
wire   [1:0] buf_2d_out_45_fifo_cap;
wire    buf_2d_out_45_empty_n;
wire   [15:0] buf_2d_out_46_dout;
wire   [1:0] buf_2d_out_46_num_data_valid;
wire   [1:0] buf_2d_out_46_fifo_cap;
wire    buf_2d_out_46_empty_n;
wire   [15:0] buf_2d_out_47_dout;
wire   [1:0] buf_2d_out_47_num_data_valid;
wire   [1:0] buf_2d_out_47_fifo_cap;
wire    buf_2d_out_47_empty_n;
wire   [15:0] buf_2d_out_48_dout;
wire   [1:0] buf_2d_out_48_num_data_valid;
wire   [1:0] buf_2d_out_48_fifo_cap;
wire    buf_2d_out_48_empty_n;
wire   [15:0] buf_2d_out_49_dout;
wire   [1:0] buf_2d_out_49_num_data_valid;
wire   [1:0] buf_2d_out_49_fifo_cap;
wire    buf_2d_out_49_empty_n;
wire   [15:0] buf_2d_out_50_dout;
wire   [1:0] buf_2d_out_50_num_data_valid;
wire   [1:0] buf_2d_out_50_fifo_cap;
wire    buf_2d_out_50_empty_n;
wire   [15:0] buf_2d_out_51_dout;
wire   [1:0] buf_2d_out_51_num_data_valid;
wire   [1:0] buf_2d_out_51_fifo_cap;
wire    buf_2d_out_51_empty_n;
wire   [15:0] buf_2d_out_52_dout;
wire   [1:0] buf_2d_out_52_num_data_valid;
wire   [1:0] buf_2d_out_52_fifo_cap;
wire    buf_2d_out_52_empty_n;
wire   [15:0] buf_2d_out_53_dout;
wire   [1:0] buf_2d_out_53_num_data_valid;
wire   [1:0] buf_2d_out_53_fifo_cap;
wire    buf_2d_out_53_empty_n;
wire   [15:0] buf_2d_out_54_dout;
wire   [1:0] buf_2d_out_54_num_data_valid;
wire   [1:0] buf_2d_out_54_fifo_cap;
wire    buf_2d_out_54_empty_n;
wire   [15:0] buf_2d_out_55_dout;
wire   [1:0] buf_2d_out_55_num_data_valid;
wire   [1:0] buf_2d_out_55_fifo_cap;
wire    buf_2d_out_55_empty_n;
wire   [15:0] buf_2d_out_56_dout;
wire   [1:0] buf_2d_out_56_num_data_valid;
wire   [1:0] buf_2d_out_56_fifo_cap;
wire    buf_2d_out_56_empty_n;
wire   [15:0] buf_2d_out_57_dout;
wire   [1:0] buf_2d_out_57_num_data_valid;
wire   [1:0] buf_2d_out_57_fifo_cap;
wire    buf_2d_out_57_empty_n;
wire   [15:0] buf_2d_out_58_dout;
wire   [1:0] buf_2d_out_58_num_data_valid;
wire   [1:0] buf_2d_out_58_fifo_cap;
wire    buf_2d_out_58_empty_n;
wire   [15:0] buf_2d_out_59_dout;
wire   [1:0] buf_2d_out_59_num_data_valid;
wire   [1:0] buf_2d_out_59_fifo_cap;
wire    buf_2d_out_59_empty_n;
wire   [15:0] buf_2d_out_60_dout;
wire   [1:0] buf_2d_out_60_num_data_valid;
wire   [1:0] buf_2d_out_60_fifo_cap;
wire    buf_2d_out_60_empty_n;
wire   [15:0] buf_2d_out_61_dout;
wire   [1:0] buf_2d_out_61_num_data_valid;
wire   [1:0] buf_2d_out_61_fifo_cap;
wire    buf_2d_out_61_empty_n;
wire   [15:0] buf_2d_out_62_dout;
wire   [1:0] buf_2d_out_62_num_data_valid;
wire   [1:0] buf_2d_out_62_fifo_cap;
wire    buf_2d_out_62_empty_n;
wire   [15:0] buf_2d_out_63_dout;
wire   [1:0] buf_2d_out_63_num_data_valid;
wire   [1:0] buf_2d_out_63_fifo_cap;
wire    buf_2d_out_63_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_read_data_U0_ap_ready;
wire    ap_sync_read_data_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_sync_reg_channel_write_buf_2d_in_63 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_62 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_61 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_60 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_59 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_58 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_57 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_56 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_55 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_54 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_53 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_52 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_51 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_50 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_49 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_48 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_47 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_46 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_45 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_44 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_43 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_42 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_41 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_40 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_39 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_38 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_37 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_36 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_35 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_34 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_33 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_32 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_31 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_30 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_29 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_28 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_27 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_26 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_25 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_24 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_23 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_22 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_21 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_20 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_19 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_18 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_17 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_16 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_15 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_14 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_13 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_12 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_11 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_10 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_9 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_8 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_7 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_6 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_5 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_4 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_3 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_2 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in_1 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_in = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_63 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_62 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_61 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_60 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_59 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_58 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_57 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_56 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_55 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_54 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_53 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_52 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_51 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_50 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_49 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_48 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_47 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_46 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_45 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_44 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_43 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_42 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_41 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_40 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_39 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_38 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_37 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_36 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_35 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_34 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_33 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_32 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_31 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_30 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_29 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_28 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_27 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_26 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_25 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_24 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_23 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_22 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_21 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_20 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_19 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_18 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_17 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_16 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_15 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_14 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_13 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_12 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_11 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_10 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_9 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_8 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_7 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_6 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_5 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_4 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_3 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_2 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out_1 = 1'b0;
#0 ap_sync_reg_channel_write_buf_2d_out = 1'b0;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_data_U0_ap_ready = 1'b0;
end

dct_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_r(input_r),
    .output_r(output_r),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

dct_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_DW( 512 ),
    .USER_AW( 64 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(read_data_U0_m_axi_gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(read_data_U0_m_axi_gmem_ARADDR),
    .I_ARLEN(read_data_U0_m_axi_gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(read_data_U0_m_axi_gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(write_data_U0_m_axi_gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(write_data_U0_m_axi_gmem_AWADDR),
    .I_AWLEN(write_data_U0_m_axi_gmem_AWLEN),
    .I_WVALID(write_data_U0_m_axi_gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(write_data_U0_m_axi_gmem_WDATA),
    .I_WSTRB(write_data_U0_m_axi_gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(write_data_U0_m_axi_gmem_BREADY)
);

dct_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .output_r(output_r),
    .output_r_c_din(entry_proc_U0_output_r_c_din),
    .output_r_c_num_data_valid(output_r_c_num_data_valid),
    .output_r_c_fifo_cap(output_r_c_fifo_cap),
    .output_r_c_full_n(output_r_c_full_n),
    .output_r_c_write(entry_proc_U0_output_r_c_write)
);

dct_read_data read_data_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(read_data_U0_ap_start),
    .ap_done(read_data_U0_ap_done),
    .ap_continue(read_data_U0_ap_continue),
    .ap_idle(read_data_U0_ap_idle),
    .ap_ready(read_data_U0_ap_ready),
    .m_axi_gmem_AWVALID(read_data_U0_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(read_data_U0_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(read_data_U0_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(read_data_U0_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(read_data_U0_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(read_data_U0_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(read_data_U0_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(read_data_U0_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(read_data_U0_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(read_data_U0_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(read_data_U0_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(read_data_U0_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(read_data_U0_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(read_data_U0_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(read_data_U0_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(read_data_U0_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(read_data_U0_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(read_data_U0_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(read_data_U0_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(read_data_U0_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(read_data_U0_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(read_data_U0_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(read_data_U0_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(read_data_U0_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(read_data_U0_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(read_data_U0_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(read_data_U0_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(read_data_U0_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(read_data_U0_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(read_data_U0_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(read_data_U0_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(read_data_U0_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .input_r(input_r),
    .ap_return_0(read_data_U0_ap_return_0),
    .ap_return_1(read_data_U0_ap_return_1),
    .ap_return_2(read_data_U0_ap_return_2),
    .ap_return_3(read_data_U0_ap_return_3),
    .ap_return_4(read_data_U0_ap_return_4),
    .ap_return_5(read_data_U0_ap_return_5),
    .ap_return_6(read_data_U0_ap_return_6),
    .ap_return_7(read_data_U0_ap_return_7),
    .ap_return_8(read_data_U0_ap_return_8),
    .ap_return_9(read_data_U0_ap_return_9),
    .ap_return_10(read_data_U0_ap_return_10),
    .ap_return_11(read_data_U0_ap_return_11),
    .ap_return_12(read_data_U0_ap_return_12),
    .ap_return_13(read_data_U0_ap_return_13),
    .ap_return_14(read_data_U0_ap_return_14),
    .ap_return_15(read_data_U0_ap_return_15),
    .ap_return_16(read_data_U0_ap_return_16),
    .ap_return_17(read_data_U0_ap_return_17),
    .ap_return_18(read_data_U0_ap_return_18),
    .ap_return_19(read_data_U0_ap_return_19),
    .ap_return_20(read_data_U0_ap_return_20),
    .ap_return_21(read_data_U0_ap_return_21),
    .ap_return_22(read_data_U0_ap_return_22),
    .ap_return_23(read_data_U0_ap_return_23),
    .ap_return_24(read_data_U0_ap_return_24),
    .ap_return_25(read_data_U0_ap_return_25),
    .ap_return_26(read_data_U0_ap_return_26),
    .ap_return_27(read_data_U0_ap_return_27),
    .ap_return_28(read_data_U0_ap_return_28),
    .ap_return_29(read_data_U0_ap_return_29),
    .ap_return_30(read_data_U0_ap_return_30),
    .ap_return_31(read_data_U0_ap_return_31),
    .ap_return_32(read_data_U0_ap_return_32),
    .ap_return_33(read_data_U0_ap_return_33),
    .ap_return_34(read_data_U0_ap_return_34),
    .ap_return_35(read_data_U0_ap_return_35),
    .ap_return_36(read_data_U0_ap_return_36),
    .ap_return_37(read_data_U0_ap_return_37),
    .ap_return_38(read_data_U0_ap_return_38),
    .ap_return_39(read_data_U0_ap_return_39),
    .ap_return_40(read_data_U0_ap_return_40),
    .ap_return_41(read_data_U0_ap_return_41),
    .ap_return_42(read_data_U0_ap_return_42),
    .ap_return_43(read_data_U0_ap_return_43),
    .ap_return_44(read_data_U0_ap_return_44),
    .ap_return_45(read_data_U0_ap_return_45),
    .ap_return_46(read_data_U0_ap_return_46),
    .ap_return_47(read_data_U0_ap_return_47),
    .ap_return_48(read_data_U0_ap_return_48),
    .ap_return_49(read_data_U0_ap_return_49),
    .ap_return_50(read_data_U0_ap_return_50),
    .ap_return_51(read_data_U0_ap_return_51),
    .ap_return_52(read_data_U0_ap_return_52),
    .ap_return_53(read_data_U0_ap_return_53),
    .ap_return_54(read_data_U0_ap_return_54),
    .ap_return_55(read_data_U0_ap_return_55),
    .ap_return_56(read_data_U0_ap_return_56),
    .ap_return_57(read_data_U0_ap_return_57),
    .ap_return_58(read_data_U0_ap_return_58),
    .ap_return_59(read_data_U0_ap_return_59),
    .ap_return_60(read_data_U0_ap_return_60),
    .ap_return_61(read_data_U0_ap_return_61),
    .ap_return_62(read_data_U0_ap_return_62),
    .ap_return_63(read_data_U0_ap_return_63)
);

dct_dct_2d dct_2d_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dct_2d_U0_ap_start),
    .ap_done(dct_2d_U0_ap_done),
    .ap_continue(dct_2d_U0_ap_continue),
    .ap_idle(dct_2d_U0_ap_idle),
    .ap_ready(dct_2d_U0_ap_ready),
    .p_read(buf_2d_in_dout),
    .p_read1(buf_2d_in_1_dout),
    .p_read2(buf_2d_in_2_dout),
    .p_read3(buf_2d_in_3_dout),
    .p_read4(buf_2d_in_4_dout),
    .p_read5(buf_2d_in_5_dout),
    .p_read6(buf_2d_in_6_dout),
    .p_read7(buf_2d_in_7_dout),
    .p_read8(buf_2d_in_8_dout),
    .p_read9(buf_2d_in_9_dout),
    .p_read10(buf_2d_in_10_dout),
    .p_read11(buf_2d_in_11_dout),
    .p_read12(buf_2d_in_12_dout),
    .p_read13(buf_2d_in_13_dout),
    .p_read14(buf_2d_in_14_dout),
    .p_read15(buf_2d_in_15_dout),
    .p_read16(buf_2d_in_16_dout),
    .p_read17(buf_2d_in_17_dout),
    .p_read18(buf_2d_in_18_dout),
    .p_read19(buf_2d_in_19_dout),
    .p_read20(buf_2d_in_20_dout),
    .p_read21(buf_2d_in_21_dout),
    .p_read22(buf_2d_in_22_dout),
    .p_read23(buf_2d_in_23_dout),
    .p_read24(buf_2d_in_24_dout),
    .p_read25(buf_2d_in_25_dout),
    .p_read26(buf_2d_in_26_dout),
    .p_read27(buf_2d_in_27_dout),
    .p_read28(buf_2d_in_28_dout),
    .p_read29(buf_2d_in_29_dout),
    .p_read30(buf_2d_in_30_dout),
    .p_read31(buf_2d_in_31_dout),
    .p_read32(buf_2d_in_32_dout),
    .p_read33(buf_2d_in_33_dout),
    .p_read34(buf_2d_in_34_dout),
    .p_read35(buf_2d_in_35_dout),
    .p_read36(buf_2d_in_36_dout),
    .p_read37(buf_2d_in_37_dout),
    .p_read38(buf_2d_in_38_dout),
    .p_read39(buf_2d_in_39_dout),
    .p_read40(buf_2d_in_40_dout),
    .p_read41(buf_2d_in_41_dout),
    .p_read42(buf_2d_in_42_dout),
    .p_read43(buf_2d_in_43_dout),
    .p_read44(buf_2d_in_44_dout),
    .p_read45(buf_2d_in_45_dout),
    .p_read46(buf_2d_in_46_dout),
    .p_read47(buf_2d_in_47_dout),
    .p_read48(buf_2d_in_48_dout),
    .p_read49(buf_2d_in_49_dout),
    .p_read50(buf_2d_in_50_dout),
    .p_read51(buf_2d_in_51_dout),
    .p_read52(buf_2d_in_52_dout),
    .p_read53(buf_2d_in_53_dout),
    .p_read54(buf_2d_in_54_dout),
    .p_read55(buf_2d_in_55_dout),
    .p_read56(buf_2d_in_56_dout),
    .p_read57(buf_2d_in_57_dout),
    .p_read58(buf_2d_in_58_dout),
    .p_read59(buf_2d_in_59_dout),
    .p_read60(buf_2d_in_60_dout),
    .p_read61(buf_2d_in_61_dout),
    .p_read62(buf_2d_in_62_dout),
    .p_read63(buf_2d_in_63_dout),
    .ap_return_0(dct_2d_U0_ap_return_0),
    .ap_return_1(dct_2d_U0_ap_return_1),
    .ap_return_2(dct_2d_U0_ap_return_2),
    .ap_return_3(dct_2d_U0_ap_return_3),
    .ap_return_4(dct_2d_U0_ap_return_4),
    .ap_return_5(dct_2d_U0_ap_return_5),
    .ap_return_6(dct_2d_U0_ap_return_6),
    .ap_return_7(dct_2d_U0_ap_return_7),
    .ap_return_8(dct_2d_U0_ap_return_8),
    .ap_return_9(dct_2d_U0_ap_return_9),
    .ap_return_10(dct_2d_U0_ap_return_10),
    .ap_return_11(dct_2d_U0_ap_return_11),
    .ap_return_12(dct_2d_U0_ap_return_12),
    .ap_return_13(dct_2d_U0_ap_return_13),
    .ap_return_14(dct_2d_U0_ap_return_14),
    .ap_return_15(dct_2d_U0_ap_return_15),
    .ap_return_16(dct_2d_U0_ap_return_16),
    .ap_return_17(dct_2d_U0_ap_return_17),
    .ap_return_18(dct_2d_U0_ap_return_18),
    .ap_return_19(dct_2d_U0_ap_return_19),
    .ap_return_20(dct_2d_U0_ap_return_20),
    .ap_return_21(dct_2d_U0_ap_return_21),
    .ap_return_22(dct_2d_U0_ap_return_22),
    .ap_return_23(dct_2d_U0_ap_return_23),
    .ap_return_24(dct_2d_U0_ap_return_24),
    .ap_return_25(dct_2d_U0_ap_return_25),
    .ap_return_26(dct_2d_U0_ap_return_26),
    .ap_return_27(dct_2d_U0_ap_return_27),
    .ap_return_28(dct_2d_U0_ap_return_28),
    .ap_return_29(dct_2d_U0_ap_return_29),
    .ap_return_30(dct_2d_U0_ap_return_30),
    .ap_return_31(dct_2d_U0_ap_return_31),
    .ap_return_32(dct_2d_U0_ap_return_32),
    .ap_return_33(dct_2d_U0_ap_return_33),
    .ap_return_34(dct_2d_U0_ap_return_34),
    .ap_return_35(dct_2d_U0_ap_return_35),
    .ap_return_36(dct_2d_U0_ap_return_36),
    .ap_return_37(dct_2d_U0_ap_return_37),
    .ap_return_38(dct_2d_U0_ap_return_38),
    .ap_return_39(dct_2d_U0_ap_return_39),
    .ap_return_40(dct_2d_U0_ap_return_40),
    .ap_return_41(dct_2d_U0_ap_return_41),
    .ap_return_42(dct_2d_U0_ap_return_42),
    .ap_return_43(dct_2d_U0_ap_return_43),
    .ap_return_44(dct_2d_U0_ap_return_44),
    .ap_return_45(dct_2d_U0_ap_return_45),
    .ap_return_46(dct_2d_U0_ap_return_46),
    .ap_return_47(dct_2d_U0_ap_return_47),
    .ap_return_48(dct_2d_U0_ap_return_48),
    .ap_return_49(dct_2d_U0_ap_return_49),
    .ap_return_50(dct_2d_U0_ap_return_50),
    .ap_return_51(dct_2d_U0_ap_return_51),
    .ap_return_52(dct_2d_U0_ap_return_52),
    .ap_return_53(dct_2d_U0_ap_return_53),
    .ap_return_54(dct_2d_U0_ap_return_54),
    .ap_return_55(dct_2d_U0_ap_return_55),
    .ap_return_56(dct_2d_U0_ap_return_56),
    .ap_return_57(dct_2d_U0_ap_return_57),
    .ap_return_58(dct_2d_U0_ap_return_58),
    .ap_return_59(dct_2d_U0_ap_return_59),
    .ap_return_60(dct_2d_U0_ap_return_60),
    .ap_return_61(dct_2d_U0_ap_return_61),
    .ap_return_62(dct_2d_U0_ap_return_62),
    .ap_return_63(dct_2d_U0_ap_return_63)
);

dct_write_data write_data_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(write_data_U0_ap_start),
    .ap_done(write_data_U0_ap_done),
    .ap_continue(write_data_U0_ap_continue),
    .ap_idle(write_data_U0_ap_idle),
    .ap_ready(write_data_U0_ap_ready),
    .buf_read(buf_2d_out_dout),
    .buf_read_255(buf_2d_out_1_dout),
    .buf_read_256(buf_2d_out_2_dout),
    .buf_read_257(buf_2d_out_3_dout),
    .buf_read_258(buf_2d_out_4_dout),
    .buf_read_259(buf_2d_out_5_dout),
    .buf_read_260(buf_2d_out_6_dout),
    .buf_read_261(buf_2d_out_7_dout),
    .buf_read_262(buf_2d_out_8_dout),
    .buf_read_263(buf_2d_out_9_dout),
    .buf_read_264(buf_2d_out_10_dout),
    .buf_read_265(buf_2d_out_11_dout),
    .buf_read_266(buf_2d_out_12_dout),
    .buf_read_267(buf_2d_out_13_dout),
    .buf_read_268(buf_2d_out_14_dout),
    .buf_read_269(buf_2d_out_15_dout),
    .buf_read_270(buf_2d_out_16_dout),
    .buf_read_271(buf_2d_out_17_dout),
    .buf_read_272(buf_2d_out_18_dout),
    .buf_read_273(buf_2d_out_19_dout),
    .buf_read_274(buf_2d_out_20_dout),
    .buf_read_275(buf_2d_out_21_dout),
    .buf_read_276(buf_2d_out_22_dout),
    .buf_read_277(buf_2d_out_23_dout),
    .buf_read_278(buf_2d_out_24_dout),
    .buf_read_279(buf_2d_out_25_dout),
    .buf_read_280(buf_2d_out_26_dout),
    .buf_read_281(buf_2d_out_27_dout),
    .buf_read_282(buf_2d_out_28_dout),
    .buf_read_283(buf_2d_out_29_dout),
    .buf_read_284(buf_2d_out_30_dout),
    .buf_read_285(buf_2d_out_31_dout),
    .buf_read_286(buf_2d_out_32_dout),
    .buf_read_287(buf_2d_out_33_dout),
    .buf_read_288(buf_2d_out_34_dout),
    .buf_read_289(buf_2d_out_35_dout),
    .buf_read_290(buf_2d_out_36_dout),
    .buf_read_291(buf_2d_out_37_dout),
    .buf_read_292(buf_2d_out_38_dout),
    .buf_read_293(buf_2d_out_39_dout),
    .buf_read_294(buf_2d_out_40_dout),
    .buf_read_295(buf_2d_out_41_dout),
    .buf_read_296(buf_2d_out_42_dout),
    .buf_read_297(buf_2d_out_43_dout),
    .buf_read_298(buf_2d_out_44_dout),
    .buf_read_299(buf_2d_out_45_dout),
    .buf_read_300(buf_2d_out_46_dout),
    .buf_read_301(buf_2d_out_47_dout),
    .buf_read_302(buf_2d_out_48_dout),
    .buf_read_303(buf_2d_out_49_dout),
    .buf_read_304(buf_2d_out_50_dout),
    .buf_read_305(buf_2d_out_51_dout),
    .buf_read_306(buf_2d_out_52_dout),
    .buf_read_307(buf_2d_out_53_dout),
    .buf_read_308(buf_2d_out_54_dout),
    .buf_read_309(buf_2d_out_55_dout),
    .buf_read_310(buf_2d_out_56_dout),
    .buf_read_311(buf_2d_out_57_dout),
    .buf_read_312(buf_2d_out_58_dout),
    .buf_read_313(buf_2d_out_59_dout),
    .buf_read_314(buf_2d_out_60_dout),
    .buf_read_315(buf_2d_out_61_dout),
    .buf_read_316(buf_2d_out_62_dout),
    .buf_read_317(buf_2d_out_63_dout),
    .m_axi_gmem_AWVALID(write_data_U0_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(write_data_U0_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(write_data_U0_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(write_data_U0_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(write_data_U0_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(write_data_U0_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(write_data_U0_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(write_data_U0_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(write_data_U0_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(write_data_U0_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(write_data_U0_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(write_data_U0_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(write_data_U0_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(write_data_U0_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(write_data_U0_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(write_data_U0_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(write_data_U0_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(write_data_U0_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(write_data_U0_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(write_data_U0_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(write_data_U0_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(write_data_U0_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(write_data_U0_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(write_data_U0_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(write_data_U0_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(write_data_U0_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(write_data_U0_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(write_data_U0_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(write_data_U0_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(write_data_U0_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(write_data_U0_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(512'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(write_data_U0_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .output_r_dout(output_r_c_dout),
    .output_r_num_data_valid(output_r_c_num_data_valid),
    .output_r_fifo_cap(output_r_c_fifo_cap),
    .output_r_empty_n(output_r_c_empty_n),
    .output_r_read(write_data_U0_output_r_read)
);

dct_fifo_w64_d9_S output_r_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_output_r_c_din),
    .if_full_n(output_r_c_full_n),
    .if_write(entry_proc_U0_output_r_c_write),
    .if_dout(output_r_c_dout),
    .if_num_data_valid(output_r_c_num_data_valid),
    .if_fifo_cap(output_r_c_fifo_cap),
    .if_empty_n(output_r_c_empty_n),
    .if_read(write_data_U0_output_r_read)
);

dct_fifo_w16_d2_S buf_2d_in_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_0),
    .if_full_n(buf_2d_in_full_n),
    .if_write(ap_channel_done_buf_2d_in),
    .if_dout(buf_2d_in_dout),
    .if_num_data_valid(buf_2d_in_num_data_valid),
    .if_fifo_cap(buf_2d_in_fifo_cap),
    .if_empty_n(buf_2d_in_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_1),
    .if_full_n(buf_2d_in_1_full_n),
    .if_write(ap_channel_done_buf_2d_in_1),
    .if_dout(buf_2d_in_1_dout),
    .if_num_data_valid(buf_2d_in_1_num_data_valid),
    .if_fifo_cap(buf_2d_in_1_fifo_cap),
    .if_empty_n(buf_2d_in_1_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_2),
    .if_full_n(buf_2d_in_2_full_n),
    .if_write(ap_channel_done_buf_2d_in_2),
    .if_dout(buf_2d_in_2_dout),
    .if_num_data_valid(buf_2d_in_2_num_data_valid),
    .if_fifo_cap(buf_2d_in_2_fifo_cap),
    .if_empty_n(buf_2d_in_2_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_3),
    .if_full_n(buf_2d_in_3_full_n),
    .if_write(ap_channel_done_buf_2d_in_3),
    .if_dout(buf_2d_in_3_dout),
    .if_num_data_valid(buf_2d_in_3_num_data_valid),
    .if_fifo_cap(buf_2d_in_3_fifo_cap),
    .if_empty_n(buf_2d_in_3_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_4),
    .if_full_n(buf_2d_in_4_full_n),
    .if_write(ap_channel_done_buf_2d_in_4),
    .if_dout(buf_2d_in_4_dout),
    .if_num_data_valid(buf_2d_in_4_num_data_valid),
    .if_fifo_cap(buf_2d_in_4_fifo_cap),
    .if_empty_n(buf_2d_in_4_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_5),
    .if_full_n(buf_2d_in_5_full_n),
    .if_write(ap_channel_done_buf_2d_in_5),
    .if_dout(buf_2d_in_5_dout),
    .if_num_data_valid(buf_2d_in_5_num_data_valid),
    .if_fifo_cap(buf_2d_in_5_fifo_cap),
    .if_empty_n(buf_2d_in_5_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_6),
    .if_full_n(buf_2d_in_6_full_n),
    .if_write(ap_channel_done_buf_2d_in_6),
    .if_dout(buf_2d_in_6_dout),
    .if_num_data_valid(buf_2d_in_6_num_data_valid),
    .if_fifo_cap(buf_2d_in_6_fifo_cap),
    .if_empty_n(buf_2d_in_6_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_7),
    .if_full_n(buf_2d_in_7_full_n),
    .if_write(ap_channel_done_buf_2d_in_7),
    .if_dout(buf_2d_in_7_dout),
    .if_num_data_valid(buf_2d_in_7_num_data_valid),
    .if_fifo_cap(buf_2d_in_7_fifo_cap),
    .if_empty_n(buf_2d_in_7_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_8),
    .if_full_n(buf_2d_in_8_full_n),
    .if_write(ap_channel_done_buf_2d_in_8),
    .if_dout(buf_2d_in_8_dout),
    .if_num_data_valid(buf_2d_in_8_num_data_valid),
    .if_fifo_cap(buf_2d_in_8_fifo_cap),
    .if_empty_n(buf_2d_in_8_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_9),
    .if_full_n(buf_2d_in_9_full_n),
    .if_write(ap_channel_done_buf_2d_in_9),
    .if_dout(buf_2d_in_9_dout),
    .if_num_data_valid(buf_2d_in_9_num_data_valid),
    .if_fifo_cap(buf_2d_in_9_fifo_cap),
    .if_empty_n(buf_2d_in_9_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_10),
    .if_full_n(buf_2d_in_10_full_n),
    .if_write(ap_channel_done_buf_2d_in_10),
    .if_dout(buf_2d_in_10_dout),
    .if_num_data_valid(buf_2d_in_10_num_data_valid),
    .if_fifo_cap(buf_2d_in_10_fifo_cap),
    .if_empty_n(buf_2d_in_10_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_11),
    .if_full_n(buf_2d_in_11_full_n),
    .if_write(ap_channel_done_buf_2d_in_11),
    .if_dout(buf_2d_in_11_dout),
    .if_num_data_valid(buf_2d_in_11_num_data_valid),
    .if_fifo_cap(buf_2d_in_11_fifo_cap),
    .if_empty_n(buf_2d_in_11_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_12),
    .if_full_n(buf_2d_in_12_full_n),
    .if_write(ap_channel_done_buf_2d_in_12),
    .if_dout(buf_2d_in_12_dout),
    .if_num_data_valid(buf_2d_in_12_num_data_valid),
    .if_fifo_cap(buf_2d_in_12_fifo_cap),
    .if_empty_n(buf_2d_in_12_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_13),
    .if_full_n(buf_2d_in_13_full_n),
    .if_write(ap_channel_done_buf_2d_in_13),
    .if_dout(buf_2d_in_13_dout),
    .if_num_data_valid(buf_2d_in_13_num_data_valid),
    .if_fifo_cap(buf_2d_in_13_fifo_cap),
    .if_empty_n(buf_2d_in_13_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_14),
    .if_full_n(buf_2d_in_14_full_n),
    .if_write(ap_channel_done_buf_2d_in_14),
    .if_dout(buf_2d_in_14_dout),
    .if_num_data_valid(buf_2d_in_14_num_data_valid),
    .if_fifo_cap(buf_2d_in_14_fifo_cap),
    .if_empty_n(buf_2d_in_14_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_15),
    .if_full_n(buf_2d_in_15_full_n),
    .if_write(ap_channel_done_buf_2d_in_15),
    .if_dout(buf_2d_in_15_dout),
    .if_num_data_valid(buf_2d_in_15_num_data_valid),
    .if_fifo_cap(buf_2d_in_15_fifo_cap),
    .if_empty_n(buf_2d_in_15_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_16),
    .if_full_n(buf_2d_in_16_full_n),
    .if_write(ap_channel_done_buf_2d_in_16),
    .if_dout(buf_2d_in_16_dout),
    .if_num_data_valid(buf_2d_in_16_num_data_valid),
    .if_fifo_cap(buf_2d_in_16_fifo_cap),
    .if_empty_n(buf_2d_in_16_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_17),
    .if_full_n(buf_2d_in_17_full_n),
    .if_write(ap_channel_done_buf_2d_in_17),
    .if_dout(buf_2d_in_17_dout),
    .if_num_data_valid(buf_2d_in_17_num_data_valid),
    .if_fifo_cap(buf_2d_in_17_fifo_cap),
    .if_empty_n(buf_2d_in_17_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_18),
    .if_full_n(buf_2d_in_18_full_n),
    .if_write(ap_channel_done_buf_2d_in_18),
    .if_dout(buf_2d_in_18_dout),
    .if_num_data_valid(buf_2d_in_18_num_data_valid),
    .if_fifo_cap(buf_2d_in_18_fifo_cap),
    .if_empty_n(buf_2d_in_18_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_19),
    .if_full_n(buf_2d_in_19_full_n),
    .if_write(ap_channel_done_buf_2d_in_19),
    .if_dout(buf_2d_in_19_dout),
    .if_num_data_valid(buf_2d_in_19_num_data_valid),
    .if_fifo_cap(buf_2d_in_19_fifo_cap),
    .if_empty_n(buf_2d_in_19_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_20),
    .if_full_n(buf_2d_in_20_full_n),
    .if_write(ap_channel_done_buf_2d_in_20),
    .if_dout(buf_2d_in_20_dout),
    .if_num_data_valid(buf_2d_in_20_num_data_valid),
    .if_fifo_cap(buf_2d_in_20_fifo_cap),
    .if_empty_n(buf_2d_in_20_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_21),
    .if_full_n(buf_2d_in_21_full_n),
    .if_write(ap_channel_done_buf_2d_in_21),
    .if_dout(buf_2d_in_21_dout),
    .if_num_data_valid(buf_2d_in_21_num_data_valid),
    .if_fifo_cap(buf_2d_in_21_fifo_cap),
    .if_empty_n(buf_2d_in_21_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_22),
    .if_full_n(buf_2d_in_22_full_n),
    .if_write(ap_channel_done_buf_2d_in_22),
    .if_dout(buf_2d_in_22_dout),
    .if_num_data_valid(buf_2d_in_22_num_data_valid),
    .if_fifo_cap(buf_2d_in_22_fifo_cap),
    .if_empty_n(buf_2d_in_22_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_23),
    .if_full_n(buf_2d_in_23_full_n),
    .if_write(ap_channel_done_buf_2d_in_23),
    .if_dout(buf_2d_in_23_dout),
    .if_num_data_valid(buf_2d_in_23_num_data_valid),
    .if_fifo_cap(buf_2d_in_23_fifo_cap),
    .if_empty_n(buf_2d_in_23_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_24),
    .if_full_n(buf_2d_in_24_full_n),
    .if_write(ap_channel_done_buf_2d_in_24),
    .if_dout(buf_2d_in_24_dout),
    .if_num_data_valid(buf_2d_in_24_num_data_valid),
    .if_fifo_cap(buf_2d_in_24_fifo_cap),
    .if_empty_n(buf_2d_in_24_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_25),
    .if_full_n(buf_2d_in_25_full_n),
    .if_write(ap_channel_done_buf_2d_in_25),
    .if_dout(buf_2d_in_25_dout),
    .if_num_data_valid(buf_2d_in_25_num_data_valid),
    .if_fifo_cap(buf_2d_in_25_fifo_cap),
    .if_empty_n(buf_2d_in_25_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_26),
    .if_full_n(buf_2d_in_26_full_n),
    .if_write(ap_channel_done_buf_2d_in_26),
    .if_dout(buf_2d_in_26_dout),
    .if_num_data_valid(buf_2d_in_26_num_data_valid),
    .if_fifo_cap(buf_2d_in_26_fifo_cap),
    .if_empty_n(buf_2d_in_26_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_27),
    .if_full_n(buf_2d_in_27_full_n),
    .if_write(ap_channel_done_buf_2d_in_27),
    .if_dout(buf_2d_in_27_dout),
    .if_num_data_valid(buf_2d_in_27_num_data_valid),
    .if_fifo_cap(buf_2d_in_27_fifo_cap),
    .if_empty_n(buf_2d_in_27_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_28),
    .if_full_n(buf_2d_in_28_full_n),
    .if_write(ap_channel_done_buf_2d_in_28),
    .if_dout(buf_2d_in_28_dout),
    .if_num_data_valid(buf_2d_in_28_num_data_valid),
    .if_fifo_cap(buf_2d_in_28_fifo_cap),
    .if_empty_n(buf_2d_in_28_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_29),
    .if_full_n(buf_2d_in_29_full_n),
    .if_write(ap_channel_done_buf_2d_in_29),
    .if_dout(buf_2d_in_29_dout),
    .if_num_data_valid(buf_2d_in_29_num_data_valid),
    .if_fifo_cap(buf_2d_in_29_fifo_cap),
    .if_empty_n(buf_2d_in_29_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_30),
    .if_full_n(buf_2d_in_30_full_n),
    .if_write(ap_channel_done_buf_2d_in_30),
    .if_dout(buf_2d_in_30_dout),
    .if_num_data_valid(buf_2d_in_30_num_data_valid),
    .if_fifo_cap(buf_2d_in_30_fifo_cap),
    .if_empty_n(buf_2d_in_30_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_31),
    .if_full_n(buf_2d_in_31_full_n),
    .if_write(ap_channel_done_buf_2d_in_31),
    .if_dout(buf_2d_in_31_dout),
    .if_num_data_valid(buf_2d_in_31_num_data_valid),
    .if_fifo_cap(buf_2d_in_31_fifo_cap),
    .if_empty_n(buf_2d_in_31_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_32),
    .if_full_n(buf_2d_in_32_full_n),
    .if_write(ap_channel_done_buf_2d_in_32),
    .if_dout(buf_2d_in_32_dout),
    .if_num_data_valid(buf_2d_in_32_num_data_valid),
    .if_fifo_cap(buf_2d_in_32_fifo_cap),
    .if_empty_n(buf_2d_in_32_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_33),
    .if_full_n(buf_2d_in_33_full_n),
    .if_write(ap_channel_done_buf_2d_in_33),
    .if_dout(buf_2d_in_33_dout),
    .if_num_data_valid(buf_2d_in_33_num_data_valid),
    .if_fifo_cap(buf_2d_in_33_fifo_cap),
    .if_empty_n(buf_2d_in_33_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_34),
    .if_full_n(buf_2d_in_34_full_n),
    .if_write(ap_channel_done_buf_2d_in_34),
    .if_dout(buf_2d_in_34_dout),
    .if_num_data_valid(buf_2d_in_34_num_data_valid),
    .if_fifo_cap(buf_2d_in_34_fifo_cap),
    .if_empty_n(buf_2d_in_34_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_35),
    .if_full_n(buf_2d_in_35_full_n),
    .if_write(ap_channel_done_buf_2d_in_35),
    .if_dout(buf_2d_in_35_dout),
    .if_num_data_valid(buf_2d_in_35_num_data_valid),
    .if_fifo_cap(buf_2d_in_35_fifo_cap),
    .if_empty_n(buf_2d_in_35_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_36),
    .if_full_n(buf_2d_in_36_full_n),
    .if_write(ap_channel_done_buf_2d_in_36),
    .if_dout(buf_2d_in_36_dout),
    .if_num_data_valid(buf_2d_in_36_num_data_valid),
    .if_fifo_cap(buf_2d_in_36_fifo_cap),
    .if_empty_n(buf_2d_in_36_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_37),
    .if_full_n(buf_2d_in_37_full_n),
    .if_write(ap_channel_done_buf_2d_in_37),
    .if_dout(buf_2d_in_37_dout),
    .if_num_data_valid(buf_2d_in_37_num_data_valid),
    .if_fifo_cap(buf_2d_in_37_fifo_cap),
    .if_empty_n(buf_2d_in_37_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_38),
    .if_full_n(buf_2d_in_38_full_n),
    .if_write(ap_channel_done_buf_2d_in_38),
    .if_dout(buf_2d_in_38_dout),
    .if_num_data_valid(buf_2d_in_38_num_data_valid),
    .if_fifo_cap(buf_2d_in_38_fifo_cap),
    .if_empty_n(buf_2d_in_38_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_39),
    .if_full_n(buf_2d_in_39_full_n),
    .if_write(ap_channel_done_buf_2d_in_39),
    .if_dout(buf_2d_in_39_dout),
    .if_num_data_valid(buf_2d_in_39_num_data_valid),
    .if_fifo_cap(buf_2d_in_39_fifo_cap),
    .if_empty_n(buf_2d_in_39_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_40),
    .if_full_n(buf_2d_in_40_full_n),
    .if_write(ap_channel_done_buf_2d_in_40),
    .if_dout(buf_2d_in_40_dout),
    .if_num_data_valid(buf_2d_in_40_num_data_valid),
    .if_fifo_cap(buf_2d_in_40_fifo_cap),
    .if_empty_n(buf_2d_in_40_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_41),
    .if_full_n(buf_2d_in_41_full_n),
    .if_write(ap_channel_done_buf_2d_in_41),
    .if_dout(buf_2d_in_41_dout),
    .if_num_data_valid(buf_2d_in_41_num_data_valid),
    .if_fifo_cap(buf_2d_in_41_fifo_cap),
    .if_empty_n(buf_2d_in_41_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_42),
    .if_full_n(buf_2d_in_42_full_n),
    .if_write(ap_channel_done_buf_2d_in_42),
    .if_dout(buf_2d_in_42_dout),
    .if_num_data_valid(buf_2d_in_42_num_data_valid),
    .if_fifo_cap(buf_2d_in_42_fifo_cap),
    .if_empty_n(buf_2d_in_42_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_43),
    .if_full_n(buf_2d_in_43_full_n),
    .if_write(ap_channel_done_buf_2d_in_43),
    .if_dout(buf_2d_in_43_dout),
    .if_num_data_valid(buf_2d_in_43_num_data_valid),
    .if_fifo_cap(buf_2d_in_43_fifo_cap),
    .if_empty_n(buf_2d_in_43_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_44),
    .if_full_n(buf_2d_in_44_full_n),
    .if_write(ap_channel_done_buf_2d_in_44),
    .if_dout(buf_2d_in_44_dout),
    .if_num_data_valid(buf_2d_in_44_num_data_valid),
    .if_fifo_cap(buf_2d_in_44_fifo_cap),
    .if_empty_n(buf_2d_in_44_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_45),
    .if_full_n(buf_2d_in_45_full_n),
    .if_write(ap_channel_done_buf_2d_in_45),
    .if_dout(buf_2d_in_45_dout),
    .if_num_data_valid(buf_2d_in_45_num_data_valid),
    .if_fifo_cap(buf_2d_in_45_fifo_cap),
    .if_empty_n(buf_2d_in_45_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_46_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_46),
    .if_full_n(buf_2d_in_46_full_n),
    .if_write(ap_channel_done_buf_2d_in_46),
    .if_dout(buf_2d_in_46_dout),
    .if_num_data_valid(buf_2d_in_46_num_data_valid),
    .if_fifo_cap(buf_2d_in_46_fifo_cap),
    .if_empty_n(buf_2d_in_46_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_47_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_47),
    .if_full_n(buf_2d_in_47_full_n),
    .if_write(ap_channel_done_buf_2d_in_47),
    .if_dout(buf_2d_in_47_dout),
    .if_num_data_valid(buf_2d_in_47_num_data_valid),
    .if_fifo_cap(buf_2d_in_47_fifo_cap),
    .if_empty_n(buf_2d_in_47_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_48_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_48),
    .if_full_n(buf_2d_in_48_full_n),
    .if_write(ap_channel_done_buf_2d_in_48),
    .if_dout(buf_2d_in_48_dout),
    .if_num_data_valid(buf_2d_in_48_num_data_valid),
    .if_fifo_cap(buf_2d_in_48_fifo_cap),
    .if_empty_n(buf_2d_in_48_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_49_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_49),
    .if_full_n(buf_2d_in_49_full_n),
    .if_write(ap_channel_done_buf_2d_in_49),
    .if_dout(buf_2d_in_49_dout),
    .if_num_data_valid(buf_2d_in_49_num_data_valid),
    .if_fifo_cap(buf_2d_in_49_fifo_cap),
    .if_empty_n(buf_2d_in_49_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_50_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_50),
    .if_full_n(buf_2d_in_50_full_n),
    .if_write(ap_channel_done_buf_2d_in_50),
    .if_dout(buf_2d_in_50_dout),
    .if_num_data_valid(buf_2d_in_50_num_data_valid),
    .if_fifo_cap(buf_2d_in_50_fifo_cap),
    .if_empty_n(buf_2d_in_50_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_51_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_51),
    .if_full_n(buf_2d_in_51_full_n),
    .if_write(ap_channel_done_buf_2d_in_51),
    .if_dout(buf_2d_in_51_dout),
    .if_num_data_valid(buf_2d_in_51_num_data_valid),
    .if_fifo_cap(buf_2d_in_51_fifo_cap),
    .if_empty_n(buf_2d_in_51_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_52_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_52),
    .if_full_n(buf_2d_in_52_full_n),
    .if_write(ap_channel_done_buf_2d_in_52),
    .if_dout(buf_2d_in_52_dout),
    .if_num_data_valid(buf_2d_in_52_num_data_valid),
    .if_fifo_cap(buf_2d_in_52_fifo_cap),
    .if_empty_n(buf_2d_in_52_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_53_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_53),
    .if_full_n(buf_2d_in_53_full_n),
    .if_write(ap_channel_done_buf_2d_in_53),
    .if_dout(buf_2d_in_53_dout),
    .if_num_data_valid(buf_2d_in_53_num_data_valid),
    .if_fifo_cap(buf_2d_in_53_fifo_cap),
    .if_empty_n(buf_2d_in_53_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_54_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_54),
    .if_full_n(buf_2d_in_54_full_n),
    .if_write(ap_channel_done_buf_2d_in_54),
    .if_dout(buf_2d_in_54_dout),
    .if_num_data_valid(buf_2d_in_54_num_data_valid),
    .if_fifo_cap(buf_2d_in_54_fifo_cap),
    .if_empty_n(buf_2d_in_54_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_55_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_55),
    .if_full_n(buf_2d_in_55_full_n),
    .if_write(ap_channel_done_buf_2d_in_55),
    .if_dout(buf_2d_in_55_dout),
    .if_num_data_valid(buf_2d_in_55_num_data_valid),
    .if_fifo_cap(buf_2d_in_55_fifo_cap),
    .if_empty_n(buf_2d_in_55_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_56_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_56),
    .if_full_n(buf_2d_in_56_full_n),
    .if_write(ap_channel_done_buf_2d_in_56),
    .if_dout(buf_2d_in_56_dout),
    .if_num_data_valid(buf_2d_in_56_num_data_valid),
    .if_fifo_cap(buf_2d_in_56_fifo_cap),
    .if_empty_n(buf_2d_in_56_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_57_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_57),
    .if_full_n(buf_2d_in_57_full_n),
    .if_write(ap_channel_done_buf_2d_in_57),
    .if_dout(buf_2d_in_57_dout),
    .if_num_data_valid(buf_2d_in_57_num_data_valid),
    .if_fifo_cap(buf_2d_in_57_fifo_cap),
    .if_empty_n(buf_2d_in_57_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_58_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_58),
    .if_full_n(buf_2d_in_58_full_n),
    .if_write(ap_channel_done_buf_2d_in_58),
    .if_dout(buf_2d_in_58_dout),
    .if_num_data_valid(buf_2d_in_58_num_data_valid),
    .if_fifo_cap(buf_2d_in_58_fifo_cap),
    .if_empty_n(buf_2d_in_58_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_59_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_59),
    .if_full_n(buf_2d_in_59_full_n),
    .if_write(ap_channel_done_buf_2d_in_59),
    .if_dout(buf_2d_in_59_dout),
    .if_num_data_valid(buf_2d_in_59_num_data_valid),
    .if_fifo_cap(buf_2d_in_59_fifo_cap),
    .if_empty_n(buf_2d_in_59_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_60_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_60),
    .if_full_n(buf_2d_in_60_full_n),
    .if_write(ap_channel_done_buf_2d_in_60),
    .if_dout(buf_2d_in_60_dout),
    .if_num_data_valid(buf_2d_in_60_num_data_valid),
    .if_fifo_cap(buf_2d_in_60_fifo_cap),
    .if_empty_n(buf_2d_in_60_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_61_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_61),
    .if_full_n(buf_2d_in_61_full_n),
    .if_write(ap_channel_done_buf_2d_in_61),
    .if_dout(buf_2d_in_61_dout),
    .if_num_data_valid(buf_2d_in_61_num_data_valid),
    .if_fifo_cap(buf_2d_in_61_fifo_cap),
    .if_empty_n(buf_2d_in_61_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_62_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_62),
    .if_full_n(buf_2d_in_62_full_n),
    .if_write(ap_channel_done_buf_2d_in_62),
    .if_dout(buf_2d_in_62_dout),
    .if_num_data_valid(buf_2d_in_62_num_data_valid),
    .if_fifo_cap(buf_2d_in_62_fifo_cap),
    .if_empty_n(buf_2d_in_62_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_in_63_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_U0_ap_return_63),
    .if_full_n(buf_2d_in_63_full_n),
    .if_write(ap_channel_done_buf_2d_in_63),
    .if_dout(buf_2d_in_63_dout),
    .if_num_data_valid(buf_2d_in_63_num_data_valid),
    .if_fifo_cap(buf_2d_in_63_fifo_cap),
    .if_empty_n(buf_2d_in_63_empty_n),
    .if_read(dct_2d_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_0),
    .if_full_n(buf_2d_out_full_n),
    .if_write(ap_channel_done_buf_2d_out),
    .if_dout(buf_2d_out_dout),
    .if_num_data_valid(buf_2d_out_num_data_valid),
    .if_fifo_cap(buf_2d_out_fifo_cap),
    .if_empty_n(buf_2d_out_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_1),
    .if_full_n(buf_2d_out_1_full_n),
    .if_write(ap_channel_done_buf_2d_out_1),
    .if_dout(buf_2d_out_1_dout),
    .if_num_data_valid(buf_2d_out_1_num_data_valid),
    .if_fifo_cap(buf_2d_out_1_fifo_cap),
    .if_empty_n(buf_2d_out_1_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_2),
    .if_full_n(buf_2d_out_2_full_n),
    .if_write(ap_channel_done_buf_2d_out_2),
    .if_dout(buf_2d_out_2_dout),
    .if_num_data_valid(buf_2d_out_2_num_data_valid),
    .if_fifo_cap(buf_2d_out_2_fifo_cap),
    .if_empty_n(buf_2d_out_2_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_3),
    .if_full_n(buf_2d_out_3_full_n),
    .if_write(ap_channel_done_buf_2d_out_3),
    .if_dout(buf_2d_out_3_dout),
    .if_num_data_valid(buf_2d_out_3_num_data_valid),
    .if_fifo_cap(buf_2d_out_3_fifo_cap),
    .if_empty_n(buf_2d_out_3_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_4),
    .if_full_n(buf_2d_out_4_full_n),
    .if_write(ap_channel_done_buf_2d_out_4),
    .if_dout(buf_2d_out_4_dout),
    .if_num_data_valid(buf_2d_out_4_num_data_valid),
    .if_fifo_cap(buf_2d_out_4_fifo_cap),
    .if_empty_n(buf_2d_out_4_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_5),
    .if_full_n(buf_2d_out_5_full_n),
    .if_write(ap_channel_done_buf_2d_out_5),
    .if_dout(buf_2d_out_5_dout),
    .if_num_data_valid(buf_2d_out_5_num_data_valid),
    .if_fifo_cap(buf_2d_out_5_fifo_cap),
    .if_empty_n(buf_2d_out_5_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_6),
    .if_full_n(buf_2d_out_6_full_n),
    .if_write(ap_channel_done_buf_2d_out_6),
    .if_dout(buf_2d_out_6_dout),
    .if_num_data_valid(buf_2d_out_6_num_data_valid),
    .if_fifo_cap(buf_2d_out_6_fifo_cap),
    .if_empty_n(buf_2d_out_6_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_7),
    .if_full_n(buf_2d_out_7_full_n),
    .if_write(ap_channel_done_buf_2d_out_7),
    .if_dout(buf_2d_out_7_dout),
    .if_num_data_valid(buf_2d_out_7_num_data_valid),
    .if_fifo_cap(buf_2d_out_7_fifo_cap),
    .if_empty_n(buf_2d_out_7_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_8),
    .if_full_n(buf_2d_out_8_full_n),
    .if_write(ap_channel_done_buf_2d_out_8),
    .if_dout(buf_2d_out_8_dout),
    .if_num_data_valid(buf_2d_out_8_num_data_valid),
    .if_fifo_cap(buf_2d_out_8_fifo_cap),
    .if_empty_n(buf_2d_out_8_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_9),
    .if_full_n(buf_2d_out_9_full_n),
    .if_write(ap_channel_done_buf_2d_out_9),
    .if_dout(buf_2d_out_9_dout),
    .if_num_data_valid(buf_2d_out_9_num_data_valid),
    .if_fifo_cap(buf_2d_out_9_fifo_cap),
    .if_empty_n(buf_2d_out_9_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_10),
    .if_full_n(buf_2d_out_10_full_n),
    .if_write(ap_channel_done_buf_2d_out_10),
    .if_dout(buf_2d_out_10_dout),
    .if_num_data_valid(buf_2d_out_10_num_data_valid),
    .if_fifo_cap(buf_2d_out_10_fifo_cap),
    .if_empty_n(buf_2d_out_10_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_11),
    .if_full_n(buf_2d_out_11_full_n),
    .if_write(ap_channel_done_buf_2d_out_11),
    .if_dout(buf_2d_out_11_dout),
    .if_num_data_valid(buf_2d_out_11_num_data_valid),
    .if_fifo_cap(buf_2d_out_11_fifo_cap),
    .if_empty_n(buf_2d_out_11_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_12),
    .if_full_n(buf_2d_out_12_full_n),
    .if_write(ap_channel_done_buf_2d_out_12),
    .if_dout(buf_2d_out_12_dout),
    .if_num_data_valid(buf_2d_out_12_num_data_valid),
    .if_fifo_cap(buf_2d_out_12_fifo_cap),
    .if_empty_n(buf_2d_out_12_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_13),
    .if_full_n(buf_2d_out_13_full_n),
    .if_write(ap_channel_done_buf_2d_out_13),
    .if_dout(buf_2d_out_13_dout),
    .if_num_data_valid(buf_2d_out_13_num_data_valid),
    .if_fifo_cap(buf_2d_out_13_fifo_cap),
    .if_empty_n(buf_2d_out_13_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_14),
    .if_full_n(buf_2d_out_14_full_n),
    .if_write(ap_channel_done_buf_2d_out_14),
    .if_dout(buf_2d_out_14_dout),
    .if_num_data_valid(buf_2d_out_14_num_data_valid),
    .if_fifo_cap(buf_2d_out_14_fifo_cap),
    .if_empty_n(buf_2d_out_14_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_15),
    .if_full_n(buf_2d_out_15_full_n),
    .if_write(ap_channel_done_buf_2d_out_15),
    .if_dout(buf_2d_out_15_dout),
    .if_num_data_valid(buf_2d_out_15_num_data_valid),
    .if_fifo_cap(buf_2d_out_15_fifo_cap),
    .if_empty_n(buf_2d_out_15_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_16),
    .if_full_n(buf_2d_out_16_full_n),
    .if_write(ap_channel_done_buf_2d_out_16),
    .if_dout(buf_2d_out_16_dout),
    .if_num_data_valid(buf_2d_out_16_num_data_valid),
    .if_fifo_cap(buf_2d_out_16_fifo_cap),
    .if_empty_n(buf_2d_out_16_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_17),
    .if_full_n(buf_2d_out_17_full_n),
    .if_write(ap_channel_done_buf_2d_out_17),
    .if_dout(buf_2d_out_17_dout),
    .if_num_data_valid(buf_2d_out_17_num_data_valid),
    .if_fifo_cap(buf_2d_out_17_fifo_cap),
    .if_empty_n(buf_2d_out_17_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_18),
    .if_full_n(buf_2d_out_18_full_n),
    .if_write(ap_channel_done_buf_2d_out_18),
    .if_dout(buf_2d_out_18_dout),
    .if_num_data_valid(buf_2d_out_18_num_data_valid),
    .if_fifo_cap(buf_2d_out_18_fifo_cap),
    .if_empty_n(buf_2d_out_18_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_19),
    .if_full_n(buf_2d_out_19_full_n),
    .if_write(ap_channel_done_buf_2d_out_19),
    .if_dout(buf_2d_out_19_dout),
    .if_num_data_valid(buf_2d_out_19_num_data_valid),
    .if_fifo_cap(buf_2d_out_19_fifo_cap),
    .if_empty_n(buf_2d_out_19_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_20),
    .if_full_n(buf_2d_out_20_full_n),
    .if_write(ap_channel_done_buf_2d_out_20),
    .if_dout(buf_2d_out_20_dout),
    .if_num_data_valid(buf_2d_out_20_num_data_valid),
    .if_fifo_cap(buf_2d_out_20_fifo_cap),
    .if_empty_n(buf_2d_out_20_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_21),
    .if_full_n(buf_2d_out_21_full_n),
    .if_write(ap_channel_done_buf_2d_out_21),
    .if_dout(buf_2d_out_21_dout),
    .if_num_data_valid(buf_2d_out_21_num_data_valid),
    .if_fifo_cap(buf_2d_out_21_fifo_cap),
    .if_empty_n(buf_2d_out_21_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_22),
    .if_full_n(buf_2d_out_22_full_n),
    .if_write(ap_channel_done_buf_2d_out_22),
    .if_dout(buf_2d_out_22_dout),
    .if_num_data_valid(buf_2d_out_22_num_data_valid),
    .if_fifo_cap(buf_2d_out_22_fifo_cap),
    .if_empty_n(buf_2d_out_22_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_23),
    .if_full_n(buf_2d_out_23_full_n),
    .if_write(ap_channel_done_buf_2d_out_23),
    .if_dout(buf_2d_out_23_dout),
    .if_num_data_valid(buf_2d_out_23_num_data_valid),
    .if_fifo_cap(buf_2d_out_23_fifo_cap),
    .if_empty_n(buf_2d_out_23_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_24),
    .if_full_n(buf_2d_out_24_full_n),
    .if_write(ap_channel_done_buf_2d_out_24),
    .if_dout(buf_2d_out_24_dout),
    .if_num_data_valid(buf_2d_out_24_num_data_valid),
    .if_fifo_cap(buf_2d_out_24_fifo_cap),
    .if_empty_n(buf_2d_out_24_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_25),
    .if_full_n(buf_2d_out_25_full_n),
    .if_write(ap_channel_done_buf_2d_out_25),
    .if_dout(buf_2d_out_25_dout),
    .if_num_data_valid(buf_2d_out_25_num_data_valid),
    .if_fifo_cap(buf_2d_out_25_fifo_cap),
    .if_empty_n(buf_2d_out_25_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_26),
    .if_full_n(buf_2d_out_26_full_n),
    .if_write(ap_channel_done_buf_2d_out_26),
    .if_dout(buf_2d_out_26_dout),
    .if_num_data_valid(buf_2d_out_26_num_data_valid),
    .if_fifo_cap(buf_2d_out_26_fifo_cap),
    .if_empty_n(buf_2d_out_26_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_27),
    .if_full_n(buf_2d_out_27_full_n),
    .if_write(ap_channel_done_buf_2d_out_27),
    .if_dout(buf_2d_out_27_dout),
    .if_num_data_valid(buf_2d_out_27_num_data_valid),
    .if_fifo_cap(buf_2d_out_27_fifo_cap),
    .if_empty_n(buf_2d_out_27_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_28),
    .if_full_n(buf_2d_out_28_full_n),
    .if_write(ap_channel_done_buf_2d_out_28),
    .if_dout(buf_2d_out_28_dout),
    .if_num_data_valid(buf_2d_out_28_num_data_valid),
    .if_fifo_cap(buf_2d_out_28_fifo_cap),
    .if_empty_n(buf_2d_out_28_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_29),
    .if_full_n(buf_2d_out_29_full_n),
    .if_write(ap_channel_done_buf_2d_out_29),
    .if_dout(buf_2d_out_29_dout),
    .if_num_data_valid(buf_2d_out_29_num_data_valid),
    .if_fifo_cap(buf_2d_out_29_fifo_cap),
    .if_empty_n(buf_2d_out_29_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_30),
    .if_full_n(buf_2d_out_30_full_n),
    .if_write(ap_channel_done_buf_2d_out_30),
    .if_dout(buf_2d_out_30_dout),
    .if_num_data_valid(buf_2d_out_30_num_data_valid),
    .if_fifo_cap(buf_2d_out_30_fifo_cap),
    .if_empty_n(buf_2d_out_30_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_31),
    .if_full_n(buf_2d_out_31_full_n),
    .if_write(ap_channel_done_buf_2d_out_31),
    .if_dout(buf_2d_out_31_dout),
    .if_num_data_valid(buf_2d_out_31_num_data_valid),
    .if_fifo_cap(buf_2d_out_31_fifo_cap),
    .if_empty_n(buf_2d_out_31_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_32),
    .if_full_n(buf_2d_out_32_full_n),
    .if_write(ap_channel_done_buf_2d_out_32),
    .if_dout(buf_2d_out_32_dout),
    .if_num_data_valid(buf_2d_out_32_num_data_valid),
    .if_fifo_cap(buf_2d_out_32_fifo_cap),
    .if_empty_n(buf_2d_out_32_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_33),
    .if_full_n(buf_2d_out_33_full_n),
    .if_write(ap_channel_done_buf_2d_out_33),
    .if_dout(buf_2d_out_33_dout),
    .if_num_data_valid(buf_2d_out_33_num_data_valid),
    .if_fifo_cap(buf_2d_out_33_fifo_cap),
    .if_empty_n(buf_2d_out_33_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_34),
    .if_full_n(buf_2d_out_34_full_n),
    .if_write(ap_channel_done_buf_2d_out_34),
    .if_dout(buf_2d_out_34_dout),
    .if_num_data_valid(buf_2d_out_34_num_data_valid),
    .if_fifo_cap(buf_2d_out_34_fifo_cap),
    .if_empty_n(buf_2d_out_34_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_35),
    .if_full_n(buf_2d_out_35_full_n),
    .if_write(ap_channel_done_buf_2d_out_35),
    .if_dout(buf_2d_out_35_dout),
    .if_num_data_valid(buf_2d_out_35_num_data_valid),
    .if_fifo_cap(buf_2d_out_35_fifo_cap),
    .if_empty_n(buf_2d_out_35_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_36),
    .if_full_n(buf_2d_out_36_full_n),
    .if_write(ap_channel_done_buf_2d_out_36),
    .if_dout(buf_2d_out_36_dout),
    .if_num_data_valid(buf_2d_out_36_num_data_valid),
    .if_fifo_cap(buf_2d_out_36_fifo_cap),
    .if_empty_n(buf_2d_out_36_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_37),
    .if_full_n(buf_2d_out_37_full_n),
    .if_write(ap_channel_done_buf_2d_out_37),
    .if_dout(buf_2d_out_37_dout),
    .if_num_data_valid(buf_2d_out_37_num_data_valid),
    .if_fifo_cap(buf_2d_out_37_fifo_cap),
    .if_empty_n(buf_2d_out_37_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_38),
    .if_full_n(buf_2d_out_38_full_n),
    .if_write(ap_channel_done_buf_2d_out_38),
    .if_dout(buf_2d_out_38_dout),
    .if_num_data_valid(buf_2d_out_38_num_data_valid),
    .if_fifo_cap(buf_2d_out_38_fifo_cap),
    .if_empty_n(buf_2d_out_38_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_39),
    .if_full_n(buf_2d_out_39_full_n),
    .if_write(ap_channel_done_buf_2d_out_39),
    .if_dout(buf_2d_out_39_dout),
    .if_num_data_valid(buf_2d_out_39_num_data_valid),
    .if_fifo_cap(buf_2d_out_39_fifo_cap),
    .if_empty_n(buf_2d_out_39_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_40),
    .if_full_n(buf_2d_out_40_full_n),
    .if_write(ap_channel_done_buf_2d_out_40),
    .if_dout(buf_2d_out_40_dout),
    .if_num_data_valid(buf_2d_out_40_num_data_valid),
    .if_fifo_cap(buf_2d_out_40_fifo_cap),
    .if_empty_n(buf_2d_out_40_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_41),
    .if_full_n(buf_2d_out_41_full_n),
    .if_write(ap_channel_done_buf_2d_out_41),
    .if_dout(buf_2d_out_41_dout),
    .if_num_data_valid(buf_2d_out_41_num_data_valid),
    .if_fifo_cap(buf_2d_out_41_fifo_cap),
    .if_empty_n(buf_2d_out_41_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_42),
    .if_full_n(buf_2d_out_42_full_n),
    .if_write(ap_channel_done_buf_2d_out_42),
    .if_dout(buf_2d_out_42_dout),
    .if_num_data_valid(buf_2d_out_42_num_data_valid),
    .if_fifo_cap(buf_2d_out_42_fifo_cap),
    .if_empty_n(buf_2d_out_42_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_43),
    .if_full_n(buf_2d_out_43_full_n),
    .if_write(ap_channel_done_buf_2d_out_43),
    .if_dout(buf_2d_out_43_dout),
    .if_num_data_valid(buf_2d_out_43_num_data_valid),
    .if_fifo_cap(buf_2d_out_43_fifo_cap),
    .if_empty_n(buf_2d_out_43_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_44),
    .if_full_n(buf_2d_out_44_full_n),
    .if_write(ap_channel_done_buf_2d_out_44),
    .if_dout(buf_2d_out_44_dout),
    .if_num_data_valid(buf_2d_out_44_num_data_valid),
    .if_fifo_cap(buf_2d_out_44_fifo_cap),
    .if_empty_n(buf_2d_out_44_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_45),
    .if_full_n(buf_2d_out_45_full_n),
    .if_write(ap_channel_done_buf_2d_out_45),
    .if_dout(buf_2d_out_45_dout),
    .if_num_data_valid(buf_2d_out_45_num_data_valid),
    .if_fifo_cap(buf_2d_out_45_fifo_cap),
    .if_empty_n(buf_2d_out_45_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_46_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_46),
    .if_full_n(buf_2d_out_46_full_n),
    .if_write(ap_channel_done_buf_2d_out_46),
    .if_dout(buf_2d_out_46_dout),
    .if_num_data_valid(buf_2d_out_46_num_data_valid),
    .if_fifo_cap(buf_2d_out_46_fifo_cap),
    .if_empty_n(buf_2d_out_46_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_47_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_47),
    .if_full_n(buf_2d_out_47_full_n),
    .if_write(ap_channel_done_buf_2d_out_47),
    .if_dout(buf_2d_out_47_dout),
    .if_num_data_valid(buf_2d_out_47_num_data_valid),
    .if_fifo_cap(buf_2d_out_47_fifo_cap),
    .if_empty_n(buf_2d_out_47_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_48_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_48),
    .if_full_n(buf_2d_out_48_full_n),
    .if_write(ap_channel_done_buf_2d_out_48),
    .if_dout(buf_2d_out_48_dout),
    .if_num_data_valid(buf_2d_out_48_num_data_valid),
    .if_fifo_cap(buf_2d_out_48_fifo_cap),
    .if_empty_n(buf_2d_out_48_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_49_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_49),
    .if_full_n(buf_2d_out_49_full_n),
    .if_write(ap_channel_done_buf_2d_out_49),
    .if_dout(buf_2d_out_49_dout),
    .if_num_data_valid(buf_2d_out_49_num_data_valid),
    .if_fifo_cap(buf_2d_out_49_fifo_cap),
    .if_empty_n(buf_2d_out_49_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_50_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_50),
    .if_full_n(buf_2d_out_50_full_n),
    .if_write(ap_channel_done_buf_2d_out_50),
    .if_dout(buf_2d_out_50_dout),
    .if_num_data_valid(buf_2d_out_50_num_data_valid),
    .if_fifo_cap(buf_2d_out_50_fifo_cap),
    .if_empty_n(buf_2d_out_50_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_51_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_51),
    .if_full_n(buf_2d_out_51_full_n),
    .if_write(ap_channel_done_buf_2d_out_51),
    .if_dout(buf_2d_out_51_dout),
    .if_num_data_valid(buf_2d_out_51_num_data_valid),
    .if_fifo_cap(buf_2d_out_51_fifo_cap),
    .if_empty_n(buf_2d_out_51_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_52_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_52),
    .if_full_n(buf_2d_out_52_full_n),
    .if_write(ap_channel_done_buf_2d_out_52),
    .if_dout(buf_2d_out_52_dout),
    .if_num_data_valid(buf_2d_out_52_num_data_valid),
    .if_fifo_cap(buf_2d_out_52_fifo_cap),
    .if_empty_n(buf_2d_out_52_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_53_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_53),
    .if_full_n(buf_2d_out_53_full_n),
    .if_write(ap_channel_done_buf_2d_out_53),
    .if_dout(buf_2d_out_53_dout),
    .if_num_data_valid(buf_2d_out_53_num_data_valid),
    .if_fifo_cap(buf_2d_out_53_fifo_cap),
    .if_empty_n(buf_2d_out_53_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_54_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_54),
    .if_full_n(buf_2d_out_54_full_n),
    .if_write(ap_channel_done_buf_2d_out_54),
    .if_dout(buf_2d_out_54_dout),
    .if_num_data_valid(buf_2d_out_54_num_data_valid),
    .if_fifo_cap(buf_2d_out_54_fifo_cap),
    .if_empty_n(buf_2d_out_54_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_55_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_55),
    .if_full_n(buf_2d_out_55_full_n),
    .if_write(ap_channel_done_buf_2d_out_55),
    .if_dout(buf_2d_out_55_dout),
    .if_num_data_valid(buf_2d_out_55_num_data_valid),
    .if_fifo_cap(buf_2d_out_55_fifo_cap),
    .if_empty_n(buf_2d_out_55_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_56_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_56),
    .if_full_n(buf_2d_out_56_full_n),
    .if_write(ap_channel_done_buf_2d_out_56),
    .if_dout(buf_2d_out_56_dout),
    .if_num_data_valid(buf_2d_out_56_num_data_valid),
    .if_fifo_cap(buf_2d_out_56_fifo_cap),
    .if_empty_n(buf_2d_out_56_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_57_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_57),
    .if_full_n(buf_2d_out_57_full_n),
    .if_write(ap_channel_done_buf_2d_out_57),
    .if_dout(buf_2d_out_57_dout),
    .if_num_data_valid(buf_2d_out_57_num_data_valid),
    .if_fifo_cap(buf_2d_out_57_fifo_cap),
    .if_empty_n(buf_2d_out_57_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_58_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_58),
    .if_full_n(buf_2d_out_58_full_n),
    .if_write(ap_channel_done_buf_2d_out_58),
    .if_dout(buf_2d_out_58_dout),
    .if_num_data_valid(buf_2d_out_58_num_data_valid),
    .if_fifo_cap(buf_2d_out_58_fifo_cap),
    .if_empty_n(buf_2d_out_58_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_59_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_59),
    .if_full_n(buf_2d_out_59_full_n),
    .if_write(ap_channel_done_buf_2d_out_59),
    .if_dout(buf_2d_out_59_dout),
    .if_num_data_valid(buf_2d_out_59_num_data_valid),
    .if_fifo_cap(buf_2d_out_59_fifo_cap),
    .if_empty_n(buf_2d_out_59_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_60_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_60),
    .if_full_n(buf_2d_out_60_full_n),
    .if_write(ap_channel_done_buf_2d_out_60),
    .if_dout(buf_2d_out_60_dout),
    .if_num_data_valid(buf_2d_out_60_num_data_valid),
    .if_fifo_cap(buf_2d_out_60_fifo_cap),
    .if_empty_n(buf_2d_out_60_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_61_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_61),
    .if_full_n(buf_2d_out_61_full_n),
    .if_write(ap_channel_done_buf_2d_out_61),
    .if_dout(buf_2d_out_61_dout),
    .if_num_data_valid(buf_2d_out_61_num_data_valid),
    .if_fifo_cap(buf_2d_out_61_fifo_cap),
    .if_empty_n(buf_2d_out_61_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_62_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_62),
    .if_full_n(buf_2d_out_62_full_n),
    .if_write(ap_channel_done_buf_2d_out_62),
    .if_dout(buf_2d_out_62_dout),
    .if_num_data_valid(buf_2d_out_62_num_data_valid),
    .if_fifo_cap(buf_2d_out_62_fifo_cap),
    .if_empty_n(buf_2d_out_62_empty_n),
    .if_read(write_data_U0_ap_ready)
);

dct_fifo_w16_d2_S buf_2d_out_63_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dct_2d_U0_ap_return_63),
    .if_full_n(buf_2d_out_63_full_n),
    .if_write(ap_channel_done_buf_2d_out_63),
    .if_dout(buf_2d_out_63_dout),
    .if_num_data_valid(buf_2d_out_63_num_data_valid),
    .if_fifo_cap(buf_2d_out_63_fifo_cap),
    .if_empty_n(buf_2d_out_63_empty_n),
    .if_read(write_data_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in <= ap_sync_channel_write_buf_2d_in;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_1 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_1 <= ap_sync_channel_write_buf_2d_in_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_10 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_10 <= ap_sync_channel_write_buf_2d_in_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_11 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_11 <= ap_sync_channel_write_buf_2d_in_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_12 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_12 <= ap_sync_channel_write_buf_2d_in_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_13 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_13 <= ap_sync_channel_write_buf_2d_in_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_14 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_14 <= ap_sync_channel_write_buf_2d_in_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_15 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_15 <= ap_sync_channel_write_buf_2d_in_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_16 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_16 <= ap_sync_channel_write_buf_2d_in_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_17 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_17 <= ap_sync_channel_write_buf_2d_in_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_18 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_18 <= ap_sync_channel_write_buf_2d_in_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_19 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_19 <= ap_sync_channel_write_buf_2d_in_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_2 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_2 <= ap_sync_channel_write_buf_2d_in_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_20 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_20 <= ap_sync_channel_write_buf_2d_in_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_21 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_21 <= ap_sync_channel_write_buf_2d_in_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_22 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_22 <= ap_sync_channel_write_buf_2d_in_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_23 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_23 <= ap_sync_channel_write_buf_2d_in_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_24 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_24 <= ap_sync_channel_write_buf_2d_in_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_25 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_25 <= ap_sync_channel_write_buf_2d_in_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_26 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_26 <= ap_sync_channel_write_buf_2d_in_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_27 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_27 <= ap_sync_channel_write_buf_2d_in_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_28 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_28 <= ap_sync_channel_write_buf_2d_in_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_29 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_29 <= ap_sync_channel_write_buf_2d_in_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_3 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_3 <= ap_sync_channel_write_buf_2d_in_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_30 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_30 <= ap_sync_channel_write_buf_2d_in_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_31 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_31 <= ap_sync_channel_write_buf_2d_in_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_32 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_32 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_32 <= ap_sync_channel_write_buf_2d_in_32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_33 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_33 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_33 <= ap_sync_channel_write_buf_2d_in_33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_34 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_34 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_34 <= ap_sync_channel_write_buf_2d_in_34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_35 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_35 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_35 <= ap_sync_channel_write_buf_2d_in_35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_36 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_36 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_36 <= ap_sync_channel_write_buf_2d_in_36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_37 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_37 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_37 <= ap_sync_channel_write_buf_2d_in_37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_38 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_38 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_38 <= ap_sync_channel_write_buf_2d_in_38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_39 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_39 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_39 <= ap_sync_channel_write_buf_2d_in_39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_4 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_4 <= ap_sync_channel_write_buf_2d_in_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_40 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_40 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_40 <= ap_sync_channel_write_buf_2d_in_40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_41 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_41 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_41 <= ap_sync_channel_write_buf_2d_in_41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_42 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_42 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_42 <= ap_sync_channel_write_buf_2d_in_42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_43 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_43 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_43 <= ap_sync_channel_write_buf_2d_in_43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_44 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_44 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_44 <= ap_sync_channel_write_buf_2d_in_44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_45 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_45 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_45 <= ap_sync_channel_write_buf_2d_in_45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_46 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_46 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_46 <= ap_sync_channel_write_buf_2d_in_46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_47 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_47 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_47 <= ap_sync_channel_write_buf_2d_in_47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_48 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_48 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_48 <= ap_sync_channel_write_buf_2d_in_48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_49 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_49 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_49 <= ap_sync_channel_write_buf_2d_in_49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_5 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_5 <= ap_sync_channel_write_buf_2d_in_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_50 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_50 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_50 <= ap_sync_channel_write_buf_2d_in_50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_51 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_51 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_51 <= ap_sync_channel_write_buf_2d_in_51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_52 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_52 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_52 <= ap_sync_channel_write_buf_2d_in_52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_53 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_53 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_53 <= ap_sync_channel_write_buf_2d_in_53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_54 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_54 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_54 <= ap_sync_channel_write_buf_2d_in_54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_55 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_55 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_55 <= ap_sync_channel_write_buf_2d_in_55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_56 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_56 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_56 <= ap_sync_channel_write_buf_2d_in_56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_57 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_57 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_57 <= ap_sync_channel_write_buf_2d_in_57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_58 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_58 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_58 <= ap_sync_channel_write_buf_2d_in_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_59 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_59 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_59 <= ap_sync_channel_write_buf_2d_in_59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_6 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_6 <= ap_sync_channel_write_buf_2d_in_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_60 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_60 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_60 <= ap_sync_channel_write_buf_2d_in_60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_61 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_61 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_61 <= ap_sync_channel_write_buf_2d_in_61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_62 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_62 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_62 <= ap_sync_channel_write_buf_2d_in_62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_63 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_63 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_63 <= ap_sync_channel_write_buf_2d_in_63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_7 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_7 <= ap_sync_channel_write_buf_2d_in_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_8 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_8 <= ap_sync_channel_write_buf_2d_in_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_in_9 <= 1'b0;
    end else begin
        if (((read_data_U0_ap_done & read_data_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_in_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_in_9 <= ap_sync_channel_write_buf_2d_in_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out <= ap_sync_channel_write_buf_2d_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_1 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_1 <= ap_sync_channel_write_buf_2d_out_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_10 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_10 <= ap_sync_channel_write_buf_2d_out_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_11 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_11 <= ap_sync_channel_write_buf_2d_out_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_12 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_12 <= ap_sync_channel_write_buf_2d_out_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_13 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_13 <= ap_sync_channel_write_buf_2d_out_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_14 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_14 <= ap_sync_channel_write_buf_2d_out_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_15 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_15 <= ap_sync_channel_write_buf_2d_out_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_16 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_16 <= ap_sync_channel_write_buf_2d_out_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_17 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_17 <= ap_sync_channel_write_buf_2d_out_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_18 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_18 <= ap_sync_channel_write_buf_2d_out_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_19 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_19 <= ap_sync_channel_write_buf_2d_out_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_2 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_2 <= ap_sync_channel_write_buf_2d_out_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_20 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_20 <= ap_sync_channel_write_buf_2d_out_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_21 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_21 <= ap_sync_channel_write_buf_2d_out_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_22 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_22 <= ap_sync_channel_write_buf_2d_out_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_23 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_23 <= ap_sync_channel_write_buf_2d_out_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_24 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_24 <= ap_sync_channel_write_buf_2d_out_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_25 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_25 <= ap_sync_channel_write_buf_2d_out_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_26 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_26 <= ap_sync_channel_write_buf_2d_out_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_27 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_27 <= ap_sync_channel_write_buf_2d_out_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_28 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_28 <= ap_sync_channel_write_buf_2d_out_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_29 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_29 <= ap_sync_channel_write_buf_2d_out_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_3 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_3 <= ap_sync_channel_write_buf_2d_out_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_30 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_30 <= ap_sync_channel_write_buf_2d_out_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_31 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_31 <= ap_sync_channel_write_buf_2d_out_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_32 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_32 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_32 <= ap_sync_channel_write_buf_2d_out_32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_33 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_33 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_33 <= ap_sync_channel_write_buf_2d_out_33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_34 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_34 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_34 <= ap_sync_channel_write_buf_2d_out_34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_35 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_35 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_35 <= ap_sync_channel_write_buf_2d_out_35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_36 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_36 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_36 <= ap_sync_channel_write_buf_2d_out_36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_37 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_37 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_37 <= ap_sync_channel_write_buf_2d_out_37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_38 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_38 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_38 <= ap_sync_channel_write_buf_2d_out_38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_39 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_39 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_39 <= ap_sync_channel_write_buf_2d_out_39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_4 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_4 <= ap_sync_channel_write_buf_2d_out_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_40 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_40 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_40 <= ap_sync_channel_write_buf_2d_out_40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_41 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_41 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_41 <= ap_sync_channel_write_buf_2d_out_41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_42 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_42 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_42 <= ap_sync_channel_write_buf_2d_out_42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_43 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_43 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_43 <= ap_sync_channel_write_buf_2d_out_43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_44 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_44 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_44 <= ap_sync_channel_write_buf_2d_out_44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_45 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_45 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_45 <= ap_sync_channel_write_buf_2d_out_45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_46 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_46 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_46 <= ap_sync_channel_write_buf_2d_out_46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_47 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_47 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_47 <= ap_sync_channel_write_buf_2d_out_47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_48 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_48 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_48 <= ap_sync_channel_write_buf_2d_out_48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_49 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_49 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_49 <= ap_sync_channel_write_buf_2d_out_49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_5 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_5 <= ap_sync_channel_write_buf_2d_out_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_50 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_50 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_50 <= ap_sync_channel_write_buf_2d_out_50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_51 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_51 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_51 <= ap_sync_channel_write_buf_2d_out_51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_52 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_52 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_52 <= ap_sync_channel_write_buf_2d_out_52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_53 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_53 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_53 <= ap_sync_channel_write_buf_2d_out_53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_54 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_54 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_54 <= ap_sync_channel_write_buf_2d_out_54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_55 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_55 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_55 <= ap_sync_channel_write_buf_2d_out_55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_56 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_56 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_56 <= ap_sync_channel_write_buf_2d_out_56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_57 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_57 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_57 <= ap_sync_channel_write_buf_2d_out_57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_58 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_58 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_58 <= ap_sync_channel_write_buf_2d_out_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_59 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_59 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_59 <= ap_sync_channel_write_buf_2d_out_59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_6 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_6 <= ap_sync_channel_write_buf_2d_out_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_60 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_60 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_60 <= ap_sync_channel_write_buf_2d_out_60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_61 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_61 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_61 <= ap_sync_channel_write_buf_2d_out_61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_62 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_62 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_62 <= ap_sync_channel_write_buf_2d_out_62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_63 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_63 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_63 <= ap_sync_channel_write_buf_2d_out_63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_7 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_7 <= ap_sync_channel_write_buf_2d_out_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_8 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_8 <= ap_sync_channel_write_buf_2d_out_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_buf_2d_out_9 <= 1'b0;
    end else begin
        if (((dct_2d_U0_ap_done & dct_2d_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_buf_2d_out_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_buf_2d_out_9 <= ap_sync_channel_write_buf_2d_out_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_read_data_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_data_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_data_U0_ap_ready <= ap_sync_read_data_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

assign ap_channel_done_buf_2d_in = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in ^ 1'b1));

assign ap_channel_done_buf_2d_in_1 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_1 ^ 1'b1));

assign ap_channel_done_buf_2d_in_10 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_10 ^ 1'b1));

assign ap_channel_done_buf_2d_in_11 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_11 ^ 1'b1));

assign ap_channel_done_buf_2d_in_12 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_12 ^ 1'b1));

assign ap_channel_done_buf_2d_in_13 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_13 ^ 1'b1));

assign ap_channel_done_buf_2d_in_14 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_14 ^ 1'b1));

assign ap_channel_done_buf_2d_in_15 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_15 ^ 1'b1));

assign ap_channel_done_buf_2d_in_16 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_16 ^ 1'b1));

assign ap_channel_done_buf_2d_in_17 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_17 ^ 1'b1));

assign ap_channel_done_buf_2d_in_18 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_18 ^ 1'b1));

assign ap_channel_done_buf_2d_in_19 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_19 ^ 1'b1));

assign ap_channel_done_buf_2d_in_2 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_2 ^ 1'b1));

assign ap_channel_done_buf_2d_in_20 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_20 ^ 1'b1));

assign ap_channel_done_buf_2d_in_21 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_21 ^ 1'b1));

assign ap_channel_done_buf_2d_in_22 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_22 ^ 1'b1));

assign ap_channel_done_buf_2d_in_23 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_23 ^ 1'b1));

assign ap_channel_done_buf_2d_in_24 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_24 ^ 1'b1));

assign ap_channel_done_buf_2d_in_25 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_25 ^ 1'b1));

assign ap_channel_done_buf_2d_in_26 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_26 ^ 1'b1));

assign ap_channel_done_buf_2d_in_27 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_27 ^ 1'b1));

assign ap_channel_done_buf_2d_in_28 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_28 ^ 1'b1));

assign ap_channel_done_buf_2d_in_29 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_29 ^ 1'b1));

assign ap_channel_done_buf_2d_in_3 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_3 ^ 1'b1));

assign ap_channel_done_buf_2d_in_30 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_30 ^ 1'b1));

assign ap_channel_done_buf_2d_in_31 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_31 ^ 1'b1));

assign ap_channel_done_buf_2d_in_32 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_32 ^ 1'b1));

assign ap_channel_done_buf_2d_in_33 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_33 ^ 1'b1));

assign ap_channel_done_buf_2d_in_34 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_34 ^ 1'b1));

assign ap_channel_done_buf_2d_in_35 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_35 ^ 1'b1));

assign ap_channel_done_buf_2d_in_36 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_36 ^ 1'b1));

assign ap_channel_done_buf_2d_in_37 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_37 ^ 1'b1));

assign ap_channel_done_buf_2d_in_38 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_38 ^ 1'b1));

assign ap_channel_done_buf_2d_in_39 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_39 ^ 1'b1));

assign ap_channel_done_buf_2d_in_4 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_4 ^ 1'b1));

assign ap_channel_done_buf_2d_in_40 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_40 ^ 1'b1));

assign ap_channel_done_buf_2d_in_41 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_41 ^ 1'b1));

assign ap_channel_done_buf_2d_in_42 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_42 ^ 1'b1));

assign ap_channel_done_buf_2d_in_43 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_43 ^ 1'b1));

assign ap_channel_done_buf_2d_in_44 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_44 ^ 1'b1));

assign ap_channel_done_buf_2d_in_45 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_45 ^ 1'b1));

assign ap_channel_done_buf_2d_in_46 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_46 ^ 1'b1));

assign ap_channel_done_buf_2d_in_47 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_47 ^ 1'b1));

assign ap_channel_done_buf_2d_in_48 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_48 ^ 1'b1));

assign ap_channel_done_buf_2d_in_49 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_49 ^ 1'b1));

assign ap_channel_done_buf_2d_in_5 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_5 ^ 1'b1));

assign ap_channel_done_buf_2d_in_50 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_50 ^ 1'b1));

assign ap_channel_done_buf_2d_in_51 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_51 ^ 1'b1));

assign ap_channel_done_buf_2d_in_52 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_52 ^ 1'b1));

assign ap_channel_done_buf_2d_in_53 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_53 ^ 1'b1));

assign ap_channel_done_buf_2d_in_54 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_54 ^ 1'b1));

assign ap_channel_done_buf_2d_in_55 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_55 ^ 1'b1));

assign ap_channel_done_buf_2d_in_56 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_56 ^ 1'b1));

assign ap_channel_done_buf_2d_in_57 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_57 ^ 1'b1));

assign ap_channel_done_buf_2d_in_58 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_58 ^ 1'b1));

assign ap_channel_done_buf_2d_in_59 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_59 ^ 1'b1));

assign ap_channel_done_buf_2d_in_6 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_6 ^ 1'b1));

assign ap_channel_done_buf_2d_in_60 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_60 ^ 1'b1));

assign ap_channel_done_buf_2d_in_61 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_61 ^ 1'b1));

assign ap_channel_done_buf_2d_in_62 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_62 ^ 1'b1));

assign ap_channel_done_buf_2d_in_63 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_63 ^ 1'b1));

assign ap_channel_done_buf_2d_in_7 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_7 ^ 1'b1));

assign ap_channel_done_buf_2d_in_8 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_8 ^ 1'b1));

assign ap_channel_done_buf_2d_in_9 = (read_data_U0_ap_done & (ap_sync_reg_channel_write_buf_2d_in_9 ^ 1'b1));

assign ap_channel_done_buf_2d_out = ((ap_sync_reg_channel_write_buf_2d_out ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_1 = ((ap_sync_reg_channel_write_buf_2d_out_1 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_10 = ((ap_sync_reg_channel_write_buf_2d_out_10 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_11 = ((ap_sync_reg_channel_write_buf_2d_out_11 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_12 = ((ap_sync_reg_channel_write_buf_2d_out_12 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_13 = ((ap_sync_reg_channel_write_buf_2d_out_13 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_14 = ((ap_sync_reg_channel_write_buf_2d_out_14 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_15 = ((ap_sync_reg_channel_write_buf_2d_out_15 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_16 = ((ap_sync_reg_channel_write_buf_2d_out_16 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_17 = ((ap_sync_reg_channel_write_buf_2d_out_17 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_18 = ((ap_sync_reg_channel_write_buf_2d_out_18 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_19 = ((ap_sync_reg_channel_write_buf_2d_out_19 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_2 = ((ap_sync_reg_channel_write_buf_2d_out_2 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_20 = ((ap_sync_reg_channel_write_buf_2d_out_20 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_21 = ((ap_sync_reg_channel_write_buf_2d_out_21 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_22 = ((ap_sync_reg_channel_write_buf_2d_out_22 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_23 = ((ap_sync_reg_channel_write_buf_2d_out_23 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_24 = ((ap_sync_reg_channel_write_buf_2d_out_24 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_25 = ((ap_sync_reg_channel_write_buf_2d_out_25 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_26 = ((ap_sync_reg_channel_write_buf_2d_out_26 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_27 = ((ap_sync_reg_channel_write_buf_2d_out_27 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_28 = ((ap_sync_reg_channel_write_buf_2d_out_28 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_29 = ((ap_sync_reg_channel_write_buf_2d_out_29 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_3 = ((ap_sync_reg_channel_write_buf_2d_out_3 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_30 = ((ap_sync_reg_channel_write_buf_2d_out_30 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_31 = ((ap_sync_reg_channel_write_buf_2d_out_31 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_32 = ((ap_sync_reg_channel_write_buf_2d_out_32 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_33 = ((ap_sync_reg_channel_write_buf_2d_out_33 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_34 = ((ap_sync_reg_channel_write_buf_2d_out_34 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_35 = ((ap_sync_reg_channel_write_buf_2d_out_35 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_36 = ((ap_sync_reg_channel_write_buf_2d_out_36 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_37 = ((ap_sync_reg_channel_write_buf_2d_out_37 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_38 = ((ap_sync_reg_channel_write_buf_2d_out_38 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_39 = ((ap_sync_reg_channel_write_buf_2d_out_39 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_4 = ((ap_sync_reg_channel_write_buf_2d_out_4 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_40 = ((ap_sync_reg_channel_write_buf_2d_out_40 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_41 = ((ap_sync_reg_channel_write_buf_2d_out_41 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_42 = ((ap_sync_reg_channel_write_buf_2d_out_42 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_43 = ((ap_sync_reg_channel_write_buf_2d_out_43 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_44 = ((ap_sync_reg_channel_write_buf_2d_out_44 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_45 = ((ap_sync_reg_channel_write_buf_2d_out_45 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_46 = ((ap_sync_reg_channel_write_buf_2d_out_46 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_47 = ((ap_sync_reg_channel_write_buf_2d_out_47 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_48 = ((ap_sync_reg_channel_write_buf_2d_out_48 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_49 = ((ap_sync_reg_channel_write_buf_2d_out_49 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_5 = ((ap_sync_reg_channel_write_buf_2d_out_5 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_50 = ((ap_sync_reg_channel_write_buf_2d_out_50 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_51 = ((ap_sync_reg_channel_write_buf_2d_out_51 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_52 = ((ap_sync_reg_channel_write_buf_2d_out_52 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_53 = ((ap_sync_reg_channel_write_buf_2d_out_53 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_54 = ((ap_sync_reg_channel_write_buf_2d_out_54 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_55 = ((ap_sync_reg_channel_write_buf_2d_out_55 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_56 = ((ap_sync_reg_channel_write_buf_2d_out_56 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_57 = ((ap_sync_reg_channel_write_buf_2d_out_57 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_58 = ((ap_sync_reg_channel_write_buf_2d_out_58 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_59 = ((ap_sync_reg_channel_write_buf_2d_out_59 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_6 = ((ap_sync_reg_channel_write_buf_2d_out_6 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_60 = ((ap_sync_reg_channel_write_buf_2d_out_60 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_61 = ((ap_sync_reg_channel_write_buf_2d_out_61 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_62 = ((ap_sync_reg_channel_write_buf_2d_out_62 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_63 = ((ap_sync_reg_channel_write_buf_2d_out_63 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_7 = ((ap_sync_reg_channel_write_buf_2d_out_7 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_8 = ((ap_sync_reg_channel_write_buf_2d_out_8 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_channel_done_buf_2d_out_9 = ((ap_sync_reg_channel_write_buf_2d_out_9 ^ 1'b1) & dct_2d_U0_ap_done);

assign ap_done = write_data_U0_ap_done;

assign ap_idle = (write_data_U0_ap_idle & read_data_U0_ap_idle & (buf_2d_out_63_empty_n ^ 1'b1) & (buf_2d_out_62_empty_n ^ 1'b1) & (buf_2d_out_61_empty_n ^ 1'b1) & (buf_2d_out_60_empty_n ^ 1'b1) & (buf_2d_out_59_empty_n ^ 1'b1) & (buf_2d_out_58_empty_n ^ 1'b1) & (buf_2d_out_57_empty_n ^ 1'b1) & (buf_2d_out_56_empty_n ^ 1'b1) & (buf_2d_out_55_empty_n ^ 1'b1) & (buf_2d_out_54_empty_n ^ 1'b1) & (buf_2d_out_53_empty_n ^ 1'b1) & (buf_2d_out_52_empty_n ^ 1'b1) & (buf_2d_out_51_empty_n ^ 1'b1) & (buf_2d_out_50_empty_n ^ 1'b1) & (buf_2d_out_49_empty_n ^ 1'b1) & (buf_2d_out_48_empty_n ^ 1'b1) & (buf_2d_out_47_empty_n ^ 1'b1) & (buf_2d_out_46_empty_n ^ 1'b1) & (buf_2d_out_45_empty_n ^ 1'b1) & (buf_2d_out_44_empty_n ^ 1'b1) & (buf_2d_out_43_empty_n ^ 1'b1) & (buf_2d_out_42_empty_n ^ 1'b1) & (buf_2d_out_41_empty_n ^ 1'b1) & (buf_2d_out_40_empty_n ^ 1'b1) & (buf_2d_out_39_empty_n ^ 1'b1) & (buf_2d_out_38_empty_n ^ 1'b1) & (buf_2d_out_37_empty_n ^ 1'b1) & (buf_2d_out_36_empty_n ^ 1'b1) & (buf_2d_out_35_empty_n ^ 1'b1) & (buf_2d_out_34_empty_n ^ 1'b1) & (buf_2d_out_33_empty_n ^ 1'b1) & (buf_2d_out_32_empty_n ^ 1'b1) & (buf_2d_out_31_empty_n ^ 1'b1) & (buf_2d_out_30_empty_n ^ 1'b1) & (buf_2d_out_29_empty_n ^ 1'b1) & (buf_2d_out_28_empty_n ^ 1'b1) & (buf_2d_out_27_empty_n ^ 1'b1) & (buf_2d_out_26_empty_n ^ 1'b1) & (buf_2d_out_25_empty_n ^ 1'b1) & (buf_2d_out_24_empty_n ^ 1'b1) & (buf_2d_out_23_empty_n ^ 1'b1) & (buf_2d_out_22_empty_n ^ 1'b1) & (buf_2d_out_21_empty_n ^ 1'b1) & (buf_2d_out_20_empty_n ^ 1'b1) & (buf_2d_out_19_empty_n ^ 1'b1) & (buf_2d_out_18_empty_n ^ 1'b1) & (buf_2d_out_17_empty_n ^ 1'b1) & (buf_2d_out_16_empty_n ^ 1'b1) & (buf_2d_out_15_empty_n ^ 1'b1) & (buf_2d_out_14_empty_n ^ 1'b1) & (buf_2d_out_13_empty_n ^ 1'b1) & (buf_2d_out_12_empty_n ^ 1'b1) & (buf_2d_out_11_empty_n ^ 1'b1) & (buf_2d_out_10_empty_n ^ 1'b1) & (buf_2d_out_9_empty_n ^ 1'b1) & (buf_2d_out_8_empty_n ^ 1'b1) & (buf_2d_out_7_empty_n ^ 1'b1) & (buf_2d_out_6_empty_n ^ 1'b1) & (buf_2d_out_5_empty_n ^ 1'b1) & (buf_2d_out_4_empty_n ^ 1'b1) & (buf_2d_out_3_empty_n ^ 1'b1) & (buf_2d_out_2_empty_n ^ 1'b1) & (buf_2d_out_1_empty_n ^ 1'b1) & (buf_2d_out_empty_n ^ 1'b1) & (buf_2d_in_63_empty_n ^ 1'b1) & (buf_2d_in_62_empty_n ^ 1'b1) & (buf_2d_in_61_empty_n ^ 1'b1) & (buf_2d_in_60_empty_n ^ 1'b1) & (buf_2d_in_59_empty_n ^ 1'b1) & (buf_2d_in_58_empty_n ^ 1'b1) & (buf_2d_in_57_empty_n ^ 1'b1) & (buf_2d_in_56_empty_n ^ 1'b1) & (buf_2d_in_55_empty_n ^ 1'b1) & (buf_2d_in_54_empty_n ^ 1'b1) & (buf_2d_in_53_empty_n ^ 1'b1) & (buf_2d_in_52_empty_n ^ 1'b1) & (buf_2d_in_51_empty_n ^ 1'b1) & (buf_2d_in_50_empty_n ^ 1'b1) & (buf_2d_in_49_empty_n ^ 1'b1) & (buf_2d_in_48_empty_n ^ 1'b1) & (buf_2d_in_47_empty_n ^ 1'b1) & (buf_2d_in_46_empty_n ^ 1'b1) & (buf_2d_in_45_empty_n ^ 1'b1) & (buf_2d_in_44_empty_n ^ 1'b1) & (buf_2d_in_43_empty_n ^ 1'b1) & (buf_2d_in_42_empty_n ^ 1'b1) & (buf_2d_in_41_empty_n ^ 1'b1) & (buf_2d_in_40_empty_n ^ 1'b1) & (buf_2d_in_39_empty_n ^ 1'b1) & (buf_2d_in_38_empty_n ^ 1'b1) & (buf_2d_in_37_empty_n ^ 1'b1) & (buf_2d_in_36_empty_n ^ 1'b1) & (buf_2d_in_35_empty_n ^ 1'b1) & (buf_2d_in_34_empty_n ^ 1'b1) & (buf_2d_in_33_empty_n ^ 1'b1) & (buf_2d_in_32_empty_n ^ 1'b1) & (buf_2d_in_31_empty_n ^ 1'b1) & (buf_2d_in_30_empty_n ^ 1'b1) & (buf_2d_in_29_empty_n ^ 1'b1) & (buf_2d_in_28_empty_n ^ 1'b1) & (buf_2d_in_27_empty_n ^ 1'b1) & (buf_2d_in_26_empty_n ^ 1'b1) & (buf_2d_in_25_empty_n ^ 1'b1) & (buf_2d_in_24_empty_n ^ 1'b1) & (buf_2d_in_23_empty_n ^ 1'b1) & (buf_2d_in_22_empty_n ^ 1'b1) & (buf_2d_in_21_empty_n ^ 1'b1) & (buf_2d_in_20_empty_n ^ 1'b1) & (buf_2d_in_19_empty_n ^ 1'b1) & (buf_2d_in_18_empty_n ^ 1'b1) & (buf_2d_in_17_empty_n ^ 1'b1) & (buf_2d_in_16_empty_n ^ 1'b1) & (buf_2d_in_15_empty_n ^ 1'b1) & (buf_2d_in_14_empty_n ^ 1'b1) & (buf_2d_in_13_empty_n ^ 1'b1) & (buf_2d_in_12_empty_n ^ 1'b1) & (buf_2d_in_11_empty_n ^ 1'b1) & (buf_2d_in_10_empty_n ^ 1'b1) & (buf_2d_in_9_empty_n ^ 1'b1) & (buf_2d_in_8_empty_n ^ 1'b1) & (buf_2d_in_7_empty_n ^ 1'b1) & (buf_2d_in_6_empty_n ^ 1'b1) & (buf_2d_in_5_empty_n ^ 1'b1) & (buf_2d_in_4_empty_n ^ 1'b1) & (buf_2d_in_3_empty_n ^ 1'b1) & (buf_2d_in_2_empty_n ^ 1'b1) & (buf_2d_in_1_empty_n ^ 1'b1) & (buf_2d_in_empty_n ^ 1'b1) & entry_proc_U0_ap_idle & dct_2d_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_channel_write_buf_2d_in = ((buf_2d_in_full_n & ap_channel_done_buf_2d_in) | ap_sync_reg_channel_write_buf_2d_in);

assign ap_sync_channel_write_buf_2d_in_1 = ((buf_2d_in_1_full_n & ap_channel_done_buf_2d_in_1) | ap_sync_reg_channel_write_buf_2d_in_1);

assign ap_sync_channel_write_buf_2d_in_10 = ((buf_2d_in_10_full_n & ap_channel_done_buf_2d_in_10) | ap_sync_reg_channel_write_buf_2d_in_10);

assign ap_sync_channel_write_buf_2d_in_11 = ((buf_2d_in_11_full_n & ap_channel_done_buf_2d_in_11) | ap_sync_reg_channel_write_buf_2d_in_11);

assign ap_sync_channel_write_buf_2d_in_12 = ((buf_2d_in_12_full_n & ap_channel_done_buf_2d_in_12) | ap_sync_reg_channel_write_buf_2d_in_12);

assign ap_sync_channel_write_buf_2d_in_13 = ((buf_2d_in_13_full_n & ap_channel_done_buf_2d_in_13) | ap_sync_reg_channel_write_buf_2d_in_13);

assign ap_sync_channel_write_buf_2d_in_14 = ((buf_2d_in_14_full_n & ap_channel_done_buf_2d_in_14) | ap_sync_reg_channel_write_buf_2d_in_14);

assign ap_sync_channel_write_buf_2d_in_15 = ((buf_2d_in_15_full_n & ap_channel_done_buf_2d_in_15) | ap_sync_reg_channel_write_buf_2d_in_15);

assign ap_sync_channel_write_buf_2d_in_16 = ((buf_2d_in_16_full_n & ap_channel_done_buf_2d_in_16) | ap_sync_reg_channel_write_buf_2d_in_16);

assign ap_sync_channel_write_buf_2d_in_17 = ((buf_2d_in_17_full_n & ap_channel_done_buf_2d_in_17) | ap_sync_reg_channel_write_buf_2d_in_17);

assign ap_sync_channel_write_buf_2d_in_18 = ((buf_2d_in_18_full_n & ap_channel_done_buf_2d_in_18) | ap_sync_reg_channel_write_buf_2d_in_18);

assign ap_sync_channel_write_buf_2d_in_19 = ((buf_2d_in_19_full_n & ap_channel_done_buf_2d_in_19) | ap_sync_reg_channel_write_buf_2d_in_19);

assign ap_sync_channel_write_buf_2d_in_2 = ((buf_2d_in_2_full_n & ap_channel_done_buf_2d_in_2) | ap_sync_reg_channel_write_buf_2d_in_2);

assign ap_sync_channel_write_buf_2d_in_20 = ((buf_2d_in_20_full_n & ap_channel_done_buf_2d_in_20) | ap_sync_reg_channel_write_buf_2d_in_20);

assign ap_sync_channel_write_buf_2d_in_21 = ((buf_2d_in_21_full_n & ap_channel_done_buf_2d_in_21) | ap_sync_reg_channel_write_buf_2d_in_21);

assign ap_sync_channel_write_buf_2d_in_22 = ((buf_2d_in_22_full_n & ap_channel_done_buf_2d_in_22) | ap_sync_reg_channel_write_buf_2d_in_22);

assign ap_sync_channel_write_buf_2d_in_23 = ((buf_2d_in_23_full_n & ap_channel_done_buf_2d_in_23) | ap_sync_reg_channel_write_buf_2d_in_23);

assign ap_sync_channel_write_buf_2d_in_24 = ((buf_2d_in_24_full_n & ap_channel_done_buf_2d_in_24) | ap_sync_reg_channel_write_buf_2d_in_24);

assign ap_sync_channel_write_buf_2d_in_25 = ((buf_2d_in_25_full_n & ap_channel_done_buf_2d_in_25) | ap_sync_reg_channel_write_buf_2d_in_25);

assign ap_sync_channel_write_buf_2d_in_26 = ((buf_2d_in_26_full_n & ap_channel_done_buf_2d_in_26) | ap_sync_reg_channel_write_buf_2d_in_26);

assign ap_sync_channel_write_buf_2d_in_27 = ((buf_2d_in_27_full_n & ap_channel_done_buf_2d_in_27) | ap_sync_reg_channel_write_buf_2d_in_27);

assign ap_sync_channel_write_buf_2d_in_28 = ((buf_2d_in_28_full_n & ap_channel_done_buf_2d_in_28) | ap_sync_reg_channel_write_buf_2d_in_28);

assign ap_sync_channel_write_buf_2d_in_29 = ((buf_2d_in_29_full_n & ap_channel_done_buf_2d_in_29) | ap_sync_reg_channel_write_buf_2d_in_29);

assign ap_sync_channel_write_buf_2d_in_3 = ((buf_2d_in_3_full_n & ap_channel_done_buf_2d_in_3) | ap_sync_reg_channel_write_buf_2d_in_3);

assign ap_sync_channel_write_buf_2d_in_30 = ((buf_2d_in_30_full_n & ap_channel_done_buf_2d_in_30) | ap_sync_reg_channel_write_buf_2d_in_30);

assign ap_sync_channel_write_buf_2d_in_31 = ((buf_2d_in_31_full_n & ap_channel_done_buf_2d_in_31) | ap_sync_reg_channel_write_buf_2d_in_31);

assign ap_sync_channel_write_buf_2d_in_32 = ((buf_2d_in_32_full_n & ap_channel_done_buf_2d_in_32) | ap_sync_reg_channel_write_buf_2d_in_32);

assign ap_sync_channel_write_buf_2d_in_33 = ((buf_2d_in_33_full_n & ap_channel_done_buf_2d_in_33) | ap_sync_reg_channel_write_buf_2d_in_33);

assign ap_sync_channel_write_buf_2d_in_34 = ((buf_2d_in_34_full_n & ap_channel_done_buf_2d_in_34) | ap_sync_reg_channel_write_buf_2d_in_34);

assign ap_sync_channel_write_buf_2d_in_35 = ((buf_2d_in_35_full_n & ap_channel_done_buf_2d_in_35) | ap_sync_reg_channel_write_buf_2d_in_35);

assign ap_sync_channel_write_buf_2d_in_36 = ((buf_2d_in_36_full_n & ap_channel_done_buf_2d_in_36) | ap_sync_reg_channel_write_buf_2d_in_36);

assign ap_sync_channel_write_buf_2d_in_37 = ((buf_2d_in_37_full_n & ap_channel_done_buf_2d_in_37) | ap_sync_reg_channel_write_buf_2d_in_37);

assign ap_sync_channel_write_buf_2d_in_38 = ((buf_2d_in_38_full_n & ap_channel_done_buf_2d_in_38) | ap_sync_reg_channel_write_buf_2d_in_38);

assign ap_sync_channel_write_buf_2d_in_39 = ((buf_2d_in_39_full_n & ap_channel_done_buf_2d_in_39) | ap_sync_reg_channel_write_buf_2d_in_39);

assign ap_sync_channel_write_buf_2d_in_4 = ((buf_2d_in_4_full_n & ap_channel_done_buf_2d_in_4) | ap_sync_reg_channel_write_buf_2d_in_4);

assign ap_sync_channel_write_buf_2d_in_40 = ((buf_2d_in_40_full_n & ap_channel_done_buf_2d_in_40) | ap_sync_reg_channel_write_buf_2d_in_40);

assign ap_sync_channel_write_buf_2d_in_41 = ((buf_2d_in_41_full_n & ap_channel_done_buf_2d_in_41) | ap_sync_reg_channel_write_buf_2d_in_41);

assign ap_sync_channel_write_buf_2d_in_42 = ((buf_2d_in_42_full_n & ap_channel_done_buf_2d_in_42) | ap_sync_reg_channel_write_buf_2d_in_42);

assign ap_sync_channel_write_buf_2d_in_43 = ((buf_2d_in_43_full_n & ap_channel_done_buf_2d_in_43) | ap_sync_reg_channel_write_buf_2d_in_43);

assign ap_sync_channel_write_buf_2d_in_44 = ((buf_2d_in_44_full_n & ap_channel_done_buf_2d_in_44) | ap_sync_reg_channel_write_buf_2d_in_44);

assign ap_sync_channel_write_buf_2d_in_45 = ((buf_2d_in_45_full_n & ap_channel_done_buf_2d_in_45) | ap_sync_reg_channel_write_buf_2d_in_45);

assign ap_sync_channel_write_buf_2d_in_46 = ((buf_2d_in_46_full_n & ap_channel_done_buf_2d_in_46) | ap_sync_reg_channel_write_buf_2d_in_46);

assign ap_sync_channel_write_buf_2d_in_47 = ((buf_2d_in_47_full_n & ap_channel_done_buf_2d_in_47) | ap_sync_reg_channel_write_buf_2d_in_47);

assign ap_sync_channel_write_buf_2d_in_48 = ((buf_2d_in_48_full_n & ap_channel_done_buf_2d_in_48) | ap_sync_reg_channel_write_buf_2d_in_48);

assign ap_sync_channel_write_buf_2d_in_49 = ((buf_2d_in_49_full_n & ap_channel_done_buf_2d_in_49) | ap_sync_reg_channel_write_buf_2d_in_49);

assign ap_sync_channel_write_buf_2d_in_5 = ((buf_2d_in_5_full_n & ap_channel_done_buf_2d_in_5) | ap_sync_reg_channel_write_buf_2d_in_5);

assign ap_sync_channel_write_buf_2d_in_50 = ((buf_2d_in_50_full_n & ap_channel_done_buf_2d_in_50) | ap_sync_reg_channel_write_buf_2d_in_50);

assign ap_sync_channel_write_buf_2d_in_51 = ((buf_2d_in_51_full_n & ap_channel_done_buf_2d_in_51) | ap_sync_reg_channel_write_buf_2d_in_51);

assign ap_sync_channel_write_buf_2d_in_52 = ((buf_2d_in_52_full_n & ap_channel_done_buf_2d_in_52) | ap_sync_reg_channel_write_buf_2d_in_52);

assign ap_sync_channel_write_buf_2d_in_53 = ((buf_2d_in_53_full_n & ap_channel_done_buf_2d_in_53) | ap_sync_reg_channel_write_buf_2d_in_53);

assign ap_sync_channel_write_buf_2d_in_54 = ((buf_2d_in_54_full_n & ap_channel_done_buf_2d_in_54) | ap_sync_reg_channel_write_buf_2d_in_54);

assign ap_sync_channel_write_buf_2d_in_55 = ((buf_2d_in_55_full_n & ap_channel_done_buf_2d_in_55) | ap_sync_reg_channel_write_buf_2d_in_55);

assign ap_sync_channel_write_buf_2d_in_56 = ((buf_2d_in_56_full_n & ap_channel_done_buf_2d_in_56) | ap_sync_reg_channel_write_buf_2d_in_56);

assign ap_sync_channel_write_buf_2d_in_57 = ((buf_2d_in_57_full_n & ap_channel_done_buf_2d_in_57) | ap_sync_reg_channel_write_buf_2d_in_57);

assign ap_sync_channel_write_buf_2d_in_58 = ((buf_2d_in_58_full_n & ap_channel_done_buf_2d_in_58) | ap_sync_reg_channel_write_buf_2d_in_58);

assign ap_sync_channel_write_buf_2d_in_59 = ((buf_2d_in_59_full_n & ap_channel_done_buf_2d_in_59) | ap_sync_reg_channel_write_buf_2d_in_59);

assign ap_sync_channel_write_buf_2d_in_6 = ((buf_2d_in_6_full_n & ap_channel_done_buf_2d_in_6) | ap_sync_reg_channel_write_buf_2d_in_6);

assign ap_sync_channel_write_buf_2d_in_60 = ((buf_2d_in_60_full_n & ap_channel_done_buf_2d_in_60) | ap_sync_reg_channel_write_buf_2d_in_60);

assign ap_sync_channel_write_buf_2d_in_61 = ((buf_2d_in_61_full_n & ap_channel_done_buf_2d_in_61) | ap_sync_reg_channel_write_buf_2d_in_61);

assign ap_sync_channel_write_buf_2d_in_62 = ((buf_2d_in_62_full_n & ap_channel_done_buf_2d_in_62) | ap_sync_reg_channel_write_buf_2d_in_62);

assign ap_sync_channel_write_buf_2d_in_63 = ((buf_2d_in_63_full_n & ap_channel_done_buf_2d_in_63) | ap_sync_reg_channel_write_buf_2d_in_63);

assign ap_sync_channel_write_buf_2d_in_7 = ((buf_2d_in_7_full_n & ap_channel_done_buf_2d_in_7) | ap_sync_reg_channel_write_buf_2d_in_7);

assign ap_sync_channel_write_buf_2d_in_8 = ((buf_2d_in_8_full_n & ap_channel_done_buf_2d_in_8) | ap_sync_reg_channel_write_buf_2d_in_8);

assign ap_sync_channel_write_buf_2d_in_9 = ((buf_2d_in_9_full_n & ap_channel_done_buf_2d_in_9) | ap_sync_reg_channel_write_buf_2d_in_9);

assign ap_sync_channel_write_buf_2d_out = ((buf_2d_out_full_n & ap_channel_done_buf_2d_out) | ap_sync_reg_channel_write_buf_2d_out);

assign ap_sync_channel_write_buf_2d_out_1 = ((buf_2d_out_1_full_n & ap_channel_done_buf_2d_out_1) | ap_sync_reg_channel_write_buf_2d_out_1);

assign ap_sync_channel_write_buf_2d_out_10 = ((buf_2d_out_10_full_n & ap_channel_done_buf_2d_out_10) | ap_sync_reg_channel_write_buf_2d_out_10);

assign ap_sync_channel_write_buf_2d_out_11 = ((buf_2d_out_11_full_n & ap_channel_done_buf_2d_out_11) | ap_sync_reg_channel_write_buf_2d_out_11);

assign ap_sync_channel_write_buf_2d_out_12 = ((buf_2d_out_12_full_n & ap_channel_done_buf_2d_out_12) | ap_sync_reg_channel_write_buf_2d_out_12);

assign ap_sync_channel_write_buf_2d_out_13 = ((buf_2d_out_13_full_n & ap_channel_done_buf_2d_out_13) | ap_sync_reg_channel_write_buf_2d_out_13);

assign ap_sync_channel_write_buf_2d_out_14 = ((buf_2d_out_14_full_n & ap_channel_done_buf_2d_out_14) | ap_sync_reg_channel_write_buf_2d_out_14);

assign ap_sync_channel_write_buf_2d_out_15 = ((buf_2d_out_15_full_n & ap_channel_done_buf_2d_out_15) | ap_sync_reg_channel_write_buf_2d_out_15);

assign ap_sync_channel_write_buf_2d_out_16 = ((buf_2d_out_16_full_n & ap_channel_done_buf_2d_out_16) | ap_sync_reg_channel_write_buf_2d_out_16);

assign ap_sync_channel_write_buf_2d_out_17 = ((buf_2d_out_17_full_n & ap_channel_done_buf_2d_out_17) | ap_sync_reg_channel_write_buf_2d_out_17);

assign ap_sync_channel_write_buf_2d_out_18 = ((buf_2d_out_18_full_n & ap_channel_done_buf_2d_out_18) | ap_sync_reg_channel_write_buf_2d_out_18);

assign ap_sync_channel_write_buf_2d_out_19 = ((buf_2d_out_19_full_n & ap_channel_done_buf_2d_out_19) | ap_sync_reg_channel_write_buf_2d_out_19);

assign ap_sync_channel_write_buf_2d_out_2 = ((buf_2d_out_2_full_n & ap_channel_done_buf_2d_out_2) | ap_sync_reg_channel_write_buf_2d_out_2);

assign ap_sync_channel_write_buf_2d_out_20 = ((buf_2d_out_20_full_n & ap_channel_done_buf_2d_out_20) | ap_sync_reg_channel_write_buf_2d_out_20);

assign ap_sync_channel_write_buf_2d_out_21 = ((buf_2d_out_21_full_n & ap_channel_done_buf_2d_out_21) | ap_sync_reg_channel_write_buf_2d_out_21);

assign ap_sync_channel_write_buf_2d_out_22 = ((buf_2d_out_22_full_n & ap_channel_done_buf_2d_out_22) | ap_sync_reg_channel_write_buf_2d_out_22);

assign ap_sync_channel_write_buf_2d_out_23 = ((buf_2d_out_23_full_n & ap_channel_done_buf_2d_out_23) | ap_sync_reg_channel_write_buf_2d_out_23);

assign ap_sync_channel_write_buf_2d_out_24 = ((buf_2d_out_24_full_n & ap_channel_done_buf_2d_out_24) | ap_sync_reg_channel_write_buf_2d_out_24);

assign ap_sync_channel_write_buf_2d_out_25 = ((buf_2d_out_25_full_n & ap_channel_done_buf_2d_out_25) | ap_sync_reg_channel_write_buf_2d_out_25);

assign ap_sync_channel_write_buf_2d_out_26 = ((buf_2d_out_26_full_n & ap_channel_done_buf_2d_out_26) | ap_sync_reg_channel_write_buf_2d_out_26);

assign ap_sync_channel_write_buf_2d_out_27 = ((buf_2d_out_27_full_n & ap_channel_done_buf_2d_out_27) | ap_sync_reg_channel_write_buf_2d_out_27);

assign ap_sync_channel_write_buf_2d_out_28 = ((buf_2d_out_28_full_n & ap_channel_done_buf_2d_out_28) | ap_sync_reg_channel_write_buf_2d_out_28);

assign ap_sync_channel_write_buf_2d_out_29 = ((buf_2d_out_29_full_n & ap_channel_done_buf_2d_out_29) | ap_sync_reg_channel_write_buf_2d_out_29);

assign ap_sync_channel_write_buf_2d_out_3 = ((buf_2d_out_3_full_n & ap_channel_done_buf_2d_out_3) | ap_sync_reg_channel_write_buf_2d_out_3);

assign ap_sync_channel_write_buf_2d_out_30 = ((buf_2d_out_30_full_n & ap_channel_done_buf_2d_out_30) | ap_sync_reg_channel_write_buf_2d_out_30);

assign ap_sync_channel_write_buf_2d_out_31 = ((buf_2d_out_31_full_n & ap_channel_done_buf_2d_out_31) | ap_sync_reg_channel_write_buf_2d_out_31);

assign ap_sync_channel_write_buf_2d_out_32 = ((buf_2d_out_32_full_n & ap_channel_done_buf_2d_out_32) | ap_sync_reg_channel_write_buf_2d_out_32);

assign ap_sync_channel_write_buf_2d_out_33 = ((buf_2d_out_33_full_n & ap_channel_done_buf_2d_out_33) | ap_sync_reg_channel_write_buf_2d_out_33);

assign ap_sync_channel_write_buf_2d_out_34 = ((buf_2d_out_34_full_n & ap_channel_done_buf_2d_out_34) | ap_sync_reg_channel_write_buf_2d_out_34);

assign ap_sync_channel_write_buf_2d_out_35 = ((buf_2d_out_35_full_n & ap_channel_done_buf_2d_out_35) | ap_sync_reg_channel_write_buf_2d_out_35);

assign ap_sync_channel_write_buf_2d_out_36 = ((buf_2d_out_36_full_n & ap_channel_done_buf_2d_out_36) | ap_sync_reg_channel_write_buf_2d_out_36);

assign ap_sync_channel_write_buf_2d_out_37 = ((buf_2d_out_37_full_n & ap_channel_done_buf_2d_out_37) | ap_sync_reg_channel_write_buf_2d_out_37);

assign ap_sync_channel_write_buf_2d_out_38 = ((buf_2d_out_38_full_n & ap_channel_done_buf_2d_out_38) | ap_sync_reg_channel_write_buf_2d_out_38);

assign ap_sync_channel_write_buf_2d_out_39 = ((buf_2d_out_39_full_n & ap_channel_done_buf_2d_out_39) | ap_sync_reg_channel_write_buf_2d_out_39);

assign ap_sync_channel_write_buf_2d_out_4 = ((buf_2d_out_4_full_n & ap_channel_done_buf_2d_out_4) | ap_sync_reg_channel_write_buf_2d_out_4);

assign ap_sync_channel_write_buf_2d_out_40 = ((buf_2d_out_40_full_n & ap_channel_done_buf_2d_out_40) | ap_sync_reg_channel_write_buf_2d_out_40);

assign ap_sync_channel_write_buf_2d_out_41 = ((buf_2d_out_41_full_n & ap_channel_done_buf_2d_out_41) | ap_sync_reg_channel_write_buf_2d_out_41);

assign ap_sync_channel_write_buf_2d_out_42 = ((buf_2d_out_42_full_n & ap_channel_done_buf_2d_out_42) | ap_sync_reg_channel_write_buf_2d_out_42);

assign ap_sync_channel_write_buf_2d_out_43 = ((buf_2d_out_43_full_n & ap_channel_done_buf_2d_out_43) | ap_sync_reg_channel_write_buf_2d_out_43);

assign ap_sync_channel_write_buf_2d_out_44 = ((buf_2d_out_44_full_n & ap_channel_done_buf_2d_out_44) | ap_sync_reg_channel_write_buf_2d_out_44);

assign ap_sync_channel_write_buf_2d_out_45 = ((buf_2d_out_45_full_n & ap_channel_done_buf_2d_out_45) | ap_sync_reg_channel_write_buf_2d_out_45);

assign ap_sync_channel_write_buf_2d_out_46 = ((buf_2d_out_46_full_n & ap_channel_done_buf_2d_out_46) | ap_sync_reg_channel_write_buf_2d_out_46);

assign ap_sync_channel_write_buf_2d_out_47 = ((buf_2d_out_47_full_n & ap_channel_done_buf_2d_out_47) | ap_sync_reg_channel_write_buf_2d_out_47);

assign ap_sync_channel_write_buf_2d_out_48 = ((buf_2d_out_48_full_n & ap_channel_done_buf_2d_out_48) | ap_sync_reg_channel_write_buf_2d_out_48);

assign ap_sync_channel_write_buf_2d_out_49 = ((buf_2d_out_49_full_n & ap_channel_done_buf_2d_out_49) | ap_sync_reg_channel_write_buf_2d_out_49);

assign ap_sync_channel_write_buf_2d_out_5 = ((buf_2d_out_5_full_n & ap_channel_done_buf_2d_out_5) | ap_sync_reg_channel_write_buf_2d_out_5);

assign ap_sync_channel_write_buf_2d_out_50 = ((buf_2d_out_50_full_n & ap_channel_done_buf_2d_out_50) | ap_sync_reg_channel_write_buf_2d_out_50);

assign ap_sync_channel_write_buf_2d_out_51 = ((buf_2d_out_51_full_n & ap_channel_done_buf_2d_out_51) | ap_sync_reg_channel_write_buf_2d_out_51);

assign ap_sync_channel_write_buf_2d_out_52 = ((buf_2d_out_52_full_n & ap_channel_done_buf_2d_out_52) | ap_sync_reg_channel_write_buf_2d_out_52);

assign ap_sync_channel_write_buf_2d_out_53 = ((buf_2d_out_53_full_n & ap_channel_done_buf_2d_out_53) | ap_sync_reg_channel_write_buf_2d_out_53);

assign ap_sync_channel_write_buf_2d_out_54 = ((buf_2d_out_54_full_n & ap_channel_done_buf_2d_out_54) | ap_sync_reg_channel_write_buf_2d_out_54);

assign ap_sync_channel_write_buf_2d_out_55 = ((buf_2d_out_55_full_n & ap_channel_done_buf_2d_out_55) | ap_sync_reg_channel_write_buf_2d_out_55);

assign ap_sync_channel_write_buf_2d_out_56 = ((buf_2d_out_56_full_n & ap_channel_done_buf_2d_out_56) | ap_sync_reg_channel_write_buf_2d_out_56);

assign ap_sync_channel_write_buf_2d_out_57 = ((buf_2d_out_57_full_n & ap_channel_done_buf_2d_out_57) | ap_sync_reg_channel_write_buf_2d_out_57);

assign ap_sync_channel_write_buf_2d_out_58 = ((buf_2d_out_58_full_n & ap_channel_done_buf_2d_out_58) | ap_sync_reg_channel_write_buf_2d_out_58);

assign ap_sync_channel_write_buf_2d_out_59 = ((buf_2d_out_59_full_n & ap_channel_done_buf_2d_out_59) | ap_sync_reg_channel_write_buf_2d_out_59);

assign ap_sync_channel_write_buf_2d_out_6 = ((buf_2d_out_6_full_n & ap_channel_done_buf_2d_out_6) | ap_sync_reg_channel_write_buf_2d_out_6);

assign ap_sync_channel_write_buf_2d_out_60 = ((buf_2d_out_60_full_n & ap_channel_done_buf_2d_out_60) | ap_sync_reg_channel_write_buf_2d_out_60);

assign ap_sync_channel_write_buf_2d_out_61 = ((buf_2d_out_61_full_n & ap_channel_done_buf_2d_out_61) | ap_sync_reg_channel_write_buf_2d_out_61);

assign ap_sync_channel_write_buf_2d_out_62 = ((buf_2d_out_62_full_n & ap_channel_done_buf_2d_out_62) | ap_sync_reg_channel_write_buf_2d_out_62);

assign ap_sync_channel_write_buf_2d_out_63 = ((buf_2d_out_63_full_n & ap_channel_done_buf_2d_out_63) | ap_sync_reg_channel_write_buf_2d_out_63);

assign ap_sync_channel_write_buf_2d_out_7 = ((buf_2d_out_7_full_n & ap_channel_done_buf_2d_out_7) | ap_sync_reg_channel_write_buf_2d_out_7);

assign ap_sync_channel_write_buf_2d_out_8 = ((buf_2d_out_8_full_n & ap_channel_done_buf_2d_out_8) | ap_sync_reg_channel_write_buf_2d_out_8);

assign ap_sync_channel_write_buf_2d_out_9 = ((buf_2d_out_9_full_n & ap_channel_done_buf_2d_out_9) | ap_sync_reg_channel_write_buf_2d_out_9);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_read_data_U0_ap_ready = (read_data_U0_ap_ready | ap_sync_reg_read_data_U0_ap_ready);

assign ap_sync_ready = (ap_sync_read_data_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready);

assign dct_2d_U0_ap_continue = (ap_sync_channel_write_buf_2d_out_9 & ap_sync_channel_write_buf_2d_out_8 & ap_sync_channel_write_buf_2d_out_7 & ap_sync_channel_write_buf_2d_out_63 & ap_sync_channel_write_buf_2d_out_62 & ap_sync_channel_write_buf_2d_out_61 & ap_sync_channel_write_buf_2d_out_60 & ap_sync_channel_write_buf_2d_out_6 & ap_sync_channel_write_buf_2d_out_59 & ap_sync_channel_write_buf_2d_out_58 & ap_sync_channel_write_buf_2d_out_57 & ap_sync_channel_write_buf_2d_out_56 & ap_sync_channel_write_buf_2d_out_55 & ap_sync_channel_write_buf_2d_out_54 & ap_sync_channel_write_buf_2d_out_53 & ap_sync_channel_write_buf_2d_out_52 & ap_sync_channel_write_buf_2d_out_51 & ap_sync_channel_write_buf_2d_out_50 & ap_sync_channel_write_buf_2d_out_5 & ap_sync_channel_write_buf_2d_out_49 & ap_sync_channel_write_buf_2d_out_48 & ap_sync_channel_write_buf_2d_out_47 & ap_sync_channel_write_buf_2d_out_46 & ap_sync_channel_write_buf_2d_out_45 & ap_sync_channel_write_buf_2d_out_44 & ap_sync_channel_write_buf_2d_out_43 & ap_sync_channel_write_buf_2d_out_42 & ap_sync_channel_write_buf_2d_out_41 & ap_sync_channel_write_buf_2d_out_40 & ap_sync_channel_write_buf_2d_out_4 & ap_sync_channel_write_buf_2d_out_39 & ap_sync_channel_write_buf_2d_out_38 & ap_sync_channel_write_buf_2d_out_37 & ap_sync_channel_write_buf_2d_out_36 & ap_sync_channel_write_buf_2d_out_35 & ap_sync_channel_write_buf_2d_out_34 & ap_sync_channel_write_buf_2d_out_33 & ap_sync_channel_write_buf_2d_out_32 & ap_sync_channel_write_buf_2d_out_31 & ap_sync_channel_write_buf_2d_out_30 & ap_sync_channel_write_buf_2d_out_3 & ap_sync_channel_write_buf_2d_out_29 & ap_sync_channel_write_buf_2d_out_28 & ap_sync_channel_write_buf_2d_out_27 & ap_sync_channel_write_buf_2d_out_26 & ap_sync_channel_write_buf_2d_out_25 & ap_sync_channel_write_buf_2d_out_24 & ap_sync_channel_write_buf_2d_out_23 & ap_sync_channel_write_buf_2d_out_22 & ap_sync_channel_write_buf_2d_out_21 & ap_sync_channel_write_buf_2d_out_20 & ap_sync_channel_write_buf_2d_out_2 & ap_sync_channel_write_buf_2d_out_19 & ap_sync_channel_write_buf_2d_out_18 & ap_sync_channel_write_buf_2d_out_17 & ap_sync_channel_write_buf_2d_out_16 & ap_sync_channel_write_buf_2d_out_15 & ap_sync_channel_write_buf_2d_out_14 & ap_sync_channel_write_buf_2d_out_13 & ap_sync_channel_write_buf_2d_out_12 & ap_sync_channel_write_buf_2d_out_11 & ap_sync_channel_write_buf_2d_out_10 & ap_sync_channel_write_buf_2d_out_1 & ap_sync_channel_write_buf_2d_out);

assign dct_2d_U0_ap_start = (buf_2d_in_empty_n & buf_2d_in_9_empty_n & buf_2d_in_8_empty_n & buf_2d_in_7_empty_n & buf_2d_in_6_empty_n & buf_2d_in_63_empty_n & buf_2d_in_62_empty_n & buf_2d_in_61_empty_n & buf_2d_in_60_empty_n & buf_2d_in_5_empty_n & buf_2d_in_59_empty_n & buf_2d_in_58_empty_n & buf_2d_in_57_empty_n & buf_2d_in_56_empty_n & buf_2d_in_55_empty_n & buf_2d_in_54_empty_n & buf_2d_in_53_empty_n & buf_2d_in_52_empty_n & buf_2d_in_51_empty_n & buf_2d_in_50_empty_n & buf_2d_in_4_empty_n & buf_2d_in_49_empty_n & buf_2d_in_48_empty_n & buf_2d_in_47_empty_n & buf_2d_in_46_empty_n & buf_2d_in_45_empty_n & buf_2d_in_44_empty_n & buf_2d_in_43_empty_n & buf_2d_in_42_empty_n & buf_2d_in_41_empty_n & buf_2d_in_40_empty_n & buf_2d_in_3_empty_n & buf_2d_in_39_empty_n & buf_2d_in_38_empty_n & buf_2d_in_37_empty_n & buf_2d_in_36_empty_n & buf_2d_in_35_empty_n & buf_2d_in_34_empty_n & buf_2d_in_33_empty_n & buf_2d_in_32_empty_n & buf_2d_in_31_empty_n & buf_2d_in_30_empty_n & buf_2d_in_2_empty_n & buf_2d_in_29_empty_n & buf_2d_in_28_empty_n & buf_2d_in_27_empty_n & buf_2d_in_26_empty_n & buf_2d_in_25_empty_n & buf_2d_in_24_empty_n & buf_2d_in_23_empty_n & buf_2d_in_22_empty_n & buf_2d_in_21_empty_n & buf_2d_in_20_empty_n & buf_2d_in_1_empty_n & buf_2d_in_19_empty_n & buf_2d_in_18_empty_n & buf_2d_in_17_empty_n & buf_2d_in_16_empty_n & buf_2d_in_15_empty_n & buf_2d_in_14_empty_n & buf_2d_in_13_empty_n & buf_2d_in_12_empty_n & buf_2d_in_11_empty_n & buf_2d_in_10_empty_n);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign gmem_BID = 1'd0;

assign gmem_BRESP = 2'd0;

assign gmem_BUSER = 1'd0;

assign gmem_RID = 1'd0;

assign gmem_RLAST = 1'b0;

assign gmem_RRESP = 2'd0;

assign gmem_RUSER = 1'd0;

assign read_data_U0_ap_continue = (ap_sync_channel_write_buf_2d_in_9 & ap_sync_channel_write_buf_2d_in_8 & ap_sync_channel_write_buf_2d_in_7 & ap_sync_channel_write_buf_2d_in_63 & ap_sync_channel_write_buf_2d_in_62 & ap_sync_channel_write_buf_2d_in_61 & ap_sync_channel_write_buf_2d_in_60 & ap_sync_channel_write_buf_2d_in_6 & ap_sync_channel_write_buf_2d_in_59 & ap_sync_channel_write_buf_2d_in_58 & ap_sync_channel_write_buf_2d_in_57 & ap_sync_channel_write_buf_2d_in_56 & ap_sync_channel_write_buf_2d_in_55 & ap_sync_channel_write_buf_2d_in_54 & ap_sync_channel_write_buf_2d_in_53 & ap_sync_channel_write_buf_2d_in_52 & ap_sync_channel_write_buf_2d_in_51 & ap_sync_channel_write_buf_2d_in_50 & ap_sync_channel_write_buf_2d_in_5 & ap_sync_channel_write_buf_2d_in_49 & ap_sync_channel_write_buf_2d_in_48 & ap_sync_channel_write_buf_2d_in_47 & ap_sync_channel_write_buf_2d_in_46 & ap_sync_channel_write_buf_2d_in_45 & ap_sync_channel_write_buf_2d_in_44 & ap_sync_channel_write_buf_2d_in_43 & ap_sync_channel_write_buf_2d_in_42 & ap_sync_channel_write_buf_2d_in_41 & ap_sync_channel_write_buf_2d_in_40 & ap_sync_channel_write_buf_2d_in_4 & ap_sync_channel_write_buf_2d_in_39 & ap_sync_channel_write_buf_2d_in_38 & ap_sync_channel_write_buf_2d_in_37 & ap_sync_channel_write_buf_2d_in_36 & ap_sync_channel_write_buf_2d_in_35 & ap_sync_channel_write_buf_2d_in_34 & ap_sync_channel_write_buf_2d_in_33 & ap_sync_channel_write_buf_2d_in_32 & ap_sync_channel_write_buf_2d_in_31 & ap_sync_channel_write_buf_2d_in_30 & ap_sync_channel_write_buf_2d_in_3 & ap_sync_channel_write_buf_2d_in_29 & ap_sync_channel_write_buf_2d_in_28 & ap_sync_channel_write_buf_2d_in_27 & ap_sync_channel_write_buf_2d_in_26 & ap_sync_channel_write_buf_2d_in_25 & ap_sync_channel_write_buf_2d_in_24 & ap_sync_channel_write_buf_2d_in_23 & ap_sync_channel_write_buf_2d_in_22 & ap_sync_channel_write_buf_2d_in_21 & ap_sync_channel_write_buf_2d_in_20 & ap_sync_channel_write_buf_2d_in_2 & ap_sync_channel_write_buf_2d_in_19 & ap_sync_channel_write_buf_2d_in_18 & ap_sync_channel_write_buf_2d_in_17 & ap_sync_channel_write_buf_2d_in_16 & ap_sync_channel_write_buf_2d_in_15 & ap_sync_channel_write_buf_2d_in_14 & ap_sync_channel_write_buf_2d_in_13 & ap_sync_channel_write_buf_2d_in_12 & ap_sync_channel_write_buf_2d_in_11 & ap_sync_channel_write_buf_2d_in_10 & ap_sync_channel_write_buf_2d_in_1 & ap_sync_channel_write_buf_2d_in);

assign read_data_U0_ap_start = ((ap_sync_reg_read_data_U0_ap_ready ^ 1'b1) & ap_start);

assign write_data_U0_ap_continue = ap_continue;

assign write_data_U0_ap_start = (buf_2d_out_empty_n & buf_2d_out_9_empty_n & buf_2d_out_8_empty_n & buf_2d_out_7_empty_n & buf_2d_out_6_empty_n & buf_2d_out_63_empty_n & buf_2d_out_62_empty_n & buf_2d_out_61_empty_n & buf_2d_out_60_empty_n & buf_2d_out_5_empty_n & buf_2d_out_59_empty_n & buf_2d_out_58_empty_n & buf_2d_out_57_empty_n & buf_2d_out_56_empty_n & buf_2d_out_55_empty_n & buf_2d_out_54_empty_n & buf_2d_out_53_empty_n & buf_2d_out_52_empty_n & buf_2d_out_51_empty_n & buf_2d_out_50_empty_n & buf_2d_out_4_empty_n & buf_2d_out_49_empty_n & buf_2d_out_48_empty_n & buf_2d_out_47_empty_n & buf_2d_out_46_empty_n & buf_2d_out_45_empty_n & buf_2d_out_44_empty_n & buf_2d_out_43_empty_n & buf_2d_out_42_empty_n & buf_2d_out_41_empty_n & buf_2d_out_40_empty_n & buf_2d_out_3_empty_n & buf_2d_out_39_empty_n & buf_2d_out_38_empty_n & buf_2d_out_37_empty_n & buf_2d_out_36_empty_n & buf_2d_out_35_empty_n & buf_2d_out_34_empty_n & buf_2d_out_33_empty_n & buf_2d_out_32_empty_n & buf_2d_out_31_empty_n & buf_2d_out_30_empty_n & buf_2d_out_2_empty_n & buf_2d_out_29_empty_n & buf_2d_out_28_empty_n & buf_2d_out_27_empty_n & buf_2d_out_26_empty_n & buf_2d_out_25_empty_n & buf_2d_out_24_empty_n & buf_2d_out_23_empty_n & buf_2d_out_22_empty_n & buf_2d_out_21_empty_n & buf_2d_out_20_empty_n & buf_2d_out_1_empty_n & buf_2d_out_19_empty_n & buf_2d_out_18_empty_n & buf_2d_out_17_empty_n & buf_2d_out_16_empty_n & buf_2d_out_15_empty_n & buf_2d_out_14_empty_n & buf_2d_out_13_empty_n & buf_2d_out_12_empty_n & buf_2d_out_11_empty_n & buf_2d_out_10_empty_n);

endmodule //dct
