$date
	Sat Oct 22 22:33:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#427667
b10000 !
1"
#427670
b10000 &
b10000 %
1$
#427671
0"
#427674
b1000 &
b1000 %
#427678
b100 &
b100 %
#427682
b10 &
b10 %
#427686
b1 &
1#
b1 %
#427690
b0 &
b0 %
0#
0$
#1411995
b1101 !
1"
#1411998
b1101 &
b1101 %
1$
#1411999
0"
#1412002
b101000 &
b101000 %
#1412006
b10100 &
b10100 %
#1412010
b1010 &
b1010 %
#1412014
b101 &
b101 %
#1412018
b10000 &
b10000 %
#1412022
b1000 &
b1000 %
#1412026
b100 &
b100 %
#1412030
b10 &
b10 %
#1412034
b1 &
b1 %
1#
#1412038
b0 &
0#
b0 %
0$
#2443976
b11110 !
1"
#2443978
b11110 &
b11110 %
1$
#2443979
0"
#2443982
b1111 &
b1111 %
#2443986
b101110 &
b101110 %
#2443990
b10111 &
b10111 %
#2443994
b1000110 &
b1000110 %
#2443998
b100011 &
b100011 %
#2444002
b1101010 &
b1101010 %
#2444006
b110101 &
b110101 %
#2444010
b10100000 &
b10100000 %
#2444014
b1010000 &
b1010000 %
#2444018
b101000 &
b101000 %
#2444022
b10100 &
b10100 %
#2444026
b1010 &
b1010 %
#2444030
b101 &
b101 %
#2444034
b10000 &
b10000 %
#2444038
b1000 &
b1000 %
#2444042
b100 &
b100 %
#2444046
b10 &
b10 %
#2444050
b1 &
b1 %
1#
#2444054
b0 &
0#
b0 %
0$
#4500012
