--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Motor_Package.twx Motor_Package.ncd -o Motor_Package.twr
Motor_Package.pcf -ucf UCF.ucf

Design file:              Motor_Package.ncd
Physical constraint file: Motor_Package.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    4.291(R)|      SLOW  |   -0.818(R)|      SLOW  |CLK_BUFGP         |   0.000|
RX          |    2.589(R)|      SLOW  |   -1.516(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock E
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    2.208(R)|      SLOW  |   -0.015(R)|      SLOW  |E_BUFGP           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.265|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock E
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
E              |    1.599|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
H<0>           |A<0>           |    7.239|
H<0>           |A<1>           |    7.386|
H<0>           |B<0>           |    7.509|
H<0>           |C<0>           |    7.595|
H<0>           |C<1>           |    7.706|
H<1>           |A<0>           |    7.031|
H<1>           |A<1>           |    7.223|
H<1>           |B<0>           |    7.545|
H<1>           |B<1>           |    7.679|
H<1>           |C<0>           |    7.387|
H<2>           |A<0>           |    8.113|
H<2>           |B<0>           |    8.132|
H<2>           |B<1>           |    8.266|
H<2>           |C<0>           |    8.469|
H<2>           |C<1>           |    8.158|
---------------+---------------+---------+


Analysis completed Sun Sep 09 20:28:06 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



