-------------------------------------------------------------------------------
-- Title      : <title string>
-- Project    : 
-------------------------------------------------------------------------------
-- File       : wave_gen.vhd
-- Author     :   <ACER@LAPTOP-PGKK1HS3>
-- Company    : 
-- Created    : 2020-12-05
-- Last update: 2020-12-05
-- Platform   : 
-- Standard   : VHDL'93/02
-------------------------------------------------------------------------------
-- Description: <cursor>
-------------------------------------------------------------------------------
-- Copyright (c) 2020 
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author  Description
-- 2020-12-05  1.0      ACER	Created
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity wave_gen is
  generic(width_g : integer;
          step_g : integer );
  
  port (
    clk : in std_logic;
    rst_n : in std_logic;
    sync_clear_n_in : in std_logic;
    value_out : out std_logic_vector( width_g -1 downto 0)
    );
end entity wave_gen;

architecture generator of wave_gen is

  signal dir : std_logic;
  signal current_value : signed(width_g -1 downto 0);
  constant upwards_c : std_logic := '1';
  constant max_c : integer := ((2**(width_g-1)-1)/step_g)*step_g;

begin

  sync : process ( clk , rst_n)
  begin
    if ( rst_n = '0') then
      current_value <= (others => '0');
      dir <= upwards_c;
    elsif ( clk = '1' and clk'event) then
      if ( sync_clear_n_in = '0') then
        --rest the current value to 0 and change the upward direction
        current_value <= (others => '0');
        dir <= upwards_c;
      else
        -- If the current direction is upward and next step lead to max value
        -- or current direction is downward and next step lead to min value
        -- then change the direction
        if (to_integer(current_value) = max_c - step_g and dir = upward_c ) then
          dir <= not upward_c;
        elsif ( to_integer(current_value) = max_c and step dir = not upward_c) then
          dir <= upward_c;
        end if;

        if ( dir = upward_c) then
          current_value <= current_value + step_g;
        elsif
          current_value <= current_value - step_g;
      end if;

    end if;
  end if;
end process sync;

value_out <= std_logic_vector(current_value);

end architecture generator;

                
  
