{:input (genetic.crossover/dumb-crossover 1441501305 (genetic.representation/genetic-representation "examples/58030.B227B96A.blif") (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , wire1_2, \\wire:missing_edge );\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  output wire1_2;\n  wire wire1_2;\n  wire wire5;\n  wire wire8;\n  wire wire8_2;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire8 = wire8;\n  assign wire1_2 = wire8_2;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/89E40135.v:3.1-20.10\" *)\nmodule postsynth(\\wire0_:missing , wire1_2, \\wire:missing_edge );\n  (* src = \"/tmp/fuzzmount6020635C/89E40135.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/89E40135.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/89E40135.v:7.10-7.17\" *)\n  output wire1_2;\n  wire wire1_2;\n  (* src = \"/tmp/fuzzmount6020635C/89E40135.v:9.8-9.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount6020635C/89E40135.v:11.8-11.15\" *)\n  wire wire8_2;\n  (* src = \"/tmp/fuzzmount6020635C/89E40135.v:12.9-12.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_2 = 1'hx;\n  assign wire5 = 1'h0;\n  assign wire8_2 = 1'hx;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 12:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir/src/top.v'.\nSBY 12:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] Copy '/tmp/fuzzmount6020635C/89E40135.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir/src/89E40135.v'.\nSBY 12:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] Copy '/tmp/fuzzmount6020635C/89E40135.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir/src/89E40135.post.v'.\nSBY 12:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] engine_0: abc pdr\nSBY 12:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] base: /tmp/fuzzmount6020635C/top.v:10: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] base: Warning: Wire presynth.\\wire1_2 is used but has no driver.\nSBY 12:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:54:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] base: finished (returncode=0)\nSBY 12:54:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:54:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] aig: Warning: Wire presynth.\\wire1_2 is used but has no driver.\nSBY 12:54:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:54:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] aig: finished (returncode=0)\nSBY 12:54:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:54:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:54:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] engine_0: Warning: The network has no constraints.\nSBY 12:54:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:54:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] engine_0: finished (returncode=0)\nSBY 12:54:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] engine_0: Status returned by engine: FAIL\nSBY 12:54:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:54:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)\nSBY 12:54:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:54:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir'.\nSBY 12:54:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpvnrqbyir] DONE (FAIL, rc=2)\n", :err ""}}}