static T_1 F_1 ( void T_2 * V_1 , T_3 V_2 )\r\n{\r\nreturn F_2 ( V_1 + F_3 ( V_2 ) ) ;\r\n}\r\nstatic T_4 F_4 ( void T_2 * V_1 , T_3 V_2 )\r\n{\r\nreturn F_5 ( V_1 + F_6 ( V_2 ) ) ;\r\n}\r\nstatic void F_7 ( T_3 V_3 , void T_2 * V_1 , T_3 V_2 )\r\n{\r\nF_8 ( V_3 , V_1 + F_9 ( V_2 ) ) ;\r\n}\r\nstatic void F_10 ( T_1 V_3 , void T_2 * V_1 , T_3 V_2 )\r\n{\r\nF_11 ( V_3 , V_1 + F_3 ( V_2 ) ) ;\r\n}\r\nstatic void F_12 ( T_4 V_3 , void T_2 * V_1 , T_3 V_2 )\r\n{\r\nF_13 ( V_3 , V_1 + F_6 ( V_2 ) ) ;\r\n}\r\nstatic void F_14 ( T_5 * V_4 , T_6 * V_5 )\r\n{\r\nint V_6 = V_5 -> V_7 ;\r\nT_3 V_8 , V_3 ;\r\nconst T_4 V_9 = V_5 -> V_10 - V_11 ;\r\nT_4 V_12 = V_9 ;\r\nT_6 * V_13 ;\r\nV_13 = F_15 ( V_5 ) ;\r\nif ( V_13 )\r\nV_12 = F_16 ( T_4 , V_12 , V_13 -> V_10 - V_11 ) ;\r\nV_8 = V_6 ? 0x07f00000 : 0x000007f0 ;\r\nV_3 = ( ( V_12 << 8 ) | ( V_9 << 4 ) ) << ( V_6 ? 16 : 0 ) ;\r\nV_4 -> V_14 = ( V_4 -> V_14 & ~ V_8 ) | V_3 ;\r\n}\r\nstatic void F_17 ( T_5 * V_4 , T_6 * V_5 )\r\n{\r\nT_3 V_8 , V_3 ;\r\nconst T_4 V_15 = V_5 -> V_16 ;\r\nif ( V_15 >= V_17 )\r\nV_3 = V_15 - V_17 + 8 ;\r\nelse\r\nV_3 = V_15 - V_18 + 5 ;\r\nif ( V_5 -> V_7 ) {\r\nV_8 = 0x00f00000 ;\r\nV_3 <<= 20 ;\r\n} else {\r\nV_8 = 0x000000f0 ;\r\nV_3 <<= 4 ;\r\n}\r\nV_4 -> V_14 = ( V_4 -> V_14 & ~ V_8 ) | V_3 ;\r\n}\r\nstatic T_1 F_18 ( T_5 * V_4 )\r\n{\r\nvoid T_2 * V_1 = F_19 ( V_4 ) ;\r\nT_1 V_19 = F_1 ( V_1 , V_20 ) ;\r\nif ( V_19 & V_21 ) {\r\nT_1 V_22 = F_1 ( V_1 , V_23 ) ;\r\nF_10 ( V_22 | 0x4000 , V_1 , V_23 ) ;\r\nF_20 () ;\r\nF_21 ( 270 ) ;\r\nF_10 ( V_22 , V_1 , V_23 ) ;\r\n}\r\nif ( V_19 & ( V_24 |\r\nV_25 | V_21 ) )\r\nF_22 ( L_1 ,\r\nV_4 -> V_26 , V_19 ,\r\nV_19 & V_24 ? L_2 : L_3 ,\r\nV_19 & V_25 ? L_4 : L_3 ,\r\nV_19 & V_21 ? L_5 : L_3 ) ;\r\nreturn V_19 ;\r\n}\r\nstatic void F_23 ( T_6 * V_5 )\r\n{\r\nT_5 * V_4 ;\r\nvoid T_2 * V_1 ;\r\nT_1 V_19 ;\r\nif ( V_5 -> V_27 )\r\nreturn;\r\nV_4 = V_5 -> V_4 ;\r\nV_1 = F_19 ( V_4 ) ;\r\nV_19 = F_18 ( V_4 ) ;\r\nF_10 ( V_19 , V_1 , V_20 ) ;\r\n}\r\nstatic T_4 F_24 ( T_5 * V_4 )\r\n{\r\nvoid T_2 * V_1 = F_19 ( V_4 ) ;\r\nreturn F_1 ( V_1 , V_23 ) & 0x2000 ?\r\nV_28 : V_29 ;\r\n}\r\nstatic void F_25 ( T_6 * V_5 , int V_30 )\r\n{\r\nT_5 * V_4 = V_5 -> V_4 ;\r\nT_4 V_31 = V_5 -> V_7 ;\r\nvoid T_2 * V_1 = F_19 ( V_4 ) ;\r\nT_4 V_32 = F_4 ( V_1 , V_33 ) ;\r\nif ( V_30 )\r\nV_32 |= ( 1 << ( 5 + V_31 ) ) ;\r\nelse\r\nV_32 &= ~ ( 1 << ( 5 + V_31 ) ) ;\r\nF_12 ( V_32 , V_1 , V_33 ) ;\r\n}\r\nstatic T_4 F_26 ( void T_2 * V_1 )\r\n{\r\nT_4 V_32 ;\r\nV_32 = F_4 ( V_1 , V_33 ) ;\r\nF_12 ( V_32 | V_34 | V_35 , V_1 ,\r\nV_33 ) ;\r\nF_10 ( V_36 << 8 , V_1 , V_20 ) ;\r\nreturn V_32 ;\r\n}\r\nstatic int F_27 ( T_6 * V_5 , struct V_37 * V_38 )\r\n{\r\nT_5 * V_4 = V_5 -> V_4 ;\r\nT_3 * V_39 = ( T_3 * ) V_4 -> V_40 ;\r\nunsigned int V_41 = 0 ;\r\nint V_42 ;\r\nstruct V_43 * V_44 ;\r\nF_28 (hwif->sg_table, sg, cmd->sg_nents, i) {\r\nT_3 V_45 , V_46 , V_47 ;\r\nV_45 = F_29 ( V_44 ) ;\r\nV_46 = F_30 ( V_44 ) ;\r\nwhile ( V_46 ) {\r\nif ( V_41 ++ >= V_48 )\r\ngoto V_49;\r\nV_47 = 0x10000 - ( V_45 & 0xffff ) ;\r\nif ( V_47 > V_46 )\r\nV_47 = V_46 ;\r\nif ( V_47 == 0x10000 )\r\nV_47 = 0x8000 ;\r\n* V_39 ++ = V_47 & 0xffff ;\r\n* V_39 ++ = V_45 ;\r\nV_45 += V_47 ;\r\nV_46 -= V_47 ;\r\n}\r\n}\r\nif ( V_41 ) {\r\n* ( V_39 - 2 ) |= 0x80000000 ;\r\nreturn V_41 ;\r\n}\r\nV_49:\r\nF_31 ( V_50 L_6 , V_5 -> V_26 ,\r\nV_41 ? L_7 : L_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_32 ( T_6 * V_5 , struct V_37 * V_38 )\r\n{\r\nT_5 * V_4 = V_5 -> V_4 ;\r\nvoid T_2 * V_1 = F_19 ( V_4 ) ;\r\nT_4 V_51 = ( V_38 -> V_52 & V_53 ) ? 0 : V_54 ;\r\nif ( F_27 ( V_5 , V_38 ) == 0 )\r\nreturn 1 ;\r\nF_7 ( V_4 -> V_55 , V_1 , V_56 ) ;\r\nF_12 ( V_51 , V_1 , V_57 ) ;\r\nF_26 ( V_1 ) ;\r\nF_10 ( V_58 / 2 , V_1 , V_5 -> V_7 ?\r\nV_59 : V_60 ) ;\r\nF_10 ( F_33 ( V_38 -> V_61 ) , V_1 , V_62 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_34 ( T_6 * V_5 )\r\n{\r\nT_5 * V_4 = V_5 -> V_4 ;\r\nT_4 V_32 , V_63 ;\r\nvoid T_2 * V_1 = F_19 ( V_4 ) ;\r\nT_1 V_19 = F_1 ( V_1 , V_20 ) ;\r\nV_63 = F_4 ( V_1 , V_57 ) ;\r\nF_12 ( V_63 & ~ V_64 , V_1 , V_57 ) ;\r\nV_32 = F_26 ( V_1 ) ;\r\n#define F_35 (ATA_DMA_ACTIVE | ATA_DMA_ERR | ATA_DMA_INTR)\r\nif ( ( V_32 & F_35 ) == 0 &&\r\n( V_19 & ( V_65 | V_66 ) ) ==\r\n( V_65 | V_66 ) )\r\nreturn 0 ;\r\nreturn ( ( V_32 & F_35 ) !=\r\nV_34 ) ? 0x10 | V_32 : 0 ;\r\n}\r\nstatic int F_36 ( T_6 * V_5 )\r\n{\r\nT_5 * V_4 = V_5 -> V_4 ;\r\nvoid T_2 * V_1 = F_19 ( V_4 ) ;\r\nT_1 V_19 , V_67 ;\r\nT_4 V_32 , V_68 ;\r\nint V_69 = 0 ;\r\nV_19 = F_18 ( V_4 ) ;\r\nV_67 = V_19 & ( V_65 | V_66 ) ;\r\nswitch ( V_67 ) {\r\ncase V_66 :\r\nV_68 = F_4 ( V_1 , V_70 ) ;\r\nif ( ( V_68 & ( V_71 | V_72 | V_73 ) ) == V_73 )\r\nV_69 = 1 ;\r\nelse\r\nV_19 &= ~ V_65 << 8 ;\r\nV_19 |= V_67 << 8 ;\r\nbreak;\r\ncase V_66 | V_65 :\r\nV_32 = F_4 ( V_1 , V_33 ) ;\r\nif ( ! ( V_32 & V_34 ) )\r\nF_37 ( L_9\r\nL_10 ,\r\nV_4 -> V_26 , V_32 , V_19 ) ;\r\nV_69 = 1 ;\r\nbreak;\r\n}\r\nV_19 &= ~ V_67 ;\r\nF_10 ( V_19 , V_1 , V_20 ) ;\r\nreturn V_69 ;\r\n}\r\nstatic T_4 F_38 ( T_5 * V_4 )\r\n{\r\nvoid T_2 * V_1 = F_19 ( V_4 ) ;\r\nreturn F_4 ( V_1 , V_33 ) ;\r\n}\r\nstatic void F_39 ( T_5 * V_4 )\r\n{\r\nvoid T_2 * V_1 = F_19 ( V_4 ) ;\r\nF_10 ( 0x8000 , V_1 , V_23 ) ;\r\nF_20 () ;\r\nF_21 ( 450 ) ;\r\nF_10 ( 0x0000 , V_1 , V_23 ) ;\r\nF_10 ( ( V_36 << 8 ) | 0xff , V_1 ,\r\nV_20 ) ;\r\nF_10 ( 0x0008 , V_1 , V_74 ) ;\r\nF_10 ( 0 , V_1 , V_75 ) ;\r\n}\r\nstatic int F_40 ( T_5 * V_4 , const struct V_76 * V_77 )\r\n{\r\nV_4 -> V_78 =\r\nV_4 -> V_79 + F_6 ( V_57 ) ;\r\nreturn F_41 ( V_4 ) ;\r\n}\r\nstatic void F_42 ( T_6 * V_5 )\r\n{\r\nT_5 * V_4 = V_5 -> V_4 ;\r\nvoid T_2 * V_1 = F_19 ( V_4 ) ;\r\nT_1 V_22 = V_4 -> V_14 >> ( V_5 -> V_7 ? 16 : 0 ) ;\r\nF_10 ( V_22 , V_1 , V_23 ) ;\r\n}\r\nstatic void F_43 ( T_6 * V_5 , struct V_80 * V_81 ,\r\nT_4 V_82 )\r\n{\r\nF_44 ( V_5 , V_81 , V_82 ) ;\r\nif ( V_82 & V_83 )\r\nF_42 ( V_5 ) ;\r\n}\r\nstatic void F_45 ( T_6 * V_5 , struct V_37 * V_38 ,\r\nvoid * V_84 , unsigned int V_85 )\r\n{\r\nunsigned long V_86 = V_5 -> V_4 -> V_87 . V_88 ;\r\nunsigned short * V_89 = V_84 ;\r\nunsigned int V_41 = ( V_85 + 1 ) / 2 ;\r\nwhile ( V_41 -- )\r\n* V_89 ++ = F_46 ( F_2 ( ( void T_2 * ) V_86 ) ) ;\r\nF_47 ( ( unsigned long ) V_84 , F_48 ( V_85 , 2 ) ) ;\r\n}\r\nstatic void F_49 ( T_6 * V_5 , struct V_37 * V_38 ,\r\nvoid * V_84 , unsigned int V_85 )\r\n{\r\nunsigned long V_86 = V_5 -> V_4 -> V_87 . V_88 ;\r\nunsigned short * V_89 = V_84 ;\r\nunsigned int V_41 = ( V_85 + 1 ) / 2 ;\r\nwhile ( V_41 -- ) {\r\nF_11 ( F_50 ( * V_89 ) , ( void T_2 * ) V_86 ) ;\r\nV_89 ++ ;\r\n}\r\nF_47 ( ( unsigned long ) V_84 , F_48 ( V_85 , 2 ) ) ;\r\n}\r\nstatic int T_7 F_51 ( struct V_90 * V_91 )\r\n{\r\nstruct V_92 V_93 , * V_94 [] = { & V_93 } ;\r\nstruct V_95 * V_96 ;\r\nstruct V_97 * V_98 ;\r\nint V_99 , V_100 ;\r\nunsigned long V_101 ;\r\nV_99 = F_52 ( V_91 , 0 ) ;\r\nif ( V_99 < 0 )\r\nreturn - V_102 ;\r\nV_98 = F_53 ( V_91 , V_103 , 0 ) ;\r\nif ( ! V_98 )\r\nreturn - V_102 ;\r\nif ( ! F_54 ( & V_91 -> V_104 , V_98 -> V_105 ,\r\nF_55 ( V_98 ) , L_11 ) )\r\nreturn - V_106 ;\r\nV_101 = ( unsigned long ) F_56 ( & V_91 -> V_104 , V_98 -> V_105 ,\r\nF_55 ( V_98 ) ) ;\r\nif ( ! V_101 )\r\nreturn - V_106 ;\r\nmemset ( & V_93 , 0 , sizeof( V_93 ) ) ;\r\nV_93 . V_87 . V_88 =\r\nV_101 + F_3 ( V_107 ) ;\r\nV_93 . V_87 . V_108 =\r\nV_101 + F_6 ( V_109 ) ;\r\nV_93 . V_87 . V_110 =\r\nV_101 + F_6 ( V_111 ) ;\r\nV_93 . V_87 . V_112 =\r\nV_101 + F_6 ( V_113 ) ;\r\nV_93 . V_87 . V_114 =\r\nV_101 + F_6 ( V_115 ) ;\r\nV_93 . V_87 . V_116 =\r\nV_101 + F_6 ( V_117 ) ;\r\nV_93 . V_87 . V_118 =\r\nV_101 + F_6 ( V_119 ) ;\r\nV_93 . V_87 . V_120 =\r\nV_101 + F_6 ( V_121 ) ;\r\nV_93 . V_87 . V_122 =\r\nV_101 + F_6 ( V_70 ) ;\r\nV_93 . V_99 = V_99 ;\r\nV_93 . V_104 = & V_91 -> V_104 ;\r\nF_57 ( L_12 , V_101 , V_99 ) ;\r\nV_96 = F_58 ( & V_123 , V_94 , 1 ) ;\r\nif ( ! V_96 )\r\nreturn - V_124 ;\r\nV_96 -> V_125 [ 0 ] -> V_79 = V_101 ;\r\nV_100 = F_59 ( V_96 , & V_123 , V_94 ) ;\r\nif ( V_100 ) {\r\nF_60 ( V_96 ) ;\r\nreturn V_100 ;\r\n}\r\nF_61 ( V_91 , V_96 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_8 F_62 ( struct V_90 * V_91 )\r\n{\r\nstruct V_95 * V_96 = F_63 ( V_91 ) ;\r\nF_64 ( V_96 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_65 ( struct V_90 * V_104 )\r\n{\r\nstruct V_95 * V_96 = F_63 ( V_104 ) ;\r\nT_5 * V_4 = V_96 -> V_125 [ 0 ] ;\r\nF_39 ( V_4 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_7 F_66 ( void )\r\n{\r\nreturn F_67 ( & V_126 , F_51 ) ;\r\n}\r\nstatic void T_8 F_68 ( void )\r\n{\r\nF_69 ( & V_126 ) ;\r\n}
