INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/ALU_64_bit_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/ALU_Control_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Adder_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Branch_Unit_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Unit_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Data_Memory_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/EX_MEM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Hazard_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/ID_EX_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/IF_ID_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Immediate_Generator_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Generator_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Instruction_Memory_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Instruction_Parser_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/MEM_WB_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Multiplexer2to1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer2to1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Multiplexer3to1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer3to1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Program_Counter_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/RISC_V_Processor_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor_3
WARNING: [VRFC 10-3248] data object 'a_bgt_b' is already declared [D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/RISC_V_Processor_3.v:53]
WARNING: [VRFC 10-3703] second declaration of 'a_bgt_b' ignored [D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/RISC_V_Processor_3.v:53]
INFO: [VRFC 10-2458] undeclared symbol branch_sel, assumed default net type wire [D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/RISC_V_Processor_3.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/3.Hazard Detect + Forwading/srcs/Register_File_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Habib/4th Sem/CA Lab/CA-Proj/1.Single Cycle/sim/tb_RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RISC_V_Processor
