[2025-09-15 15:59:19] START suite=spec trace=433.milc-127B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/433.milc-127B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 10551974 heartbeat IPC: 0.9477 cumulative IPC: 0.9477 (Simulation time: 00 hr 01 min 44 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 20426642 cumulative IPC: 0.9791 (Simulation time: 00 hr 03 min 21 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 20426642 cumulative IPC: 0.9791 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 20426643 heartbeat IPC: 1.013 cumulative IPC: 5 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 38210610 heartbeat IPC: 0.5623 cumulative IPC: 0.5623 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 52101344 heartbeat IPC: 0.7199 cumulative IPC: 0.6314 (Simulation time: 00 hr 07 min 30 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 63573987 heartbeat IPC: 0.8716 cumulative IPC: 0.6953 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 75035513 heartbeat IPC: 0.8725 cumulative IPC: 0.7325 (Simulation time: 00 hr 10 min 20 sec)
Heartbeat CPU 0 instructions: 70000021 cycles: 86475323 heartbeat IPC: 0.8741 cumulative IPC: 0.757 (Simulation time: 00 hr 11 min 36 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 97913833 heartbeat IPC: 0.8742 cumulative IPC: 0.7743 (Simulation time: 00 hr 12 min 54 sec)
Heartbeat CPU 0 instructions: 90000022 cycles: 109349611 heartbeat IPC: 0.8744 cumulative IPC: 0.7872 (Simulation time: 00 hr 14 min 17 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 136244756 heartbeat IPC: 0.3718 cumulative IPC: 0.6907 (Simulation time: 00 hr 17 min 04 sec)
Heartbeat CPU 0 instructions: 110000027 cycles: 151955225 heartbeat IPC: 0.6365 cumulative IPC: 0.6843 (Simulation time: 00 hr 19 min 11 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 145483260 cumulative IPC: 0.6874 (Simulation time: 00 hr 21 min 14 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 145483260 cumulative IPC: 0.6874 (Simulation time: 00 hr 21 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/433.milc-127B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6874 instructions: 100000001 cycles: 145483260
CPU 0 Branch Prediction Accuracy: 75.23% MPKI: 18.76 Average ROB Occupancy at Mispredict: 68.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 6e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 17.16
BRANCH_DIRECT_CALL: 0.00013
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1.6


====Backend Stall Breakdown====
ROB_STALL: 1881933
LQ_STALL: 0
SQ_STALL: 6524680


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 535.18567
REPLAY_LOAD: 103.49367
NON_REPLAY_LOAD: 30.75031

== Total ==
ADDR_TRANS: 126839
REPLAY_LOAD: 24528
NON_REPLAY_LOAD: 1730566

== Counts ==
ADDR_TRANS: 237
REPLAY_LOAD: 237
NON_REPLAY_LOAD: 56278

cpu0->cpu0_STLB TOTAL        ACCESS:     153126 HIT:        123 MISS:     153003 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     153126 HIT:        123 MISS:     153003 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 235.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2650708 HIT:     678247 MISS:    1972461 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1563402 HIT:         22 MISS:    1563380 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     236761 HIT:          0 MISS:     236761 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     677036 HIT:     677027 MISS:          9 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     173509 HIT:       1198 MISS:     172311 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 136.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3069398 HIT:    3069337 MISS:         61 MSHR_MERGE:          8
cpu0->cpu0_L1I LOAD         ACCESS:    3069398 HIT:    3069337 MISS:         61 MSHR_MERGE:          8
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 139.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   33195764 HIT:   25187606 MISS:    8008158 MSHR_MERGE:    6034539
cpu0->cpu0_L1D LOAD         ACCESS:   18799710 HIT:   12678505 MISS:    6121205 MSHR_MERGE:    4557856
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   14089738 HIT:   12376297 MISS:    1713441 MSHR_MERGE:    1476680
cpu0->cpu0_L1D TRANSLATION  ACCESS:     306316 HIT:     132804 MISS:     173512 MSHR_MERGE:          3
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 148.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2321293 HIT:    2321285 MISS:          8 MSHR_MERGE:          4
cpu0->cpu0_ITLB LOAD         ACCESS:    2321293 HIT:    2321285 MISS:          8 MSHR_MERGE:          4
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 742.2 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   31228554 HIT:   29621421 MISS:    1607133 MSHR_MERGE:    1454011
cpu0->cpu0_DTLB LOAD         ACCESS:   31228554 HIT:   29621421 MISS:    1607133 MSHR_MERGE:    1454011
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 241 cycles
cpu0->LLC TOTAL        ACCESS:    2651964 HIT:     680167 MISS:    1971797 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1563380 HIT:        590 MISS:    1562790 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     236761 HIT:          0 MISS:     236761 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     679512 HIT:     679503 MISS:          9 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     172311 HIT:         74 MISS:     172237 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     380275
  ROW_BUFFER_MISS:    1591501
  AVG DBUS CONGESTED CYCLE: 6.456
Channel 0 WQ ROW_BUFFER_HIT:     167779
  ROW_BUFFER_MISS:     514756
  FULL:          0
Channel 0 REFRESHES ISSUED:      12123
[2025-09-15 16:20:34] END   suite=spec trace=433.milc-127B (rc=0)
