

================================================================
== Vitis HLS Report for 'convolution'
================================================================
* Date:           Sun Nov 24 19:51:43 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |       64|       64|        35|         15|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 15, D = 35, States = { 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 12 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 46 13 
12 --> 38 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 12 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 11 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [MNIST/src/convolution.cpp:18]   --->   Operation 47 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 48 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%kernel_2_2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_2_2"   --->   Operation 49 'read' 'kernel_2_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%kernel_2_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_2_1"   --->   Operation 50 'read' 'kernel_2_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%kernel_2_0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_2_0"   --->   Operation 51 'read' 'kernel_2_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%kernel_1_2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_1_2"   --->   Operation 52 'read' 'kernel_1_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%kernel_1_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_1_1"   --->   Operation 53 'read' 'kernel_1_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%kernel_1_0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_1_0"   --->   Operation 54 'read' 'kernel_1_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%kernel_0_2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_0_2"   --->   Operation 55 'read' 'kernel_0_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%kernel_0_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_0_1"   --->   Operation 56 'read' 'kernel_0_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%kernel_0_0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel_0_0"   --->   Operation 57 'read' 'kernel_0_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 58 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%gmem1_0_0_addr = getelementptr i8 %gmem1_0_0, i64 %kernel_0_0_read"   --->   Operation 59 'getelementptr' 'gmem1_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%gmem1_0_1_addr = getelementptr i8 %gmem1_0_1, i64 %kernel_0_1_read"   --->   Operation 60 'getelementptr' 'gmem1_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%gmem1_0_2_addr = getelementptr i8 %gmem1_0_2, i64 %kernel_0_2_read"   --->   Operation 61 'getelementptr' 'gmem1_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%gmem1_1_0_addr = getelementptr i8 %gmem1_1_0, i64 %kernel_1_0_read"   --->   Operation 62 'getelementptr' 'gmem1_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%gmem1_1_1_addr = getelementptr i8 %gmem1_1_1, i64 %kernel_1_1_read"   --->   Operation 63 'getelementptr' 'gmem1_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%gmem1_1_2_addr = getelementptr i8 %gmem1_1_2, i64 %kernel_1_2_read"   --->   Operation 64 'getelementptr' 'gmem1_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%gmem1_2_0_addr = getelementptr i8 %gmem1_2_0, i64 %kernel_2_0_read"   --->   Operation 65 'getelementptr' 'gmem1_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%gmem1_2_1_addr = getelementptr i8 %gmem1_2_1, i64 %kernel_2_1_read"   --->   Operation 66 'getelementptr' 'gmem1_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%gmem1_2_2_addr = getelementptr i8 %gmem1_2_2, i64 %kernel_2_2_read"   --->   Operation 67 'getelementptr' 'gmem1_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln18 = store i2 0, i2 %i" [MNIST/src/convolution.cpp:18]   --->   Operation 68 'store' 'store_ln18' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 69 [8/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 69 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 70 [8/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 70 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 71 [8/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 71 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 72 [8/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 72 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 73 [8/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 73 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 74 [8/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 74 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 75 [8/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 75 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 76 [8/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 76 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 77 [8/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 77 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 78 [7/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 78 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 79 [7/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 79 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 80 [7/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 80 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 81 [7/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 81 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 82 [7/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 82 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 83 [7/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 83 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 84 [7/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 84 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 85 [7/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 85 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 86 [7/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 86 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 87 [6/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 87 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 88 [6/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 88 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 89 [6/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 89 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 90 [6/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 90 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 91 [6/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 91 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 92 [6/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 92 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 93 [6/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 93 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 94 [6/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 94 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 95 [6/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 95 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 96 [5/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 96 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 97 [5/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 97 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 98 [5/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 98 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 99 [5/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 99 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [5/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 100 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 101 [5/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 101 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 102 [5/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 102 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 103 [5/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 103 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 104 [5/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 104 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 105 [4/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 105 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 106 [4/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 106 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [4/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 107 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 108 [4/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 108 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 109 [4/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 109 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 110 [4/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 110 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 111 [4/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 111 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 112 [4/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 112 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 113 [4/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 113 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 114 [3/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 114 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 115 [3/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 115 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 116 [3/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 116 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 117 [3/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 117 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 118 [3/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 118 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 119 [3/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 119 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 120 [3/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 120 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 121 [3/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 121 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 122 [3/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 122 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 123 [2/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 123 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 124 [2/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 124 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 125 [2/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 125 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 126 [2/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 126 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 127 [2/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 127 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 128 [2/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 128 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 129 [2/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 129 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 130 [2/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 130 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 131 [2/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 131 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 132 [1/8] (7.30ns)   --->   "%gmem1_0_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_0_addr, i32 1"   --->   Operation 132 'readreq' 'gmem1_0_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 133 [1/8] (7.30ns)   --->   "%gmem1_0_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_1_addr, i32 1"   --->   Operation 133 'readreq' 'gmem1_0_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 134 [1/8] (7.30ns)   --->   "%gmem1_0_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_0_2_addr, i32 1"   --->   Operation 134 'readreq' 'gmem1_0_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 135 [1/8] (7.30ns)   --->   "%gmem1_1_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_0_addr, i32 1"   --->   Operation 135 'readreq' 'gmem1_1_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 136 [1/8] (7.30ns)   --->   "%gmem1_1_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_1_addr, i32 1"   --->   Operation 136 'readreq' 'gmem1_1_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 137 [1/8] (7.30ns)   --->   "%gmem1_1_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_1_2_addr, i32 1"   --->   Operation 137 'readreq' 'gmem1_1_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 138 [1/8] (7.30ns)   --->   "%gmem1_2_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_0_addr, i32 1"   --->   Operation 138 'readreq' 'gmem1_2_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 139 [1/8] (7.30ns)   --->   "%gmem1_2_1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_1_addr, i32 1"   --->   Operation 139 'readreq' 'gmem1_2_1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 140 [1/8] (7.30ns)   --->   "%gmem1_2_2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_2_2_addr, i32 1"   --->   Operation 140 'readreq' 'gmem1_2_2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [MNIST/src/convolution.cpp:4]   --->   Operation 141 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 784, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_0_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_5, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_0_0"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_0_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_15, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_0_1"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_0_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_7, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_0_2"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_1_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_8, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_1_0"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_1_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_9, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_1_1"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_1_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_10, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_1_2"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_2_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_11, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_2_0"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_2_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_12, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_2_1"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1_2_2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 9, void @empty_13, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1_2_2"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 676, void @empty_14, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem2"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_30, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_0_0, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_27, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_0_0, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_0_1, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_26, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_0_1, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_0_2, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_25, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_0_2, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_1_0, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_6, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_1_0, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_1_1, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_23, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_1_1, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_1_2, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_22, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_1_2, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_2_0, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_21, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_2_0, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_2_1, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_20, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_2_1, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_2_2, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_19, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel_2_2, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_18, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_28, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_29, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_17, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (7.30ns)   --->   "%gmem1_0_0_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_0_0_addr"   --->   Operation 187 'read' 'gmem1_0_0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 188 [1/1] (7.30ns)   --->   "%gmem1_0_1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_0_1_addr"   --->   Operation 188 'read' 'gmem1_0_1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 189 [1/1] (7.30ns)   --->   "%gmem1_0_2_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_0_2_addr"   --->   Operation 189 'read' 'gmem1_0_2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 190 [1/1] (7.30ns)   --->   "%gmem1_1_0_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_1_0_addr"   --->   Operation 190 'read' 'gmem1_1_0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 191 [1/1] (7.30ns)   --->   "%gmem1_1_1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_1_1_addr"   --->   Operation 191 'read' 'gmem1_1_1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 192 [1/1] (7.30ns)   --->   "%gmem1_1_2_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_1_2_addr"   --->   Operation 192 'read' 'gmem1_1_2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 193 [1/1] (7.30ns)   --->   "%gmem1_2_0_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_2_0_addr"   --->   Operation 193 'read' 'gmem1_2_0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 194 [1/1] (7.30ns)   --->   "%gmem1_2_1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_2_1_addr"   --->   Operation 194 'read' 'gmem1_2_1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 195 [1/1] (7.30ns)   --->   "%gmem1_2_2_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_2_2_addr"   --->   Operation 195 'read' 'gmem1_2_2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 196 [1/1] (0.46ns)   --->   "%br_ln18 = br void %VITIS_LOOP_20_2" [MNIST/src/convolution.cpp:18]   --->   Operation 196 'br' 'br_ln18' <Predicate = true> <Delay = 0.46>

State 11 <SV = 10> <Delay = 1.24>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.VITIS_LOOP_20_2.split, i1 1, void %entry"   --->   Operation 197 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i"   --->   Operation 198 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.62ns)   --->   "%icmp_ln18 = icmp_eq  i2 %i_1, i2 3" [MNIST/src/convolution.cpp:18]   --->   Operation 199 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (0.62ns)   --->   "%indvars_iv_next = add i2 %i_1, i2 1"   --->   Operation 200 'add' 'indvars_iv_next' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %new.body.VITIS_LOOP_20_2, void %for.end96" [MNIST/src/convolution.cpp:18]   --->   Operation 201 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i64 %output_r_read" [MNIST/src/convolution.cpp:18]   --->   Operation 202 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %first_iter_0, void %VITIS_LOOP_20_2.split, void %for.first.iter.VITIS_LOOP_20_2" [MNIST/src/convolution.cpp:18]   --->   Operation 203 'br' 'br_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %i_1" [MNIST/src/convolution.cpp:18]   --->   Operation 204 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0"   --->   Operation 205 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl"   --->   Operation 206 'zext' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i64 %zext_ln18, i64 %input_r_read" [MNIST/src/convolution.cpp:18]   --->   Operation 207 'add' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 208 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%empty_34 = add i64 %tmp, i64 %p_shl_cast" [MNIST/src/convolution.cpp:18]   --->   Operation 208 'add' 'empty_34' <Predicate = (!icmp_ln18)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %empty_34" [MNIST/src/convolution.cpp:25]   --->   Operation 209 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.62ns)   --->   "%icmp_ln18_1 = icmp_eq  i2 %indvars_iv_next, i2 3" [MNIST/src/convolution.cpp:18]   --->   Operation 210 'icmp' 'icmp_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %new.latch.VITIS_LOOP_20_2.split, void %last.iter.VITIS_LOOP_20_2.split" [MNIST/src/convolution.cpp:18]   --->   Operation 211 'br' 'br_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.46ns)   --->   "%store_ln18 = store i2 %indvars_iv_next, i2 %i" [MNIST/src/convolution.cpp:18]   --->   Operation 212 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.46>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_20_2" [MNIST/src/convolution.cpp:18]   --->   Operation 213 'br' 'br_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 12 <SV = 36> <Delay = 7.30>
ST_12 : Operation 214 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem2_addr, i32 9" [MNIST/src/convolution.cpp:18]   --->   Operation 214 'writereq' 'empty' <Predicate = (!icmp_ln18 & first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_20_2.split" [MNIST/src/convolution.cpp:18]   --->   Operation 215 'br' 'br_ln18' <Predicate = (!icmp_ln18 & first_iter_0)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i8 %add_ln33_1, i8 %add_ln33" [MNIST/src/convolution.cpp:33]   --->   Operation 216 'add' 'add_ln33_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 217 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_5 = add i8 %add_ln33_4, i8 %mul_ln31" [MNIST/src/convolution.cpp:33]   --->   Operation 217 'add' 'add_ln33_5' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 218 [1/1] (0.87ns)   --->   "%add_ln33_6 = add i8 %add_ln33_5, i8 %add_ln33_3" [MNIST/src/convolution.cpp:33]   --->   Operation 218 'add' 'add_ln33_6' <Predicate = (!icmp_ln18)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%sum_1 = add i8 %add_ln33_6, i8 %add_ln33_2" [MNIST/src/convolution.cpp:33]   --->   Operation 219 'add' 'sum_1' <Predicate = (!icmp_ln18)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_13)   --->   "%mul_ln31_1 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_11" [MNIST/src/convolution.cpp:31]   --->   Operation 220 'mul' 'mul_ln31_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 221 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_12 = add i8 %mul_ln32_1, i8 %mul_ln33_1" [MNIST/src/convolution.cpp:33]   --->   Operation 221 'add' 'add_ln33_12' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 222 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_13 = add i8 %add_ln33_12, i8 %mul_ln31_1" [MNIST/src/convolution.cpp:33]   --->   Operation 222 'add' 'add_ln33_13' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 223 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_21)   --->   "%mul_ln31_2 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:31]   --->   Operation 223 'mul' 'mul_ln31_2' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 224 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_20)   --->   "%mul_ln33_2 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_14" [MNIST/src/convolution.cpp:33]   --->   Operation 224 'mul' 'mul_ln33_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 225 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_20 = add i8 %mul_ln32_2, i8 %mul_ln33_2" [MNIST/src/convolution.cpp:33]   --->   Operation 225 'add' 'add_ln33_20' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 11> <Delay = 7.30>
ST_13 : Operation 226 [8/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 226 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 227 [7/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 227 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 228 [6/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 228 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 229 [5/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 229 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 230 [4/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 230 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 231 [3/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 231 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 232 [2/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 232 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 7.30>
ST_20 : Operation 233 [1/8] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 15" [MNIST/src/convolution.cpp:25]   --->   Operation 233 'readreq' 'empty_35' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 7.30>
ST_21 : Operation 234 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 234 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 7.30>
ST_22 : Operation 235 [1/1] (7.30ns)   --->   "%gmem0_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 235 'read' 'gmem0_addr_read_1' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 236 [3/3] (1.08ns) (grouped into DSP with root node add_ln33)   --->   "%sum = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read" [MNIST/src/convolution.cpp:25]   --->   Operation 236 'mul' 'sum' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 21> <Delay = 7.30>
ST_23 : Operation 237 [1/1] (7.30ns)   --->   "%gmem0_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 237 'read' 'gmem0_addr_read_2' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 238 [2/3] (1.08ns) (grouped into DSP with root node add_ln33)   --->   "%sum = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read" [MNIST/src/convolution.cpp:25]   --->   Operation 238 'mul' 'sum' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 239 [1/1] (1.69ns)   --->   "%mul_ln26 = mul i8 %gmem1_0_1_addr_read, i8 %gmem0_addr_read_1" [MNIST/src/convolution.cpp:26]   --->   Operation 239 'mul' 'mul_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 240 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_8)   --->   "%sum_2 = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read_1" [MNIST/src/convolution.cpp:25]   --->   Operation 240 'mul' 'sum_2' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 22> <Delay = 7.30>
ST_24 : Operation 241 [1/1] (7.30ns)   --->   "%gmem0_addr_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 241 'read' 'gmem0_addr_read_3' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%sum = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read" [MNIST/src/convolution.cpp:25]   --->   Operation 242 'mul' 'sum' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 243 [1/1] (1.69ns)   --->   "%mul_ln27 = mul i8 %gmem1_0_2_addr_read, i8 %gmem0_addr_read_2" [MNIST/src/convolution.cpp:27]   --->   Operation 243 'mul' 'mul_ln27' <Predicate = (!icmp_ln18)> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 244 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33 = add i8 %mul_ln26, i8 %sum" [MNIST/src/convolution.cpp:33]   --->   Operation 244 'add' 'add_ln33' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 245 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_8)   --->   "%sum_2 = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read_1" [MNIST/src/convolution.cpp:25]   --->   Operation 245 'mul' 'sum_2' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 23> <Delay = 7.30>
ST_25 : Operation 246 [1/1] (7.30ns)   --->   "%gmem0_addr_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 246 'read' 'gmem0_addr_read_4' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 247 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33 = add i8 %mul_ln26, i8 %sum" [MNIST/src/convolution.cpp:33]   --->   Operation 247 'add' 'add_ln33' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 248 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_8)   --->   "%sum_2 = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read_1" [MNIST/src/convolution.cpp:25]   --->   Operation 248 'mul' 'sum_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 249 [1/1] (1.69ns)   --->   "%mul_ln26_1 = mul i8 %gmem1_0_1_addr_read, i8 %gmem0_addr_read_2" [MNIST/src/convolution.cpp:26]   --->   Operation 249 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_8 = add i8 %mul_ln26_1, i8 %sum_2" [MNIST/src/convolution.cpp:33]   --->   Operation 250 'add' 'add_ln33_8' <Predicate = (!icmp_ln18)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 251 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_16)   --->   "%sum_4 = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read_2" [MNIST/src/convolution.cpp:25]   --->   Operation 251 'mul' 'sum_4' <Predicate = (!icmp_ln18)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 24> <Delay = 7.30>
ST_26 : Operation 252 [1/1] (7.30ns)   --->   "%gmem0_addr_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 252 'read' 'gmem0_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 253 [1/1] (1.69ns)   --->   "%mul_ln27_1 = mul i8 %gmem1_0_2_addr_read, i8 %gmem0_addr_read_3" [MNIST/src/convolution.cpp:27]   --->   Operation 253 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 254 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_8 = add i8 %mul_ln26_1, i8 %sum_2" [MNIST/src/convolution.cpp:33]   --->   Operation 254 'add' 'add_ln33_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 255 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_16)   --->   "%sum_4 = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read_2" [MNIST/src/convolution.cpp:25]   --->   Operation 255 'mul' 'sum_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 25> <Delay = 7.30>
ST_27 : Operation 256 [1/1] (7.30ns)   --->   "%gmem0_addr_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 256 'read' 'gmem0_addr_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 257 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln28 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_5" [MNIST/src/convolution.cpp:28]   --->   Operation 257 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 258 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_16)   --->   "%sum_4 = mul i8 %gmem1_0_0_addr_read, i8 %gmem0_addr_read_2" [MNIST/src/convolution.cpp:25]   --->   Operation 258 'mul' 'sum_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 259 [1/1] (1.69ns)   --->   "%mul_ln26_2 = mul i8 %gmem1_0_1_addr_read, i8 %gmem0_addr_read_3" [MNIST/src/convolution.cpp:26]   --->   Operation 259 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 260 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_16 = add i8 %mul_ln26_2, i8 %sum_4" [MNIST/src/convolution.cpp:33]   --->   Operation 260 'add' 'add_ln33_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 26> <Delay = 7.30>
ST_28 : Operation 261 [1/1] (7.30ns)   --->   "%gmem0_addr_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 261 'read' 'gmem0_addr_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 262 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln28 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_5" [MNIST/src/convolution.cpp:28]   --->   Operation 262 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 263 [1/1] (1.69ns)   --->   "%mul_ln29 = mul i8 %gmem1_1_1_addr_read, i8 %gmem0_addr_read_6" [MNIST/src/convolution.cpp:29]   --->   Operation 263 'mul' 'mul_ln29' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 264 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_9)   --->   "%mul_ln28_1 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_6" [MNIST/src/convolution.cpp:28]   --->   Operation 264 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 265 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_16 = add i8 %mul_ln26_2, i8 %sum_4" [MNIST/src/convolution.cpp:33]   --->   Operation 265 'add' 'add_ln33_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 27> <Delay = 7.30>
ST_29 : Operation 266 [1/1] (7.30ns)   --->   "%gmem0_addr_read_8 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 266 'read' 'gmem0_addr_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 267 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln28 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_5" [MNIST/src/convolution.cpp:28]   --->   Operation 267 'mul' 'mul_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 268 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_3)   --->   "%mul_ln30 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:30]   --->   Operation 268 'mul' 'mul_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 269 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_1 = add i8 %mul_ln27, i8 %mul_ln28" [MNIST/src/convolution.cpp:33]   --->   Operation 269 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 270 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_9)   --->   "%mul_ln28_1 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_6" [MNIST/src/convolution.cpp:28]   --->   Operation 270 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 271 [1/1] (1.69ns)   --->   "%mul_ln29_1 = mul i8 %gmem1_1_1_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:29]   --->   Operation 271 'mul' 'mul_ln29_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 272 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_17)   --->   "%mul_ln28_2 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:28]   --->   Operation 272 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 28> <Delay = 7.30>
ST_30 : Operation 273 [1/1] (7.30ns)   --->   "%gmem0_addr_read_9 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 273 'read' 'gmem0_addr_read_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 274 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_3)   --->   "%mul_ln30 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:30]   --->   Operation 274 'mul' 'mul_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 275 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_1 = add i8 %mul_ln27, i8 %mul_ln28" [MNIST/src/convolution.cpp:33]   --->   Operation 275 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 276 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_9)   --->   "%mul_ln28_1 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_6" [MNIST/src/convolution.cpp:28]   --->   Operation 276 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 277 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_11)   --->   "%mul_ln30_1 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_8" [MNIST/src/convolution.cpp:30]   --->   Operation 277 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 278 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_9 = add i8 %mul_ln27_1, i8 %mul_ln28_1" [MNIST/src/convolution.cpp:33]   --->   Operation 278 'add' 'add_ln33_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 279 [1/1] (1.69ns)   --->   "%mul_ln27_2 = mul i8 %gmem1_0_2_addr_read, i8 %gmem0_addr_read_4" [MNIST/src/convolution.cpp:27]   --->   Operation 279 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 280 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_17)   --->   "%mul_ln28_2 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:28]   --->   Operation 280 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 29> <Delay = 7.30>
ST_31 : Operation 281 [1/1] (7.30ns)   --->   "%gmem0_addr_read_10 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 281 'read' 'gmem0_addr_read_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 282 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_3)   --->   "%mul_ln30 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:30]   --->   Operation 282 'mul' 'mul_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 283 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_3 = add i8 %mul_ln29, i8 %mul_ln30" [MNIST/src/convolution.cpp:33]   --->   Operation 283 'add' 'add_ln33_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 284 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_11)   --->   "%mul_ln30_1 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_8" [MNIST/src/convolution.cpp:30]   --->   Operation 284 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 285 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_9 = add i8 %mul_ln27_1, i8 %mul_ln28_1" [MNIST/src/convolution.cpp:33]   --->   Operation 285 'add' 'add_ln33_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 286 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_17)   --->   "%mul_ln28_2 = mul i8 %gmem1_1_0_addr_read, i8 %gmem0_addr_read_7" [MNIST/src/convolution.cpp:28]   --->   Operation 286 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 287 [1/1] (1.69ns)   --->   "%mul_ln29_2 = mul i8 %gmem1_1_1_addr_read, i8 %gmem0_addr_read_8" [MNIST/src/convolution.cpp:29]   --->   Operation 287 'mul' 'mul_ln29_2' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 288 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_19)   --->   "%mul_ln30_2 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_9" [MNIST/src/convolution.cpp:30]   --->   Operation 288 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 289 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_17 = add i8 %mul_ln27_2, i8 %mul_ln28_2" [MNIST/src/convolution.cpp:33]   --->   Operation 289 'add' 'add_ln33_17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 30> <Delay = 7.30>
ST_32 : Operation 290 [1/1] (7.30ns)   --->   "%gmem0_addr_read_11 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 290 'read' 'gmem0_addr_read_11' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 291 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_3 = add i8 %mul_ln29, i8 %mul_ln30" [MNIST/src/convolution.cpp:33]   --->   Operation 291 'add' 'add_ln33_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_11)   --->   "%mul_ln30_1 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_8" [MNIST/src/convolution.cpp:30]   --->   Operation 292 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 293 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_11 = add i8 %mul_ln29_1, i8 %mul_ln30_1" [MNIST/src/convolution.cpp:33]   --->   Operation 293 'add' 'add_ln33_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 294 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_19)   --->   "%mul_ln30_2 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_9" [MNIST/src/convolution.cpp:30]   --->   Operation 294 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 295 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_17 = add i8 %mul_ln27_2, i8 %mul_ln28_2" [MNIST/src/convolution.cpp:33]   --->   Operation 295 'add' 'add_ln33_17' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 31> <Delay = 7.30>
ST_33 : Operation 296 [1/1] (7.30ns)   --->   "%gmem0_addr_read_12 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 296 'read' 'gmem0_addr_read_12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 297 [1/1] (1.69ns)   --->   "%mul_ln32 = mul i8 %gmem1_2_1_addr_read, i8 %gmem0_addr_read_11" [MNIST/src/convolution.cpp:32]   --->   Operation 297 'mul' 'mul_ln32' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 298 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_11 = add i8 %mul_ln29_1, i8 %mul_ln30_1" [MNIST/src/convolution.cpp:33]   --->   Operation 298 'add' 'add_ln33_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 299 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_19)   --->   "%mul_ln30_2 = mul i8 %gmem1_1_2_addr_read, i8 %gmem0_addr_read_9" [MNIST/src/convolution.cpp:30]   --->   Operation 299 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 300 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_19 = add i8 %mul_ln29_2, i8 %mul_ln30_2" [MNIST/src/convolution.cpp:33]   --->   Operation 300 'add' 'add_ln33_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 32> <Delay = 7.30>
ST_34 : Operation 301 [1/1] (7.30ns)   --->   "%gmem0_addr_read_13 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 301 'read' 'gmem0_addr_read_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 302 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_4)   --->   "%mul_ln33 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:33]   --->   Operation 302 'mul' 'mul_ln33' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 303 [1/1] (1.69ns)   --->   "%mul_ln32_1 = mul i8 %gmem1_2_1_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:32]   --->   Operation 303 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 304 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_19 = add i8 %mul_ln29_2, i8 %mul_ln30_2" [MNIST/src/convolution.cpp:33]   --->   Operation 304 'add' 'add_ln33_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 33> <Delay = 7.30>
ST_35 : Operation 305 [1/1] (7.30ns)   --->   "%gmem0_addr_read_14 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [MNIST/src/convolution.cpp:25]   --->   Operation 305 'read' 'gmem0_addr_read_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 306 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_5)   --->   "%mul_ln31 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_10" [MNIST/src/convolution.cpp:31]   --->   Operation 306 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 307 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_4)   --->   "%mul_ln33 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:33]   --->   Operation 307 'mul' 'mul_ln33' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 308 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_12)   --->   "%mul_ln33_1 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_13" [MNIST/src/convolution.cpp:33]   --->   Operation 308 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 309 [1/1] (1.69ns)   --->   "%mul_ln32_2 = mul i8 %gmem1_2_1_addr_read, i8 %gmem0_addr_read_13" [MNIST/src/convolution.cpp:32]   --->   Operation 309 'mul' 'mul_ln32_2' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 1.08>
ST_36 : Operation 310 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_5)   --->   "%mul_ln31 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_10" [MNIST/src/convolution.cpp:31]   --->   Operation 310 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 311 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_4)   --->   "%mul_ln33 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:33]   --->   Operation 311 'mul' 'mul_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 312 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_4 = add i8 %mul_ln32, i8 %mul_ln33" [MNIST/src/convolution.cpp:33]   --->   Operation 312 'add' 'add_ln33_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 313 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_13)   --->   "%mul_ln31_1 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_11" [MNIST/src/convolution.cpp:31]   --->   Operation 313 'mul' 'mul_ln31_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 314 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_12)   --->   "%mul_ln33_1 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_13" [MNIST/src/convolution.cpp:33]   --->   Operation 314 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 315 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_20)   --->   "%mul_ln33_2 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_14" [MNIST/src/convolution.cpp:33]   --->   Operation 315 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 35> <Delay = 1.66>
ST_37 : Operation 316 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_5)   --->   "%mul_ln31 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_10" [MNIST/src/convolution.cpp:31]   --->   Operation 316 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 317 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_4 = add i8 %mul_ln32, i8 %mul_ln33" [MNIST/src/convolution.cpp:33]   --->   Operation 317 'add' 'add_ln33_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 318 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_5 = add i8 %add_ln33_4, i8 %mul_ln31" [MNIST/src/convolution.cpp:33]   --->   Operation 318 'add' 'add_ln33_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 319 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_13)   --->   "%mul_ln31_1 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_11" [MNIST/src/convolution.cpp:31]   --->   Operation 319 'mul' 'mul_ln31_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 320 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_12)   --->   "%mul_ln33_1 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_13" [MNIST/src/convolution.cpp:33]   --->   Operation 320 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 321 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_12 = add i8 %mul_ln32_1, i8 %mul_ln33_1" [MNIST/src/convolution.cpp:33]   --->   Operation 321 'add' 'add_ln33_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 322 [3/3] (1.08ns) (grouped into DSP with root node add_ln33_21)   --->   "%mul_ln31_2 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:31]   --->   Operation 322 'mul' 'mul_ln31_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 323 [2/3] (1.08ns) (grouped into DSP with root node add_ln33_20)   --->   "%mul_ln33_2 = mul i8 %gmem1_2_2_addr_read, i8 %gmem0_addr_read_14" [MNIST/src/convolution.cpp:33]   --->   Operation 323 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_10 = add i8 %add_ln33_9, i8 %add_ln33_8" [MNIST/src/convolution.cpp:33]   --->   Operation 324 'add' 'add_ln33_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 325 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_13 = add i8 %add_ln33_12, i8 %mul_ln31_1" [MNIST/src/convolution.cpp:33]   --->   Operation 325 'add' 'add_ln33_13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 326 [1/1] (0.87ns)   --->   "%add_ln33_14 = add i8 %add_ln33_13, i8 %add_ln33_11" [MNIST/src/convolution.cpp:33]   --->   Operation 326 'add' 'add_ln33_14' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 327 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%sum_3 = add i8 %add_ln33_14, i8 %add_ln33_10" [MNIST/src/convolution.cpp:33]   --->   Operation 327 'add' 'sum_3' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 328 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_21)   --->   "%mul_ln31_2 = mul i8 %gmem1_2_0_addr_read, i8 %gmem0_addr_read_12" [MNIST/src/convolution.cpp:31]   --->   Operation 328 'mul' 'mul_ln31_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 329 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_20 = add i8 %mul_ln32_2, i8 %mul_ln33_2" [MNIST/src/convolution.cpp:33]   --->   Operation 329 'add' 'add_ln33_20' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 330 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_21 = add i8 %add_ln33_20, i8 %mul_ln31_2" [MNIST/src/convolution.cpp:33]   --->   Operation 330 'add' 'add_ln33_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 331 [1/1] (7.30ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem2_addr, i8 %sum_1, i1 1" [MNIST/src/convolution.cpp:18]   --->   Operation 331 'write' 'write_ln18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_18 = add i8 %add_ln33_17, i8 %add_ln33_16" [MNIST/src/convolution.cpp:33]   --->   Operation 332 'add' 'add_ln33_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 333 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln33_21 = add i8 %add_ln33_20, i8 %mul_ln31_2" [MNIST/src/convolution.cpp:33]   --->   Operation 333 'add' 'add_ln33_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 334 [1/1] (0.87ns)   --->   "%add_ln33_22 = add i8 %add_ln33_21, i8 %add_ln33_19" [MNIST/src/convolution.cpp:33]   --->   Operation 334 'add' 'add_ln33_22' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 335 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%sum_5 = add i8 %add_ln33_22, i8 %add_ln33_18" [MNIST/src/convolution.cpp:33]   --->   Operation 335 'add' 'sum_5' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 336 [1/1] (7.30ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem2_addr, i8 %sum_3, i1 1" [MNIST/src/convolution.cpp:18]   --->   Operation 336 'write' 'write_ln18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 337 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [MNIST/src/convolution.cpp:19]   --->   Operation 337 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 338 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [MNIST/src/convolution.cpp:18]   --->   Operation 338 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 339 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [MNIST/src/convolution.cpp:18]   --->   Operation 339 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 340 [1/1] (7.30ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem2_addr, i8 %sum_5, i1 1" [MNIST/src/convolution.cpp:18]   --->   Operation 340 'write' 'write_ln18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 341 [5/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [MNIST/src/convolution.cpp:39]   --->   Operation 341 'writeresp' 'empty_36' <Predicate = (icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 342 [4/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [MNIST/src/convolution.cpp:39]   --->   Operation 342 'writeresp' 'empty_36' <Predicate = (icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 343 [3/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [MNIST/src/convolution.cpp:39]   --->   Operation 343 'writeresp' 'empty_36' <Predicate = (icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 344 [2/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [MNIST/src/convolution.cpp:39]   --->   Operation 344 'writeresp' 'empty_36' <Predicate = (icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 345 [1/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [MNIST/src/convolution.cpp:39]   --->   Operation 345 'writeresp' 'empty_36' <Predicate = (icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln18 = br void %new.latch.VITIS_LOOP_20_2.split" [MNIST/src/convolution.cpp:18]   --->   Operation 346 'br' 'br_ln18' <Predicate = (icmp_ln18_1)> <Delay = 0.00>

State 46 <SV = 11> <Delay = 0.00>
ST_46 : Operation 347 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [MNIST/src/convolution.cpp:39]   --->   Operation 347 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('output_r_read') on port 'output_r' [70]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_0_0_load_req') on port 'gmem1_0_0' [82]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_0_0_load_req') on port 'gmem1_0_0' [82]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_0_0_load_req') on port 'gmem1_0_0' [82]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_0_0_load_req') on port 'gmem1_0_0' [82]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_0_0_load_req') on port 'gmem1_0_0' [82]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_0_0_load_req') on port 'gmem1_0_0' [82]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_0_0_load_req') on port 'gmem1_0_0' [82]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_0_0_load_req') on port 'gmem1_0_0' [82]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem1_0_0_addr_read') on port 'gmem1_0_0' [83]  (7.300 ns)

 <State 11>: 1.242ns
The critical path consists of the following:
	'load' operation 2 bit ('i') on local variable 'i', MNIST/src/convolution.cpp:18 [112]  (0.000 ns)
	'add' operation 2 bit ('indvars_iv_next') [114]  (0.621 ns)
	'icmp' operation 1 bit ('icmp_ln18_1', MNIST/src/convolution.cpp:18) [202]  (0.621 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', MNIST/src/convolution.cpp:18) on port 'gmem2' (MNIST/src/convolution.cpp:18) [120]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [132]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [132]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [132]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [132]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [132]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [132]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [132]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_35', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [132]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [133]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_1', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [134]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_2', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [135]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_3', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [136]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_4', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [137]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_5', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [138]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_6', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [139]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_7', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [140]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_8', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [141]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_9', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [142]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_10', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [143]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_11', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [144]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_12', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [145]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_13', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [146]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_14', MNIST/src/convolution.cpp:25) on port 'gmem0' (MNIST/src/convolution.cpp:25) [147]  (7.300 ns)

 <State 36>: 1.088ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[162] ('mul_ln31', MNIST/src/convolution.cpp:31) [154]  (1.088 ns)

 <State 37>: 1.662ns
The critical path consists of the following:
	'add' operation 8 bit of DSP[161] ('add_ln33_4', MNIST/src/convolution.cpp:33) [161]  (0.831 ns)
	'add' operation 8 bit of DSP[162] ('add_ln33_5', MNIST/src/convolution.cpp:33) [162]  (0.831 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln18', MNIST/src/convolution.cpp:18) on port 'gmem2' (MNIST/src/convolution.cpp:18) [199]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln18', MNIST/src/convolution.cpp:18) on port 'gmem2' (MNIST/src/convolution.cpp:18) [200]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln18', MNIST/src/convolution.cpp:18) on port 'gmem2' (MNIST/src/convolution.cpp:18) [201]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', MNIST/src/convolution.cpp:39) on port 'gmem2' (MNIST/src/convolution.cpp:39) [205]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', MNIST/src/convolution.cpp:39) on port 'gmem2' (MNIST/src/convolution.cpp:39) [205]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', MNIST/src/convolution.cpp:39) on port 'gmem2' (MNIST/src/convolution.cpp:39) [205]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', MNIST/src/convolution.cpp:39) on port 'gmem2' (MNIST/src/convolution.cpp:39) [205]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', MNIST/src/convolution.cpp:39) on port 'gmem2' (MNIST/src/convolution.cpp:39) [205]  (7.300 ns)

 <State 46>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
