<DOC>
<DOCNO>
EP-0004219
</DOCNO>
<TEXT>
<DATE>
19790919
</DATE>
<IPC-CLASSIFICATIONS>
H01L-21/338 H01L-27/06 H01L-21/768 H01L-29/02 <main>H01L-29/20</main> H01L-21/90 H01L-29/812 H01L-29/20 H01L-29/66 H01L-21/02 H01L-21/70 
</IPC-CLASSIFICATIONS>
<TITLE>
integrated circuit with a two-level interconnection structure; method of making such a circuit.
</TITLE>
<APPLICANT>
thomson csffr <sep>"thomson-csf"- scpi <sep>thomson-csf173, boulevard haussmann75008 parisfr<sep>thomson-csf<sep>
</APPLICANT>
<INVENTOR>
arnodo christian<sep>nuzillat gerard<sep>arnodo, christian<sep>nuzillat, gerard<sep>arnodo, christian"thomson-csf"-scpi 173, bld haussmannf-75360 paris cedex 08fr<sep>nuzillat, gérard"thomson-csf"-scpi 173, bld haussmannf-75360 paris cedex 08fr<sep>arnodo, christian  <sep>nuzillat, gerard<sep>arnodo, christian"thomson-csf"-scpi 173, bld haussmannf-75360 paris cedex 08fr<sep>nuzillat, gérard"thomson-csf"-scpi 173, bld haussmannf-75360 paris cedex 08fr<sep>
</INVENTOR>
<ABSTRACT>
The invention relates to an integrated circuit and its manufacturing process.This circuit is composed of active elements deposited on n-type layer portions (2) isolated from each other by a substrate in arsenide of semi-insulating gallium.They are interconnected by two sheets of conductors;The lower sheet (5-9) makes contact on ohmic and schottky contacts belonging to the layer portions, and is separated from the substrate by a thickness silica layer (24) of less than 1000 angstroms.The upper tablecloth (14) is separated from the previous one by a much thicker silica layer (13) ensures electrical insulation and Schottky contact protection (5).The invention applies to the manufacture of integrated circuits.
</ABSTRACT>
</TEXT>
</DOC>
