# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Accelerator.srcs/sources_1/new/accelerator_utils.vhd" \
"../../../../Accelerator.srcs/sources_1/new/Accelerator.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/csa_utils.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/CSA.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/final/MAC_8bits/MAC_8bits.srcs/sources_1/new/csa_acc_utils.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/final/MAC_8bits/MAC_8bits.srcs/sources_1/new/CSA_ACC.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/FA.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/LUT.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/rca_utils.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/RCA_4b.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Twos_complement_input.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/Twos_complement_output.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/dadda_utils.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/dadda_multi.vhd" \
"../../../../Accelerator.srcs/sources_1/imports/Codigo/ArtificialNeuron/ArtificialNeuron.srcs/sources_1/new/mux_2to1.vhd" \
"../../../../Accelerator.srcs/sim_1/new/Accelerator_tb.vhd" \

# Do not sort compile order
nosort
