

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config4_0_0_0_0_0'
================================================================
* Date:           Tue Oct 31 15:29:32 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.108|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1144|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     62|    5146|    1519|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        0|      -|    2014|      32|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     62|    7160|    2731|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|       1|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+-------+-----+----+
    |              Instance             |             Module            | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------------+-------------------------------+---------+-------+-----+----+
    |myproject_mul_32s_10s_42_3_0_U39   |myproject_mul_32s_10s_42_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_10s_42_3_0_U47   |myproject_mul_32s_10s_42_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_11ns_43_3_0_U38  |myproject_mul_32s_11ns_43_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_11ns_43_3_0_U44  |myproject_mul_32s_11ns_43_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_11s_43_3_0_U32   |myproject_mul_32s_11s_43_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_12ns_44_3_0_U52  |myproject_mul_32s_12ns_44_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_13ns_45_3_0_U33  |myproject_mul_32s_13ns_45_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_13ns_45_3_0_U34  |myproject_mul_32s_13ns_45_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_13ns_45_3_0_U41  |myproject_mul_32s_13ns_45_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_13ns_45_3_0_U56  |myproject_mul_32s_13ns_45_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_13s_45_3_0_U53   |myproject_mul_32s_13s_45_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_13s_45_3_0_U54   |myproject_mul_32s_13s_45_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_14ns_46_3_0_U37  |myproject_mul_32s_14ns_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_14ns_46_3_0_U51  |myproject_mul_32s_14ns_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_14ns_46_3_0_U58  |myproject_mul_32s_14ns_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_14ns_46_3_0_U59  |myproject_mul_32s_14ns_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_14s_46_3_0_U35   |myproject_mul_32s_14s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_14s_46_3_0_U45   |myproject_mul_32s_14s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_14s_46_3_0_U62   |myproject_mul_32s_14s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_15ns_46_3_0_U40  |myproject_mul_32s_15ns_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_15ns_46_3_0_U42  |myproject_mul_32s_15ns_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_15ns_46_3_0_U43  |myproject_mul_32s_15ns_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_15ns_46_3_0_U50  |myproject_mul_32s_15ns_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_15ns_46_3_0_U55  |myproject_mul_32s_15ns_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_15ns_46_3_0_U57  |myproject_mul_32s_15ns_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_15s_46_3_0_U36   |myproject_mul_32s_15s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_15s_46_3_0_U48   |myproject_mul_32s_15s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_15s_46_3_0_U49   |myproject_mul_32s_15s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_15s_46_3_0_U61   |myproject_mul_32s_15s_46_3_0   |        0|      2|  166|  49|
    |myproject_mul_32s_16ns_46_3_0_U60  |myproject_mul_32s_16ns_46_3_0  |        0|      2|  166|  49|
    |myproject_mul_32s_9ns_41_3_0_U46   |myproject_mul_32s_9ns_41_3_0   |        0|      2|  166|  49|
    +-----------------------------------+-------------------------------+---------+-------+-----+----+
    |Total                              |                               |        0|     62| 5146|1519|
    +-----------------------------------+-------------------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |acc_1_V_fu_3803_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_2_V_fu_3822_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_3_V_fu_3842_p2               |     +    |      0|  0|  32|          32|          32|
    |res_0_V_write_assign_fu_3783_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_3721_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp11_fu_3728_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp12_fu_3513_p2                 |     +    |      0|  0|  32|          30|          12|
    |tmp13_fu_3519_p2                 |     +    |      0|  0|  32|          30|          30|
    |tmp14_fu_3808_p2                 |     +    |      0|  0|  39|          32|          32|
    |tmp15_fu_3816_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp16_fu_3812_p2                 |     +    |      0|  0|  39|          32|          32|
    |tmp17_fu_3734_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp18_fu_3739_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp19_fu_3525_p2                 |     +    |      0|  0|  32|          32|          13|
    |tmp1_fu_3793_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp20_fu_3531_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp21_fu_3827_p2                 |     +    |      0|  0|  39|          32|          32|
    |tmp22_fu_3836_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp23_fu_3832_p2                 |     +    |      0|  0|  39|          32|          32|
    |tmp24_fu_3744_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp25_fu_3750_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp26_fu_3537_p2                 |     +    |      0|  0|  32|          32|          12|
    |tmp27_fu_3543_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_3767_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_3771_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_3716_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_3711_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_3508_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_3503_p2                  |     +    |      0|  0|  32|          32|          14|
    |tmp8_fu_3797_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_3788_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_3777_p2                   |     +    |      0|  0|  32|          32|          32|
    |p_neg_fu_3262_p2                 |     -    |      0|  0|  32|           1|          43|
    |r_V_8_0_3_fu_3279_p2             |     -    |      0|  0|  32|          43|          43|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|1144|        1064|        1031|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   32|         64|
    |ap_return_1  |   9|          2|   32|         64|
    |ap_return_2  |   9|          2|   32|         64|
    |ap_return_3  |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|  128|        256|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_ce_reg                               |   1|   0|    1|          0|
    |ap_return_0_int_reg                     |  32|   0|   32|          0|
    |ap_return_1_int_reg                     |  32|   0|   32|          0|
    |ap_return_2_int_reg                     |  32|   0|   32|          0|
    |ap_return_3_int_reg                     |  32|   0|   32|          0|
    |data_0_V_read_4_reg_3902                |  32|   0|   32|          0|
    |data_0_V_read_4_reg_3902_pp0_iter1_reg  |  32|   0|   32|          0|
    |data_0_V_read_int_reg                   |  32|   0|   32|          0|
    |data_1_V_read_4_reg_3896                |  32|   0|   32|          0|
    |data_1_V_read_4_reg_3896_pp0_iter1_reg  |  32|   0|   32|          0|
    |data_1_V_read_int_reg                   |  32|   0|   32|          0|
    |data_2_V_read_4_reg_3890                |  32|   0|   32|          0|
    |data_2_V_read_4_reg_3890_pp0_iter1_reg  |  32|   0|   32|          0|
    |data_2_V_read_int_reg                   |  32|   0|   32|          0|
    |data_3_V_read_4_reg_3884                |  32|   0|   32|          0|
    |data_3_V_read_4_reg_3884_pp0_iter1_reg  |  32|   0|   32|          0|
    |data_3_V_read_int_reg                   |  32|   0|   32|          0|
    |data_4_V_read_2_reg_3877                |  32|   0|   32|          0|
    |data_4_V_read_int_reg                   |  32|   0|   32|          0|
    |data_5_V_read_2_reg_3871                |  32|   0|   32|          0|
    |data_5_V_read_int_reg                   |  32|   0|   32|          0|
    |data_6_V_read_int_reg                   |  32|   0|   32|          0|
    |data_7_V_read_int_reg                   |  32|   0|   32|          0|
    |tmp11_reg_4197                          |  32|   0|   32|          0|
    |tmp13_reg_4102                          |  30|   0|   30|          0|
    |tmp18_reg_4202                          |  32|   0|   32|          0|
    |tmp20_reg_4107                          |  32|   0|   32|          0|
    |tmp25_reg_4207                          |  32|   0|   32|          0|
    |tmp27_reg_4112                          |  32|   0|   32|          0|
    |tmp4_reg_4192                           |  32|   0|   32|          0|
    |tmp6_reg_4097                           |  32|   0|   32|          0|
    |tmp_11_reg_4067                         |  31|   0|   31|          0|
    |tmp_13_reg_4072                         |  31|   0|   31|          0|
    |tmp_15_reg_4092                         |  29|   0|   29|          0|
    |tmp_17_0_1_reg_4122                     |  32|   0|   32|          0|
    |tmp_17_0_2_reg_4127                     |  32|   0|   32|          0|
    |tmp_17_1_2_reg_4142                     |  32|   0|   32|          0|
    |tmp_17_1_3_reg_4147                     |  32|   0|   32|          0|
    |tmp_17_1_reg_4132                       |  32|   0|   32|          0|
    |tmp_17_2_1_reg_4157                     |  32|   0|   32|          0|
    |tmp_17_2_2_reg_4162                     |  32|   0|   32|          0|
    |tmp_17_2_3_reg_4167                     |  32|   0|   32|          0|
    |tmp_17_3_1_reg_4177                     |  32|   0|   32|          0|
    |tmp_17_3_2_reg_4182                     |  32|   0|   32|          0|
    |tmp_17_3_3_reg_4187                     |  32|   0|   32|          0|
    |tmp_17_4_1_reg_4062                     |  32|   0|   32|          0|
    |tmp_17_5_1_reg_4082                     |  32|   0|   32|          0|
    |tmp_17_5_2_reg_4087                     |  32|   0|   32|          0|
    |tmp_17_5_reg_4077                       |  32|   0|   32|          0|
    |tmp_17_6_reg_4017                       |  32|   0|   32|          0|
    |tmp_17_7_reg_4037                       |  32|   0|   32|          0|
    |tmp_17_reg_4022                         |  28|   0|   28|          0|
    |tmp_18_reg_4027                         |  30|   0|   30|          0|
    |tmp_1_reg_4117                          |  32|   0|   32|          0|
    |tmp_20_reg_4032                         |  28|   0|   28|          0|
    |tmp_22_reg_4042                         |  29|   0|   29|          0|
    |tmp_23_reg_4047                         |  31|   0|   31|          0|
    |tmp_25_reg_4052                         |  31|   0|   31|          0|
    |tmp_3_reg_4172                          |  31|   0|   31|          0|
    |tmp_4_reg_3976                          |  29|   0|   29|          0|
    |tmp_7_reg_4137                          |  29|   0|   29|          0|
    |tmp_9_reg_4057                          |  27|   0|   27|          0|
    |tmp_s_reg_4152                          |  31|   0|   31|          0|
    |tmp_4_reg_3976                          |  64|  32|   29|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |2014|  32| 1979|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_0    | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_1    | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_2    | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_3    | out |   32| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0 | return value |
|data_0_V_read  |  in |   32|   ap_none  |                          data_0_V_read                          |    scalar    |
|data_1_V_read  |  in |   32|   ap_none  |                          data_1_V_read                          |    scalar    |
|data_2_V_read  |  in |   32|   ap_none  |                          data_2_V_read                          |    scalar    |
|data_3_V_read  |  in |   32|   ap_none  |                          data_3_V_read                          |    scalar    |
|data_4_V_read  |  in |   32|   ap_none  |                          data_4_V_read                          |    scalar    |
|data_5_V_read  |  in |   32|   ap_none  |                          data_5_V_read                          |    scalar    |
|data_6_V_read  |  in |   32|   ap_none  |                          data_6_V_read                          |    scalar    |
|data_7_V_read  |  in |   32|   ap_none  |                          data_7_V_read                          |    scalar    |
+---------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

