#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 28 15:28:40 2024
# Process ID: 10740
# Current directory: C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15436 C:\Users\kazza\Documents\FPGA\Lab\5\extra\BRAM2\bram_test.xpr
# Log file: C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/vivado.log
# Journal file: C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 901.590 ; gain = 138.207
update_compile_order -fileset sources_1
file copy -force C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.runs/impl_1/top_wrapper.sysdef C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.sdk/top_wrapper.hdf

launch_sdk -workspace C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.sdk -hwspec C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.sdk/top_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.sdk -hwspec C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.sdk/top_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 28 15:57:39 2024...
