#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe3ad50eb50 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fe3ad53c700_0 .var "Clk", 0 0;
v0x7fe3ad53c890_0 .var "Reset", 0 0;
v0x7fe3ad53c920_0 .var "Start", 0 0;
v0x7fe3ad53c9b0_0 .var/i "counter", 31 0;
v0x7fe3ad53ca40_0 .var/i "flush", 31 0;
v0x7fe3ad53cb10_0 .var/i "i", 31 0;
v0x7fe3ad53cba0_0 .var/i "outfile", 31 0;
v0x7fe3ad53cc30_0 .var/i "stall", 31 0;
S_0x7fe3ad50de10 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x7fe3ad50eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
L_0x7fe3ad53cd50 .functor AND 1, v0x7fe3ad52f280_0, L_0x7fe3ad53e3d0, C4<1>, C4<1>;
L_0x7fe3ad53ce60 .functor OR 1, L_0x7fe3ad53cd50, L_0x7fe3ad53e4f0, C4<0>, C4<0>;
L_0x7fe3ad53cf50 .functor BUFZ 32, L_0x7fe3ad540e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe3ad53d040 .functor BUFZ 32, L_0x7fe3ad541340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe3ad53d790 .functor AND 1, v0x7fe3ad52f280_0, L_0x7fe3ad53e3d0, C4<1>, C4<1>;
v0x7fe3ad539810_0 .net "ALU_ctrl", 2 0, L_0x7fe3ad541800;  1 drivers
v0x7fe3ad5398f0_0 .net "ALU_in1", 31 0, L_0x7fe3ad53cf50;  1 drivers
v0x7fe3ad539990_0 .net "ALU_in2", 31 0, L_0x7fe3ad541590;  1 drivers
v0x7fe3ad539a80_0 .net "ALU_res", 31 0, L_0x7fe3ad541ad0;  1 drivers
v0x7fe3ad539b50_0 .net "Branch_addr", 31 0, L_0x7fe3ad53faf0;  1 drivers
v0x7fe3ad539c60_0 .net "Branch_or_next", 31 0, L_0x7fe3ad53d6b0;  1 drivers
v0x7fe3ad539d30_0 .net "EX_RegDst", 4 0, L_0x7fe3ad540840;  1 drivers
v0x7fe3ad539e00_0 .net "EX_ex", 3 0, v0x7fe3ad5306a0_0;  1 drivers
v0x7fe3ad539e90_0 .net "EX_ext", 31 0, v0x7fe3ad530e80_0;  1 drivers
v0x7fe3ad539fa0_0 .net "EX_inst", 14 0, v0x7fe3ad530fd0_0;  1 drivers
v0x7fe3ad53a030_0 .net "EX_m", 1 0, v0x7fe3ad5307f0_0;  1 drivers
v0x7fe3ad53a100_0 .net "EX_rd1", 31 0, v0x7fe3ad530b90_0;  1 drivers
v0x7fe3ad53a1d0_0 .net "EX_rd2", 31 0, v0x7fe3ad530d60_0;  1 drivers
v0x7fe3ad53a2a0_0 .net "EX_wb", 1 0, v0x7fe3ad530990_0;  1 drivers
v0x7fe3ad53a370_0 .net "EX_wd", 31 0, L_0x7fe3ad53d040;  1 drivers
v0x7fe3ad53a400_0 .net "ID_Eq", 0 0, v0x7fe3ad52f280_0;  1 drivers
v0x7fe3ad53a490_0 .net "ID_ext", 31 0, L_0x7fe3ad53f750;  1 drivers
v0x7fe3ad53a660_0 .net "ID_inst", 31 0, v0x7fe3ad531720_0;  1 drivers
v0x7fe3ad53a6f0_0 .net "ID_pc", 31 0, v0x7fe3ad531860_0;  1 drivers
v0x7fe3ad53a780_0 .net "ID_rd1", 31 0, L_0x7fe3ad53ebd0;  1 drivers
v0x7fe3ad53a810_0 .net "ID_rd2", 31 0, L_0x7fe3ad53f100;  1 drivers
v0x7fe3ad53a8a0_0 .net "IF_inst", 31 0, L_0x7fe3ad53d550;  1 drivers
v0x7fe3ad53a970_0 .net "Jump_or_next", 31 0, L_0x7fe3ad53d9a0;  1 drivers
v0x7fe3ad53aa40_0 .net "MEM_RegDst", 4 0, v0x7fe3ad52e970_0;  1 drivers
v0x7fe3ad53aad0_0 .net "MEM_data", 31 0, L_0x7fe3ad542680;  1 drivers
v0x7fe3ad53aba0_0 .net "MEM_m", 1 0, v0x7fe3ad52e7d0_0;  1 drivers
v0x7fe3ad53ac30_0 .net "MEM_res", 31 0, v0x7fe3ad52e670_0;  1 drivers
v0x7fe3ad53acc0_0 .net "MEM_wb", 1 0, v0x7fe3ad52ead0_0;  1 drivers
v0x7fe3ad53ad90_0 .net "MEM_wd", 31 0, v0x7fe3ad52ec90_0;  1 drivers
v0x7fe3ad53ae60_0 .net "WB_RegDst", 4 0, v0x7fe3ad532760_0;  1 drivers
v0x7fe3ad53aef0_0 .net "WB_data", 31 0, v0x7fe3ad532590_0;  1 drivers
v0x7fe3ad53afc0_0 .net "WB_res", 31 0, v0x7fe3ad532430_0;  1 drivers
v0x7fe3ad53b090_0 .net "WB_wb", 1 0, v0x7fe3ad5328a0_0;  1 drivers
v0x7fe3ad53a520_0 .net "WB_wdata", 31 0, L_0x7fe3ad542a50;  1 drivers
v0x7fe3ad53b3a0_0 .net *"_s15", 3 0, L_0x7fe3ad53db00;  1 drivers
v0x7fe3ad53b430_0 .net *"_s17", 25 0, L_0x7fe3ad53dba0;  1 drivers
L_0x10a1ef170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad53b4c0_0 .net/2u *"_s18", 1 0, L_0x10a1ef170;  1 drivers
v0x7fe3ad53b550_0 .net *"_s2", 0 0, L_0x7fe3ad53cd50;  1 drivers
v0x7fe3ad53b5e0_0 .net *"_s33", 29 0, L_0x7fe3ad53fc10;  1 drivers
L_0x10a1ef248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad53b670_0 .net/2u *"_s34", 1 0, L_0x10a1ef248;  1 drivers
L_0x10a1ef2d8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad53b700_0 .net/2u *"_s42", 23 0, L_0x10a1ef2d8;  1 drivers
L_0x10a1ef008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad53b790_0 .net "always_zero", 31 0, L_0x10a1ef008;  1 drivers
v0x7fe3ad53b840_0 .net "clk_i", 0 0, v0x7fe3ad53c700_0;  1 drivers
v0x7fe3ad53b8d0_0 .net "ctrl_ALUOp", 1 0, L_0x7fe3ad53e690;  1 drivers
v0x7fe3ad53b960_0 .net "ctrl_ALUSrc", 0 0, L_0x7fe3ad53dec0;  1 drivers
v0x7fe3ad53b9f0_0 .net "ctrl_Branch", 0 0, L_0x7fe3ad53e3d0;  1 drivers
v0x7fe3ad53baa0_0 .net "ctrl_Jump", 0 0, L_0x7fe3ad53e4f0;  1 drivers
v0x7fe3ad53bb70_0 .net "ctrl_MemRead", 0 0, L_0x7fe3ad53e2f0;  1 drivers
v0x7fe3ad53bc00_0 .net "ctrl_MemWrite", 0 0, L_0x7fe3ad53e220;  1 drivers
v0x7fe3ad53bcb0_0 .net "ctrl_MemtoReg", 0 0, L_0x7fe3ad53dfe0;  1 drivers
v0x7fe3ad53bd60_0 .net "ctrl_RegDst", 0 0, L_0x7fe3ad53dde0;  1 drivers
v0x7fe3ad53be10_0 .net "ctrl_RegWrite", 0 0, L_0x7fe3ad53e0c0;  1 drivers
v0x7fe3ad53bec0_0 .net "ctrl_or_nop", 31 0, L_0x7fe3ad540030;  1 drivers
v0x7fe3ad53bf70_0 .net "flush", 0 0, L_0x7fe3ad53ce60;  1 drivers
v0x7fe3ad53c020_0 .net "forwardA", 1 0, v0x7fe3ad52fa90_0;  1 drivers
v0x7fe3ad53c0f0_0 .net "forwardB", 1 0, v0x7fe3ad52fb40_0;  1 drivers
v0x7fe3ad53c1c0_0 .net "hazard", 0 0, v0x7fe3ad530140_0;  1 drivers
v0x7fe3ad53c2d0_0 .net "next_pc", 31 0, L_0x7fe3ad53d0f0;  1 drivers
v0x7fe3ad53c360_0 .net "now_pc", 31 0, v0x7fe3ad537fd0_0;  1 drivers
v0x7fe3ad53c3f0_0 .net "post_fa", 31 0, L_0x7fe3ad540e20;  1 drivers
v0x7fe3ad53c480_0 .net "post_fb", 31 0, L_0x7fe3ad541340;  1 drivers
v0x7fe3ad53c510_0 .net "rst_i", 0 0, v0x7fe3ad53c890_0;  1 drivers
v0x7fe3ad53c5a0_0 .net "start_i", 0 0, v0x7fe3ad53c920_0;  1 drivers
v0x7fe3ad53c630_0 .net "zero", 0 0, L_0x7fe3ad541750;  1 drivers
L_0x7fe3ad53db00 .part L_0x7fe3ad53d6b0, 28, 4;
L_0x7fe3ad53dba0 .part v0x7fe3ad531720_0, 0, 26;
L_0x7fe3ad53dc40 .concat [ 2 26 4 0], L_0x10a1ef170, L_0x7fe3ad53dba0, L_0x7fe3ad53db00;
L_0x7fe3ad53e7e0 .part v0x7fe3ad531720_0, 26, 6;
L_0x7fe3ad53f260 .part v0x7fe3ad531720_0, 21, 5;
L_0x7fe3ad53f300 .part v0x7fe3ad531720_0, 16, 5;
L_0x7fe3ad53f3a0 .part v0x7fe3ad5328a0_0, 0, 1;
L_0x7fe3ad53fa50 .part v0x7fe3ad531720_0, 0, 16;
L_0x7fe3ad53fc10 .part L_0x7fe3ad53f750, 0, 30;
L_0x7fe3ad53fd80 .concat [ 2 30 0 0], L_0x10a1ef248, L_0x7fe3ad53fc10;
L_0x7fe3ad53fe20 .part v0x7fe3ad5307f0_0, 0, 1;
L_0x7fe3ad53ff20 .part v0x7fe3ad530fd0_0, 5, 5;
LS_0x7fe3ad540150_0_0 .concat [ 1 1 1 1], L_0x7fe3ad53e0c0, L_0x7fe3ad53dfe0, L_0x7fe3ad53e2f0, L_0x7fe3ad53e220;
LS_0x7fe3ad540150_0_4 .concat [ 1 1 2 24], L_0x7fe3ad53dec0, L_0x7fe3ad53dde0, L_0x7fe3ad53e690, L_0x10a1ef2d8;
L_0x7fe3ad540150 .concat [ 4 28 0 0], LS_0x7fe3ad540150_0_0, LS_0x7fe3ad540150_0_4;
L_0x7fe3ad540330 .part L_0x7fe3ad540030, 0, 2;
L_0x7fe3ad5403d0 .part L_0x7fe3ad540030, 2, 2;
L_0x7fe3ad540570 .part L_0x7fe3ad540030, 4, 4;
L_0x7fe3ad540610 .part v0x7fe3ad531720_0, 11, 15;
L_0x7fe3ad5408e0 .part v0x7fe3ad530fd0_0, 5, 5;
L_0x7fe3ad540980 .part v0x7fe3ad530fd0_0, 0, 5;
L_0x7fe3ad540b40 .part v0x7fe3ad5306a0_0, 1, 1;
L_0x7fe3ad541670 .part v0x7fe3ad5306a0_0, 0, 1;
L_0x7fe3ad540aa0 .part v0x7fe3ad530e80_0, 0, 6;
L_0x7fe3ad5418f0 .part v0x7fe3ad5306a0_0, 2, 2;
L_0x7fe3ad542840 .part v0x7fe3ad52e7d0_0, 1, 1;
L_0x7fe3ad5428e0 .part v0x7fe3ad52e7d0_0, 0, 1;
L_0x7fe3ad542b30 .part v0x7fe3ad5328a0_0, 1, 1;
L_0x7fe3ad542c10 .part v0x7fe3ad52ead0_0, 0, 1;
L_0x7fe3ad542d90 .part v0x7fe3ad5328a0_0, 0, 1;
L_0x7fe3ad542e30 .part v0x7fe3ad530fd0_0, 10, 5;
L_0x7fe3ad542fc0 .part v0x7fe3ad530fd0_0, 5, 5;
S_0x7fe3ad50b620 .scope module, "ALU" "ALU" 3 206, 4 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
L_0x7fe3ad541ad0 .functor BUFZ 32, v0x7fe3ad52c5e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe3ad541750 .functor BUFZ 1, v0x7fe3ad52c690_0, C4<0>, C4<0>, C4<0>;
v0x7fe3ad50b800_0 .net "ALUCtrl_i", 2 0, L_0x7fe3ad541800;  alias, 1 drivers
v0x7fe3ad52c2e0_0 .net "Zero_o", 0 0, L_0x7fe3ad541750;  alias, 1 drivers
v0x7fe3ad52c380_0 .net "data1_i", 31 0, L_0x7fe3ad53cf50;  alias, 1 drivers
v0x7fe3ad52c440_0 .net "data2_i", 31 0, L_0x7fe3ad541590;  alias, 1 drivers
v0x7fe3ad52c4f0_0 .net "data_o", 31 0, L_0x7fe3ad541ad0;  alias, 1 drivers
v0x7fe3ad52c5e0_0 .var "tmp", 31 0;
v0x7fe3ad52c690_0 .var "zero_tmp", 0 0;
E_0x7fe3ad51c0e0 .event edge, v0x7fe3ad50b800_0, v0x7fe3ad52c380_0, v0x7fe3ad52c440_0, v0x7fe3ad52c5e0_0;
S_0x7fe3ad52c7b0 .scope module, "ALU_Control" "ALU_Control" 3 200, 5 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x7fe3ad541800 .functor BUFZ 3, v0x7fe3ad52cc00_0, C4<000>, C4<000>, C4<000>;
v0x7fe3ad52c9e0_0 .net "ALUCtrl_o", 2 0, L_0x7fe3ad541800;  alias, 1 drivers
v0x7fe3ad52caa0_0 .net "ALUOp_i", 1 0, L_0x7fe3ad5418f0;  1 drivers
v0x7fe3ad52cb40_0 .net "funct_i", 5 0, L_0x7fe3ad540aa0;  1 drivers
v0x7fe3ad52cc00_0 .var "tmp", 2 0;
E_0x7fe3ad52c9b0 .event edge, v0x7fe3ad52caa0_0, v0x7fe3ad52cb40_0;
S_0x7fe3ad52cd00 .scope module, "Add_Branch" "Adder" 3 130, 6 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fe3ad52cf20_0 .net "data1_i", 31 0, L_0x7fe3ad53fd80;  1 drivers
v0x7fe3ad52cfd0_0 .net "data2_i", 31 0, v0x7fe3ad531860_0;  alias, 1 drivers
v0x7fe3ad52d080_0 .net "data_o", 31 0, L_0x7fe3ad53faf0;  alias, 1 drivers
L_0x7fe3ad53faf0 .arith/sum 32, L_0x7fe3ad53fd80, v0x7fe3ad531860_0;
S_0x7fe3ad52d190 .scope module, "Add_PC" "Adder" 3 59, 6 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fe3ad52d390_0 .net "data1_i", 31 0, v0x7fe3ad537fd0_0;  alias, 1 drivers
L_0x10a1ef050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad52d450_0 .net "data2_i", 31 0, L_0x10a1ef050;  1 drivers
v0x7fe3ad52d500_0 .net "data_o", 31 0, L_0x7fe3ad53d0f0;  alias, 1 drivers
L_0x7fe3ad53d0f0 .arith/sum 32, v0x7fe3ad537fd0_0, L_0x10a1ef050;
S_0x7fe3ad52d610 .scope module, "Control" "Control" 3 95, 7 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegDst_o"
    .port_info 2 /OUTPUT 1 "ALUSrc_o"
    .port_info 3 /OUTPUT 1 "MemtoReg_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemWrite_o"
    .port_info 6 /OUTPUT 1 "MemRead_o"
    .port_info 7 /OUTPUT 1 "Branch_o"
    .port_info 8 /OUTPUT 1 "Jump_o"
    .port_info 9 /OUTPUT 2 "ALUOp_o"
v0x7fe3ad52d970_0 .net "ALUOp_o", 1 0, L_0x7fe3ad53e690;  alias, 1 drivers
v0x7fe3ad52da30_0 .net "ALUSrc_o", 0 0, L_0x7fe3ad53dec0;  alias, 1 drivers
v0x7fe3ad52dad0_0 .net "Branch_o", 0 0, L_0x7fe3ad53e3d0;  alias, 1 drivers
v0x7fe3ad52db60_0 .net "Jump_o", 0 0, L_0x7fe3ad53e4f0;  alias, 1 drivers
v0x7fe3ad52dc00_0 .net "MemRead_o", 0 0, L_0x7fe3ad53e2f0;  alias, 1 drivers
v0x7fe3ad52dce0_0 .net "MemWrite_o", 0 0, L_0x7fe3ad53e220;  alias, 1 drivers
v0x7fe3ad52dd80_0 .net "MemtoReg_o", 0 0, L_0x7fe3ad53dfe0;  alias, 1 drivers
v0x7fe3ad52de20_0 .net "Op_i", 5 0, L_0x7fe3ad53e7e0;  1 drivers
v0x7fe3ad52ded0_0 .net "RegDst_o", 0 0, L_0x7fe3ad53dde0;  alias, 1 drivers
v0x7fe3ad52dfe0_0 .net "RegWrite_o", 0 0, L_0x7fe3ad53e0c0;  alias, 1 drivers
v0x7fe3ad52e070_0 .net *"_s11", 9 0, v0x7fe3ad52e120_0;  1 drivers
v0x7fe3ad52e120_0 .var "tmp", 9 0;
E_0x7fe3ad52d940 .event edge, v0x7fe3ad52de20_0;
L_0x7fe3ad53dde0 .part v0x7fe3ad52e120_0, 9, 1;
L_0x7fe3ad53dec0 .part v0x7fe3ad52e120_0, 8, 1;
L_0x7fe3ad53dfe0 .part v0x7fe3ad52e120_0, 7, 1;
L_0x7fe3ad53e0c0 .part v0x7fe3ad52e120_0, 6, 1;
L_0x7fe3ad53e220 .part v0x7fe3ad52e120_0, 5, 1;
L_0x7fe3ad53e2f0 .part v0x7fe3ad52e120_0, 4, 1;
L_0x7fe3ad53e3d0 .part v0x7fe3ad52e120_0, 3, 1;
L_0x7fe3ad53e4f0 .part v0x7fe3ad52e120_0, 2, 1;
L_0x7fe3ad53e690 .part v0x7fe3ad52e120_0, 0, 2;
S_0x7fe3ad52e2c0 .scope module, "EX_MEM" "EX_MEM" 3 214, 8 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 2 "M_i"
    .port_info 3 /INPUT 32 "ALUresult_i"
    .port_info 4 /INPUT 32 "WriteData_i"
    .port_info 5 /INPUT 5 "RegDst_i"
    .port_info 6 /OUTPUT 2 "WB_o"
    .port_info 7 /OUTPUT 2 "M_o"
    .port_info 8 /OUTPUT 32 "ALUresult_o"
    .port_info 9 /OUTPUT 32 "WriteData_o"
    .port_info 10 /OUTPUT 5 "RegDst_o"
v0x7fe3ad52e5a0_0 .net "ALUresult_i", 31 0, L_0x7fe3ad541ad0;  alias, 1 drivers
v0x7fe3ad52e670_0 .var "ALUresult_o", 31 0;
v0x7fe3ad52e710_0 .net "M_i", 1 0, v0x7fe3ad5307f0_0;  alias, 1 drivers
v0x7fe3ad52e7d0_0 .var "M_o", 1 0;
v0x7fe3ad52e880_0 .net "RegDst_i", 4 0, L_0x7fe3ad540840;  alias, 1 drivers
v0x7fe3ad52e970_0 .var "RegDst_o", 4 0;
v0x7fe3ad52ea20_0 .net "WB_i", 1 0, v0x7fe3ad530990_0;  alias, 1 drivers
v0x7fe3ad52ead0_0 .var "WB_o", 1 0;
v0x7fe3ad52eb80_0 .net "WriteData_i", 31 0, L_0x7fe3ad53d040;  alias, 1 drivers
v0x7fe3ad52ec90_0 .var "WriteData_o", 31 0;
v0x7fe3ad52ed40_0 .net "clk_i", 0 0, v0x7fe3ad53c700_0;  alias, 1 drivers
E_0x7fe3ad52dc90 .event posedge, v0x7fe3ad52ed40_0;
S_0x7fe3ad52eef0 .scope module, "Eq" "Eq" 3 119, 9 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 1 "out"
v0x7fe3ad52f120_0 .net "in1", 31 0, L_0x7fe3ad53ebd0;  alias, 1 drivers
v0x7fe3ad52f1e0_0 .net "in2", 31 0, L_0x7fe3ad53f100;  alias, 1 drivers
v0x7fe3ad52f280_0 .var "out", 0 0;
E_0x7fe3ad52f0f0 .event edge, v0x7fe3ad52f120_0, v0x7fe3ad52f1e0_0;
S_0x7fe3ad52f330 .scope module, "Forward" "Forward" 3 259, 10 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXMEM_rw_i"
    .port_info 1 /INPUT 1 "MEMWB_rw_i"
    .port_info 2 /INPUT 5 "EXMEM_rd_i"
    .port_info 3 /INPUT 5 "MEMWB_rd_i"
    .port_info 4 /INPUT 5 "IDEX_rs_i"
    .port_info 5 /INPUT 5 "IDEX_rt_i"
    .port_info 6 /OUTPUT 2 "forwardA_o"
    .port_info 7 /OUTPUT 2 "forwardB_o"
v0x7fe3ad52f650_0 .net "EXMEM_rd_i", 4 0, v0x7fe3ad52e970_0;  alias, 1 drivers
v0x7fe3ad52f700_0 .net "EXMEM_rw_i", 0 0, L_0x7fe3ad542c10;  1 drivers
v0x7fe3ad52f790_0 .net "IDEX_rs_i", 4 0, L_0x7fe3ad542e30;  1 drivers
v0x7fe3ad52f850_0 .net "IDEX_rt_i", 4 0, L_0x7fe3ad542fc0;  1 drivers
v0x7fe3ad52f900_0 .net "MEMWB_rd_i", 4 0, v0x7fe3ad532760_0;  alias, 1 drivers
v0x7fe3ad52f9f0_0 .net "MEMWB_rw_i", 0 0, L_0x7fe3ad542d90;  1 drivers
v0x7fe3ad52fa90_0 .var "forwardA_o", 1 0;
v0x7fe3ad52fb40_0 .var "forwardB_o", 1 0;
E_0x7fe3ad52f5e0/0 .event edge, v0x7fe3ad52f700_0, v0x7fe3ad52e970_0, v0x7fe3ad52f790_0, v0x7fe3ad52f9f0_0;
E_0x7fe3ad52f5e0/1 .event edge, v0x7fe3ad52f900_0, v0x7fe3ad52f850_0;
E_0x7fe3ad52f5e0 .event/or E_0x7fe3ad52f5e0/0, E_0x7fe3ad52f5e0/1;
S_0x7fe3ad52fcb0 .scope module, "Hazard" "Hazard" 3 136, 11 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_EX_MemRead_i"
    .port_info 1 /INPUT 5 "ID_EX_RdAddr_i"
    .port_info 2 /INPUT 32 "IF_ID_inst_i"
    .port_info 3 /OUTPUT 1 "hazard_o"
v0x7fe3ad52ff60_0 .net "ID_EX_MemRead_i", 0 0, L_0x7fe3ad53fe20;  1 drivers
v0x7fe3ad530010_0 .net "ID_EX_RdAddr_i", 4 0, L_0x7fe3ad53ff20;  1 drivers
v0x7fe3ad5300b0_0 .net "IF_ID_inst_i", 31 0, v0x7fe3ad531720_0;  alias, 1 drivers
v0x7fe3ad530140_0 .var "hazard_o", 0 0;
E_0x7fe3ad52f4e0 .event edge, v0x7fe3ad52ff60_0, v0x7fe3ad5300b0_0, v0x7fe3ad530010_0;
S_0x7fe3ad530240 .scope module, "ID_EX" "ID_EX" 3 151, 12 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 2 "M_i"
    .port_info 3 /INPUT 4 "EX_i"
    .port_info 4 /INPUT 32 "data1_i"
    .port_info 5 /INPUT 32 "data2_i"
    .port_info 6 /INPUT 32 "ext_i"
    .port_info 7 /INPUT 15 "inst_i"
    .port_info 8 /OUTPUT 2 "WB_o"
    .port_info 9 /OUTPUT 2 "M_o"
    .port_info 10 /OUTPUT 4 "EX_o"
    .port_info 11 /OUTPUT 32 "data1_o"
    .port_info 12 /OUTPUT 32 "data2_o"
    .port_info 13 /OUTPUT 32 "ext_o"
    .port_info 14 /OUTPUT 15 "inst_o"
v0x7fe3ad5305e0_0 .net "EX_i", 3 0, L_0x7fe3ad540570;  1 drivers
v0x7fe3ad5306a0_0 .var "EX_o", 3 0;
v0x7fe3ad530740_0 .net "M_i", 1 0, L_0x7fe3ad5403d0;  1 drivers
v0x7fe3ad5307f0_0 .var "M_o", 1 0;
v0x7fe3ad5308b0_0 .net "WB_i", 1 0, L_0x7fe3ad540330;  1 drivers
v0x7fe3ad530990_0 .var "WB_o", 1 0;
v0x7fe3ad530a30_0 .net "clk_i", 0 0, v0x7fe3ad53c700_0;  alias, 1 drivers
v0x7fe3ad530ae0_0 .net "data1_i", 31 0, L_0x7fe3ad53ebd0;  alias, 1 drivers
v0x7fe3ad530b90_0 .var "data1_o", 31 0;
v0x7fe3ad530ca0_0 .net "data2_i", 31 0, L_0x7fe3ad53f100;  alias, 1 drivers
v0x7fe3ad530d60_0 .var "data2_o", 31 0;
v0x7fe3ad530df0_0 .net "ext_i", 31 0, L_0x7fe3ad53f750;  alias, 1 drivers
v0x7fe3ad530e80_0 .var "ext_o", 31 0;
v0x7fe3ad530f20_0 .net "inst_i", 14 0, L_0x7fe3ad540610;  1 drivers
v0x7fe3ad530fd0_0 .var "inst_o", 14 0;
S_0x7fe3ad5311f0 .scope module, "IF_ID" "IF_ID" 3 84, 13 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 1 "hazard_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /OUTPUT 32 "pc_o"
    .port_info 6 /OUTPUT 32 "inst_o"
v0x7fe3ad531490_0 .net "clk_i", 0 0, v0x7fe3ad53c700_0;  alias, 1 drivers
v0x7fe3ad531570_0 .net "flush_i", 0 0, L_0x7fe3ad53ce60;  alias, 1 drivers
v0x7fe3ad531600_0 .net "hazard_i", 0 0, v0x7fe3ad530140_0;  alias, 1 drivers
v0x7fe3ad531690_0 .net "inst_i", 31 0, L_0x7fe3ad53d550;  alias, 1 drivers
v0x7fe3ad531720_0 .var "inst_o", 31 0;
v0x7fe3ad5317b0_0 .net "pc_i", 31 0, L_0x7fe3ad53d0f0;  alias, 1 drivers
v0x7fe3ad531860_0 .var "pc_o", 31 0;
S_0x7fe3ad5319b0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 65, 14 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fe3ad53d550 .functor BUFZ 32, L_0x7fe3ad53d2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe3ad531ba0_0 .net *"_s0", 31 0, L_0x7fe3ad53d2f0;  1 drivers
v0x7fe3ad531c60_0 .net *"_s2", 31 0, L_0x7fe3ad53d430;  1 drivers
v0x7fe3ad531d00_0 .net *"_s4", 29 0, L_0x7fe3ad53d390;  1 drivers
L_0x10a1ef098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad531d90_0 .net *"_s6", 1 0, L_0x10a1ef098;  1 drivers
v0x7fe3ad531e40_0 .net "addr_i", 31 0, v0x7fe3ad537fd0_0;  alias, 1 drivers
v0x7fe3ad531f20_0 .net "instr_o", 31 0, L_0x7fe3ad53d550;  alias, 1 drivers
v0x7fe3ad531fd0 .array "memory", 255 0, 31 0;
L_0x7fe3ad53d2f0 .array/port v0x7fe3ad531fd0, L_0x7fe3ad53d430;
L_0x7fe3ad53d390 .part v0x7fe3ad537fd0_0, 2, 30;
L_0x7fe3ad53d430 .concat [ 30 2 0 0], L_0x7fe3ad53d390, L_0x10a1ef098;
S_0x7fe3ad532090 .scope module, "MEM_WB" "MEM_WB" 3 239, 15 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 32 "ReadMem_i"
    .port_info 3 /INPUT 32 "ALUresult_i"
    .port_info 4 /INPUT 5 "RegRD_i"
    .port_info 5 /OUTPUT 2 "WB_o"
    .port_info 6 /OUTPUT 32 "ReadMem_o"
    .port_info 7 /OUTPUT 32 "ALUresult_o"
    .port_info 8 /OUTPUT 5 "RegRD_o"
v0x7fe3ad532370_0 .net "ALUresult_i", 31 0, v0x7fe3ad52e670_0;  alias, 1 drivers
v0x7fe3ad532430_0 .var "ALUresult_o", 31 0;
v0x7fe3ad5324d0_0 .net "ReadMem_i", 31 0, L_0x7fe3ad542680;  alias, 1 drivers
v0x7fe3ad532590_0 .var "ReadMem_o", 31 0;
v0x7fe3ad532640_0 .net "RegRD_i", 4 0, v0x7fe3ad52e970_0;  alias, 1 drivers
v0x7fe3ad532760_0 .var "RegRD_o", 4 0;
v0x7fe3ad5327f0_0 .net "WB_i", 1 0, v0x7fe3ad52ead0_0;  alias, 1 drivers
v0x7fe3ad5328a0_0 .var "WB_o", 1 0;
v0x7fe3ad532930_0 .net "clk_i", 0 0, v0x7fe3ad53c700_0;  alias, 1 drivers
S_0x7fe3ad532b20 .scope module, "MUX_ALUSrc" "MUX32" 3 193, 16 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x10a1ef488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fe3ad541520 .functor XNOR 1, L_0x7fe3ad541670, L_0x10a1ef488, C4<0>, C4<0>;
v0x7fe3ad532ce0_0 .net/2u *"_s0", 0 0, L_0x10a1ef488;  1 drivers
v0x7fe3ad532d80_0 .net *"_s2", 0 0, L_0x7fe3ad541520;  1 drivers
v0x7fe3ad532e20_0 .net "data1_i", 31 0, L_0x7fe3ad541340;  alias, 1 drivers
v0x7fe3ad532ee0_0 .net "data2_i", 31 0, v0x7fe3ad530e80_0;  alias, 1 drivers
v0x7fe3ad532fa0_0 .net "data_o", 31 0, L_0x7fe3ad541590;  alias, 1 drivers
v0x7fe3ad533070_0 .net "select_i", 0 0, L_0x7fe3ad541670;  1 drivers
L_0x7fe3ad541590 .functor MUXZ 32, v0x7fe3ad530e80_0, L_0x7fe3ad541340, L_0x7fe3ad541520, C4<>;
S_0x7fe3ad533160 .scope module, "MUX_ForwardA" "MUX32_3" 3 177, 17 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
L_0x10a1ef368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad5333c0_0 .net/2u *"_s0", 1 0, L_0x10a1ef368;  1 drivers
v0x7fe3ad533480_0 .net *"_s2", 0 0, L_0x7fe3ad540be0;  1 drivers
L_0x10a1ef3b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad533520_0 .net/2u *"_s4", 1 0, L_0x10a1ef3b0;  1 drivers
v0x7fe3ad5335c0_0 .net *"_s6", 0 0, L_0x7fe3ad540c80;  1 drivers
v0x7fe3ad533660_0 .net *"_s8", 31 0, L_0x7fe3ad540d20;  1 drivers
v0x7fe3ad533750_0 .net "data1_i", 31 0, v0x7fe3ad530b90_0;  alias, 1 drivers
v0x7fe3ad5337f0_0 .net "data2_i", 31 0, L_0x7fe3ad542a50;  alias, 1 drivers
v0x7fe3ad533890_0 .net "data3_i", 31 0, v0x7fe3ad52e670_0;  alias, 1 drivers
v0x7fe3ad533970_0 .net "data_o", 31 0, L_0x7fe3ad540e20;  alias, 1 drivers
v0x7fe3ad533a80_0 .net "select_i", 1 0, v0x7fe3ad52fa90_0;  alias, 1 drivers
L_0x7fe3ad540be0 .cmp/eq 2, v0x7fe3ad52fa90_0, L_0x10a1ef368;
L_0x7fe3ad540c80 .cmp/eq 2, v0x7fe3ad52fa90_0, L_0x10a1ef3b0;
L_0x7fe3ad540d20 .functor MUXZ 32, v0x7fe3ad52e670_0, L_0x7fe3ad542a50, L_0x7fe3ad540c80, C4<>;
L_0x7fe3ad540e20 .functor MUXZ 32, L_0x7fe3ad540d20, v0x7fe3ad530b90_0, L_0x7fe3ad540be0, C4<>;
S_0x7fe3ad533b70 .scope module, "MUX_ForwardB" "MUX32_3" 3 185, 17 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
L_0x10a1ef3f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad533da0_0 .net/2u *"_s0", 1 0, L_0x10a1ef3f8;  1 drivers
v0x7fe3ad533e60_0 .net *"_s2", 0 0, L_0x7fe3ad540f40;  1 drivers
L_0x10a1ef440 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad533f00_0 .net/2u *"_s4", 1 0, L_0x10a1ef440;  1 drivers
v0x7fe3ad533fc0_0 .net *"_s6", 0 0, L_0x7fe3ad541020;  1 drivers
v0x7fe3ad534060_0 .net *"_s8", 31 0, L_0x7fe3ad541140;  1 drivers
v0x7fe3ad534150_0 .net "data1_i", 31 0, v0x7fe3ad530d60_0;  alias, 1 drivers
v0x7fe3ad5341f0_0 .net "data2_i", 31 0, L_0x7fe3ad542a50;  alias, 1 drivers
v0x7fe3ad5342a0_0 .net "data3_i", 31 0, v0x7fe3ad52e670_0;  alias, 1 drivers
v0x7fe3ad534330_0 .net "data_o", 31 0, L_0x7fe3ad541340;  alias, 1 drivers
v0x7fe3ad534470_0 .net "select_i", 1 0, v0x7fe3ad52fb40_0;  alias, 1 drivers
L_0x7fe3ad540f40 .cmp/eq 2, v0x7fe3ad52fb40_0, L_0x10a1ef3f8;
L_0x7fe3ad541020 .cmp/eq 2, v0x7fe3ad52fb40_0, L_0x10a1ef440;
L_0x7fe3ad541140 .functor MUXZ 32, v0x7fe3ad52e670_0, L_0x7fe3ad542a50, L_0x7fe3ad541020, C4<>;
L_0x7fe3ad541340 .functor MUXZ 32, L_0x7fe3ad541140, v0x7fe3ad530d60_0, L_0x7fe3ad540f40, C4<>;
S_0x7fe3ad534550 .scope module, "MUX_MemtoReg" "MUX32" 3 252, 16 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x10a1ef680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fe3ad541a10 .functor XNOR 1, L_0x7fe3ad542b30, L_0x10a1ef680, C4<0>, C4<0>;
v0x7fe3ad534860_0 .net/2u *"_s0", 0 0, L_0x10a1ef680;  1 drivers
v0x7fe3ad534910_0 .net *"_s2", 0 0, L_0x7fe3ad541a10;  1 drivers
v0x7fe3ad5349b0_0 .net "data1_i", 31 0, v0x7fe3ad532430_0;  alias, 1 drivers
v0x7fe3ad534a40_0 .net "data2_i", 31 0, v0x7fe3ad532590_0;  alias, 1 drivers
v0x7fe3ad534ad0_0 .net "data_o", 31 0, L_0x7fe3ad542a50;  alias, 1 drivers
v0x7fe3ad534be0_0 .net "select_i", 0 0, L_0x7fe3ad542b30;  1 drivers
L_0x7fe3ad542a50 .functor MUXZ 32, v0x7fe3ad532590_0, v0x7fe3ad532430_0, L_0x7fe3ad541a10, C4<>;
S_0x7fe3ad534c80 .scope module, "MUX_RegDst" "MUX5" 3 170, 18 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
L_0x10a1ef320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fe3ad5402c0 .functor XNOR 1, L_0x7fe3ad540b40, L_0x10a1ef320, C4<0>, C4<0>;
v0x7fe3ad534e90_0 .net/2u *"_s0", 0 0, L_0x10a1ef320;  1 drivers
v0x7fe3ad534f50_0 .net *"_s2", 0 0, L_0x7fe3ad5402c0;  1 drivers
v0x7fe3ad534ff0_0 .net "data1_i", 4 0, L_0x7fe3ad5408e0;  1 drivers
v0x7fe3ad5350b0_0 .net "data2_i", 4 0, L_0x7fe3ad540980;  1 drivers
v0x7fe3ad535160_0 .net "data_o", 4 0, L_0x7fe3ad540840;  alias, 1 drivers
v0x7fe3ad535240_0 .net "select_i", 0 0, L_0x7fe3ad540b40;  1 drivers
L_0x7fe3ad540840 .functor MUXZ 5, L_0x7fe3ad540980, L_0x7fe3ad5408e0, L_0x7fe3ad5402c0, C4<>;
S_0x7fe3ad535330 .scope module, "Memory" "Memory" 3 230, 19 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "Address_i"
    .port_info 2 /INPUT 32 "WriteData_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 1 "MemRead_i"
    .port_info 5 /OUTPUT 32 "ReadData_o"
v0x7fe3ad5355a0_0 .net "Address_i", 31 0, v0x7fe3ad52e670_0;  alias, 1 drivers
v0x7fe3ad5356d0_0 .net "MemRead_i", 0 0, L_0x7fe3ad5428e0;  1 drivers
v0x7fe3ad535760_0 .net "MemWrite_i", 0 0, L_0x7fe3ad542840;  1 drivers
v0x7fe3ad5357f0_0 .net "ReadData_o", 31 0, L_0x7fe3ad542680;  alias, 1 drivers
v0x7fe3ad535880_0 .net "WriteData_i", 31 0, v0x7fe3ad52ec90_0;  alias, 1 drivers
v0x7fe3ad535950_0 .net *"_s0", 7 0, L_0x7fe3ad541b40;  1 drivers
v0x7fe3ad5359f0_0 .net *"_s10", 7 0, L_0x7fe3ad541ee0;  1 drivers
v0x7fe3ad535aa0_0 .net *"_s12", 32 0, L_0x7fe3ad541f80;  1 drivers
L_0x10a1ef560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad535b50_0 .net *"_s15", 0 0, L_0x10a1ef560;  1 drivers
L_0x10a1ef5a8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad535c80_0 .net/2u *"_s16", 32 0, L_0x10a1ef5a8;  1 drivers
v0x7fe3ad535d30_0 .net *"_s18", 32 0, L_0x7fe3ad5420d0;  1 drivers
v0x7fe3ad535de0_0 .net *"_s2", 32 0, L_0x7fe3ad541be0;  1 drivers
v0x7fe3ad535e90_0 .net *"_s20", 7 0, L_0x7fe3ad542250;  1 drivers
v0x7fe3ad535f40_0 .net *"_s22", 32 0, L_0x7fe3ad542330;  1 drivers
L_0x10a1ef5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad535ff0_0 .net *"_s25", 0 0, L_0x10a1ef5f0;  1 drivers
L_0x10a1ef638 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad5360a0_0 .net/2u *"_s26", 32 0, L_0x10a1ef638;  1 drivers
v0x7fe3ad536150_0 .net *"_s28", 32 0, L_0x7fe3ad542410;  1 drivers
v0x7fe3ad5362e0_0 .net *"_s30", 7 0, L_0x7fe3ad5425e0;  1 drivers
L_0x10a1ef4d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad536370_0 .net *"_s5", 0 0, L_0x10a1ef4d0;  1 drivers
L_0x10a1ef518 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad536420_0 .net/2u *"_s6", 32 0, L_0x10a1ef518;  1 drivers
v0x7fe3ad5364d0_0 .net *"_s8", 32 0, L_0x7fe3ad541da0;  1 drivers
v0x7fe3ad536580_0 .net "clk_i", 0 0, v0x7fe3ad53c700_0;  alias, 1 drivers
v0x7fe3ad536610 .array "mem", 31 0, 7 0;
L_0x7fe3ad541b40 .array/port v0x7fe3ad536610, L_0x7fe3ad541da0;
L_0x7fe3ad541be0 .concat [ 32 1 0 0], v0x7fe3ad52e670_0, L_0x10a1ef4d0;
L_0x7fe3ad541da0 .arith/sum 33, L_0x7fe3ad541be0, L_0x10a1ef518;
L_0x7fe3ad541ee0 .array/port v0x7fe3ad536610, L_0x7fe3ad5420d0;
L_0x7fe3ad541f80 .concat [ 32 1 0 0], v0x7fe3ad52e670_0, L_0x10a1ef560;
L_0x7fe3ad5420d0 .arith/sum 33, L_0x7fe3ad541f80, L_0x10a1ef5a8;
L_0x7fe3ad542250 .array/port v0x7fe3ad536610, L_0x7fe3ad542410;
L_0x7fe3ad542330 .concat [ 32 1 0 0], v0x7fe3ad52e670_0, L_0x10a1ef5f0;
L_0x7fe3ad542410 .arith/sum 33, L_0x7fe3ad542330, L_0x10a1ef638;
L_0x7fe3ad5425e0 .array/port v0x7fe3ad536610, v0x7fe3ad52e670_0;
L_0x7fe3ad542680 .concat [ 8 8 8 8], L_0x7fe3ad5425e0, L_0x7fe3ad542250, L_0x7fe3ad541ee0, L_0x7fe3ad541b40;
S_0x7fe3ad536740 .scope module, "Mux_Branch" "MUX32" 3 70, 16 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x10a1ef0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fe3ad53d600 .functor XNOR 1, L_0x7fe3ad53d790, L_0x10a1ef0e0, C4<0>, C4<0>;
v0x7fe3ad536950_0 .net/2u *"_s0", 0 0, L_0x10a1ef0e0;  1 drivers
v0x7fe3ad5369f0_0 .net *"_s2", 0 0, L_0x7fe3ad53d600;  1 drivers
v0x7fe3ad536a90_0 .net "data1_i", 31 0, L_0x7fe3ad53d0f0;  alias, 1 drivers
v0x7fe3ad536b60_0 .net "data2_i", 31 0, L_0x7fe3ad53faf0;  alias, 1 drivers
v0x7fe3ad536bf0_0 .net "data_o", 31 0, L_0x7fe3ad53d6b0;  alias, 1 drivers
v0x7fe3ad536cd0_0 .net "select_i", 0 0, L_0x7fe3ad53d790;  1 drivers
L_0x7fe3ad53d6b0 .functor MUXZ 32, L_0x7fe3ad53faf0, L_0x7fe3ad53d0f0, L_0x7fe3ad53d600, C4<>;
S_0x7fe3ad536db0 .scope module, "Mux_Hazard_Control" "MUX32" 3 143, 16 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x10a1ef290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fe3ad53ffc0 .functor XNOR 1, v0x7fe3ad530140_0, L_0x10a1ef290, C4<0>, C4<0>;
v0x7fe3ad536fc0_0 .net/2u *"_s0", 0 0, L_0x10a1ef290;  1 drivers
v0x7fe3ad537080_0 .net *"_s2", 0 0, L_0x7fe3ad53ffc0;  1 drivers
v0x7fe3ad537120_0 .net "data1_i", 31 0, L_0x7fe3ad540150;  1 drivers
v0x7fe3ad5371e0_0 .net "data2_i", 31 0, L_0x10a1ef008;  alias, 1 drivers
v0x7fe3ad537290_0 .net "data_o", 31 0, L_0x7fe3ad540030;  alias, 1 drivers
v0x7fe3ad537380_0 .net "select_i", 0 0, v0x7fe3ad530140_0;  alias, 1 drivers
L_0x7fe3ad540030 .functor MUXZ 32, L_0x10a1ef008, L_0x7fe3ad540150, L_0x7fe3ad53ffc0, C4<>;
S_0x7fe3ad537470 .scope module, "Mux_Jump" "MUX32" 3 77, 16 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x10a1ef128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fe3ad53d8b0 .functor XNOR 1, L_0x7fe3ad53e4f0, L_0x10a1ef128, C4<0>, C4<0>;
v0x7fe3ad537680_0 .net/2u *"_s0", 0 0, L_0x10a1ef128;  1 drivers
v0x7fe3ad537740_0 .net *"_s2", 0 0, L_0x7fe3ad53d8b0;  1 drivers
v0x7fe3ad5377e0_0 .net "data1_i", 31 0, L_0x7fe3ad53d6b0;  alias, 1 drivers
v0x7fe3ad5378b0_0 .net "data2_i", 31 0, L_0x7fe3ad53dc40;  1 drivers
v0x7fe3ad537950_0 .net "data_o", 31 0, L_0x7fe3ad53d9a0;  alias, 1 drivers
v0x7fe3ad537a40_0 .net "select_i", 0 0, L_0x7fe3ad53e4f0;  alias, 1 drivers
L_0x7fe3ad53d9a0 .functor MUXZ 32, L_0x7fe3ad53dc40, L_0x7fe3ad53d6b0, L_0x7fe3ad53d8b0, C4<>;
S_0x7fe3ad537b20 .scope module, "PC" "PC" 3 50, 20 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "hazard_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x7fe3ad537de0_0 .net "clk_i", 0 0, v0x7fe3ad53c700_0;  alias, 1 drivers
v0x7fe3ad537e80_0 .net "hazard_i", 0 0, v0x7fe3ad530140_0;  alias, 1 drivers
v0x7fe3ad537f20_0 .net "pc_i", 31 0, L_0x7fe3ad53d9a0;  alias, 1 drivers
v0x7fe3ad537fd0_0 .var "pc_o", 31 0;
v0x7fe3ad5380a0_0 .net "rst_i", 0 0, v0x7fe3ad53c890_0;  alias, 1 drivers
v0x7fe3ad538170_0 .net "start_i", 0 0, v0x7fe3ad53c920_0;  alias, 1 drivers
E_0x7fe3ad537d90/0 .event negedge, v0x7fe3ad5380a0_0;
E_0x7fe3ad537d90/1 .event posedge, v0x7fe3ad52ed40_0;
E_0x7fe3ad537d90 .event/or E_0x7fe3ad537d90/0, E_0x7fe3ad537d90/1;
S_0x7fe3ad538280 .scope module, "Registers" "Registers" 3 108, 21 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fe3ad53ea20 .functor AND 1, L_0x7fe3ad53f3a0, L_0x7fe3ad53e900, C4<1>, C4<1>;
L_0x7fe3ad53edd0 .functor AND 1, L_0x7fe3ad53f3a0, L_0x7fe3ad53ed30, C4<1>, C4<1>;
v0x7fe3ad538530_0 .net "RDaddr_i", 4 0, v0x7fe3ad532760_0;  alias, 1 drivers
v0x7fe3ad538600_0 .net "RDdata_i", 31 0, L_0x7fe3ad542a50;  alias, 1 drivers
v0x7fe3ad538690_0 .net "RSaddr_i", 4 0, L_0x7fe3ad53f260;  1 drivers
v0x7fe3ad538720_0 .net "RSdata_o", 31 0, L_0x7fe3ad53ebd0;  alias, 1 drivers
v0x7fe3ad5387f0_0 .net "RTaddr_i", 4 0, L_0x7fe3ad53f300;  1 drivers
v0x7fe3ad5388c0_0 .net "RTdata_o", 31 0, L_0x7fe3ad53f100;  alias, 1 drivers
v0x7fe3ad5389a0_0 .net "RegWrite_i", 0 0, L_0x7fe3ad53f3a0;  1 drivers
v0x7fe3ad538a30_0 .net *"_s0", 0 0, L_0x7fe3ad53e900;  1 drivers
v0x7fe3ad538ac0_0 .net *"_s12", 0 0, L_0x7fe3ad53ed30;  1 drivers
v0x7fe3ad538bd0_0 .net *"_s14", 0 0, L_0x7fe3ad53edd0;  1 drivers
v0x7fe3ad538c60_0 .net *"_s16", 31 0, L_0x7fe3ad53eec0;  1 drivers
v0x7fe3ad538d10_0 .net *"_s18", 6 0, L_0x7fe3ad53ef60;  1 drivers
v0x7fe3ad538dc0_0 .net *"_s2", 0 0, L_0x7fe3ad53ea20;  1 drivers
L_0x10a1ef200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad538e60_0 .net *"_s21", 1 0, L_0x10a1ef200;  1 drivers
v0x7fe3ad538f10_0 .net *"_s4", 31 0, L_0x7fe3ad53ea90;  1 drivers
v0x7fe3ad538fc0_0 .net *"_s6", 6 0, L_0x7fe3ad53eb30;  1 drivers
L_0x10a1ef1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe3ad539070_0 .net *"_s9", 1 0, L_0x10a1ef1b8;  1 drivers
v0x7fe3ad539200_0 .net "clk_i", 0 0, v0x7fe3ad53c700_0;  alias, 1 drivers
v0x7fe3ad539290 .array "register", 31 0, 31 0;
L_0x7fe3ad53e900 .cmp/eq 5, L_0x7fe3ad53f260, v0x7fe3ad532760_0;
L_0x7fe3ad53ea90 .array/port v0x7fe3ad539290, L_0x7fe3ad53eb30;
L_0x7fe3ad53eb30 .concat [ 5 2 0 0], L_0x7fe3ad53f260, L_0x10a1ef1b8;
L_0x7fe3ad53ebd0 .functor MUXZ 32, L_0x7fe3ad53ea90, L_0x7fe3ad542a50, L_0x7fe3ad53ea20, C4<>;
L_0x7fe3ad53ed30 .cmp/eq 5, L_0x7fe3ad53f300, v0x7fe3ad532760_0;
L_0x7fe3ad53eec0 .array/port v0x7fe3ad539290, L_0x7fe3ad53ef60;
L_0x7fe3ad53ef60 .concat [ 5 2 0 0], L_0x7fe3ad53f300, L_0x10a1ef200;
L_0x7fe3ad53f100 .functor MUXZ 32, L_0x7fe3ad53eec0, L_0x7fe3ad542a50, L_0x7fe3ad53edd0, C4<>;
S_0x7fe3ad5393d0 .scope module, "Sign_Extend" "Sign_Extend" 3 125, 22 1 0, S_0x7fe3ad50de10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fe3ad539560_0 .net *"_s1", 0 0, L_0x7fe3ad53f4c0;  1 drivers
v0x7fe3ad539600_0 .net *"_s2", 15 0, L_0x7fe3ad53f560;  1 drivers
v0x7fe3ad5396a0_0 .net "data_i", 15 0, L_0x7fe3ad53fa50;  1 drivers
v0x7fe3ad539730_0 .net "data_o", 31 0, L_0x7fe3ad53f750;  alias, 1 drivers
L_0x7fe3ad53f4c0 .part L_0x7fe3ad53fa50, 15, 1;
LS_0x7fe3ad53f560_0_0 .concat [ 1 1 1 1], L_0x7fe3ad53f4c0, L_0x7fe3ad53f4c0, L_0x7fe3ad53f4c0, L_0x7fe3ad53f4c0;
LS_0x7fe3ad53f560_0_4 .concat [ 1 1 1 1], L_0x7fe3ad53f4c0, L_0x7fe3ad53f4c0, L_0x7fe3ad53f4c0, L_0x7fe3ad53f4c0;
LS_0x7fe3ad53f560_0_8 .concat [ 1 1 1 1], L_0x7fe3ad53f4c0, L_0x7fe3ad53f4c0, L_0x7fe3ad53f4c0, L_0x7fe3ad53f4c0;
LS_0x7fe3ad53f560_0_12 .concat [ 1 1 1 1], L_0x7fe3ad53f4c0, L_0x7fe3ad53f4c0, L_0x7fe3ad53f4c0, L_0x7fe3ad53f4c0;
L_0x7fe3ad53f560 .concat [ 4 4 4 4], LS_0x7fe3ad53f560_0_0, LS_0x7fe3ad53f560_0_4, LS_0x7fe3ad53f560_0_8, LS_0x7fe3ad53f560_0_12;
L_0x7fe3ad53f750 .concat [ 16 16 0 0], L_0x7fe3ad53fa50, L_0x7fe3ad53f560;
    .scope S_0x7fe3ad537b20;
T_0 ;
    %wait E_0x7fe3ad537d90;
    %load/vec4 v0x7fe3ad5380a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe3ad537fd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fe3ad538170_0;
    %load/vec4 v0x7fe3ad537e80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fe3ad537f20_0;
    %assign/vec4 v0x7fe3ad537fd0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fe3ad537fd0_0;
    %assign/vec4 v0x7fe3ad537fd0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe3ad5311f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe3ad531860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe3ad531720_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7fe3ad5311f0;
T_2 ;
    %wait E_0x7fe3ad52dc90;
    %load/vec4 v0x7fe3ad531570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe3ad531860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe3ad531720_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fe3ad531600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fe3ad531860_0;
    %assign/vec4 v0x7fe3ad531860_0, 0;
    %load/vec4 v0x7fe3ad531720_0;
    %assign/vec4 v0x7fe3ad531720_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fe3ad5317b0_0;
    %assign/vec4 v0x7fe3ad531860_0, 0;
    %load/vec4 v0x7fe3ad531690_0;
    %assign/vec4 v0x7fe3ad531720_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe3ad52d610;
T_3 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fe3ad52e120_0, 0, 10;
    %end;
    .thread T_3;
    .scope S_0x7fe3ad52d610;
T_4 ;
    %wait E_0x7fe3ad52d940;
    %load/vec4 v0x7fe3ad52de20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 576, 0, 10;
    %store/vec4 v0x7fe3ad52e120_0, 0, 10;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 321, 0, 10;
    %store/vec4 v0x7fe3ad52e120_0, 0, 10;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 465, 0, 10;
    %store/vec4 v0x7fe3ad52e120_0, 0, 10;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 945, 656, 10;
    %store/vec4 v0x7fe3ad52e120_0, 0, 10;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 666, 656, 10;
    %store/vec4 v0x7fe3ad52e120_0, 0, 10;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 919, 915, 10;
    %store/vec4 v0x7fe3ad52e120_0, 0, 10;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fe3ad538280;
T_5 ;
    %wait E_0x7fe3ad52dc90;
    %load/vec4 v0x7fe3ad5389a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fe3ad538600_0;
    %load/vec4 v0x7fe3ad538530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe3ad539290, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fe3ad52eef0;
T_6 ;
    %wait E_0x7fe3ad52f0f0;
    %load/vec4 v0x7fe3ad52f120_0;
    %load/vec4 v0x7fe3ad52f1e0_0;
    %cmp/e;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe3ad52f280_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe3ad52f280_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fe3ad52fcb0;
T_7 ;
    %wait E_0x7fe3ad52f4e0;
    %load/vec4 v0x7fe3ad52ff60_0;
    %load/vec4 v0x7fe3ad5300b0_0;
    %parti/s 5, 21, 6;
    %load/vec4 v0x7fe3ad530010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe3ad5300b0_0;
    %parti/s 5, 16, 6;
    %load/vec4 v0x7fe3ad530010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe3ad530140_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe3ad530140_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fe3ad530240;
T_8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe3ad530990_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe3ad5307f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe3ad5306a0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe3ad530b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe3ad530d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe3ad530e80_0, 0, 32;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x7fe3ad530fd0_0, 0, 15;
    %end;
    .thread T_8;
    .scope S_0x7fe3ad530240;
T_9 ;
    %wait E_0x7fe3ad52dc90;
    %load/vec4 v0x7fe3ad5308b0_0;
    %assign/vec4 v0x7fe3ad530990_0, 0;
    %load/vec4 v0x7fe3ad530740_0;
    %assign/vec4 v0x7fe3ad5307f0_0, 0;
    %load/vec4 v0x7fe3ad5305e0_0;
    %assign/vec4 v0x7fe3ad5306a0_0, 0;
    %load/vec4 v0x7fe3ad530ae0_0;
    %assign/vec4 v0x7fe3ad530b90_0, 0;
    %load/vec4 v0x7fe3ad530ca0_0;
    %assign/vec4 v0x7fe3ad530d60_0, 0;
    %load/vec4 v0x7fe3ad530df0_0;
    %assign/vec4 v0x7fe3ad530e80_0, 0;
    %load/vec4 v0x7fe3ad530f20_0;
    %assign/vec4 v0x7fe3ad530fd0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe3ad52c7b0;
T_10 ;
    %wait E_0x7fe3ad52c9b0;
    %load/vec4 v0x7fe3ad52caa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe3ad52cc00_0, 0, 3;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x7fe3ad52cb40_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %jmp T_10.9;
T_10.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe3ad52cc00_0, 0, 3;
    %jmp T_10.9;
T_10.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe3ad52cc00_0, 0, 3;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe3ad52cc00_0, 0, 3;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe3ad52cc00_0, 0, 3;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fe3ad52cc00_0, 0, 3;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe3ad52cc00_0, 0, 3;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fe3ad50b620;
T_11 ;
    %wait E_0x7fe3ad51c0e0;
    %load/vec4 v0x7fe3ad50b800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x7fe3ad52c380_0;
    %load/vec4 v0x7fe3ad52c440_0;
    %and;
    %store/vec4 v0x7fe3ad52c5e0_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x7fe3ad52c380_0;
    %load/vec4 v0x7fe3ad52c440_0;
    %or;
    %store/vec4 v0x7fe3ad52c5e0_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x7fe3ad52c380_0;
    %load/vec4 v0x7fe3ad52c440_0;
    %add;
    %store/vec4 v0x7fe3ad52c5e0_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x7fe3ad52c380_0;
    %load/vec4 v0x7fe3ad52c440_0;
    %sub;
    %store/vec4 v0x7fe3ad52c5e0_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x7fe3ad52c380_0;
    %load/vec4 v0x7fe3ad52c440_0;
    %mul;
    %store/vec4 v0x7fe3ad52c5e0_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe3ad52c5e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x7fe3ad52c690_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fe3ad52e2c0;
T_12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe3ad52ead0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe3ad52e7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe3ad52e670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe3ad52ec90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fe3ad52e970_0, 0;
    %end;
    .thread T_12;
    .scope S_0x7fe3ad52e2c0;
T_13 ;
    %wait E_0x7fe3ad52dc90;
    %load/vec4 v0x7fe3ad52ea20_0;
    %assign/vec4 v0x7fe3ad52ead0_0, 0;
    %load/vec4 v0x7fe3ad52e710_0;
    %assign/vec4 v0x7fe3ad52e7d0_0, 0;
    %load/vec4 v0x7fe3ad52e5a0_0;
    %assign/vec4 v0x7fe3ad52e670_0, 0;
    %load/vec4 v0x7fe3ad52eb80_0;
    %assign/vec4 v0x7fe3ad52ec90_0, 0;
    %load/vec4 v0x7fe3ad52e880_0;
    %assign/vec4 v0x7fe3ad52e970_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fe3ad535330;
T_14 ;
    %wait E_0x7fe3ad52dc90;
    %load/vec4 v0x7fe3ad535760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fe3ad535880_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7fe3ad5355a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe3ad536610, 0, 4;
    %load/vec4 v0x7fe3ad535880_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fe3ad5355a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe3ad536610, 0, 4;
    %load/vec4 v0x7fe3ad535880_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fe3ad5355a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe3ad536610, 0, 4;
    %load/vec4 v0x7fe3ad535880_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fe3ad5355a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe3ad536610, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fe3ad532090;
T_15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe3ad5328a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe3ad532590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe3ad532430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fe3ad532760_0, 0;
    %end;
    .thread T_15;
    .scope S_0x7fe3ad532090;
T_16 ;
    %wait E_0x7fe3ad52dc90;
    %load/vec4 v0x7fe3ad5327f0_0;
    %assign/vec4 v0x7fe3ad5328a0_0, 0;
    %load/vec4 v0x7fe3ad5324d0_0;
    %assign/vec4 v0x7fe3ad532590_0, 0;
    %load/vec4 v0x7fe3ad532370_0;
    %assign/vec4 v0x7fe3ad532430_0, 0;
    %load/vec4 v0x7fe3ad532640_0;
    %assign/vec4 v0x7fe3ad532760_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fe3ad52f330;
T_17 ;
    %wait E_0x7fe3ad52f5e0;
    %load/vec4 v0x7fe3ad52f700_0;
    %load/vec4 v0x7fe3ad52f650_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fe3ad52f650_0;
    %load/vec4 v0x7fe3ad52f790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe3ad52fa90_0, 0, 2;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fe3ad52f9f0_0;
    %load/vec4 v0x7fe3ad52f900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fe3ad52f650_0;
    %load/vec4 v0x7fe3ad52f790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fe3ad52f900_0;
    %load/vec4 v0x7fe3ad52f790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe3ad52fa90_0, 0, 2;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe3ad52fa90_0, 0, 2;
T_17.3 ;
T_17.1 ;
    %load/vec4 v0x7fe3ad52f700_0;
    %load/vec4 v0x7fe3ad52f650_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fe3ad52f650_0;
    %load/vec4 v0x7fe3ad52f850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe3ad52fb40_0, 0, 2;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x7fe3ad52f9f0_0;
    %load/vec4 v0x7fe3ad52f900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fe3ad52f650_0;
    %load/vec4 v0x7fe3ad52f850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fe3ad52f900_0;
    %load/vec4 v0x7fe3ad52f850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe3ad52fb40_0, 0, 2;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe3ad52fb40_0, 0, 2;
T_17.7 ;
T_17.5 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fe3ad50eb50;
T_18 ;
    %delay 25, 0;
    %load/vec4 v0x7fe3ad53c700_0;
    %inv;
    %store/vec4 v0x7fe3ad53c700_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fe3ad50eb50;
T_19 ;
    %vpi_call 2 20 "$dumpfile", "Sim.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe3ad53c9b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe3ad53cc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe3ad53ca40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe3ad53cb10_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x7fe3ad53cb10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe3ad53cb10_0;
    %store/vec4a v0x7fe3ad531fd0, 4, 0;
    %load/vec4 v0x7fe3ad53cb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe3ad53cb10_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe3ad53cb10_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x7fe3ad53cb10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fe3ad53cb10_0;
    %store/vec4a v0x7fe3ad536610, 4, 0;
    %load/vec4 v0x7fe3ad53cb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe3ad53cb10_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe3ad53cb10_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x7fe3ad53cb10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe3ad53cb10_0;
    %store/vec4a v0x7fe3ad539290, 4, 0;
    %load/vec4 v0x7fe3ad53cb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe3ad53cb10_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %vpi_call 2 42 "$readmemb", "Fibonacci_instruction.txt", v0x7fe3ad531fd0 {0 0 0};
    %vpi_func 2 46 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fe3ad53cba0_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe3ad536610, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe3ad53c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe3ad53c890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe3ad53c920_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe3ad53c890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe3ad53c920_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7fe3ad50eb50;
T_20 ;
    %wait E_0x7fe3ad52dc90;
    %load/vec4 v0x7fe3ad53c9b0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 2 64 "$stop" {0 0 0};
T_20.0 ;
    %load/vec4 v0x7fe3ad53c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7fe3ad53cc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe3ad53cc30_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7fe3ad53bf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x7fe3ad53ca40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe3ad53ca40_0, 0, 32;
T_20.4 ;
    %vpi_call 2 75 "$fdisplay", v0x7fe3ad53cba0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7fe3ad53c9b0_0, v0x7fe3ad53c920_0, v0x7fe3ad53cc30_0, v0x7fe3ad53ca40_0, v0x7fe3ad537fd0_0 {0 0 0};
    %vpi_call 2 78 "$fdisplay", v0x7fe3ad53cba0_0, "Registers" {0 0 0};
    %vpi_call 2 79 "$fdisplay", v0x7fe3ad53cba0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fe3ad539290, 0>, &A<v0x7fe3ad539290, 8>, &A<v0x7fe3ad539290, 16>, &A<v0x7fe3ad539290, 24> {0 0 0};
    %vpi_call 2 80 "$fdisplay", v0x7fe3ad53cba0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fe3ad539290, 1>, &A<v0x7fe3ad539290, 9>, &A<v0x7fe3ad539290, 17>, &A<v0x7fe3ad539290, 25> {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x7fe3ad53cba0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fe3ad539290, 2>, &A<v0x7fe3ad539290, 10>, &A<v0x7fe3ad539290, 18>, &A<v0x7fe3ad539290, 26> {0 0 0};
    %vpi_call 2 82 "$fdisplay", v0x7fe3ad53cba0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fe3ad539290, 3>, &A<v0x7fe3ad539290, 11>, &A<v0x7fe3ad539290, 19>, &A<v0x7fe3ad539290, 27> {0 0 0};
    %vpi_call 2 83 "$fdisplay", v0x7fe3ad53cba0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fe3ad539290, 4>, &A<v0x7fe3ad539290, 12>, &A<v0x7fe3ad539290, 20>, &A<v0x7fe3ad539290, 28> {0 0 0};
    %vpi_call 2 84 "$fdisplay", v0x7fe3ad53cba0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fe3ad539290, 5>, &A<v0x7fe3ad539290, 13>, &A<v0x7fe3ad539290, 21>, &A<v0x7fe3ad539290, 29> {0 0 0};
    %vpi_call 2 85 "$fdisplay", v0x7fe3ad53cba0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fe3ad539290, 6>, &A<v0x7fe3ad539290, 14>, &A<v0x7fe3ad539290, 22>, &A<v0x7fe3ad539290, 30> {0 0 0};
    %vpi_call 2 86 "$fdisplay", v0x7fe3ad53cba0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fe3ad539290, 7>, &A<v0x7fe3ad539290, 15>, &A<v0x7fe3ad539290, 23>, &A<v0x7fe3ad539290, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 89 "$fdisplay", v0x7fe3ad53cba0_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 90 "$fdisplay", v0x7fe3ad53cba0_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 91 "$fdisplay", v0x7fe3ad53cba0_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 92 "$fdisplay", v0x7fe3ad53cba0_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 93 "$fdisplay", v0x7fe3ad53cba0_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 94 "$fdisplay", v0x7fe3ad53cba0_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 95 "$fdisplay", v0x7fe3ad53cba0_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe3ad536610, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 96 "$fdisplay", v0x7fe3ad53cba0_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7fe3ad53cba0_0, "\012" {0 0 0};
    %load/vec4 v0x7fe3ad53c9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe3ad53c9b0_0, 0, 32;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EX_MEM.v";
    "Eq.v";
    "Forward.v";
    "Hazard.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX32_3.v";
    "MUX5.v";
    "Memory.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
