module and_mux (
	input reg [31:0] a,
	input reg [31:0] b,
	input wire branch,
	input wire zero,
	output reg [31:0] s
);

	always @(*) begin
		reg = ((branch & zero) == 1'b0) ? a : b;
	end
endmodule