Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_10/TChk1389_25160 at time 1994 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_10/TChk1410_25180 at time 1994 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_11/TChk1389_25160 at time 1994 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_11/TChk1410_25180 at time 1994 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_12/TChk1389_25160 at time 1994 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_12/TChk1410_25180 at time 1994 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_13/TChk1389_25160 at time 1994 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_13/TChk1410_25180 at time 1994 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_14/TChk1389_25160 at time 1994 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_14/TChk1410_25180 at time 1994 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_15/TChk1389_25160 at time 1994 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_15/TChk1410_25180 at time 1994 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_3/TChk1389_25160 at time 1994 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_3/TChk1410_25180 at time 1994 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_5/TChk1389_25160 at time 1994 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_5/TChk1410_25180 at time 1994 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_6/TChk1389_25160 at time 1994 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_6/TChk1410_25180 at time 1994 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_7/TChk1389_25160 at time 1994 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_7/TChk1410_25180 at time 1994 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_9/TChk1389_25160 at time 1994 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_9/TChk1410_25180 at time 1994 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $setup violation detected. Time: 1994 ps, Data Event Time Stamp: 1745 ps, Ref Event Time Stamp: 1994 ps, Limit: 443 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_1/TChk1389_25160 at time 2100 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $hold violation detected. Time: 2100 ps, Ref Event Time Stamp: 1994 ps, Data Event Time Stamp: 2100 ps, Limit: 227 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_2/TChk1389_25160 at time 2100 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $hold violation detected. Time: 2100 ps, Ref Event Time Stamp: 1994 ps, Data Event Time Stamp: 2100 ps, Limit: 227 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_4/TChk1389_25160 at time 2100 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $hold violation detected. Time: 2100 ps, Ref Event Time Stamp: 1994 ps, Data Event Time Stamp: 2100 ps, Limit: 227 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1389: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_8/TChk1389_25160 at time 2100 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $hold violation detected. Time: 2100 ps, Ref Event Time Stamp: 1994 ps, Data Event Time Stamp: 2100 ps, Limit: 227 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_1/TChk1410_25180 at time 2100 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $hold violation detected. Time: 2100 ps, Ref Event Time Stamp: 1994 ps, Data Event Time Stamp: 2100 ps, Limit: 227 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_2/TChk1410_25180 at time 2100 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $hold violation detected. Time: 2100 ps, Ref Event Time Stamp: 1994 ps, Data Event Time Stamp: 2100 ps, Limit: 227 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_4/TChk1410_25180 at time 2100 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $hold violation detected. Time: 2100 ps, Ref Event Time Stamp: 1994 ps, Data Event Time Stamp: 2100 ps, Limit: 227 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1410: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_8/TChk1410_25180 at time 2100 ps $setuphold (negedge CLKBWRCLK,negedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $hold violation detected. Time: 2100 ps, Ref Event Time Stamp: 1994 ps, Data Event Time Stamp: 2100 ps, Limit: 227 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1388: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_0/TChk1388_24891 at time 2175 ps $setuphold (negedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay)  $hold violation detected. Time: 2175 ps, Ref Event Time Stamp: 1994 ps, Data Event Time Stamp: 2175 ps, Limit: 227 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/RAMB36E1.v" Line 1409: Timing violation in scope /test_pipeline/DUT/my_otter/OTTER_MEMORY/memory_reg_bram_0/TChk1409_24911 at time 2175 ps $setuphold (negedge CLKBWRCLK,posedge ENBWREN,(0:0:0),(0:0:0),notifier_b,clkbwrclk_en_n,clkbwrclk_en_n,CLKBWRCLK_delay,ENBWREN_delay)  $hold violation detected. Time: 2175 ps, Ref Event Time Stamp: 1994 ps, Data Event Time Stamp: 2175 ps, Limit: 227 ps
$finish called at time : 1 us : File "C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/test_pipeline.sv" Line 50
