

================================================================
== Vivado HLS Report for 'GEMM_3D_float_1'
================================================================
* Date:           Fri Dec  6 23:28:13 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1985|     1985| 19.850 us | 19.850 us |  1985|  1985|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1     |     1984|     1984|       248|          -|          -|     8|    no    |
        | + GEMM_3D_FLOAT_LOOP_3    |      246|      246|        41|          -|          -|     6|    no    |
        |  ++ GEMM_3D_FLOAT_LOOP_4  |       39|       39|        13|          -|          -|     3|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %GEMM_3D_FLOAT_LOOP_2_end ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln236 = icmp eq i4 %i_0, -8" [./layer.h:236]   --->   Operation 19 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [./layer.h:236]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %4, label %GEMM_3D_FLOAT_LOOP_2_begin" [./layer.h:236]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str28) nounwind" [./layer.h:236]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i4 %i_0 to i7" [./layer.h:241]   --->   Operation 24 'zext' 'zext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_67 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_0, i2 0)" [./layer.h:241]   --->   Operation 25 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i6 %tmp_67 to i7" [./layer.h:241]   --->   Operation 26 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%sub_ln1116 = sub i7 %zext_ln1116_3, %zext_ln1116" [./layer.h:241]   --->   Operation 27 'sub' 'sub_ln1116' <Predicate = (!icmp_ln236)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i7 %sub_ln1116 to i8" [./layer.h:241]   --->   Operation 28 'sext' 'sext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_68 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [./layer.h:239]   --->   Operation 29 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_69 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [./layer.h:239]   --->   Operation 30 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %tmp_69 to i7" [./layer.h:239]   --->   Operation 31 'zext' 'zext_ln203' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.87ns)   --->   "%sub_ln203 = sub i7 %tmp_68, %zext_ln203" [./layer.h:239]   --->   Operation 32 'sub' 'sub_ln203' <Predicate = (!icmp_ln236)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str29)" [./layer.h:237]   --->   Operation 33 'specregionbegin' 'tmp' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 34 'br' <Predicate = (!icmp_ln236)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [./layer.h:245]   --->   Operation 35 'ret' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%k_0_0 = phi i3 [ 0, %GEMM_3D_FLOAT_LOOP_2_begin ], [ %add_ln238, %GEMM_3D_FLOAT_LOOP_3_end ]" [./layer.h:238]   --->   Operation 36 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln238 = icmp eq i3 %k_0_0, -2" [./layer.h:238]   --->   Operation 37 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_537 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 38 'speclooptripcount' 'empty_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.65ns)   --->   "%add_ln238 = add i3 %k_0_0, 1" [./layer.h:238]   --->   Operation 39 'add' 'add_ln238' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln238, label %GEMM_3D_FLOAT_LOOP_2_end, label %GEMM_3D_FLOAT_LOOP_3_begin" [./layer.h:238]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str30) nounwind" [./layer.h:238]   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str30)" [./layer.h:238]   --->   Operation 42 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i3 %k_0_0 to i9" [./layer.h:239]   --->   Operation 43 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i3 %k_0_0 to i7" [./layer.h:239]   --->   Operation 44 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.87ns)   --->   "%add_ln203 = add i7 %sub_ln203, %zext_ln203_13" [./layer.h:239]   --->   Operation 45 'add' 'add_ln203' <Predicate = (!icmp_ln238)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i7 %add_ln203 to i64" [./layer.h:239]   --->   Operation 46 'sext' 'sext_ln203' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [48 x i38]* %output_0_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 47 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "store i38 0, i38* %output_0_V_addr, align 8" [./layer.h:239]   --->   Operation 48 'store' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_3 : Operation 49 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:240]   --->   Operation 49 'br' <Predicate = (!icmp_ln238)> <Delay = 1.76>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_536 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str29, i32 %tmp)" [./layer.h:243]   --->   Operation 50 'specregionend' 'empty_536' <Predicate = (icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 51 'br' <Predicate = (icmp_ln238)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%l_0_0_0 = phi i6 [ 0, %GEMM_3D_FLOAT_LOOP_3_begin ], [ %add_ln240, %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0 ]" [./layer.h:240]   --->   Operation 52 'phi' 'l_0_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_538 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 53 'speclooptripcount' 'empty_538' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.42ns)   --->   "%icmp_ln240 = icmp eq i6 %l_0_0_0, -16" [./layer.h:240]   --->   Operation 54 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %GEMM_3D_FLOAT_LOOP_3_end, label %_ZN13ap_fixed_baseILi77ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi38ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0" [./layer.h:240]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_105 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %l_0_0_0, i32 4, i32 5)" [./layer.h:241]   --->   Operation 56 'partselect' 'tmp_105' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i2 %tmp_105 to i8" [./layer.h:241]   --->   Operation 57 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.87ns)   --->   "%add_ln1116 = add i8 %zext_ln1116_4, %sext_ln1116" [./layer.h:241]   --->   Operation 58 'add' 'add_ln1116' <Predicate = (!icmp_ln240)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i8 %add_ln1116 to i6" [./layer.h:241]   --->   Operation 59 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln1117, i3 0)" [./layer.h:241]   --->   Operation 60 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1116, i1 false)" [./layer.h:241]   --->   Operation 61 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i9 %p_shl3_cast, %p_shl4_cast" [./layer.h:241]   --->   Operation 62 'sub' 'sub_ln1117' <Predicate = (!icmp_ln240)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i9 %zext_ln203_12, %sub_ln1117" [./layer.h:241]   --->   Operation 63 'add' 'add_ln1117' <Predicate = (!icmp_ln240)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (1.82ns)   --->   "%add_ln240 = add i6 16, %l_0_0_0" [./layer.h:240]   --->   Operation 64 'add' 'add_ln240' <Predicate = (!icmp_ln240)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty_539 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str30, i32 %tmp_s)" [./layer.h:242]   --->   Operation 65 'specregionend' 'empty_539' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 66 'br' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i8 %add_ln1116 to i64" [./layer.h:241]   --->   Operation 67 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%input_1_0_0_V_addr = getelementptr [24 x i38]* %input_1_0_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 68 'getelementptr' 'input_1_0_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%input_1_1_0_V_addr = getelementptr [24 x i38]* %input_1_1_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 69 'getelementptr' 'input_1_1_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i9 %add_ln1117 to i64" [./layer.h:241]   --->   Operation 70 'zext' 'zext_ln1117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%input_2_0_V_addr = getelementptr [144 x i38]* %input_2_0_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 71 'getelementptr' 'input_2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%input_2_1_V_addr = getelementptr [144 x i38]* %input_2_1_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 72 'getelementptr' 'input_2_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.32ns)   --->   "%input_1_0_0_V_load = load i38* %input_1_0_0_V_addr, align 8" [./layer.h:241]   --->   Operation 73 'load' 'input_1_0_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%input_2_0_V_load = load i38* %input_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 74 'load' 'input_2_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_5 : Operation 75 [2/2] (2.32ns)   --->   "%input_1_1_0_V_load = load i38* %input_1_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 75 'load' 'input_1_1_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%input_2_1_V_load = load i38* %input_2_1_V_addr, align 8" [./layer.h:241]   --->   Operation 76 'load' 'input_2_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%input_1_2_0_V_addr = getelementptr [24 x i38]* %input_1_2_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 77 'getelementptr' 'input_1_2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%input_1_3_0_V_addr = getelementptr [24 x i38]* %input_1_3_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 78 'getelementptr' 'input_1_3_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%input_2_2_V_addr = getelementptr [144 x i38]* %input_2_2_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 79 'getelementptr' 'input_2_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%input_2_3_V_addr = getelementptr [144 x i38]* %input_2_3_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 80 'getelementptr' 'input_2_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (2.32ns)   --->   "%input_1_0_0_V_load = load i38* %input_1_0_0_V_addr, align 8" [./layer.h:241]   --->   Operation 81 'load' 'input_1_0_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_6 : Operation 82 [1/2] (3.25ns)   --->   "%input_2_0_V_load = load i38* %input_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 82 'load' 'input_2_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_6 : Operation 83 [2/2] (3.25ns)   --->   "%output_0_V_load = load i38* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 83 'load' 'output_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_6 : Operation 84 [1/2] (2.32ns)   --->   "%input_1_1_0_V_load = load i38* %input_1_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 84 'load' 'input_1_1_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_6 : Operation 85 [1/2] (3.25ns)   --->   "%input_2_1_V_load = load i38* %input_2_1_V_addr, align 8" [./layer.h:241]   --->   Operation 85 'load' 'input_2_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_6 : Operation 86 [2/2] (2.32ns)   --->   "%input_1_2_0_V_load = load i38* %input_1_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 86 'load' 'input_1_2_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_6 : Operation 87 [2/2] (3.25ns)   --->   "%input_2_2_V_load = load i38* %input_2_2_V_addr, align 8" [./layer.h:241]   --->   Operation 87 'load' 'input_2_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_6 : Operation 88 [2/2] (2.32ns)   --->   "%input_1_3_0_V_load = load i38* %input_1_3_0_V_addr, align 8" [./layer.h:241]   --->   Operation 88 'load' 'input_1_3_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_6 : Operation 89 [2/2] (3.25ns)   --->   "%input_2_3_V_load = load i38* %input_2_3_V_addr, align 8" [./layer.h:241]   --->   Operation 89 'load' 'input_2_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>

State 7 <SV = 6> <Delay = 8.69>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%input_1_4_0_V_addr = getelementptr [24 x i38]* %input_1_4_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 90 'getelementptr' 'input_1_4_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%input_1_5_0_V_addr = getelementptr [24 x i38]* %input_1_5_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 91 'getelementptr' 'input_1_5_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%input_2_4_V_addr = getelementptr [144 x i38]* %input_2_4_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 92 'getelementptr' 'input_2_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%input_2_5_V_addr = getelementptr [144 x i38]* %input_2_5_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 93 'getelementptr' 'input_2_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i38 %input_1_0_0_V_load to i58" [./layer.h:241]   --->   Operation 94 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i38 %input_2_0_V_load to i58" [./layer.h:241]   --->   Operation 95 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (8.69ns)   --->   "%mul_ln1192 = mul i58 %sext_ln1192, %sext_ln1192_1" [./layer.h:241]   --->   Operation 96 'mul' 'mul_ln1192' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/2] (3.25ns)   --->   "%output_0_V_load = load i38* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 97 'load' 'output_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i38 %input_1_1_0_V_load to i58" [./layer.h:241]   --->   Operation 98 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i38 %input_2_1_V_load to i58" [./layer.h:241]   --->   Operation 99 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (8.69ns)   --->   "%mul_ln1192_1 = mul i58 %sext_ln1192_2, %sext_ln1192_3" [./layer.h:241]   --->   Operation 100 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/2] (2.32ns)   --->   "%input_1_2_0_V_load = load i38* %input_1_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 101 'load' 'input_1_2_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_7 : Operation 102 [1/2] (3.25ns)   --->   "%input_2_2_V_load = load i38* %input_2_2_V_addr, align 8" [./layer.h:241]   --->   Operation 102 'load' 'input_2_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_7 : Operation 103 [1/2] (2.32ns)   --->   "%input_1_3_0_V_load = load i38* %input_1_3_0_V_addr, align 8" [./layer.h:241]   --->   Operation 103 'load' 'input_1_3_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_7 : Operation 104 [1/2] (3.25ns)   --->   "%input_2_3_V_load = load i38* %input_2_3_V_addr, align 8" [./layer.h:241]   --->   Operation 104 'load' 'input_2_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_7 : Operation 105 [2/2] (2.32ns)   --->   "%input_1_4_0_V_load = load i38* %input_1_4_0_V_addr, align 8" [./layer.h:241]   --->   Operation 105 'load' 'input_1_4_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_7 : Operation 106 [2/2] (3.25ns)   --->   "%input_2_4_V_load = load i38* %input_2_4_V_addr, align 8" [./layer.h:241]   --->   Operation 106 'load' 'input_2_4_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_7 : Operation 107 [2/2] (2.32ns)   --->   "%input_1_5_0_V_load = load i38* %input_1_5_0_V_addr, align 8" [./layer.h:241]   --->   Operation 107 'load' 'input_1_5_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_7 : Operation 108 [2/2] (3.25ns)   --->   "%input_2_5_V_load = load i38* %input_2_5_V_addr, align 8" [./layer.h:241]   --->   Operation 108 'load' 'input_2_5_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>

State 8 <SV = 7> <Delay = 8.69>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%input_1_6_0_V_addr = getelementptr [24 x i38]* %input_1_6_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 109 'getelementptr' 'input_1_6_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%input_1_7_0_V_addr = getelementptr [24 x i38]* %input_1_7_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 110 'getelementptr' 'input_1_7_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%input_2_6_V_addr = getelementptr [144 x i38]* %input_2_6_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 111 'getelementptr' 'input_2_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%input_2_7_V_addr = getelementptr [144 x i38]* %input_2_7_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 112 'getelementptr' 'input_2_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %output_0_V_load, i20 0)" [./layer.h:241]   --->   Operation 113 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (3.36ns)   --->   "%add_ln1192 = add i58 %shl_ln, %mul_ln1192" [./layer.h:241]   --->   Operation 114 'add' 'add_ln1192' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_70 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192, i32 20, i32 57)" [./layer.h:241]   --->   Operation 115 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_70, i20 0)" [./layer.h:241]   --->   Operation 116 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (3.36ns)   --->   "%add_ln1192_2 = add i58 %shl_ln728_5, %mul_ln1192_1" [./layer.h:241]   --->   Operation 117 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i38 %input_1_2_0_V_load to i58" [./layer.h:241]   --->   Operation 118 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i38 %input_2_2_V_load to i58" [./layer.h:241]   --->   Operation 119 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (8.69ns)   --->   "%mul_ln1192_2 = mul i58 %sext_ln1192_4, %sext_ln1192_5" [./layer.h:241]   --->   Operation 120 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_71 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_2, i32 20, i32 57)" [./layer.h:241]   --->   Operation 121 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i38 %input_1_3_0_V_load to i58" [./layer.h:241]   --->   Operation 122 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i38 %input_2_3_V_load to i58" [./layer.h:241]   --->   Operation 123 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (8.69ns)   --->   "%mul_ln1192_3 = mul i58 %sext_ln1192_6, %sext_ln1192_7" [./layer.h:241]   --->   Operation 124 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/2] (2.32ns)   --->   "%input_1_4_0_V_load = load i38* %input_1_4_0_V_addr, align 8" [./layer.h:241]   --->   Operation 125 'load' 'input_1_4_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_8 : Operation 126 [1/2] (3.25ns)   --->   "%input_2_4_V_load = load i38* %input_2_4_V_addr, align 8" [./layer.h:241]   --->   Operation 126 'load' 'input_2_4_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_8 : Operation 127 [1/2] (2.32ns)   --->   "%input_1_5_0_V_load = load i38* %input_1_5_0_V_addr, align 8" [./layer.h:241]   --->   Operation 127 'load' 'input_1_5_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_8 : Operation 128 [1/2] (3.25ns)   --->   "%input_2_5_V_load = load i38* %input_2_5_V_addr, align 8" [./layer.h:241]   --->   Operation 128 'load' 'input_2_5_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_8 : Operation 129 [2/2] (2.32ns)   --->   "%input_1_6_0_V_load = load i38* %input_1_6_0_V_addr, align 8" [./layer.h:241]   --->   Operation 129 'load' 'input_1_6_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_8 : Operation 130 [2/2] (3.25ns)   --->   "%input_2_6_V_load = load i38* %input_2_6_V_addr, align 8" [./layer.h:241]   --->   Operation 130 'load' 'input_2_6_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_8 : Operation 131 [2/2] (2.32ns)   --->   "%input_1_7_0_V_load = load i38* %input_1_7_0_V_addr, align 8" [./layer.h:241]   --->   Operation 131 'load' 'input_1_7_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_8 : Operation 132 [2/2] (3.25ns)   --->   "%input_2_7_V_load = load i38* %input_2_7_V_addr, align 8" [./layer.h:241]   --->   Operation 132 'load' 'input_2_7_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>

State 9 <SV = 8> <Delay = 8.69>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%input_1_8_0_V_addr = getelementptr [24 x i38]* %input_1_8_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 133 'getelementptr' 'input_1_8_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%input_1_9_0_V_addr = getelementptr [24 x i38]* %input_1_9_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 134 'getelementptr' 'input_1_9_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%input_2_8_V_addr = getelementptr [144 x i38]* %input_2_8_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 135 'getelementptr' 'input_2_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%input_2_9_V_addr = getelementptr [144 x i38]* %input_2_9_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 136 'getelementptr' 'input_2_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_71, i20 0)" [./layer.h:241]   --->   Operation 137 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (3.36ns)   --->   "%add_ln1192_3 = add i58 %shl_ln728_6, %mul_ln1192_2" [./layer.h:241]   --->   Operation 138 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_72 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_3, i32 20, i32 57)" [./layer.h:241]   --->   Operation 139 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_72, i20 0)" [./layer.h:241]   --->   Operation 140 'bitconcatenate' 'shl_ln728_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (3.36ns)   --->   "%add_ln1192_4 = add i58 %shl_ln728_7, %mul_ln1192_3" [./layer.h:241]   --->   Operation 141 'add' 'add_ln1192_4' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i38 %input_1_4_0_V_load to i58" [./layer.h:241]   --->   Operation 142 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i38 %input_2_4_V_load to i58" [./layer.h:241]   --->   Operation 143 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (8.69ns)   --->   "%mul_ln1192_4 = mul i58 %sext_ln1192_8, %sext_ln1192_9" [./layer.h:241]   --->   Operation 144 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_73 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_4, i32 20, i32 57)" [./layer.h:241]   --->   Operation 145 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i38 %input_1_5_0_V_load to i58" [./layer.h:241]   --->   Operation 146 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i38 %input_2_5_V_load to i58" [./layer.h:241]   --->   Operation 147 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (8.69ns)   --->   "%mul_ln1192_5 = mul i58 %sext_ln1192_10, %sext_ln1192_11" [./layer.h:241]   --->   Operation 148 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/2] (2.32ns)   --->   "%input_1_6_0_V_load = load i38* %input_1_6_0_V_addr, align 8" [./layer.h:241]   --->   Operation 149 'load' 'input_1_6_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_9 : Operation 150 [1/2] (3.25ns)   --->   "%input_2_6_V_load = load i38* %input_2_6_V_addr, align 8" [./layer.h:241]   --->   Operation 150 'load' 'input_2_6_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_9 : Operation 151 [1/2] (2.32ns)   --->   "%input_1_7_0_V_load = load i38* %input_1_7_0_V_addr, align 8" [./layer.h:241]   --->   Operation 151 'load' 'input_1_7_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_9 : Operation 152 [1/2] (3.25ns)   --->   "%input_2_7_V_load = load i38* %input_2_7_V_addr, align 8" [./layer.h:241]   --->   Operation 152 'load' 'input_2_7_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_9 : Operation 153 [2/2] (2.32ns)   --->   "%input_1_8_0_V_load = load i38* %input_1_8_0_V_addr, align 8" [./layer.h:241]   --->   Operation 153 'load' 'input_1_8_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_9 : Operation 154 [2/2] (3.25ns)   --->   "%input_2_8_V_load = load i38* %input_2_8_V_addr, align 8" [./layer.h:241]   --->   Operation 154 'load' 'input_2_8_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_9 : Operation 155 [2/2] (2.32ns)   --->   "%input_1_9_0_V_load = load i38* %input_1_9_0_V_addr, align 8" [./layer.h:241]   --->   Operation 155 'load' 'input_1_9_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_9 : Operation 156 [2/2] (3.25ns)   --->   "%input_2_9_V_load = load i38* %input_2_9_V_addr, align 8" [./layer.h:241]   --->   Operation 156 'load' 'input_2_9_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>

State 10 <SV = 9> <Delay = 8.69>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%input_1_10_0_V_add = getelementptr [24 x i38]* %input_1_10_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 157 'getelementptr' 'input_1_10_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%input_1_11_0_V_add = getelementptr [24 x i38]* %input_1_11_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 158 'getelementptr' 'input_1_11_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%input_2_10_V_addr = getelementptr [144 x i38]* %input_2_10_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 159 'getelementptr' 'input_2_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%input_2_11_V_addr = getelementptr [144 x i38]* %input_2_11_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 160 'getelementptr' 'input_2_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_73, i20 0)" [./layer.h:241]   --->   Operation 161 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (3.36ns)   --->   "%add_ln1192_5 = add i58 %shl_ln728_8, %mul_ln1192_4" [./layer.h:241]   --->   Operation 162 'add' 'add_ln1192_5' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_74 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_5, i32 20, i32 57)" [./layer.h:241]   --->   Operation 163 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_74, i20 0)" [./layer.h:241]   --->   Operation 164 'bitconcatenate' 'shl_ln728_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (3.36ns)   --->   "%add_ln1192_6 = add i58 %shl_ln728_9, %mul_ln1192_5" [./layer.h:241]   --->   Operation 165 'add' 'add_ln1192_6' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i38 %input_1_6_0_V_load to i58" [./layer.h:241]   --->   Operation 166 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i38 %input_2_6_V_load to i58" [./layer.h:241]   --->   Operation 167 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (8.69ns)   --->   "%mul_ln1192_6 = mul i58 %sext_ln1192_12, %sext_ln1192_13" [./layer.h:241]   --->   Operation 168 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_75 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_6, i32 20, i32 57)" [./layer.h:241]   --->   Operation 169 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i38 %input_1_7_0_V_load to i58" [./layer.h:241]   --->   Operation 170 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i38 %input_2_7_V_load to i58" [./layer.h:241]   --->   Operation 171 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (8.69ns)   --->   "%mul_ln1192_7 = mul i58 %sext_ln1192_14, %sext_ln1192_15" [./layer.h:241]   --->   Operation 172 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/2] (2.32ns)   --->   "%input_1_8_0_V_load = load i38* %input_1_8_0_V_addr, align 8" [./layer.h:241]   --->   Operation 173 'load' 'input_1_8_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_10 : Operation 174 [1/2] (3.25ns)   --->   "%input_2_8_V_load = load i38* %input_2_8_V_addr, align 8" [./layer.h:241]   --->   Operation 174 'load' 'input_2_8_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_10 : Operation 175 [1/2] (2.32ns)   --->   "%input_1_9_0_V_load = load i38* %input_1_9_0_V_addr, align 8" [./layer.h:241]   --->   Operation 175 'load' 'input_1_9_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_10 : Operation 176 [1/2] (3.25ns)   --->   "%input_2_9_V_load = load i38* %input_2_9_V_addr, align 8" [./layer.h:241]   --->   Operation 176 'load' 'input_2_9_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_10 : Operation 177 [2/2] (2.32ns)   --->   "%input_1_10_0_V_loa = load i38* %input_1_10_0_V_add, align 8" [./layer.h:241]   --->   Operation 177 'load' 'input_1_10_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_10 : Operation 178 [2/2] (3.25ns)   --->   "%input_2_10_V_load = load i38* %input_2_10_V_addr, align 8" [./layer.h:241]   --->   Operation 178 'load' 'input_2_10_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_10 : Operation 179 [2/2] (2.32ns)   --->   "%input_1_11_0_V_loa = load i38* %input_1_11_0_V_add, align 8" [./layer.h:241]   --->   Operation 179 'load' 'input_1_11_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_10 : Operation 180 [2/2] (3.25ns)   --->   "%input_2_11_V_load = load i38* %input_2_11_V_addr, align 8" [./layer.h:241]   --->   Operation 180 'load' 'input_2_11_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>

State 11 <SV = 10> <Delay = 8.69>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%input_1_12_0_V_add = getelementptr [24 x i38]* %input_1_12_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 181 'getelementptr' 'input_1_12_0_V_add' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%input_1_13_0_V_add = getelementptr [24 x i38]* %input_1_13_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 182 'getelementptr' 'input_1_13_0_V_add' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%input_1_14_0_V_add = getelementptr [24 x i38]* %input_1_14_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 183 'getelementptr' 'input_1_14_0_V_add' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%input_1_15_0_V_add = getelementptr [24 x i38]* %input_1_15_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 184 'getelementptr' 'input_1_15_0_V_add' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%input_2_12_V_addr = getelementptr [144 x i38]* %input_2_12_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 185 'getelementptr' 'input_2_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%input_2_13_V_addr = getelementptr [144 x i38]* %input_2_13_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 186 'getelementptr' 'input_2_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%input_2_14_V_addr = getelementptr [144 x i38]* %input_2_14_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 187 'getelementptr' 'input_2_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%input_2_15_V_addr = getelementptr [144 x i38]* %input_2_15_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 188 'getelementptr' 'input_2_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_75, i20 0)" [./layer.h:241]   --->   Operation 189 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (3.36ns)   --->   "%add_ln1192_7 = add i58 %shl_ln728_s, %mul_ln1192_6" [./layer.h:241]   --->   Operation 190 'add' 'add_ln1192_7' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_76 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_7, i32 20, i32 57)" [./layer.h:241]   --->   Operation 191 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_76, i20 0)" [./layer.h:241]   --->   Operation 192 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (3.36ns)   --->   "%add_ln1192_8 = add i58 %shl_ln728_1, %mul_ln1192_7" [./layer.h:241]   --->   Operation 193 'add' 'add_ln1192_8' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i38 %input_1_8_0_V_load to i58" [./layer.h:241]   --->   Operation 194 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i38 %input_2_8_V_load to i58" [./layer.h:241]   --->   Operation 195 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (8.69ns)   --->   "%mul_ln1192_8 = mul i58 %sext_ln1192_16, %sext_ln1192_17" [./layer.h:241]   --->   Operation 196 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_77 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_8, i32 20, i32 57)" [./layer.h:241]   --->   Operation 197 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i38 %input_1_9_0_V_load to i58" [./layer.h:241]   --->   Operation 198 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i38 %input_2_9_V_load to i58" [./layer.h:241]   --->   Operation 199 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (8.69ns)   --->   "%mul_ln1192_9 = mul i58 %sext_ln1192_18, %sext_ln1192_19" [./layer.h:241]   --->   Operation 200 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/2] (2.32ns)   --->   "%input_1_10_0_V_loa = load i38* %input_1_10_0_V_add, align 8" [./layer.h:241]   --->   Operation 201 'load' 'input_1_10_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_11 : Operation 202 [1/2] (3.25ns)   --->   "%input_2_10_V_load = load i38* %input_2_10_V_addr, align 8" [./layer.h:241]   --->   Operation 202 'load' 'input_2_10_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_11 : Operation 203 [1/2] (2.32ns)   --->   "%input_1_11_0_V_loa = load i38* %input_1_11_0_V_add, align 8" [./layer.h:241]   --->   Operation 203 'load' 'input_1_11_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_11 : Operation 204 [1/2] (3.25ns)   --->   "%input_2_11_V_load = load i38* %input_2_11_V_addr, align 8" [./layer.h:241]   --->   Operation 204 'load' 'input_2_11_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_11 : Operation 205 [2/2] (2.32ns)   --->   "%input_1_12_0_V_loa = load i38* %input_1_12_0_V_add, align 8" [./layer.h:241]   --->   Operation 205 'load' 'input_1_12_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_11 : Operation 206 [2/2] (3.25ns)   --->   "%input_2_12_V_load = load i38* %input_2_12_V_addr, align 8" [./layer.h:241]   --->   Operation 206 'load' 'input_2_12_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_11 : Operation 207 [2/2] (2.32ns)   --->   "%input_1_13_0_V_loa = load i38* %input_1_13_0_V_add, align 8" [./layer.h:241]   --->   Operation 207 'load' 'input_1_13_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_11 : Operation 208 [2/2] (3.25ns)   --->   "%input_2_13_V_load = load i38* %input_2_13_V_addr, align 8" [./layer.h:241]   --->   Operation 208 'load' 'input_2_13_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_11 : Operation 209 [2/2] (2.32ns)   --->   "%input_1_14_0_V_loa = load i38* %input_1_14_0_V_add, align 8" [./layer.h:241]   --->   Operation 209 'load' 'input_1_14_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_11 : Operation 210 [2/2] (3.25ns)   --->   "%input_2_14_V_load = load i38* %input_2_14_V_addr, align 8" [./layer.h:241]   --->   Operation 210 'load' 'input_2_14_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_11 : Operation 211 [2/2] (2.32ns)   --->   "%input_1_15_0_V_loa = load i38* %input_1_15_0_V_add, align 8" [./layer.h:241]   --->   Operation 211 'load' 'input_1_15_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_11 : Operation 212 [2/2] (3.25ns)   --->   "%input_2_15_V_load = load i38* %input_2_15_V_addr, align 8" [./layer.h:241]   --->   Operation 212 'load' 'input_2_15_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>

State 12 <SV = 11> <Delay = 8.69>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_77, i20 0)" [./layer.h:241]   --->   Operation 213 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (3.36ns)   --->   "%add_ln1192_9 = add i58 %shl_ln728_2, %mul_ln1192_8" [./layer.h:241]   --->   Operation 214 'add' 'add_ln1192_9' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_78 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_9, i32 20, i32 57)" [./layer.h:241]   --->   Operation 215 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_78, i20 0)" [./layer.h:241]   --->   Operation 216 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (3.36ns)   --->   "%add_ln1192_10 = add i58 %shl_ln728_3, %mul_ln1192_9" [./layer.h:241]   --->   Operation 217 'add' 'add_ln1192_10' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i38 %input_1_10_0_V_loa to i58" [./layer.h:241]   --->   Operation 218 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i38 %input_2_10_V_load to i58" [./layer.h:241]   --->   Operation 219 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (8.69ns)   --->   "%mul_ln1192_10 = mul i58 %sext_ln1192_20, %sext_ln1192_21" [./layer.h:241]   --->   Operation 220 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_79 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_10, i32 20, i32 57)" [./layer.h:241]   --->   Operation 221 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i38 %input_1_11_0_V_loa to i58" [./layer.h:241]   --->   Operation 222 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i38 %input_2_11_V_load to i58" [./layer.h:241]   --->   Operation 223 'sext' 'sext_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (8.69ns)   --->   "%mul_ln1192_11 = mul i58 %sext_ln1192_22, %sext_ln1192_23" [./layer.h:241]   --->   Operation 224 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [1/2] (2.32ns)   --->   "%input_1_12_0_V_loa = load i38* %input_1_12_0_V_add, align 8" [./layer.h:241]   --->   Operation 225 'load' 'input_1_12_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_12 : Operation 226 [1/2] (3.25ns)   --->   "%input_2_12_V_load = load i38* %input_2_12_V_addr, align 8" [./layer.h:241]   --->   Operation 226 'load' 'input_2_12_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_12 : Operation 227 [1/2] (2.32ns)   --->   "%input_1_13_0_V_loa = load i38* %input_1_13_0_V_add, align 8" [./layer.h:241]   --->   Operation 227 'load' 'input_1_13_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_12 : Operation 228 [1/2] (3.25ns)   --->   "%input_2_13_V_load = load i38* %input_2_13_V_addr, align 8" [./layer.h:241]   --->   Operation 228 'load' 'input_2_13_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_12 : Operation 229 [1/2] (2.32ns)   --->   "%input_1_14_0_V_loa = load i38* %input_1_14_0_V_add, align 8" [./layer.h:241]   --->   Operation 229 'load' 'input_1_14_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_12 : Operation 230 [1/2] (3.25ns)   --->   "%input_2_14_V_load = load i38* %input_2_14_V_addr, align 8" [./layer.h:241]   --->   Operation 230 'load' 'input_2_14_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_12 : Operation 231 [1/2] (2.32ns)   --->   "%input_1_15_0_V_loa = load i38* %input_1_15_0_V_add, align 8" [./layer.h:241]   --->   Operation 231 'load' 'input_1_15_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_12 : Operation 232 [1/2] (3.25ns)   --->   "%input_2_15_V_load = load i38* %input_2_15_V_addr, align 8" [./layer.h:241]   --->   Operation 232 'load' 'input_2_15_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>

State 13 <SV = 12> <Delay = 8.69>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_79, i20 0)" [./layer.h:241]   --->   Operation 233 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (3.36ns)   --->   "%add_ln1192_11 = add i58 %shl_ln728_4, %mul_ln1192_10" [./layer.h:241]   --->   Operation 234 'add' 'add_ln1192_11' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_80 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_11, i32 20, i32 57)" [./layer.h:241]   --->   Operation 235 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_80, i20 0)" [./layer.h:241]   --->   Operation 236 'bitconcatenate' 'shl_ln728_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (3.36ns)   --->   "%add_ln1192_12 = add i58 %shl_ln728_10, %mul_ln1192_11" [./layer.h:241]   --->   Operation 237 'add' 'add_ln1192_12' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i38 %input_1_12_0_V_loa to i58" [./layer.h:241]   --->   Operation 238 'sext' 'sext_ln1192_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i38 %input_2_12_V_load to i58" [./layer.h:241]   --->   Operation 239 'sext' 'sext_ln1192_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (8.69ns)   --->   "%mul_ln1192_12 = mul i58 %sext_ln1192_24, %sext_ln1192_25" [./layer.h:241]   --->   Operation 240 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_81 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_12, i32 20, i32 57)" [./layer.h:241]   --->   Operation 241 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i38 %input_1_13_0_V_loa to i58" [./layer.h:241]   --->   Operation 242 'sext' 'sext_ln1192_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i38 %input_2_13_V_load to i58" [./layer.h:241]   --->   Operation 243 'sext' 'sext_ln1192_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (8.69ns)   --->   "%mul_ln1192_13 = mul i58 %sext_ln1192_26, %sext_ln1192_27" [./layer.h:241]   --->   Operation 244 'mul' 'mul_ln1192_13' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i38 %input_1_14_0_V_loa to i58" [./layer.h:241]   --->   Operation 245 'sext' 'sext_ln1192_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i38 %input_2_14_V_load to i58" [./layer.h:241]   --->   Operation 246 'sext' 'sext_ln1192_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (8.69ns)   --->   "%mul_ln1192_14 = mul i58 %sext_ln1192_28, %sext_ln1192_29" [./layer.h:241]   --->   Operation 247 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i38 %input_1_15_0_V_loa to i58" [./layer.h:241]   --->   Operation 248 'sext' 'sext_ln1192_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i38 %input_2_15_V_load to i58" [./layer.h:241]   --->   Operation 249 'sext' 'sext_ln1192_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (8.69ns)   --->   "%mul_ln1192_15 = mul i58 %sext_ln1192_30, %sext_ln1192_31" [./layer.h:241]   --->   Operation 250 'mul' 'mul_ln1192_15' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.73>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_81, i20 0)" [./layer.h:241]   --->   Operation 251 'bitconcatenate' 'shl_ln728_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (3.36ns)   --->   "%add_ln1192_13 = add i58 %shl_ln728_11, %mul_ln1192_12" [./layer.h:241]   --->   Operation 252 'add' 'add_ln1192_13' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_82 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_13, i32 20, i32 57)" [./layer.h:241]   --->   Operation 253 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_82, i20 0)" [./layer.h:241]   --->   Operation 254 'bitconcatenate' 'shl_ln728_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (3.36ns)   --->   "%add_ln1192_14 = add i58 %shl_ln728_12, %mul_ln1192_13" [./layer.h:241]   --->   Operation 255 'add' 'add_ln1192_14' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_83 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_14, i32 20, i32 57)" [./layer.h:241]   --->   Operation 256 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.73>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_83, i20 0)" [./layer.h:241]   --->   Operation 257 'bitconcatenate' 'shl_ln728_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (3.36ns)   --->   "%add_ln1192_15 = add i58 %shl_ln728_13, %mul_ln1192_14" [./layer.h:241]   --->   Operation 258 'add' 'add_ln1192_15' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_84 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_15, i32 20, i32 57)" [./layer.h:241]   --->   Operation 259 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %tmp_84, i20 0)" [./layer.h:241]   --->   Operation 260 'bitconcatenate' 'shl_ln728_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (3.36ns)   --->   "%add_ln1192_16 = add i58 %shl_ln728_14, %mul_ln1192_15" [./layer.h:241]   --->   Operation 261 'add' 'add_ln1192_16' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %add_ln1192_16, i32 20, i32 57)" [./layer.h:241]   --->   Operation 262 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str31) nounwind" [./layer.h:241]   --->   Operation 263 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (3.25ns)   --->   "store i38 %trunc_ln708_s, i38* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 264 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 48> <RAM>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:240]   --->   Operation 265 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:236) [36]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:236) [36]  (0 ns)
	'sub' operation ('sub_ln203', ./layer.h:239) [51]  (1.87 ns)

 <State 3>: 5.12ns
The critical path consists of the following:
	'phi' operation ('k_0_0', ./layer.h:238) with incoming values : ('add_ln238', ./layer.h:238) [55]  (0 ns)
	'add' operation ('add_ln203', ./layer.h:239) [65]  (1.87 ns)
	'getelementptr' operation ('output_0_V_addr', ./layer.h:239) [67]  (0 ns)
	'store' operation ('store_ln239', ./layer.h:239) of constant 0 on array 'output_0_V' [68]  (3.25 ns)

 <State 4>: 5.57ns
The critical path consists of the following:
	'phi' operation ('l_0_0_0', ./layer.h:240) with incoming values : ('add_ln240', ./layer.h:240) [71]  (0 ns)
	'add' operation ('add_ln1116', ./layer.h:241) [79]  (1.87 ns)
	'sub' operation ('sub_ln1117', ./layer.h:241) [100]  (0 ns)
	'add' operation ('add_ln1117', ./layer.h:241) [101]  (3.7 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_2_0_V_addr', ./layer.h:241) [103]  (0 ns)
	'load' operation ('input_2_0_V_load', ./layer.h:241) on array 'input_2_0_V' [121]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_2_2_V_addr', ./layer.h:241) [105]  (0 ns)
	'load' operation ('input_2_2_V_load', ./layer.h:241) on array 'input_2_2_V' [137]  (3.25 ns)

 <State 7>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', ./layer.h:241) [123]  (8.69 ns)

 <State 8>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_2', ./layer.h:241) [139]  (8.69 ns)

 <State 9>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_4', ./layer.h:241) [155]  (8.69 ns)

 <State 10>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_6', ./layer.h:241) [171]  (8.69 ns)

 <State 11>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_8', ./layer.h:241) [187]  (8.69 ns)

 <State 12>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_10', ./layer.h:241) [203]  (8.69 ns)

 <State 13>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_12', ./layer.h:241) [219]  (8.69 ns)

 <State 14>: 6.73ns
The critical path consists of the following:
	'add' operation ('add_ln1192_13', ./layer.h:241) [222]  (3.37 ns)
	'add' operation ('add_ln1192_14', ./layer.h:241) [230]  (3.37 ns)

 <State 15>: 6.73ns
The critical path consists of the following:
	'add' operation ('add_ln1192_15', ./layer.h:241) [238]  (3.37 ns)
	'add' operation ('add_ln1192_16', ./layer.h:241) [246]  (3.37 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln241', ./layer.h:241) of variable 'trunc_ln708_s', ./layer.h:241 on array 'output_0_V' [248]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
