# KGP_RISC

## RISC PROCESSOR DESIGN:

### Design modules:

-   miniRISC.v (top module)
-   ALU.v (alu)
-   ProgramCounter.v (PC)
-   InstructionFetch.v (IF
-   decoder.v (decoder)
-   ControlUnit.v (CU)
-   registerFile.v (RF)
-   MemoryFetch.v (MF)
-   Clock_divider.v (CD)
-   4 different MUX
-   -   you need to create two memory element (BRAM): one for instruction fetch and the other for memory fetch.

### INSTRUCTIONS:
