In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 2258 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell is a clock gating cell
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *2257 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 235834 faults were added to fault list.
 0           81457 102818         0/0/0    51.53%      0.50
 0           28702  74108         5/0/0    65.06%      0.94
 0           15395  58705        11/0/0    72.32%      1.24
 0            8450  50242        19/0/0    76.31%      1.50
 0            4701  45535        20/0/0    78.53%      1.67
 0            3756  41770        26/0/0    80.30%      1.89
 0            3803  37956        34/0/0    82.10%      2.13
 0            4076  33860        45/0/0    84.03%      2.36
 0            2840  30999        57/0/1    85.38%      2.62
 0            1598  29378        72/0/1    86.14%      2.87
 0            1539  27822        85/0/1    86.87%      3.12
 0            1757  26035       107/0/2    87.71%      3.36
 0            1875  24127       125/0/3    88.61%      3.65
 0            1194  22914       140/0/3    89.18%      3.93
 0             967  21928       156/0/3    89.65%      4.21
 0             660  21241       173/0/4    89.97%      4.50
 0             886  20323       194/0/5    90.40%      4.79
 0             955  19337       216/0/6    90.87%      5.10
 0             673  18641       234/0/7    91.19%      5.37
 0             443  18167       255/0/9    91.42%      5.66
 0             452  17672      286/1/13    91.65%      6.23
 0             642  16991      308/1/14    91.97%      6.53
 0             429  16526      332/1/14    92.19%      6.82
 0             423  16053      362/1/16    92.41%      7.13
 0             332  15679      388/1/16    92.58%      7.48
 0             363  15178      474/1/17    92.82%      7.93
 0             440  14695      501/1/17    93.04%      8.27
 0             328  14321      527/2/18    93.22%      8.62
 0             271  14015      552/2/19    93.36%      8.92
 0             165  13816      575/2/25    93.45%      9.27
 0             269  13375      673/3/26    93.66%      9.71
 0             103  13228      704/3/26    93.72%     10.13
 0             312  12880      729/3/26    93.89%     10.52
 0             180  12659      755/3/27    93.99%     11.00
 0             162  12451      782/3/27    94.09%     11.54
 0             189  12192      826/4/27    94.21%     12.01
 0             136  11891      932/4/37    94.35%     12.55
 0             149  11685      966/4/37    94.44%     13.00
 0             145  11490      996/4/38    94.54%     13.42
 0             126  11300     1036/4/38    94.62%     13.86
 0             119  10996     1175/4/38    94.76%     14.58
 0             127  10703     1303/4/41    94.90%     15.21
 0              93  10546     1342/4/41    94.97%     15.64
 0             138  10342     1379/4/42    95.07%     16.19
 0              99  10197     1408/4/42    95.14%     16.58
 0             167   9987     1438/4/42    95.24%     16.97
 0              74   9854     1476/5/42    95.30%     17.39
 0              78   9730     1506/5/42    95.35%     17.77
 0              82   9599     1536/5/43    95.41%     18.13
 0              76   9468     1570/5/44    95.48%     18.62
 0              63   9350     1605/5/44    95.53%     19.20
 0              75   9209     1643/5/45    95.60%     19.86
 0              97   9065     1672/5/45    95.66%     20.50
 0              89   8928     1704/5/46    95.73%     21.19
 0              60   8820     1737/5/46    95.78%     21.84
 0              42   8696     1785/5/47    95.84%     22.45
 0              75   8555     1820/5/48    95.90%     22.90
 0              70   8422     1856/6/48    95.97%     23.34
 0              55   8320     1888/6/49    96.01%     23.80
 0              78   8160     1950/6/63    96.09%     24.52
 0              55   8047     1989/6/73    96.14%     25.17
 0              54   7928     2035/6/82    96.20%     25.78
 0              56   7764     2093/9/83    96.27%     26.29
 0              44   7609    2160/11/83    96.34%     26.85
 0              66   7342    2288/14/83    96.47%     28.02
 0              77   6997    2472/14/84    96.63%     29.51
 0              81   6858    2508/14/90    96.69%     30.27
 0              88   6649    2566/16/94    96.79%     31.22
 0              54   6533    2602/16/94    96.84%     31.89
 0              51   6421    2646/16/94    96.90%     32.73
 0              47   6313    2682/16/94    96.95%     33.45
 0              43   5523    3075/16/96    97.32%     36.80
 0              33   5427    3113/16/96    97.36%     37.23
 0             117   5248    3152/16/97    97.45%     37.72
 0              47   5136    3194/16/98    97.50%     38.23
 0              33    469   6140/16/102    99.75%     68.11
 0              54    376   6165/16/103    99.80%     68.34
 0              12    142   6317/16/107    99.91%     69.64
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     201982
 Possibly detected                PT          0
 Undetectable                     UD      33675
 ATPG untestable                  AU         35
 Not detected                     ND        142
 -----------------------------------------------
 total faults                            235834
 test coverage                            99.91%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
