{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 01:15:09 2023 " "Info: Processing started: Thu Nov 02 01:15:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "lab7.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab7/lab1/lab7.bdf" { { 344 488 656 360 "CLK" "" } } } } { "d:/program files (x86)/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/program files (x86)/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74161:inst\|f74161:sub\|110 74161:inst\|f74161:sub\|99 422.12 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 422.12 MHz between source register \"74161:inst\|f74161:sub\|110\" and destination register \"74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.507 ns + Longest register register " "Info: + Longest register to register delay is 1.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|110 1 REG LC_X1_Y1_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.183 ns) 0.581 ns inst5~41 2 COMB LC_X1_Y1_N4 3 " "Info: 2: + IC(0.398 ns) + CELL(0.183 ns) = 0.581 ns; Loc. = LC_X1_Y1_N4; Fanout = 3; COMB Node = 'inst5~41'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.581 ns" { 74161:inst|f74161:sub|110 inst5~41 } "NODE_NAME" } } { "lab7.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab7/lab1/lab7.bdf" { { 376 696 760 424 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.458 ns) 1.507 ns 74161:inst\|f74161:sub\|99 3 REG LC_X1_Y1_N2 4 " "Info: 3: + IC(0.468 ns) + CELL(0.458 ns) = 1.507 ns; Loc. = LC_X1_Y1_N2; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.926 ns" { inst5~41 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.641 ns ( 42.53 % ) " "Info: Total cell delay = 0.641 ns ( 42.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.866 ns ( 57.47 % ) " "Info: Total interconnect delay = 0.866 ns ( 57.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.507 ns" { 74161:inst|f74161:sub|110 inst5~41 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.507 ns" { 74161:inst|f74161:sub|110 inst5~41 74161:inst|f74161:sub|99 } { 0.000ns 0.398ns 0.468ns } { 0.000ns 0.183ns 0.458ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.009 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CLK 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab7.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab7/lab1/lab7.bdf" { { 344 488 656 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.542 ns) 3.009 ns 74161:inst\|f74161:sub\|99 2 REG LC_X1_Y1_N2 4 " "Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 3.009 ns; Loc. = LC_X1_Y1_N2; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.181 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.53 % ) " "Info: Total cell delay = 1.370 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 54.47 % ) " "Info: Total interconnect delay = 1.639 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.009 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "3.009 ns" { CLK CLK~out0 74161:inst|f74161:sub|99 } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.009 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CLK 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab7.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab7/lab1/lab7.bdf" { { 344 488 656 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.542 ns) 3.009 ns 74161:inst\|f74161:sub\|110 2 REG LC_X1_Y1_N3 3 " "Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 3.009 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.181 ns" { CLK 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.53 % ) " "Info: Total cell delay = 1.370 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 54.47 % ) " "Info: Total interconnect delay = 1.639 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.009 ns" { CLK 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "3.009 ns" { CLK CLK~out0 74161:inst|f74161:sub|110 } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.009 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "3.009 ns" { CLK CLK~out0 74161:inst|f74161:sub|99 } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.009 ns" { CLK 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "3.009 ns" { CLK CLK~out0 74161:inst|f74161:sub|110 } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.507 ns" { 74161:inst|f74161:sub|110 inst5~41 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.507 ns" { 74161:inst|f74161:sub|110 inst5~41 74161:inst|f74161:sub|99 } { 0.000ns 0.398ns 0.468ns } { 0.000ns 0.183ns 0.458ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.009 ns" { CLK 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "3.009 ns" { CLK CLK~out0 74161:inst|f74161:sub|99 } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.009 ns" { CLK 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "3.009 ns" { CLK CLK~out0 74161:inst|f74161:sub|110 } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { 74161:inst|f74161:sub|99 } {  } {  } } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q3 74161:inst\|f74161:sub\|110 6.730 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q3\" through register \"74161:inst\|f74161:sub\|110\" is 6.730 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.009 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CLK 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab7.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab7/lab1/lab7.bdf" { { 344 488 656 360 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.542 ns) 3.009 ns 74161:inst\|f74161:sub\|110 2 REG LC_X1_Y1_N3 3 " "Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 3.009 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.181 ns" { CLK 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.53 % ) " "Info: Total cell delay = 1.370 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 54.47 % ) " "Info: Total interconnect delay = 1.639 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.009 ns" { CLK 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "3.009 ns" { CLK CLK~out0 74161:inst|f74161:sub|110 } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.565 ns + Longest register pin " "Info: + Longest register to pin delay is 3.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|110 1 REG LC_X1_Y1_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(2.404 ns) 3.565 ns Q3 2 PIN PIN_Y21 0 " "Info: 2: + IC(1.161 ns) + CELL(2.404 ns) = 3.565 ns; Loc. = PIN_Y21; Fanout = 0; PIN Node = 'Q3'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.565 ns" { 74161:inst|f74161:sub|110 Q3 } "NODE_NAME" } } { "lab7.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab7/lab1/lab7.bdf" { { 288 832 1008 304 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.404 ns ( 67.43 % ) " "Info: Total cell delay = 2.404 ns ( 67.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 32.57 % ) " "Info: Total interconnect delay = 1.161 ns ( 32.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.565 ns" { 74161:inst|f74161:sub|110 Q3 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "3.565 ns" { 74161:inst|f74161:sub|110 Q3 } { 0.000ns 1.161ns } { 0.000ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.009 ns" { CLK 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "3.009 ns" { CLK CLK~out0 74161:inst|f74161:sub|110 } { 0.000ns 0.000ns 1.639ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.565 ns" { 74161:inst|f74161:sub|110 Q3 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "3.565 ns" { 74161:inst|f74161:sub|110 Q3 } { 0.000ns 1.161ns } { 0.000ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 01:15:09 2023 " "Info: Processing ended: Thu Nov 02 01:15:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
