# TODO

* pm: Organize TODO items better than this list.
* pm: Survey blog posts for forgotten TODO items.
* pm: Start a website?
* accounting: Add SMD Rework station and power bricks.
* blog: Write export-to-website tool (or find static site generator).
* blog: Add photos and scope images.
* reference: Retrieve datasheets for all parts.
* reference: Reverify datasheets for gotcha details.
* schematic: Simulate opamp layouts in analog block.
* schematic: Add weak pulldown for PPU-2 reset line.
* schematic: Add weak pullup for SPI chip-select line.
* schematic: Add 1-ohm 0.1% resistors in series with power rails, with test points for power measurement.
* schematic: Fix FPGA decoupling capacitors.
* schematic: Review with Nate.
* schematic: Run through [schematic checklist](https://github.com/azonenberg/pcb-checklist/blob/master/schematic-checklist.md)
* schematic/pcb: Complete part selection for resistors and capacitors.
* bom: Improve BoM generation script to be good enough to use.
* pcb: Fix FPGA power/ground layout; use smaller plane-to-via spacing.
* pcb: Shield VRAM data bus from power switching noise, if necessary?
* pcb: Run through [PCB checklist](https://github.com/azonenberg/pcb-checklist/blob/master/layout-checklist.md)
* lab: Verify PPU and VRAM footprint measurements.
* lab: Bodge wire to vblank / hblank, and measure analog voltage levels with scope.
* rtl: Install "Project Trellis" tools and build example.
* rtl: Build async fifo.
* rtl: Build plausible FTDI-fifo interface.
* rtl: Build stream merging protocol.
* rtl: Build opcode processor.
* rtl: Build bringup LED-flasher.
* rtl: Build bringup boundary-scan-like image? Possibly get a Lattice tool instead.
* software: Clean up error handling (absl::Status-like?).
* software: Clean up CLI structure.
* software: Get rid of global-constant mess.
* software: Integrate or invent a decent unit testing framework.
* inventory: Write summary tool.
* inventory: Add borrowed scope.
* inventory: Note pre-existing tools (#1 screwdriver).
