.. _EDAA:SyntaxModels:

Languages and Data
##################

:xlarge:`Language Models`

.. image:: _static/logo/pyVHDLModel.svg
   :height: 80 px
   :target: https://github.com/vhdl/pyVHDLModel

**pyVHDLModel** implement an abstract syntax and semantic model of the hardware description language VHDL. Such a *Code
Document Object Model* (Code DOM) is a strongly typed hierarchy of classes with lots of types cross-references. Every
language element or feature is represented by an object instance. Thus, an instance of a syntax model is a in-memory
representation of VHDL code snippet or source file as a network of manifoldly linked objects.


.. image:: _static/logo/pySVModel.svg
   :height: 80 px
   :target: https://github.com/edaa-org/pySVModel

**pySVModel** implement an abstract syntax model of the SystemVerilog language.

.. hint::

   This language model is a placeholder and looks for skilled contributors to implement a
   *Code Document Object Model (Code DOM)* similar to the **pyVHDLModel**, so (System)Verilog source files can be
   accessed as a network of Python class instances.


:xlarge:`Data Models`

.. image:: _static/logo/pyEDAA.Reports.svg
   :height: 80 px
   :target: https://github.com/edaa-org/pyEDAA.Reports

.. TODO::

   Needs a short description paragraph.


.. image:: _static/logo/pyEDAA.UCIS.svg
   :height: 80 px
   :target: https://github.com/edaa-org/pyEDAA.UCIS

.. TODO::

   Needs a short description paragraph.


.. image:: _static/logo/pyEDAA.IPXACT.svg
   :height: 80 px
   :target: https://github.com/edaa-org/pyEDAA.IPXACT

.. TODO::

   Needs a short description paragraph.


.. toctree::
   :hidden:

   pyVHDLModel ➚ <https://vhdl.github.io/pyVHDLModel>
   pySVModel ➚ <https://edaa-org.github.io/pySVModel>
   pyEDAA.Reports ➚ <https://edaa-org.github.io/pyEDAA.Reports>
   pyEDAA.UCIS ➚ <https://edaa-org.github.io/pyEDAA.UCIS>
   pyEDAA.IPXACT ➚ <https://edaa-org.github.io/pyEDAA.IPXACT>
