Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Mon Nov 18 01:34:47 2024
| Host             : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command          : report_power -file TrackerTopLevel_power_routed.rpt -pb TrackerTopLevel_power_summary_routed.pb -rpx TrackerTopLevel_power_routed.rpx
| Design           : TrackerTopLevel
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.362        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.288        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.2         |
| Junction Temperature (C) | 26.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.007 |        8 |       --- |             --- |
| Slice Logic             |     0.003 |     1830 |       --- |             --- |
|   LUT as Logic          |     0.002 |      768 |     32600 |            2.36 |
|   CARRY4                |    <0.001 |      103 |      8150 |            1.26 |
|   Register              |    <0.001 |      546 |     65200 |            0.84 |
|   F7/F8 Muxes           |    <0.001 |       24 |     32600 |            0.07 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |       16 |      9600 |            0.17 |
|   Others                |     0.000 |      176 |       --- |             --- |
| Signals                 |     0.007 |     1780 |       --- |             --- |
| Block RAM               |     0.015 |     48.5 |        75 |           64.67 |
| MMCM                    |     0.115 |        1 |         5 |           20.00 |
| DSPs                    |     0.005 |       10 |       120 |            8.33 |
| I/O                     |     0.136 |       44 |       210 |           20.95 |
| Static Power            |     0.075 |          |           |                 |
| Total                   |     0.362 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.049 |       0.038 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.076 |       0.063 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------------+-----------------+
| Clock              | Domain                            | Constraint (ns) |
+--------------------+-----------------------------------+-----------------+
| clk_out1_clk_wiz_1 | clk_wiz_1/inst/clk_out1_clk_wiz_1 |             8.0 |
| clk_out2_clk_wiz_1 | clk_wiz_1/inst/clk_out2_clk_wiz_1 |            40.0 |
| clk_out3_clk_wiz_1 | clk_wiz_1/inst/clk_out3_clk_wiz_1 |             5.7 |
| clk_out4_clk_wiz_1 | clk_wiz_1/inst/clk_out4_clk_wiz_1 |            10.3 |
| clkfbout_clk_wiz_1 | clk_wiz_1/inst/clkfbout_clk_wiz_1 |            10.0 |
| clkin              | clkin                             |            10.0 |
+--------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| TrackerTopLevel   |     0.288 |
|   camera_top      |     0.030 |
|     acc3          |     0.021 |
|       accumulator |     0.014 |
|     cam           |     0.002 |
|       camConfig   |     0.001 |
|     frame         |     0.006 |
|       greyScale   |     0.004 |
|   clk_wiz_1       |     0.115 |
|     inst          |     0.115 |
|   driver1         |     0.003 |
|   driver2         |     0.003 |
|   vga_to_hdmi     |     0.132 |
|     inst          |     0.132 |
+-------------------+-----------+


