<div class="post_content">

  <h1 id="week-16-summary">Week 16 Summary</h1>

  <h2 id="mplib">mpLib</h2>

  <h2 id="vhdl">VHDL</h2>

  <h3 id="todo-for-mplib">TODO for mpLib:</h3>
  <ul>
    <li>Document mp, Match, Reconstruct, Utility</li>
    <li>Const correctness</li>
    <li>Analyse profiling
      <ul>
        <li>
          <mark>Collect more data points from benchmark</mark>
        </li>
        <li>Verify multidimensional theory</li>
      </ul>
    </li>
    <li>Look into static analysers? Xcode?</li>
    <li>Kernel adaption and reconstruction of impulse polluted and noisy sine?</li>
    <li>Communication between mpLib and world using stdin/stdout?</li>
    <li>AXI4 memory mapping for shared memory between FPGA / CPU.</li>
  </ul>

  <h3 id="todo-for-vhdl">TODO for VHDL:</h3>
  <ul>
    <li>
      <mark>General sized kernels</mark>
    </li>
    <li><del>Find profiling tools?</del></li>
    <li>Wrapper for the VHDL unit</li>
    <li>
      <mark>Use all parallell or serial for kernel data bus?</mark>
    </li>
    <li>
      <mark>Clocked vs. unclocked components?</mark>
    </li>
    <li>Interface with c-code somehow: <a href="http://bit.ly/16w6aKC">FPGA Programming w/ VHDL and C</a></li>
  </ul>

</div>
<div class="post_content">

  <h1 id="worklog-18-april-2013">Worklog 18 April 2013</h1>

  <h2 id="vhdl-1">VHDL</h2>
  <ol>
    <li>Design of VHDL part of mpLib with documentation.
 Documentation covers parallell or serial communication, clocked vs. unclocked among other things.</li>
  </ol>

</div>
<div class="post_content">

  <h1 id="worklog-17-april-2013">Worklog 17 April 2013</h1>

  <h2 id="mplib-1">mpLib</h2>
  <ol>
    <li>Benchmarking extended and automised in MATLAB</li>
    <li>Documented benchmarking runs.</li>
    <li>Quick look into impulse feature extraction from noisy sine.</li>
  </ol>

  <h2 id="vhdl-2">VHDL</h2>
  <ol>
    <li>Comparator and Kernel linked together.</li>
    <li>Verified Kernel and Comaprator in gtkWave.</li>
  </ol>

</div>
<div class="post_content">

  <h1 id="worklog-16-april-2013">Worklog 16 April 2013</h1>

  <h2 id="vhdl-3">VHDL</h2>
  <ol>
    <li>Schematic of part extracted to VHDL</li>
    <li>Copied JÃ¶tes implementation of the adder tree (using heap)</li>
    <li>Unclocked Kernel implementation completed</li>
    <li>Unclocked max comparator implementation completed</li>
  </ol>

</div>
<div class="post_content">

  <h1 id="worklog-15-april-2013">Worklog 15 April 2013</h1>

  <h2 id="mplib-2">mpLib</h2>
  <ol>
    <li>Ran profiling execs</li>
    <li>Matlab plots</li>
  </ol>

</div>
