{"vcs1":{"timestamp_begin":1698964264.734729465, "rt":0.35, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1698964265.138568133, "rt":0.40, "ut":0.22, "st":0.13}}
{"link":{"timestamp_begin":1698964265.570242277, "rt":0.26, "ut":0.07, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698964264.400469321}
{"VCS_COMP_START_TIME": 1698964264.400469321}
{"VCS_COMP_END_TIME": 1698964265.890774270}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338400}}
{"stitch_vcselab": {"peak_mem": 222592}}
