#-----------------------------------------------------------
# Vivado v2013.3
# SW Build 329390 on Wed Oct 16 18:35:21 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue Apr 22 21:33:56 2014
# Process ID: 4924
# Log file: E:/比赛/ZYBO/zybo官方实验/zybo2-Embedded System Design Flow on Zynq/labsolution/lab2/vivado.log
# Journal file: E:/比赛/ZYBO/zybo官方实验/zybo2-Embedded System Design Flow on Zynq/labsolution/lab2\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {E:\比赛\ZYBO\zybo官方实验\zybo2-Embedded System Design Flow on Zynq\labsolution\lab2\lab2.xpr}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/比赛/ZYBO/zybo官方实验/zybo2-Embedded System Design Flow on Zynq/labsolution/lab2'
WARNING: [Common 17-119] Forward Compatibility: results may vary with future version of Project XML in file: E:/比赛/ZYBO/zybo官方实验/zybo2-Embedded System Design Flow on Zynq/labsolution/lab2/lab2.xpr
INFO: [Project 1-313] Project file moved from 'C:/xup/embedded/labs/lab2' since last save.
Import path for source E:/比赛/ZYBO/zybo官方实验/zybo2-Embedded System Design Flow on Zynq/labsolution/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc: Could not find the file 'E:/比赛/ZYBO/zybo官方实验/zybo2-Embedded System Design Flow on Zynq/sources/lab2/lab2.xdc', nor could it be found using path 'C:/xup/embedded/sources/lab2/lab2.xdc'.
Scanning sources...
Finished scanning sources
Import path for source E:/比赛/ZYBO/zybo官方实验/zybo2-Embedded System Design Flow on Zynq/labsolution/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc: Could not find the file 'E:/比赛/ZYBO/zybo官方实验/zybo2-Embedded System Design Flow on Zynq/sources/lab2/lab2.xdc', nor could it be found using path 'C:/xup/embedded/sources/lab2/lab2.xdc'.
Import path for source E:/比赛/ZYBO/zybo官方实验/zybo2-Embedded System Design Flow on Zynq/labsolution/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc: Could not find the file 'E:/比赛/ZYBO/zybo官方实验/zybo2-Embedded System Design Flow on Zynq/sources/lab2/lab2.xdc', nor could it be found using path 'C:/xup/embedded/sources/lab2/lab2.xdc'.
WARNING: [Project 1-231] Project 'lab2.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository 'D:/Xilinx/Vivado/2013.3/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:01:48 . Memory (MB): peak = 711.586 ; gain = 116.313
export_hardware [get_files {{E:/比赛/ZYBO/zybo官方实验/zybo2-Embedded System Design Flow on Zynq/labsolution/lab2/lab2.srcs/sources_1/bd/system/system.bd}}]
ERROR: [BD 41-435] Failed to run "export_hardware" for "system". This diagram is not currently open. "export_hardware" works only for active block diagrams.
ERROR: [Common 17-39] 'export_hardware' failed due to earlier errors.
open_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 21:40:28 2014...
