#ifndef DEFINES_H
#define DEFINES_H

#define DATA_MEMORY_BASE_ADDRESS 0x80040000
#define DATA_MEMORY_ADDRESS_FOR_CORE_2_UVM_SYNC  DATA_MEMORY_BASE_ADDRESS 	//32 Bytes for config
#define UVM_2_CORE_SEQ_SYNC_MASK 0x01	//First Bit for synchronization between UVM ENv to Core
#define CORE_2_UVM_SEQ_SYNC_MASK  0x02     //Second Bit for synchronization between Core 2 UVM Seq Sync 
#define CORE_2_UVM_FINISH_SYNC_MASK 0x04  //THird Bit for synchronization betwen Core 2 UVM for finishing simulation



#define SYSTEM_CLK 100000000

#define SOC_UART_BASE_ADDRESS 0x20000000
#define SOC_UART_END_ADDRESS 0x200000FF

#define SOC_GPIO_BASE_ADDRESS 0x20000100
#define SOC_GPIO_END_ADDRESS 0x200001FF

#define SOC_SPI1_BASE_ADDRESS 0x20000200
#define SOC_SPI1_END_ADDRESS 0x2000027F

#define SOC_SPI2_BASE_ADDRESS 0x20000280
#define SOC_SPI2_END_ADDRESS 0x200002FF

#define SOC_I2C_BASE_ADDRESS 0x20000300
#define SOC_I2C_END_ADDRESS 0x200003FF


#define SOC_PTC_BASE_ADDRESS 0x20000400
#define SOC_PTC_END_ADDRESS 0x200004FF

#define SOC_CLINT_BASE_ADDRESS 0x20000C00
#define SOC_CLINT_END_ADDRESS 0x20000C0F



#endif
