Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 14 08:58:51 2023
| Host         : DESKTOP-2LNJS3B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ov7725_udp_pc_timing_summary_routed.rpt -pb ov7725_udp_pc_timing_summary_routed.pb -rpx ov7725_udp_pc_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7725_udp_pc
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 75 register/latch pins with no clock driven by root clock pin: u_i2c_dri/dri_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 191 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.213        0.000                      0                 2129        0.053        0.000                      0                 2109        0.264        0.000                       0                  1147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
cmos_pclk             {0.000 20.000}       40.000          25.000          
eth_rxc               {0.000 4.000}        8.000           125.000         
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cmos_pclk                  34.989        0.000                      0                  299        0.059        0.000                      0                  299       19.020        0.000                       0                   185  
eth_rxc                     0.213        0.000                      0                 1798        0.053        0.000                      0                 1798        3.020        0.000                       0                   942  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       17.336        0.000                      0                   11        0.223        0.000                      0                   11        9.500        0.000                       0                    13  
  clk_out2_clk_wiz_0                                                                                                                                                    0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
eth_rxc       cmos_pclk           6.481        0.000                      0                   10                                                                        
cmos_pclk     eth_rxc             5.076        0.000                      0                   11        0.478        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cmos_pclk
  To Clock:  cmos_pclk

Setup :            0  Failing Endpoints,  Worst Slack       34.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.989ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.922ns (41.693%)  route 2.688ns (58.307%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 45.011 - 40.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.113     3.696    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.797 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.752     5.549    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y46         FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.419     5.968 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           1.274     7.242    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms[0]
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.297     7.539 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     7.539    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.071 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.071    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.342 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.808     9.150    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.403     9.553 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.606    10.159    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X40Y48         FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.511    41.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.831    43.343    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.434 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.577    45.011    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y48         FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.478    45.489    
                         clock uncertainty           -0.035    45.454    
    SLICE_X40Y48         FDSE (Setup_fdse_C_D)       -0.306    45.148    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         45.148    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                 34.989    

Slack (MET) :             35.265ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.922ns (44.124%)  route 2.434ns (55.876%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 45.011 - 40.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.113     3.696    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.797 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.752     5.549    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y46         FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.419     5.968 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           1.274     7.242    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms[0]
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.297     7.539 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     7.539    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.071 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.071    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.342 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.808     9.150    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.403     9.553 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.352     9.905    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X40Y48         FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.511    41.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.831    43.343    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.434 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.577    45.011    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y48         FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.478    45.489    
                         clock uncertainty           -0.035    45.454    
    SLICE_X40Y48         FDSE (Setup_fdse_C_D)       -0.284    45.170    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         45.170    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                 35.265    

Slack (MET) :             35.783ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.642ns (19.291%)  route 2.686ns (80.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 44.978 - 40.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.113     3.696    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.797 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.755     5.552    u_cmos_capture_data/CLK
    SLICE_X42Y49         FDCE                                         r  u_cmos_capture_data/byte_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.518     6.070 r  u_cmos_capture_data/byte_flag_reg/Q
                         net (fo=3, routed)           0.542     6.613    u_cmos_capture_data/byte_flag_reg_n_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          2.144     8.880    u_cmos_capture_data/cmos_data_t
    ILOGIC_X0Y27         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.511    41.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.831    43.343    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.434 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.545    44.978    u_cmos_capture_data/CLK
    ILOGIC_X0Y27         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[3]/C
                         clock pessimism              0.478    45.457    
                         clock uncertainty           -0.035    45.421    
    ILOGIC_X0Y27         FDCE (Setup_fdce_C_CE)      -0.758    44.663    u_cmos_capture_data/cmos_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         44.663    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                 35.783    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.642ns (20.139%)  route 2.546ns (79.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 44.978 - 40.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.113     3.696    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.797 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.755     5.552    u_cmos_capture_data/CLK
    SLICE_X42Y49         FDCE                                         r  u_cmos_capture_data/byte_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.518     6.070 r  u_cmos_capture_data/byte_flag_reg/Q
                         net (fo=3, routed)           0.542     6.613    u_cmos_capture_data/byte_flag_reg_n_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          2.003     8.740    u_cmos_capture_data/cmos_data_t
    ILOGIC_X0Y28         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.511    41.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.831    43.343    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.434 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.545    44.978    u_cmos_capture_data/CLK
    ILOGIC_X0Y28         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[4]/C
                         clock pessimism              0.478    45.457    
                         clock uncertainty           -0.035    45.421    
    ILOGIC_X0Y28         FDCE (Setup_fdce_C_CE)      -0.758    44.663    u_cmos_capture_data/cmos_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         44.663    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.931ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.580ns (17.688%)  route 2.699ns (82.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 44.966 - 40.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.113     3.696    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.797 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.755     5.552    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y48         FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDSE (Prop_fdse_C_Q)         0.456     6.008 f  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.819     6.827    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.951 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=34, routed)          1.880     8.831    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y10         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.511    41.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.831    43.343    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.434 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.532    44.966    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.364    45.329    
                         clock uncertainty           -0.035    45.294    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    44.762    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.762    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                 35.931    

Slack (MET) :             35.931ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.580ns (17.688%)  route 2.699ns (82.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 44.966 - 40.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.113     3.696    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.797 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.755     5.552    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y48         FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDSE (Prop_fdse_C_Q)         0.456     6.008 f  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.819     6.827    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.951 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=34, routed)          1.880     8.831    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y10         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.511    41.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.831    43.343    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.434 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.532    44.966    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.364    45.329    
                         clock uncertainty           -0.035    45.294    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    44.762    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.762    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                 35.931    

Slack (MET) :             36.140ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.642ns (21.575%)  route 2.334ns (78.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 44.983 - 40.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.113     3.696    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.797 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.755     5.552    u_cmos_capture_data/CLK
    SLICE_X42Y49         FDCE                                         r  u_cmos_capture_data/byte_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.518     6.070 r  u_cmos_capture_data/byte_flag_reg/Q
                         net (fo=3, routed)           0.542     6.613    u_cmos_capture_data/byte_flag_reg_n_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.737 r  u_cmos_capture_data/cmos_data_t[15]_i_1/O
                         net (fo=16, routed)          1.791     8.528    u_cmos_capture_data/cmos_data_t
    ILOGIC_X0Y33         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.511    41.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.831    43.343    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.434 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.550    44.983    u_cmos_capture_data/CLK
    ILOGIC_X0Y33         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[7]/C
                         clock pessimism              0.478    45.462    
                         clock uncertainty           -0.035    45.426    
    ILOGIC_X0Y33         FDCE (Setup_fdce_C_CE)      -0.758    44.668    u_cmos_capture_data/cmos_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                         44.668    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                 36.140    

Slack (MET) :             36.155ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.580ns (18.985%)  route 2.475ns (81.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 44.966 - 40.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.113     3.696    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.797 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.755     5.552    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y48         FDSE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDSE (Prop_fdse_C_Q)         0.456     6.008 f  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.819     6.827    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.951 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=34, routed)          1.656     8.607    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y10         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.511    41.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.831    43.343    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.434 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.532    44.966    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.364    45.329    
                         clock uncertainty           -0.035    45.294    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532    44.762    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.762    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                 36.155    

Slack (MET) :             36.159ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.897ns (24.235%)  route 2.804ns (75.765%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 44.924 - 40.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.113     3.696    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.797 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.741     5.538    u_cmos_capture_data/CLK
    SLICE_X38Y53         FDCE                                         r  u_cmos_capture_data/byte_flag_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.478     6.016 r  u_cmos_capture_data/byte_flag_d0_reg/Q
                         net (fo=4, routed)           1.140     7.157    u_cmos_capture_data/byte_flag_d0
    SLICE_X38Y53         LUT3 (Prop_lut3_I1_O)        0.295     7.452 r  u_cmos_capture_data/wr_fifo_data[31]_i_2/O
                         net (fo=32, routed)          1.664     9.115    u_img_data_pkt/wr_fifo_data_reg[25]_0
    SLICE_X35Y50         LUT5 (Prop_lut5_I3_O)        0.124     9.239 r  u_img_data_pkt/wr_fifo_data[6]_i_1/O
                         net (fo=1, routed)           0.000     9.239    u_img_data_pkt/wr_fifo_data[6]_i_1_n_0
    SLICE_X35Y50         FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.511    41.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.831    43.343    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.434 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.491    44.924    u_img_data_pkt/CLK
    SLICE_X35Y50         FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[6]/C
                         clock pessimism              0.478    45.402    
                         clock uncertainty           -0.035    45.367    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.032    45.399    u_img_data_pkt/wr_fifo_data_reg[6]
  -------------------------------------------------------------------
                         required time                         45.399    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                 36.159    

Slack (MET) :             36.185ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/byte_flag_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cmos_pclk rise@40.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.897ns (24.423%)  route 2.776ns (75.577%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 44.924 - 40.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.113     3.696    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.797 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.741     5.538    u_cmos_capture_data/CLK
    SLICE_X38Y53         FDCE                                         r  u_cmos_capture_data/byte_flag_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.478     6.016 r  u_cmos_capture_data/byte_flag_d0_reg/Q
                         net (fo=4, routed)           1.140     7.157    u_cmos_capture_data/byte_flag_d0
    SLICE_X38Y53         LUT3 (Prop_lut3_I1_O)        0.295     7.452 r  u_cmos_capture_data/wr_fifo_data[31]_i_2/O
                         net (fo=32, routed)          1.635     9.087    u_img_data_pkt/wr_fifo_data_reg[25]_0
    SLICE_X35Y50         LUT5 (Prop_lut5_I0_O)        0.124     9.211 r  u_img_data_pkt/wr_fifo_data[16]_i_1/O
                         net (fo=1, routed)           0.000     9.211    u_img_data_pkt/p_0_in[16]
    SLICE_X35Y50         FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                     40.000    40.000 r  
    W14                                               0.000    40.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000    40.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.511    41.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.831    43.343    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.434 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.491    44.924    u_img_data_pkt/CLK
    SLICE_X35Y50         FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[16]/C
                         clock pessimism              0.478    45.402    
                         clock uncertainty           -0.035    45.367    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.029    45.396    u_img_data_pkt/wr_fifo_data_reg[16]
  -------------------------------------------------------------------
                         required time                         45.396    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                 36.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_cmos_capture_data/cam_data_d0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.137%)  route 0.235ns (58.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.267    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.293 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.592     1.885    u_cmos_capture_data/CLK
    SLICE_X42Y45         FDCE                                         r  u_cmos_capture_data/cam_data_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.164     2.049 r  u_cmos_capture_data/cam_data_d0_reg[2]/Q
                         net (fo=1, routed)           0.235     2.283    u_cmos_capture_data/cam_data_d0[2]
    SLICE_X43Y50         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.539     0.539 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.045     1.584    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.613 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.861     2.474    u_cmos_capture_data/CLK
    SLICE_X43Y50         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[10]/C
                         clock pessimism             -0.320     2.154    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.070     2.224    u_cmos_capture_data/cmos_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.311%)  route 0.258ns (64.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.267    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.293 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.593     1.886    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y48         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     2.027 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/Q
                         net (fo=2, routed)           0.258     2.285    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]_0[9]
    SLICE_X37Y50         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.539     0.539 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.045     1.584    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.613 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.859     2.472    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y50         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.320     2.152    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.066     2.218    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_cmos_capture_data/cam_data_d0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.899%)  route 0.205ns (58.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.267    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.293 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.593     1.886    u_cmos_capture_data/CLK
    SLICE_X42Y48         FDCE                                         r  u_cmos_capture_data/cam_data_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDCE (Prop_fdce_C_Q)         0.148     2.034 r  u_cmos_capture_data/cam_data_d0_reg[6]/Q
                         net (fo=1, routed)           0.205     2.239    u_cmos_capture_data/cam_data_d0[6]
    SLICE_X42Y50         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.539     0.539 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.045     1.584    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.613 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.861     2.474    u_cmos_capture_data/CLK
    SLICE_X42Y50         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[14]/C
                         clock pessimism             -0.320     2.154    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.005     2.159    u_cmos_capture_data/cmos_data_t_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.477%)  route 0.199ns (58.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.267    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.293 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.590     1.883    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y53         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     2.024 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          0.199     2.223    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_0
    SLICE_X41Y47         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.539     0.539 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.045     1.584    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.613 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.862     2.475    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y47         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.320     2.155    
    SLICE_X41Y47         FDRE (Hold_fdre_C_R)        -0.018     2.137    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.477%)  route 0.199ns (58.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.267    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.293 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.590     1.883    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y53         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     2.024 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          0.199     2.223    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_0
    SLICE_X41Y47         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.539     0.539 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.045     1.584    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.613 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.862     2.475    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y47         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.320     2.155    
    SLICE_X41Y47         FDRE (Hold_fdre_C_R)        -0.018     2.137    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.477%)  route 0.199ns (58.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.267    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.293 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.590     1.883    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y53         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     2.024 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          0.199     2.223    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_0
    SLICE_X41Y47         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.539     0.539 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.045     1.584    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.613 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.862     2.475    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y47         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.320     2.155    
    SLICE_X41Y47         FDRE (Hold_fdre_C_R)        -0.018     2.137    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.477%)  route 0.199ns (58.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.267    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.293 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.590     1.883    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y53         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     2.024 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          0.199     2.223    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_0
    SLICE_X41Y47         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.539     0.539 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.045     1.584    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.613 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.862     2.475    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y47         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.320     2.155    
    SLICE_X41Y47         FDRE (Hold_fdre_C_R)        -0.018     2.137    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_cmos_capture_data/cam_data_d0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_cmos_capture_data/cmos_data_t_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.148ns (38.449%)  route 0.237ns (61.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.267    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.293 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.592     1.885    u_cmos_capture_data/CLK
    SLICE_X42Y45         FDCE                                         r  u_cmos_capture_data/cam_data_d0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.148     2.033 r  u_cmos_capture_data/cam_data_d0_reg[4]/Q
                         net (fo=1, routed)           0.237     2.270    u_cmos_capture_data/cam_data_d0[4]
    SLICE_X43Y50         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.539     0.539 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.045     1.584    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.613 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.861     2.474    u_cmos_capture_data/CLK
    SLICE_X43Y50         FDCE                                         r  u_cmos_capture_data/cmos_data_t_reg[12]/C
                         clock pessimism             -0.320     2.154    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.017     2.171    u_cmos_capture_data/cmos_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_img_data_pkt/wr_fifo_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.373%)  route 0.267ns (67.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.267    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.293 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.882    u_img_data_pkt/CLK
    SLICE_X37Y52         FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.128     2.010 r  u_img_data_pkt/wr_fifo_data_reg[14]/Q
                         net (fo=1, routed)           0.267     2.277    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB36_X2Y10         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.539     0.539 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.045     1.584    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.613 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.873     2.486    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y10         RAMB36E1                                     r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.554     1.932    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.242     2.174    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_img_data_pkt/img_data_d0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/wr_fifo_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos_pclk rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.267    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.293 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.882    u_img_data_pkt/CLK
    SLICE_X39Y52         FDCE                                         r  u_img_data_pkt/img_data_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.141     2.023 r  u_img_data_pkt/img_data_d0_reg[7]/Q
                         net (fo=1, routed)           0.056     2.079    u_img_data_pkt/img_data_d0_reg_n_0_[7]
    SLICE_X38Y52         LUT5 (Prop_lut5_I2_O)        0.045     2.124 r  u_img_data_pkt/wr_fifo_data[23]_i_1/O
                         net (fo=1, routed)           0.000     2.124    u_img_data_pkt/wr_fifo_data[23]_i_1_n_0
    SLICE_X38Y52         FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.539     0.539 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.045     1.584    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.613 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.859     2.472    u_img_data_pkt/CLK
    SLICE_X38Y52         FDCE                                         r  u_img_data_pkt/wr_fifo_data_reg[23]/C
                         clock pessimism             -0.577     1.895    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.120     2.015    u_img_data_pkt/wr_fifo_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos_pclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  cam_pclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y37   u_cmos_capture_data/cmos_data_t_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y44   u_cmos_capture_data/cmos_data_t_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y43   u_cmos_capture_data/cmos_data_t_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y27   u_cmos_capture_data/cmos_data_t_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y28   u_cmos_capture_data/cmos_data_t_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y41   u_cmos_capture_data/cmos_data_t_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y42   u_cmos_capture_data/cmos_data_t_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y33   u_cmos_capture_data/cmos_data_t_reg[7]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y57   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y57   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y46   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y45   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y45   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y45   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y46   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y45   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y45   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y45   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y57   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y57   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y56   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y56   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y56   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y56   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y48   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y48   u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y50   u_img_data_pkt/wr_fifo_data_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y50   u_img_data_pkt/wr_fifo_data_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/tx_bit_sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 4.050ns (52.488%)  route 3.666ns (47.512%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 12.943 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.076     3.568    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.732     5.401    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X40Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     5.857 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/Q
                         net (fo=16, routed)          0.685     6.542    u_eth_top/u_udp/u_udp_tx/tx_data_num[3]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71/O
                         net (fo=1, routed)           0.000     6.666    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.204 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.367     7.571    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X42Y66         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     8.365 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.351     8.716    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.510 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.465     9.974    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X40Y68         LUT2 (Prop_lut2_I1_O)        0.310    10.284 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24/O
                         net (fo=1, routed)           0.000    10.284    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.834 f  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.310    12.144    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.152    12.296 r  u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]_i_2/O
                         net (fo=2, routed)           0.489    12.785    u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]_i_2_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I0_O)        0.332    13.117 r  u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]_i_1/O
                         net (fo=1, routed)           0.000    13.117    u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]_i_1_n_0
    SLICE_X39Y69         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_bit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.551    12.943    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X39Y69         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_bit_sel_reg[1]/C
                         clock pessimism              0.391    13.334    
                         clock uncertainty           -0.035    13.298    
    SLICE_X39Y69         FDCE (Setup_fdce_C_D)        0.031    13.329    u_eth_top/u_udp/u_udp_tx/tx_bit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.690ns (50.043%)  route 3.684ns (49.957%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.076     3.568    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.732     5.401    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X40Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     5.857 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/Q
                         net (fo=16, routed)          0.685     6.542    u_eth_top/u_udp/u_udp_tx/tx_data_num[3]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71/O
                         net (fo=1, routed)           0.000     6.666    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.204 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.367     7.571    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X42Y66         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     8.365 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.351     8.716    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.510 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.465     9.974    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X40Y68         LUT2 (Prop_lut2_I1_O)        0.310    10.284 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24/O
                         net (fo=1, routed)           0.000    10.284    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.834 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.310    12.144    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I2_O)        0.124    12.268 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.506    12.774    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X37Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.555    12.947    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X37Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[0]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.302    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.205    13.097    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.690ns (50.043%)  route 3.684ns (49.957%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.076     3.568    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.732     5.401    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X40Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     5.857 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/Q
                         net (fo=16, routed)          0.685     6.542    u_eth_top/u_udp/u_udp_tx/tx_data_num[3]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71/O
                         net (fo=1, routed)           0.000     6.666    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.204 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.367     7.571    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X42Y66         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     8.365 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.351     8.716    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.510 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.465     9.974    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X40Y68         LUT2 (Prop_lut2_I1_O)        0.310    10.284 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24/O
                         net (fo=1, routed)           0.000    10.284    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.834 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.310    12.144    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I2_O)        0.124    12.268 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.506    12.774    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X37Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.555    12.947    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X37Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[1]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.302    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.205    13.097    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.690ns (50.043%)  route 3.684ns (49.957%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.076     3.568    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.732     5.401    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X40Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     5.857 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/Q
                         net (fo=16, routed)          0.685     6.542    u_eth_top/u_udp/u_udp_tx/tx_data_num[3]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71/O
                         net (fo=1, routed)           0.000     6.666    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.204 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.367     7.571    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X42Y66         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     8.365 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.351     8.716    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.510 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.465     9.974    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X40Y68         LUT2 (Prop_lut2_I1_O)        0.310    10.284 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24/O
                         net (fo=1, routed)           0.000    10.284    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.834 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.310    12.144    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I2_O)        0.124    12.268 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.506    12.774    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X37Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.555    12.947    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X37Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[2]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.302    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.205    13.097    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.690ns (50.043%)  route 3.684ns (49.957%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.076     3.568    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.732     5.401    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X40Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     5.857 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/Q
                         net (fo=16, routed)          0.685     6.542    u_eth_top/u_udp/u_udp_tx/tx_data_num[3]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71/O
                         net (fo=1, routed)           0.000     6.666    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.204 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.367     7.571    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X42Y66         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     8.365 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.351     8.716    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.510 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.465     9.974    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X40Y68         LUT2 (Prop_lut2_I1_O)        0.310    10.284 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24/O
                         net (fo=1, routed)           0.000    10.284    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.834 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.310    12.144    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I2_O)        0.124    12.268 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.506    12.774    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X37Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.555    12.947    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X37Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[3]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.302    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.205    13.097    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/skip_en_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 4.050ns (53.795%)  route 3.479ns (46.205%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 12.943 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.076     3.568    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.732     5.401    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X40Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     5.857 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/Q
                         net (fo=16, routed)          0.685     6.542    u_eth_top/u_udp/u_udp_tx/tx_data_num[3]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71/O
                         net (fo=1, routed)           0.000     6.666    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.204 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.367     7.571    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X42Y66         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     8.365 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.351     8.716    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.510 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.465     9.974    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X40Y68         LUT2 (Prop_lut2_I1_O)        0.310    10.284 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24/O
                         net (fo=1, routed)           0.000    10.284    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.834 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.310    12.144    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.152    12.296 f  u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]_i_2/O
                         net (fo=2, routed)           0.301    12.597    u_eth_top/u_udp/u_udp_tx/tx_bit_sel[1]_i_2_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.332    12.929 r  u_eth_top/u_udp/u_udp_tx/skip_en_i_1__1/O
                         net (fo=1, routed)           0.000    12.929    u_eth_top/u_udp/u_udp_tx/skip_en
    SLICE_X39Y69         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/skip_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.551    12.943    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X39Y69         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/skip_en_reg/C
                         clock pessimism              0.391    13.334    
                         clock uncertainty           -0.035    13.298    
    SLICE_X39Y69         FDCE (Setup_fdce_C_D)        0.031    13.329    u_eth_top/u_udp/u_udp_tx/skip_en_reg
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                         -12.929    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 3.690ns (51.033%)  route 3.541ns (48.967%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.076     3.568    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.732     5.401    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X40Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     5.857 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/Q
                         net (fo=16, routed)          0.685     6.542    u_eth_top/u_udp/u_udp_tx/tx_data_num[3]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71/O
                         net (fo=1, routed)           0.000     6.666    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.204 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.367     7.571    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X42Y66         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     8.365 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.351     8.716    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.510 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.465     9.974    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X40Y68         LUT2 (Prop_lut2_I1_O)        0.310    10.284 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24/O
                         net (fo=1, routed)           0.000    10.284    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.834 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.310    12.144    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I2_O)        0.124    12.268 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.363    12.631    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X37Y68         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.552    12.944    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X37Y68         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[10]/C
                         clock pessimism              0.391    13.335    
                         clock uncertainty           -0.035    13.299    
    SLICE_X37Y68         FDCE (Setup_fdce_C_CE)      -0.205    13.094    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.094    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 3.690ns (51.033%)  route 3.541ns (48.967%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.076     3.568    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.732     5.401    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X40Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     5.857 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/Q
                         net (fo=16, routed)          0.685     6.542    u_eth_top/u_udp/u_udp_tx/tx_data_num[3]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71/O
                         net (fo=1, routed)           0.000     6.666    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.204 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.367     7.571    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X42Y66         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     8.365 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.351     8.716    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.510 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.465     9.974    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X40Y68         LUT2 (Prop_lut2_I1_O)        0.310    10.284 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24/O
                         net (fo=1, routed)           0.000    10.284    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.834 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.310    12.144    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I2_O)        0.124    12.268 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.363    12.631    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X37Y68         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.552    12.944    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X37Y68         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[11]/C
                         clock pessimism              0.391    13.335    
                         clock uncertainty           -0.035    13.299    
    SLICE_X37Y68         FDCE (Setup_fdce_C_CE)      -0.205    13.094    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.094    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 3.690ns (51.033%)  route 3.541ns (48.967%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.076     3.568    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.732     5.401    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X40Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     5.857 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/Q
                         net (fo=16, routed)          0.685     6.542    u_eth_top/u_udp/u_udp_tx/tx_data_num[3]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71/O
                         net (fo=1, routed)           0.000     6.666    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.204 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.367     7.571    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X42Y66         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     8.365 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.351     8.716    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.510 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.465     9.974    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X40Y68         LUT2 (Prop_lut2_I1_O)        0.310    10.284 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24/O
                         net (fo=1, routed)           0.000    10.284    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.834 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.310    12.144    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I2_O)        0.124    12.268 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.363    12.631    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X37Y68         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.552    12.944    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X37Y68         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[8]/C
                         clock pessimism              0.391    13.335    
                         clock uncertainty           -0.035    13.299    
    SLICE_X37Y68         FDCE (Setup_fdce_C_CE)      -0.205    13.094    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.094    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/data_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 3.690ns (51.033%)  route 3.541ns (48.967%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           2.076     3.568    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.732     5.401    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X40Y66         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.456     5.857 f  u_eth_top/u_udp/u_udp_tx/tx_data_num_reg[3]/Q
                         net (fo=16, routed)          0.685     6.542    u_eth_top/u_udp/u_udp_tx/tx_data_num[3]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71/O
                         net (fo=1, routed)           0.000     6.666    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_71_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.204 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62/CO[2]
                         net (fo=4, routed)           0.367     7.571    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_62_n_1
    SLICE_X42Y66         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     8.365 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55/CO[2]
                         net (fo=2, routed)           0.351     8.716    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_55_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.510 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45/CO[2]
                         net (fo=5, routed)           0.465     9.974    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_45_n_1
    SLICE_X40Y68         LUT2 (Prop_lut2_I1_O)        0.310    10.284 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24/O
                         net (fo=1, routed)           0.000    10.284    u_eth_top/u_udp/u_udp_tx/real_add_cnt[4]_i_24_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.834 r  u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.310    12.144    u_eth_top/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I2_O)        0.124    12.268 r  u_eth_top/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.363    12.631    u_eth_top/u_udp/u_udp_tx/data_cnt
    SLICE_X37Y68         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.552    12.944    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X37Y68         FDCE                                         r  u_eth_top/u_udp/u_udp_tx/data_cnt_reg[9]/C
                         clock pessimism              0.391    13.335    
                         clock uncertainty           -0.035    13.299    
    SLICE_X37Y68         FDCE (Setup_fdce_C_CE)      -0.205    13.094    u_eth_top/u_udp/u_udp_tx/data_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.094    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  0.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_eth_top/u_arp/u_arp_rx/src_mac_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/eth_head_reg[3][1]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.904%)  route 0.241ns (63.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.627     0.887    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.549     1.461    u_eth_top/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X18Y71         FDCE                                         r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[17]/Q
                         net (fo=4, routed)           0.241     1.843    u_eth_top/u_udp/u_udp_tx/eth_head_reg[0][7]_0[17]
    SLICE_X23Y71         FDPE                                         r  u_eth_top/u_udp/u_udp_tx/eth_head_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.683     1.130    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.813     1.972    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X23Y71         FDPE                                         r  u_eth_top/u_udp/u_udp_tx/eth_head_reg[3][1]/C
                         clock pessimism             -0.252     1.721    
    SLICE_X23Y71         FDPE (Hold_fdpe_C_D)         0.070     1.791    u_eth_top/u_udp/u_udp_tx/eth_head_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_eth_top/u_arp/u_arp_rx/src_mac_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_arp/u_arp_tx/eth_head_reg[2][3]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.102%)  route 0.261ns (64.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.627     0.887    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.549     1.461    u_eth_top/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X18Y71         FDCE                                         r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[27]/Q
                         net (fo=4, routed)           0.261     1.863    u_eth_top/u_arp/u_arp_tx/eth_head_reg[0][7]_0[27]
    SLICE_X22Y72         FDPE                                         r  u_eth_top/u_arp/u_arp_tx/eth_head_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.683     1.130    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.812     1.971    u_eth_top/u_arp/u_arp_tx/data_cnt_reg[4]_0
    SLICE_X22Y72         FDPE                                         r  u_eth_top/u_arp/u_arp_tx/eth_head_reg[2][3]/C
                         clock pessimism             -0.252     1.720    
    SLICE_X22Y72         FDPE (Hold_fdpe_C_D)         0.070     1.790    u_eth_top/u_arp/u_arp_tx/eth_head_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_arp/u_arp_rx/src_mac_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.993%)  route 0.262ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.627     0.887    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.546     1.458    u_eth_top/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X22Y71         FDCE                                         r  u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[21]/Q
                         net (fo=2, routed)           0.262     1.861    u_eth_top/u_arp/u_arp_rx/src_mac_t__0[21]
    SLICE_X20Y71         FDCE                                         r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.683     1.130    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.815     1.974    u_eth_top/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X20Y71         FDCE                                         r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[21]/C
                         clock pessimism             -0.252     1.723    
    SLICE_X20Y71         FDCE (Hold_fdce_C_D)         0.063     1.786    u_eth_top/u_arp/u_arp_rx/src_mac_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.251ns (54.570%)  route 0.209ns (45.430%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.627     0.887    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.593     1.505    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y48         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[9]/Q
                         net (fo=3, routed)           0.209     1.855    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR_RD[9]
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.900 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/minusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.900    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]_0[1]
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.965 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.965    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/minusOp[9]
    SLICE_X36Y50         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.683     1.130    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.857     2.016    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X36Y50         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_eth_top/u_arp/u_arp_rx/src_mac_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/eth_head_reg[2][4]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.105%)  route 0.285ns (66.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.627     0.887    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.543     1.455    u_eth_top/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X22Y75         FDCE                                         r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDCE (Prop_fdce_C_Q)         0.141     1.596 r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[28]/Q
                         net (fo=4, routed)           0.285     1.881    u_eth_top/u_udp/u_udp_tx/eth_head_reg[0][7]_0[28]
    SLICE_X20Y72         FDPE                                         r  u_eth_top/u_udp/u_udp_tx/eth_head_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.683     1.130    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.814     1.973    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X20Y72         FDPE                                         r  u_eth_top/u_udp/u_udp_tx/eth_head_reg[2][4]/C
                         clock pessimism             -0.252     1.722    
    SLICE_X20Y72         FDPE (Hold_fdpe_C_D)         0.063     1.785    u_eth_top/u_udp/u_udp_tx/eth_head_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_eth_top/u_arp/u_arp_rx/src_mac_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_arp/u_arp_tx/eth_head_reg[1][2]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.224%)  route 0.246ns (65.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.627     0.887    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.543     1.455    u_eth_top/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X21Y74         FDCE                                         r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDCE (Prop_fdce_C_Q)         0.128     1.583 r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[34]/Q
                         net (fo=4, routed)           0.246     1.829    u_eth_top/u_arp/u_arp_tx/eth_head_reg[0][7]_0[34]
    SLICE_X22Y74         FDPE                                         r  u_eth_top/u_arp/u_arp_tx/eth_head_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.683     1.130    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.809     1.968    u_eth_top/u_arp/u_arp_tx/data_cnt_reg[4]_0
    SLICE_X22Y74         FDPE                                         r  u_eth_top/u_arp/u_arp_tx/eth_head_reg[1][2]/C
                         clock pessimism             -0.252     1.717    
    SLICE_X22Y74         FDPE (Hold_fdpe_C_D)         0.016     1.733    u_eth_top/u_arp/u_arp_tx/eth_head_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_eth_top/u_arp/u_arp_rx/src_mac_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_udp/u_udp_tx/eth_head_reg[4][1]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.480%)  route 0.254ns (66.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.627     0.887    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.549     1.461    u_eth_top/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X18Y71         FDCE                                         r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDCE (Prop_fdce_C_Q)         0.128     1.589 r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[9]/Q
                         net (fo=4, routed)           0.254     1.844    u_eth_top/u_udp/u_udp_tx/eth_head_reg[0][7]_0[9]
    SLICE_X23Y71         FDPE                                         r  u_eth_top/u_udp/u_udp_tx/eth_head_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.683     1.130    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.813     1.972    u_eth_top/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X23Y71         FDPE                                         r  u_eth_top/u_udp/u_udp_tx/eth_head_reg[4][1]/C
                         clock pessimism             -0.252     1.721    
    SLICE_X23Y71         FDPE (Hold_fdpe_C_D)         0.019     1.740    u_eth_top/u_udp/u_udp_tx/eth_head_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.395ns (82.347%)  route 0.085ns (17.653%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.627     0.887    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.593     1.505    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X37Y49         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.084     1.730    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[5]
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.775 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.775    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[7]_0[1]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.930 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.931    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/minusOp_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.985    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/minusOp[8]
    SLICE_X36Y50         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.683     1.130    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.857     2.016    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X36Y50         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_eth_top/u_arp/u_arp_rx/src_mac_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_top/u_arp/u_arp_tx/eth_head_reg[0][2]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.938%)  route 0.261ns (67.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.627     0.887    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.547     1.459    u_eth_top/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X19Y73         FDCE                                         r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y73         FDCE (Prop_fdce_C_Q)         0.128     1.587 r  u_eth_top/u_arp/u_arp_rx/src_mac_reg[42]/Q
                         net (fo=4, routed)           0.261     1.848    u_eth_top/u_arp/u_arp_tx/eth_head_reg[0][7]_0[42]
    SLICE_X22Y73         FDPE                                         r  u_eth_top/u_arp/u_arp_tx/eth_head_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.683     1.130    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.810     1.969    u_eth_top/u_arp/u_arp_tx/data_cnt_reg[4]_0
    SLICE_X22Y73         FDPE                                         r  u_eth_top/u_arp/u_arp_tx/eth_head_reg[0][2]/C
                         clock pessimism             -0.252     1.718    
    SLICE_X22Y73         FDPE (Hold_fdpe_C_D)         0.016     1.734    u_eth_top/u_arp/u_arp_tx/eth_head_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.627     0.887    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.592     1.504    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y45         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.701    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X37Y45         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.683     1.130    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.861     2.020    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y45         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.075     1.579    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/I
Min Period        n/a     BUFIO/I             n/a            1.666         8.000       6.334      BUFIO_X0Y6      u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFIO_inst/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y74    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[3].u_iddr_rxd/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y94    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75    u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y93    u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y98    u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y92    u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y91    u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/txdata_bus[3].ODDR_inst/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y56    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y56    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X19Y71    u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X19Y71    u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X21Y75    u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X17Y73    u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X19Y71    u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X21Y75    u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X17Y73    u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y82    u_eth_top/u_udp/u_udp_rx/rec_data_reg[26]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y56    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y56    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X38Y77    u_eth_top/u_arp/u_arp_rx/op_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y77    u_eth_top/u_arp/u_arp_rx/op_data_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X39Y77    u_eth_top/u_arp/u_arp_rx/op_data_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X38Y77    u_eth_top/u_arp/u_arp_rx/op_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X38Y77    u_eth_top/u_arp/u_arp_rx/op_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X38Y77    u_eth_top/u_arp/u_arp_rx/op_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X19Y71    u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X19Y71    u_eth_top/u_arp/u_arp_rx/src_mac_t_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.336ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.934ns (36.402%)  route 1.632ns (63.598%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 18.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.981     0.776    u_i2c_dri/clk_cnt_reg_n_0_[0]
    SLICE_X27Y45         LUT3 (Prop_lut3_I1_O)        0.152     0.928 r  u_i2c_dri/clk_cnt[7]_i_2/O
                         net (fo=2, routed)           0.651     1.579    u_i2c_dri/clk_cnt[7]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I3_O)        0.326     1.905 r  u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.905    u_i2c_dri/clk_cnt[7]
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    18.692    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism              0.622    19.314    
                         clock uncertainty           -0.102    19.212    
    SLICE_X26Y45         FDCE (Setup_fdce_C_D)        0.029    19.241    u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.241    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                 17.336    

Slack (MET) :             17.517ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.704ns (29.520%)  route 1.681ns (70.480%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 18.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.205 r  u_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.829     0.624    u_i2c_dri/clk_cnt_reg_n_0_[7]
    SLICE_X26Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.748 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.852     1.600    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X26Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.724 r  u_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.724    u_i2c_dri/clk_cnt[0]
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    18.692    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.622    19.314    
                         clock uncertainty           -0.102    19.212    
    SLICE_X26Y44         FDCE (Setup_fdce_C_D)        0.029    19.241    u_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.241    
                         arrival time                          -1.724    
  -------------------------------------------------------------------
                         slack                                 17.517    

Slack (MET) :             17.526ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.704ns (29.610%)  route 1.674ns (70.390%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 18.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.205 r  u_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.829     0.624    u_i2c_dri/clk_cnt_reg_n_0_[7]
    SLICE_X26Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.748 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.845     1.593    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.717 r  u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.717    u_i2c_dri/clk_cnt[4]
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    18.692    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.622    19.314    
                         clock uncertainty           -0.102    19.212    
    SLICE_X26Y44         FDCE (Setup_fdce_C_D)        0.031    19.243    u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.243    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                 17.526    

Slack (MET) :             17.541ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.934ns (39.539%)  route 1.428ns (60.461%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 18.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.981     0.776    u_i2c_dri/clk_cnt_reg_n_0_[0]
    SLICE_X27Y45         LUT3 (Prop_lut3_I1_O)        0.152     0.928 r  u_i2c_dri/clk_cnt[7]_i_2/O
                         net (fo=2, routed)           0.448     1.375    u_i2c_dri/clk_cnt[7]_i_2_n_0
    SLICE_X27Y45         LUT5 (Prop_lut5_I1_O)        0.326     1.701 r  u_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.701    u_i2c_dri/clk_cnt[6]
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    18.692    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism              0.622    19.314    
                         clock uncertainty           -0.102    19.212    
    SLICE_X27Y45         FDCE (Setup_fdce_C_D)        0.031    19.243    u_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.243    
                         arrival time                          -1.701    
  -------------------------------------------------------------------
                         slack                                 17.541    

Slack (MET) :             17.660ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.704ns (31.337%)  route 1.543ns (68.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 18.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.893     0.688    u_i2c_dri/clk_cnt_reg_n_0_[5]
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.124     0.812 r  u_i2c_dri/clk_cnt[9]_i_2/O
                         net (fo=2, routed)           0.650     1.462    u_i2c_dri/clk_cnt[9]_i_2_n_0
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124     1.586 r  u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.586    u_i2c_dri/clk_cnt[8]
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    18.692    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism              0.625    19.317    
                         clock uncertainty           -0.102    19.215    
    SLICE_X26Y45         FDCE (Setup_fdce_C_D)        0.031    19.246    u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         19.246    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                 17.660    

Slack (MET) :             17.678ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.730ns (32.122%)  route 1.543ns (67.878%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 18.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.205 f  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.893     0.688    u_i2c_dri/clk_cnt_reg_n_0_[5]
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.124     0.812 r  u_i2c_dri/clk_cnt[9]_i_2/O
                         net (fo=2, routed)           0.650     1.462    u_i2c_dri/clk_cnt[9]_i_2_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I2_O)        0.150     1.612 r  u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.612    u_i2c_dri/clk_cnt[9]
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    18.692    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism              0.625    19.317    
                         clock uncertainty           -0.102    19.215    
    SLICE_X26Y45         FDCE (Setup_fdce_C_D)        0.075    19.290    u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         19.290    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                 17.678    

Slack (MET) :             17.913ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.704ns (35.373%)  route 1.286ns (64.627%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 18.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.205 r  u_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.829     0.624    u_i2c_dri/clk_cnt_reg_n_0_[7]
    SLICE_X26Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.748 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.457     1.205    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.329 r  u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.329    u_i2c_dri/clk_cnt[3]
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    18.692    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.622    19.314    
                         clock uncertainty           -0.102    19.212    
    SLICE_X26Y44         FDCE (Setup_fdce_C_D)        0.031    19.243    u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.243    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                 17.913    

Slack (MET) :             17.919ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.704ns (35.457%)  route 1.282ns (64.543%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 18.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.205 r  u_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.829     0.624    u_i2c_dri/clk_cnt_reg_n_0_[7]
    SLICE_X26Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.748 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.452     1.201    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.325 r  u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     1.325    u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    18.692    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/dri_clk_reg/C
                         clock pessimism              0.622    19.314    
                         clock uncertainty           -0.102    19.212    
    SLICE_X26Y44         FDCE (Setup_fdce_C_D)        0.032    19.244    u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         19.244    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                 17.919    

Slack (MET) :             18.094ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.606ns (32.259%)  route 1.273ns (67.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 18.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 r  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           1.273     1.068    u_i2c_dri/clk_cnt_reg_n_0_[0]
    SLICE_X26Y44         LUT2 (Prop_lut2_I0_O)        0.150     1.218 r  u_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.218    u_i2c_dri/clk_cnt[1]
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    18.692    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.647    19.339    
                         clock uncertainty           -0.102    19.237    
    SLICE_X26Y44         FDCE (Setup_fdce_C_D)        0.075    19.312    u_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                 18.094    

Slack (MET) :             18.313ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.580ns (36.464%)  route 1.011ns (63.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 18.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 r  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           1.011     0.806    u_i2c_dri/clk_cnt_reg_n_0_[0]
    SLICE_X27Y45         LUT6 (Prop_lut6_I3_O)        0.124     0.930 r  u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.930    u_i2c_dri/clk_cnt[5]
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    18.692    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.622    19.314    
                         clock uncertainty           -0.102    19.212    
    SLICE_X27Y45         FDCE (Setup_fdce_C_D)        0.031    19.243    u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.243    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 18.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.192%)  route 0.145ns (43.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  u_i2c_dri/clk_cnt_reg[4]/Q
                         net (fo=8, routed)           0.145    -0.177    u_i2c_dri/clk_cnt_reg_n_0_[4]
    SLICE_X27Y45         LUT5 (Prop_lut5_I2_O)        0.045    -0.132 r  u_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    u_i2c_dri/clk_cnt[6]
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism              0.249    -0.447    
    SLICE_X27Y45         FDCE (Hold_fdce_C_D)         0.092    -0.355    u_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.860%)  route 0.159ns (46.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.159    -0.163    u_i2c_dri/clk_cnt_reg_n_0_[3]
    SLICE_X26Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.118 r  u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    u_i2c_dri/clk_cnt[7]
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism              0.249    -0.447    
    SLICE_X26Y45         FDCE (Hold_fdce_C_D)         0.091    -0.356    u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.690%)  route 0.167ns (47.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.167    -0.155    u_i2c_dri/clk_cnt_reg_n_0_[2]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.110 r  u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    u_i2c_dri/clk_cnt[4]
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.249    -0.447    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.092    -0.355    u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.564%)  route 0.168ns (47.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.168    -0.154    u_i2c_dri/clk_cnt_reg_n_0_[2]
    SLICE_X26Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.109 r  u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    u_i2c_dri/clk_cnt[3]
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.249    -0.447    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.092    -0.355    u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.397%)  route 0.156ns (45.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  u_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=5, routed)           0.156    -0.166    u_i2c_dri/clk_cnt_reg_n_0_[5]
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.121 r  u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    u_i2c_dri/clk_cnt[5]
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.233    -0.463    
    SLICE_X27Y45         FDCE (Hold_fdce_C_D)         0.092    -0.371    u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.190ns (49.760%)  route 0.192ns (50.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  u_i2c_dri/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.192    -0.130    u_i2c_dri/clk_cnt_reg_n_0_[6]
    SLICE_X26Y45         LUT5 (Prop_lut5_I1_O)        0.049    -0.081 r  u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    u_i2c_dri/clk_cnt[9]
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism              0.246    -0.450    
    SLICE_X26Y45         FDCE (Hold_fdce_C_D)         0.107    -0.343    u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_i2c_dri/dri_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.599%)  route 0.174ns (48.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/dri_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  u_i2c_dri/dri_clk_reg/Q
                         net (fo=2, routed)           0.174    -0.148    u_i2c_dri/i2c_dri_clk
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.045    -0.103 r  u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.103    u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/dri_clk_reg/C
                         clock pessimism              0.233    -0.463    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.092    -0.371    u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.228%)  route 0.192ns (50.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  u_i2c_dri/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.192    -0.130    u_i2c_dri/clk_cnt_reg_n_0_[6]
    SLICE_X26Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.085 r  u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    u_i2c_dri/clk_cnt[8]
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism              0.246    -0.450    
    SLICE_X26Y45         FDCE (Hold_fdce_C_D)         0.092    -0.358    u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.202    -0.121    u_i2c_dri/clk_cnt_reg_n_0_[2]
    SLICE_X27Y45         LUT3 (Prop_lut3_I2_O)        0.045    -0.076 r  u_i2c_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    u_i2c_dri/clk_cnt[2]
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X27Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.233    -0.463    
    SLICE_X27Y45         FDCE (Hold_fdce_C_D)         0.091    -0.372    u_i2c_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.504%)  route 0.206ns (52.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.322 f  u_i2c_dri/clk_cnt_reg[4]/Q
                         net (fo=8, routed)           0.206    -0.117    u_i2c_dri/clk_cnt_reg_n_0_[4]
    SLICE_X26Y44         LUT5 (Prop_lut5_I0_O)        0.045    -0.072 r  u_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    u_i2c_dri/clk_cnt[0]
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    u_i2c_dri/clk_cnt_reg[0]_0
    SLICE_X26Y44         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.233    -0.463    
    SLICE_X26Y44         FDCE (Hold_fdce_C_D)         0.091    -0.372    u_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X27Y45     u_i2c_dri/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X27Y45     u_i2c_dri/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X27Y45     u_i2c_dri/clk_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X26Y45     u_i2c_dri/clk_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45     u_i2c_dri/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45     u_i2c_dri/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45     u_i2c_dri/clk_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     u_i2c_dri/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     u_i2c_dri/clk_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y45     u_i2c_dri/clk_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45     u_i2c_dri/clk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y45     u_i2c_dri/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y44     u_i2c_dri/clk_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  cmos_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.481ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.255ns  (logic 0.478ns (38.082%)  route 0.777ns (61.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.777     1.255    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X40Y50         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)       -0.264     7.736    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.187ns  (logic 0.456ns (38.428%)  route 0.731ns (61.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.731     1.187    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X40Y49         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)       -0.095     7.905    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.003ns  (logic 0.419ns (41.770%)  route 0.584ns (58.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.584     1.003    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X41Y49         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)       -0.270     7.730    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.631     1.149    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X38Y45         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)       -0.043     7.957    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.957ns  (logic 0.478ns (49.945%)  route 0.479ns (50.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.479     0.957    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X38Y45         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)       -0.218     7.782    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.561%)  route 0.449ns (48.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.927    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X38Y45         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)       -0.222     7.778    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  6.851    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.063%)  route 0.453ns (51.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.453     0.872    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X40Y50         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)       -0.265     7.735    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.940ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.660%)  route 0.447ns (46.340%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.447     0.965    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X40Y46         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)       -0.095     7.905    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  6.940    

Slack (MET) :             6.940ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.660%)  route 0.447ns (46.340%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.447     0.965    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X40Y50         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)       -0.095     7.905    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  6.940    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cmos_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.945ns  (logic 0.456ns (48.248%)  route 0.489ns (51.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.489     0.945    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X41Y49         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)       -0.093     7.907    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  6.962    





---------------------------------------------------------------------------------------------------
From Clock:  cmos_pclk
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 u_cmos_capture_data/frame_val_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/img_vsync_txc_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.668ns (33.176%)  route 1.346ns (66.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.113     3.696    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.797 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.741     5.538    u_cmos_capture_data/CLK
    SLICE_X38Y53         FDCE                                         r  u_cmos_capture_data/frame_val_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.518     6.056 r  u_cmos_capture_data/frame_val_flag_reg/Q
                         net (fo=13, routed)          0.578     6.634    u_cmos_capture_data/frame_val_flag
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.150     6.784 r  u_cmos_capture_data/img_vsync_txc_d0_i_1/O
                         net (fo=2, routed)           0.768     7.552    u_img_data_pkt/cmos_frame_vsync
    SLICE_X39Y55         FDCE                                         r  u_img_data_pkt/img_vsync_txc_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.880    11.301    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         1.562    12.954    u_img_data_pkt/eth_txc_OBUF
    SLICE_X39Y55         FDCE                                         r  u_img_data_pkt/img_vsync_txc_d0_reg/C
                         clock pessimism              0.000    12.954    
                         clock uncertainty           -0.035    12.918    
    SLICE_X39Y55         FDCE (Setup_fdce_C_D)       -0.291    12.627    u_img_data_pkt/img_vsync_txc_d0_reg
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             38.413ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.322ns  (logic 0.419ns (31.692%)  route 0.903ns (68.308%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.903     1.322    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X36Y46         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.265    39.735    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.735    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                 38.413    

Slack (MET) :             38.672ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.058ns  (logic 0.419ns (39.613%)  route 0.639ns (60.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.639     1.058    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X37Y45         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)       -0.270    39.730    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 38.672    

Slack (MET) :             38.680ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.225ns  (logic 0.456ns (37.212%)  route 0.769ns (62.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.769     1.225    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X37Y46         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)       -0.095    39.905    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                 38.680    

Slack (MET) :             38.680ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.723%)  route 0.636ns (60.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.636     1.055    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X36Y46         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.265    39.735    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.735    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.680    

Slack (MET) :             38.694ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.650%)  route 0.755ns (62.350%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.755     1.211    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X37Y47         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)       -0.095    39.905    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                 38.694    

Slack (MET) :             38.715ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.185%)  route 0.598ns (58.815%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.598     1.017    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X36Y45         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)       -0.268    39.732    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                 38.715    

Slack (MET) :             38.817ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.911%)  route 0.632ns (58.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.632     1.088    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X36Y46         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.095    39.905    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 38.817    

Slack (MET) :             38.853ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.755%)  route 0.458ns (52.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.458     0.877    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X36Y45         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)       -0.270    39.730    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                 38.853    

Slack (MET) :             38.853ns  (required time - arrival time)
  Source:                 u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.284%)  route 0.598ns (56.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47                                      0.000     0.000 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.598     1.054    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X36Y46         FDRE                                         r  u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.093    39.907    u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 38.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 u_cmos_capture_data/cam_vsync_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by cmos_pclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_img_data_pkt/img_vsync_txc_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - cmos_pclk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.212ns (32.886%)  route 0.433ns (67.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos_pclk rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.917     1.267    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.293 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.588     1.881    u_cmos_capture_data/CLK
    SLICE_X38Y53         FDCE                                         r  u_cmos_capture_data/cam_vsync_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.164     2.045 r  u_cmos_capture_data/cam_vsync_d1_reg/Q
                         net (fo=3, routed)           0.163     2.208    u_cmos_capture_data/cam_vsync_d1
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.048     2.256 r  u_cmos_capture_data/img_vsync_txc_d0_i_1/O
                         net (fo=2, routed)           0.270     2.525    u_img_data_pkt/cmos_frame_vsync
    SLICE_X39Y55         FDCE                                         r  u_img_data_pkt/img_vsync_txc_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.683     1.130    u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=936, routed)         0.856     2.015    u_img_data_pkt/eth_txc_OBUF
    SLICE_X39Y55         FDCE                                         r  u_img_data_pkt/img_vsync_txc_d0_reg/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.051    
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)        -0.003     2.048    u_img_data_pkt/img_vsync_txc_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.478    





