$date
	Sat Oct 24 23:31:51 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module U1 $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 4 & Y [3:0] $end
$var reg 5 ' temp [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
b1111 !
b1111 &
b11111 '
b100 #
b100 %
b10 "
b10 $
#4
b0 !
b0 &
b0 '
b1000 #
b1000 %
b1000 "
b1000 $
#5
b1 !
b1 &
b1 '
b11 #
b11 %
b100 "
b100 $
#6
b0 !
b0 &
b0 '
b101 #
b101 %
#7
b1011 !
b1011 &
b11011 '
b100 #
b100 %
#8
b0 !
b0 &
b0 '
b101 #
b101 %
b11 "
b11 $
#9
