instruction memory:
	instrMem[ 0 ] = 0x00350007 ( add 6 5 7 )
	instrMem[ 1 ] = 0x003D0007 ( add 7 5 7 )
	instrMem[ 2 ] = 0x00970007 ( lw 2 7 7 )
	instrMem[ 3 ] = 0x00D70007 ( sw 2 7 7 )
	instrMem[ 4 ] = 0x00D60007 ( sw 2 6 7 )
	instrMem[ 5 ] = 0x00760006 ( nor 6 6 6 )
	instrMem[ 6 ] = 0x01800000 ( halt )
	instrMem[ 7 ] = 0x00000017 ( add 0 0 23 )

@@@
state before cycle 0 starts:
	pc = 0
	data memory:
		dataMem[ 0 ] = 0x00350007
		dataMem[ 1 ] = 0x003D0007
		dataMem[ 2 ] = 0x00970007
		dataMem[ 3 ] = 0x00D70007
		dataMem[ 4 ] = 0x00D60007
		dataMem[ 5 ] = 0x00760006
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000017
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 1 starts:
	pc = 1
	data memory:
		dataMem[ 0 ] = 0x00350007
		dataMem[ 1 ] = 0x003D0007
		dataMem[ 2 ] = 0x00970007
		dataMem[ 3 ] = 0x00D70007
		dataMem[ 4 ] = 0x00D60007
		dataMem[ 5 ] = 0x00760006
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000017
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00350007 ( add 6 5 7 )
		pcPlus1 = 1
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 2 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00350007
		dataMem[ 1 ] = 0x003D0007
		dataMem[ 2 ] = 0x00970007
		dataMem[ 3 ] = 0x00D70007
		dataMem[ 4 ] = 0x00D60007
		dataMem[ 5 ] = 0x00760006
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000017
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x003D0007 ( add 7 5 7 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 0x00350007 ( add 6 5 7 )
		pcPlus1 = 1
		valA = 0
		valB = 0
		offset = 7 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 3 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 0x00350007
		dataMem[ 1 ] = 0x003D0007
		dataMem[ 2 ] = 0x00970007
		dataMem[ 3 ] = 0x00D70007
		dataMem[ 4 ] = 0x00D60007
		dataMem[ 5 ] = 0x00760006
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000017
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00970007 ( lw 2 7 7 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 0x003D0007 ( add 7 5 7 )
		pcPlus1 = 2
		valA = 0
		valB = 0
		offset = 7 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00350007 ( add 6 5 7 )
		branchTarget 8 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 4 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 0x00350007
		dataMem[ 1 ] = 0x003D0007
		dataMem[ 2 ] = 0x00970007
		dataMem[ 3 ] = 0x00D70007
		dataMem[ 4 ] = 0x00D60007
		dataMem[ 5 ] = 0x00760006
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000017
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00D70007 ( sw 2 7 7 )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 0x00970007 ( lw 2 7 7 )
		pcPlus1 = 3
		valA = 0
		valB = 0 (Don't Care)
		offset = 7
	EX/MEM pipeline register:
		instruction = 0x003D0007 ( add 7 5 7 )
		branchTarget 9 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00350007 ( add 6 5 7 )
		writeData = 0
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 5 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 0x00350007
		dataMem[ 1 ] = 0x003D0007
		dataMem[ 2 ] = 0x00970007
		dataMem[ 3 ] = 0x00D70007
		dataMem[ 4 ] = 0x00D60007
		dataMem[ 5 ] = 0x00760006
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000017
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00D70007 ( sw 2 7 7 )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 4 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 7 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00970007 ( lw 2 7 7 )
		branchTarget 10 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 7
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x003D0007 ( add 7 5 7 )
		writeData = 0
	WB/END pipeline register:
		instruction = 0x00350007 ( add 6 5 7 )
		writeData = 0
end state

@@@
state before cycle 6 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 0x00350007
		dataMem[ 1 ] = 0x003D0007
		dataMem[ 2 ] = 0x00970007
		dataMem[ 3 ] = 0x00D70007
		dataMem[ 4 ] = 0x00D60007
		dataMem[ 5 ] = 0x00760006
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000017
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00D60007 ( sw 2 6 7 )
		pcPlus1 = 5
	ID/EX pipeline register:
		instruction = 0x00D70007 ( sw 2 7 7 )
		pcPlus1 = 4
		valA = 0
		valB = 0
		offset = 7
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 11 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00970007 ( lw 2 7 7 )
		writeData = 23
	WB/END pipeline register:
		instruction = 0x003D0007 ( add 7 5 7 )
		writeData = 0
end state

@@@
state before cycle 7 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 0x00350007
		dataMem[ 1 ] = 0x003D0007
		dataMem[ 2 ] = 0x00970007
		dataMem[ 3 ] = 0x00D70007
		dataMem[ 4 ] = 0x00D60007
		dataMem[ 5 ] = 0x00760006
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000017
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 23
	IF/ID pipeline register:
		instruction = 0x00760006 ( nor 6 6 6 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 0x00D60007 ( sw 2 6 7 )
		pcPlus1 = 5
		valA = 0
		valB = 0
		offset = 7
	EX/MEM pipeline register:
		instruction = 0x00D70007 ( sw 2 7 7 )
		branchTarget 11 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 30
		valB = 0
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00970007 ( lw 2 7 7 )
		writeData = 23
end state

@@@
state before cycle 8 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 0x00350007
		dataMem[ 1 ] = 0x003D0007
		dataMem[ 2 ] = 0x00970007
		dataMem[ 3 ] = 0x00D70007
		dataMem[ 4 ] = 0x00D60007
		dataMem[ 5 ] = 0x00760006
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000017
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 23
	IF/ID pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 0x00760006 ( nor 6 6 6 )
		pcPlus1 = 6
		valA = 0
		valB = 0
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00D60007 ( sw 2 6 7 )
		branchTarget 12 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 30
		valB = 0
	MEM/WB pipeline register:
		instruction = 0x00D70007 ( sw 2 7 7 )
		writeData = 30 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 9 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 0x00350007
		dataMem[ 1 ] = 0x003D0007
		dataMem[ 2 ] = 0x00970007
		dataMem[ 3 ] = 0x00D70007
		dataMem[ 4 ] = 0x00D60007
		dataMem[ 5 ] = 0x00760006
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000017
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 23
	IF/ID pipeline register:
		instruction = 0x00000017 ( add 0 0 23 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 7
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00760006 ( nor 6 6 6 )
		branchTarget 12 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -1
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00D60007 ( sw 2 6 7 )
		writeData = 30 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00D70007 ( sw 2 7 7 )
		writeData = 30 (Don't Care)
end state

@@@
state before cycle 10 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 0x00350007
		dataMem[ 1 ] = 0x003D0007
		dataMem[ 2 ] = 0x00970007
		dataMem[ 3 ] = 0x00D70007
		dataMem[ 4 ] = 0x00D60007
		dataMem[ 5 ] = 0x00760006
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000017
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 23
	IF/ID pipeline register:
		instruction = 0x00000000 ( add 0 0 0 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 0x00000017 ( add 0 0 23 )
		pcPlus1 = 8
		valA = 0
		valB = 0
		offset = 23 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01800000 ( halt )
		branchTarget 7 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00760006 ( nor 6 6 6 )
		writeData = -1
	WB/END pipeline register:
		instruction = 0x00D60007 ( sw 2 6 7 )
		writeData = 30 (Don't Care)
end state
Machine halted
Total of 11 cycles executed
Final state of machine:

@@@
state before cycle 11 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 0x00350007
		dataMem[ 1 ] = 0x003D0007
		dataMem[ 2 ] = 0x00970007
		dataMem[ 3 ] = 0x00D70007
		dataMem[ 4 ] = 0x00D60007
		dataMem[ 5 ] = 0x00760006
		dataMem[ 6 ] = 0x01800000
		dataMem[ 7 ] = 0x00000017
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = -1
		reg[ 7 ] = 23
	IF/ID pipeline register:
		instruction = 0x00000000 ( add 0 0 0 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 0x00000000 ( add 0 0 0 )
		pcPlus1 = 9
		valA = 0
		valB = 0
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00000017 ( add 0 0 23 )
		branchTarget 31 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01800000 ( halt )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00760006 ( nor 6 6 6 )
		writeData = -1
end state
