

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Tue May  2 07:55:43 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_5b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   58|   58|   59|   59|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   56|   56|        27|          2|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 29
* Pipeline: 1
  Pipeline-0: II = 2, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	29  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	2  / true
29 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: a_row_load_s (6)  [1/1] 0.00ns
:0  %a_row_load_s = alloca float

ST_1: a_row_load_9 (7)  [1/1] 0.00ns
:1  %a_row_load_9 = alloca float

ST_1: a_row_load_8 (8)  [1/1] 0.00ns
:2  %a_row_load_8 = alloca float

ST_1: a_row_load_7 (9)  [1/1] 0.00ns
:3  %a_row_load_7 = alloca float

ST_1: b_copy_0_3_11 (10)  [1/1] 0.00ns
:4  %b_copy_0_3_11 = alloca float

ST_1: b_copy_0_3_8 (11)  [1/1] 0.00ns
:5  %b_copy_0_3_8 = alloca float

ST_1: b_copy_0_3_12 (12)  [1/1] 0.00ns
:6  %b_copy_0_3_12 = alloca float

ST_1: b_copy_0_3_1 (13)  [1/1] 0.00ns
:7  %b_copy_0_3_1 = alloca float

ST_1: b_copy_1_3_11 (14)  [1/1] 0.00ns
:8  %b_copy_1_3_11 = alloca float

ST_1: b_copy_1_3_8 (15)  [1/1] 0.00ns
:9  %b_copy_1_3_8 = alloca float

ST_1: b_copy_1_3_12 (16)  [1/1] 0.00ns
:10  %b_copy_1_3_12 = alloca float

ST_1: b_copy_1_3_1 (17)  [1/1] 0.00ns
:11  %b_copy_1_3_1 = alloca float

ST_1: b_copy_2_3_11 (18)  [1/1] 0.00ns
:12  %b_copy_2_3_11 = alloca float

ST_1: b_copy_2_3_8 (19)  [1/1] 0.00ns
:13  %b_copy_2_3_8 = alloca float

ST_1: b_copy_2_3_12 (20)  [1/1] 0.00ns
:14  %b_copy_2_3_12 = alloca float

ST_1: b_copy_2_3_1 (21)  [1/1] 0.00ns
:15  %b_copy_2_3_1 = alloca float

ST_1: b_copy_3_3_11 (22)  [1/1] 0.00ns
:16  %b_copy_3_3_11 = alloca float

ST_1: b_copy_3_3_8 (23)  [1/1] 0.00ns
:17  %b_copy_3_3_8 = alloca float

ST_1: b_copy_3_3_12 (24)  [1/1] 0.00ns
:18  %b_copy_3_3_12 = alloca float

ST_1: b_copy_3_3_1 (25)  [1/1] 0.00ns
:19  %b_copy_3_3_1 = alloca float

ST_1: StgValue_50 (26)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %a_1), !map !7

ST_1: StgValue_51 (27)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %a_0), !map !14

ST_1: StgValue_52 (28)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %b_1), !map !20

ST_1: StgValue_53 (29)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %b_0), !map !25

ST_1: StgValue_54 (30)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %c), !map !30

ST_1: StgValue_55 (31)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matmul_hw_str) nounwind

ST_1: StgValue_56 (32)  [1/1] 0.00ns  loc: matmul.c:6
:26  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_57 (33)  [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecInterface([8 x float]* %a_0, [8 x float]* %a_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_58 (34)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecMemCore([8 x float]* %a_0, [8 x float]* %a_1, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_59 (35)  [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecInterface([8 x float]* %b_0, [8 x float]* %b_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_60 (36)  [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecMemCore([8 x float]* %b_0, [8 x float]* %b_1, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_61 (37)  [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecInterface([16 x float]* %c, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_62 (38)  [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecMemCore([16 x float]* %c, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_63 (39)  [1/1] 1.57ns  loc: matmul.c:21
:33  br label %.preheader7


 <State 2>: 5.70ns
ST_2: indvar_flatten (41)  [1/1] 0.00ns
.preheader7:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %.preheader7.preheader ]

ST_2: i (42)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7:1  %i = phi i3 [ 0, %0 ], [ %tmp_1_mid2_v, %.preheader7.preheader ]

ST_2: j (43)  [1/1] 0.00ns
.preheader7:2  %j = phi i3 [ 0, %0 ], [ %j_1, %.preheader7.preheader ]

ST_2: exitcond_flatten (44)  [1/1] 2.37ns
.preheader7:3  %exitcond_flatten = icmp eq i5 %indvar_flatten, -16

ST_2: indvar_flatten_next (45)  [1/1] 1.67ns
.preheader7:4  %indvar_flatten_next = add i5 %indvar_flatten, 1

ST_2: StgValue_69 (46)  [1/1] 0.00ns
.preheader7:5  br i1 %exitcond_flatten, label %1, label %.preheader7.preheader

ST_2: i_1 (68)  [1/1] 0.75ns  loc: matmul.c:21
.preheader7.preheader:20  %i_1 = add i3 1, %i

ST_2: exitcond (71)  [1/1] 1.94ns  loc: matmul.c:23
.preheader7.preheader:23  %exitcond = icmp eq i3 %j, -4

ST_2: j_mid2 (72)  [1/1] 1.37ns  loc: matmul.c:23
.preheader7.preheader:24  %j_mid2 = select i1 %exitcond, i3 0, i3 %j

ST_2: tmp_mid1 (73)  [1/1] 1.94ns  loc: matmul.c:36
.preheader7.preheader:25  %tmp_mid1 = icmp eq i3 %i_1, 0

ST_2: tmp1 (74)  [1/1] 1.94ns  loc: matmul.c:36
.preheader7.preheader:26  %tmp1 = icmp eq i3 %i, 0

ST_2: tmp_mid2 (75)  [1/1] 1.37ns  loc: matmul.c:36
.preheader7.preheader:27  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp1

ST_2: tmp_1_mid2_v (76)  [1/1] 1.37ns  loc: matmul.c:46
.preheader7.preheader:28  %tmp_1_mid2_v = select i1 %exitcond, i3 %i_1, i3 %i

ST_2: tmp_1 (77)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:29  %tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_1_mid2_v, i1 false)

ST_2: tmp_10 (78)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:30  %tmp_10 = zext i4 %tmp_1 to i64

ST_2: a_0_addr (79)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:31  %a_0_addr = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_10

ST_2: a_1_addr (83)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:35  %a_1_addr = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_10

ST_2: a_0_load (91)  [2/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:43  %a_0_load = load float* %a_0_addr, align 4

ST_2: a_1_load (93)  [2/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:45  %a_1_load = load float* %a_1_addr, align 4

ST_2: tmp_6 (99)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:51  %tmp_6 = zext i3 %j_mid2 to i64

ST_2: b_0_addr (102)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:54  %b_0_addr = getelementptr [8 x float]* %b_0, i64 0, i64 %tmp_6

ST_2: b_1_addr (106)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:58  %b_1_addr = getelementptr [8 x float]* %b_1, i64 0, i64 %tmp_6

ST_2: b_copy_0_3_19 (111)  [2/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:63  %b_copy_0_3_19 = load float* %b_0_addr, align 4

ST_2: tmp (112)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:64  %tmp = trunc i3 %j_mid2 to i2

ST_2: b_copy_2_3_19 (135)  [2/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:87  %b_copy_2_3_19 = load float* %b_1_addr, align 4


 <State 3>: 6.70ns
ST_3: b_copy_0_3_11_load (52)  [1/1] 0.00ns
.preheader7.preheader:4  %b_copy_0_3_11_load = load float* %b_copy_0_3_11

ST_3: b_copy_0_3_8_load (53)  [1/1] 0.00ns
.preheader7.preheader:5  %b_copy_0_3_8_load = load float* %b_copy_0_3_8

ST_3: b_copy_0_3_12_load (54)  [1/1] 0.00ns
.preheader7.preheader:6  %b_copy_0_3_12_load = load float* %b_copy_0_3_12

ST_3: b_copy_0_3_1_load (55)  [1/1] 0.00ns
.preheader7.preheader:7  %b_copy_0_3_1_load = load float* %b_copy_0_3_1

ST_3: b_copy_2_3_11_load (60)  [1/1] 0.00ns
.preheader7.preheader:12  %b_copy_2_3_11_load = load float* %b_copy_2_3_11

ST_3: b_copy_2_3_8_load (61)  [1/1] 0.00ns
.preheader7.preheader:13  %b_copy_2_3_8_load = load float* %b_copy_2_3_8

ST_3: b_copy_2_3_12_load (62)  [1/1] 0.00ns
.preheader7.preheader:14  %b_copy_2_3_12_load = load float* %b_copy_2_3_12

ST_3: b_copy_2_3_1_load (63)  [1/1] 0.00ns
.preheader7.preheader:15  %b_copy_2_3_1_load = load float* %b_copy_2_3_1

ST_3: tmp_11 (80)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:32  %tmp_11 = or i4 %tmp_1, 1

ST_3: tmp_12 (81)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:33  %tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %tmp_11)

ST_3: a_0_addr_1 (82)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:34  %a_0_addr_1 = getelementptr [8 x float]* %a_0, i64 0, i64 %tmp_12

ST_3: a_1_addr_1 (84)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:36  %a_1_addr_1 = getelementptr [8 x float]* %a_1, i64 0, i64 %tmp_12

ST_3: tmp_3 (90)  [1/1] 1.94ns  loc: matmul.c:30
.preheader7.preheader:42  %tmp_3 = icmp eq i3 %j_mid2, 0

ST_3: a_0_load (91)  [1/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:43  %a_0_load = load float* %a_0_addr, align 4

ST_3: a_0_load_1 (92)  [2/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:44  %a_0_load_1 = load float* %a_0_addr_1, align 4

ST_3: a_1_load (93)  [1/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:45  %a_1_load = load float* %a_1_addr, align 4

ST_3: a_1_load_1 (94)  [2/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:46  %a_1_load_1 = load float* %a_1_addr_1, align 4

ST_3: tmp_6_cast (101)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:53  %tmp_6_cast = zext i3 %j_mid2 to i4

ST_3: tmp_14 (103)  [1/1] 0.75ns  loc: matmul.c:23
.preheader7.preheader:55  %tmp_14 = add i4 4, %tmp_6_cast

ST_3: tmp_15_cast (104)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:56  %tmp_15_cast = zext i4 %tmp_14 to i64

ST_3: b_0_addr_1 (105)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:57  %b_0_addr_1 = getelementptr [8 x float]* %b_0, i64 0, i64 %tmp_15_cast

ST_3: b_1_addr_1 (107)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:59  %b_1_addr_1 = getelementptr [8 x float]* %b_1, i64 0, i64 %tmp_15_cast

ST_3: b_copy_0_3_19 (111)  [1/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:63  %b_copy_0_3_19 = load float* %b_0_addr, align 4

ST_3: sel_tmp (113)  [1/1] 1.54ns  loc: matmul.c:23
.preheader7.preheader:65  %sel_tmp = icmp eq i2 %tmp, -2

ST_3: b_copy_0_3 (114)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_4)
.preheader7.preheader:66  %b_copy_0_3 = select i1 %sel_tmp, float %b_copy_0_3_1_load, float %b_copy_0_3_19

ST_3: sel_tmp2 (115)  [1/1] 1.54ns  loc: matmul.c:23
.preheader7.preheader:67  %sel_tmp2 = icmp eq i2 %tmp, 1

ST_3: b_copy_0_3_4 (116)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:68  %b_copy_0_3_4 = select i1 %sel_tmp2, float %b_copy_0_3_1_load, float %b_copy_0_3

ST_3: sel_tmp4 (117)  [1/1] 1.54ns  loc: matmul.c:23
.preheader7.preheader:69  %sel_tmp4 = icmp eq i2 %tmp, 0

ST_3: b_copy_0_3_2 (118)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_3)
.preheader7.preheader:70  %b_copy_0_3_2 = select i1 %sel_tmp4, float %b_copy_0_3_1_load, float %b_copy_0_3_4

ST_3: b_copy_0_3_5 (119)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_6)
.preheader7.preheader:71  %b_copy_0_3_5 = select i1 %sel_tmp, float %b_copy_0_3_19, float %b_copy_0_3_12_load

ST_3: b_copy_0_3_6 (120)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:72  %b_copy_0_3_6 = select i1 %sel_tmp2, float %b_copy_0_3_12_load, float %b_copy_0_3_5

ST_3: b_copy_0_3_7 (121)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_16)
.preheader7.preheader:73  %b_copy_0_3_7 = select i1 %sel_tmp4, float %b_copy_0_3_12_load, float %b_copy_0_3_6

ST_3: b_copy_0_3_9 (122)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_14)
.preheader7.preheader:74  %b_copy_0_3_9 = select i1 %sel_tmp2, float %b_copy_0_3_19, float %b_copy_0_3_8_load

ST_3: b_copy_0_3_14 (123)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:75  %b_copy_0_3_14 = select i1 %sel_tmp4, float %b_copy_0_3_8_load, float %b_copy_0_3_9

ST_3: b_copy_0_3_15 (124)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_18)
.preheader7.preheader:76  %b_copy_0_3_15 = select i1 %sel_tmp4, float %b_copy_0_3_19, float %b_copy_0_3_11_load

ST_3: b_copy_1_3_19 (125)  [2/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:77  %b_copy_1_3_19 = load float* %b_0_addr_1, align 4

ST_3: b_copy_2_3_19 (135)  [1/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:87  %b_copy_2_3_19 = load float* %b_1_addr, align 4

ST_3: b_copy_2_3 (136)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_4)
.preheader7.preheader:88  %b_copy_2_3 = select i1 %sel_tmp, float %b_copy_2_3_1_load, float %b_copy_2_3_19

ST_3: b_copy_2_3_4 (137)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:89  %b_copy_2_3_4 = select i1 %sel_tmp2, float %b_copy_2_3_1_load, float %b_copy_2_3

ST_3: b_copy_2_3_2 (138)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_3)
.preheader7.preheader:90  %b_copy_2_3_2 = select i1 %sel_tmp4, float %b_copy_2_3_1_load, float %b_copy_2_3_4

ST_3: b_copy_2_3_5 (139)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_6)
.preheader7.preheader:91  %b_copy_2_3_5 = select i1 %sel_tmp, float %b_copy_2_3_19, float %b_copy_2_3_12_load

ST_3: b_copy_2_3_6 (140)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:92  %b_copy_2_3_6 = select i1 %sel_tmp2, float %b_copy_2_3_12_load, float %b_copy_2_3_5

ST_3: b_copy_2_3_7 (141)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_16)
.preheader7.preheader:93  %b_copy_2_3_7 = select i1 %sel_tmp4, float %b_copy_2_3_12_load, float %b_copy_2_3_6

ST_3: b_copy_2_3_9 (142)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_14)
.preheader7.preheader:94  %b_copy_2_3_9 = select i1 %sel_tmp2, float %b_copy_2_3_19, float %b_copy_2_3_8_load

ST_3: b_copy_2_3_14 (143)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:95  %b_copy_2_3_14 = select i1 %sel_tmp4, float %b_copy_2_3_8_load, float %b_copy_2_3_9

ST_3: b_copy_2_3_15 (144)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_18)
.preheader7.preheader:96  %b_copy_2_3_15 = select i1 %sel_tmp4, float %b_copy_2_3_19, float %b_copy_2_3_11_load

ST_3: b_copy_3_3_19 (145)  [2/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:97  %b_copy_3_3_19 = load float* %b_1_addr_1, align 4

ST_3: b_copy_2_3_3 (159)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:111  %b_copy_2_3_3 = select i1 %tmp_mid2, float %b_copy_2_3_2, float %b_copy_2_3_1_load

ST_3: b_copy_2_3_16 (160)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:112  %b_copy_2_3_16 = select i1 %tmp_mid2, float %b_copy_2_3_7, float %b_copy_2_3_12_load

ST_3: b_copy_2_3_17 (161)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:113  %b_copy_2_3_17 = select i1 %tmp_mid2, float %b_copy_2_3_14, float %b_copy_2_3_8_load

ST_3: b_copy_2_3_18 (162)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:114  %b_copy_2_3_18 = select i1 %tmp_mid2, float %b_copy_2_3_15, float %b_copy_2_3_11_load

ST_3: b_copy_0_3_3 (167)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:119  %b_copy_0_3_3 = select i1 %tmp_mid2, float %b_copy_0_3_2, float %b_copy_0_3_1_load

ST_3: b_copy_0_3_16 (168)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:120  %b_copy_0_3_16 = select i1 %tmp_mid2, float %b_copy_0_3_7, float %b_copy_0_3_12_load

ST_3: b_copy_0_3_17 (169)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:121  %b_copy_0_3_17 = select i1 %tmp_mid2, float %b_copy_0_3_14, float %b_copy_0_3_8_load

ST_3: b_copy_0_3_18 (170)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:122  %b_copy_0_3_18 = select i1 %tmp_mid2, float %b_copy_0_3_15, float %b_copy_0_3_11_load

ST_3: tmp_4 (171)  [1/1] 1.57ns  loc: matmul.c:36
.preheader7.preheader:123  %tmp_4 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %b_copy_0_3_18, float %b_copy_0_3_17, float %b_copy_0_3_16, float %b_copy_0_3_3, i2 %tmp)

ST_3: tmp_8 (177)  [1/1] 1.57ns  loc: matmul.c:36
.preheader7.preheader:129  %tmp_8 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %b_copy_2_3_18, float %b_copy_2_3_17, float %b_copy_2_3_16, float %b_copy_2_3_3, i2 %tmp)

ST_3: j_1 (185)  [1/1] 0.75ns  loc: matmul.c:23
.preheader7.preheader:137  %j_1 = add i3 1, %j_mid2

ST_3: StgValue_147 (190)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:142  store float %b_copy_2_3_3, float* %b_copy_2_3_1

ST_3: StgValue_148 (191)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:143  store float %b_copy_2_3_16, float* %b_copy_2_3_12

ST_3: StgValue_149 (192)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:144  store float %b_copy_2_3_17, float* %b_copy_2_3_8

ST_3: StgValue_150 (193)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:145  store float %b_copy_2_3_18, float* %b_copy_2_3_11

ST_3: StgValue_151 (198)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:150  store float %b_copy_0_3_3, float* %b_copy_0_3_1

ST_3: StgValue_152 (199)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:151  store float %b_copy_0_3_16, float* %b_copy_0_3_12

ST_3: StgValue_153 (200)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:152  store float %b_copy_0_3_17, float* %b_copy_0_3_8

ST_3: StgValue_154 (201)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:153  store float %b_copy_0_3_18, float* %b_copy_0_3_11


 <State 4>: 7.15ns
ST_4: a_row_load_4 (48)  [1/1] 0.00ns
.preheader7.preheader:0  %a_row_load_4 = load float* %a_row_load_s

ST_4: a_row_load_5 (49)  [1/1] 0.00ns
.preheader7.preheader:1  %a_row_load_5 = load float* %a_row_load_9

ST_4: a_row_load_6 (50)  [1/1] 0.00ns
.preheader7.preheader:2  %a_row_load_6 = load float* %a_row_load_8

ST_4: a_row_load_10 (51)  [1/1] 0.00ns
.preheader7.preheader:3  %a_row_load_10 = load float* %a_row_load_7

ST_4: b_copy_1_3_11_load (56)  [1/1] 0.00ns
.preheader7.preheader:8  %b_copy_1_3_11_load = load float* %b_copy_1_3_11

ST_4: b_copy_1_3_8_load (57)  [1/1] 0.00ns
.preheader7.preheader:9  %b_copy_1_3_8_load = load float* %b_copy_1_3_8

ST_4: b_copy_1_3_12_load (58)  [1/1] 0.00ns
.preheader7.preheader:10  %b_copy_1_3_12_load = load float* %b_copy_1_3_12

ST_4: b_copy_1_3_1_load (59)  [1/1] 0.00ns
.preheader7.preheader:11  %b_copy_1_3_1_load = load float* %b_copy_1_3_1

ST_4: b_copy_3_3_11_load (64)  [1/1] 0.00ns
.preheader7.preheader:16  %b_copy_3_3_11_load = load float* %b_copy_3_3_11

ST_4: b_copy_3_3_8_load (65)  [1/1] 0.00ns
.preheader7.preheader:17  %b_copy_3_3_8_load = load float* %b_copy_3_3_8

ST_4: b_copy_3_3_12_load (66)  [1/1] 0.00ns
.preheader7.preheader:18  %b_copy_3_3_12_load = load float* %b_copy_3_3_12

ST_4: b_copy_3_3_1_load (67)  [1/1] 0.00ns
.preheader7.preheader:19  %b_copy_3_3_1_load = load float* %b_copy_3_3_1

ST_4: a_0_load_1 (92)  [1/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:44  %a_0_load_1 = load float* %a_0_addr_1, align 4

ST_4: a_1_load_1 (94)  [1/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:46  %a_1_load_1 = load float* %a_1_addr_1, align 4

ST_4: a_row_load_3 (95)  [1/1] 1.37ns  loc: matmul.c:30
.preheader7.preheader:47  %a_row_load_3 = select i1 %tmp_3, float %a_1_load_1, float %a_row_load_10

ST_4: a_row_load_2 (96)  [1/1] 1.37ns  loc: matmul.c:30
.preheader7.preheader:48  %a_row_load_2 = select i1 %tmp_3, float %a_1_load, float %a_row_load_6

ST_4: a_row_load_1 (97)  [1/1] 1.37ns  loc: matmul.c:30
.preheader7.preheader:49  %a_row_load_1 = select i1 %tmp_3, float %a_0_load_1, float %a_row_load_5

ST_4: a_row_load (98)  [1/1] 1.37ns  loc: matmul.c:30
.preheader7.preheader:50  %a_row_load = select i1 %tmp_3, float %a_0_load, float %a_row_load_4

ST_4: b_copy_1_3_19 (125)  [1/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:77  %b_copy_1_3_19 = load float* %b_0_addr_1, align 4

ST_4: b_copy_1_3 (126)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_4)
.preheader7.preheader:78  %b_copy_1_3 = select i1 %sel_tmp, float %b_copy_1_3_1_load, float %b_copy_1_3_19

ST_4: b_copy_1_3_4 (127)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:79  %b_copy_1_3_4 = select i1 %sel_tmp2, float %b_copy_1_3_1_load, float %b_copy_1_3

ST_4: b_copy_1_3_2 (128)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_3)
.preheader7.preheader:80  %b_copy_1_3_2 = select i1 %sel_tmp4, float %b_copy_1_3_1_load, float %b_copy_1_3_4

ST_4: b_copy_1_3_5 (129)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_6)
.preheader7.preheader:81  %b_copy_1_3_5 = select i1 %sel_tmp, float %b_copy_1_3_19, float %b_copy_1_3_12_load

ST_4: b_copy_1_3_6 (130)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:82  %b_copy_1_3_6 = select i1 %sel_tmp2, float %b_copy_1_3_12_load, float %b_copy_1_3_5

ST_4: b_copy_1_3_7 (131)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_16)
.preheader7.preheader:83  %b_copy_1_3_7 = select i1 %sel_tmp4, float %b_copy_1_3_12_load, float %b_copy_1_3_6

ST_4: b_copy_1_3_9 (132)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_14)
.preheader7.preheader:84  %b_copy_1_3_9 = select i1 %sel_tmp2, float %b_copy_1_3_19, float %b_copy_1_3_8_load

ST_4: b_copy_1_3_14 (133)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:85  %b_copy_1_3_14 = select i1 %sel_tmp4, float %b_copy_1_3_8_load, float %b_copy_1_3_9

ST_4: b_copy_1_3_15 (134)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_18)
.preheader7.preheader:86  %b_copy_1_3_15 = select i1 %sel_tmp4, float %b_copy_1_3_19, float %b_copy_1_3_11_load

ST_4: b_copy_3_3_19 (145)  [1/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:97  %b_copy_3_3_19 = load float* %b_1_addr_1, align 4

ST_4: b_copy_3_3 (146)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_4)
.preheader7.preheader:98  %b_copy_3_3 = select i1 %sel_tmp, float %b_copy_3_3_1_load, float %b_copy_3_3_19

ST_4: b_copy_3_3_4 (147)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:99  %b_copy_3_3_4 = select i1 %sel_tmp2, float %b_copy_3_3_1_load, float %b_copy_3_3

ST_4: b_copy_3_3_2 (148)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_3)
.preheader7.preheader:100  %b_copy_3_3_2 = select i1 %sel_tmp4, float %b_copy_3_3_1_load, float %b_copy_3_3_4

ST_4: b_copy_3_3_5 (149)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_6)
.preheader7.preheader:101  %b_copy_3_3_5 = select i1 %sel_tmp, float %b_copy_3_3_19, float %b_copy_3_3_12_load

ST_4: b_copy_3_3_6 (150)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:102  %b_copy_3_3_6 = select i1 %sel_tmp2, float %b_copy_3_3_12_load, float %b_copy_3_3_5

ST_4: b_copy_3_3_7 (151)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_16)
.preheader7.preheader:103  %b_copy_3_3_7 = select i1 %sel_tmp4, float %b_copy_3_3_12_load, float %b_copy_3_3_6

ST_4: b_copy_3_3_9 (152)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_14)
.preheader7.preheader:104  %b_copy_3_3_9 = select i1 %sel_tmp2, float %b_copy_3_3_19, float %b_copy_3_3_8_load

ST_4: b_copy_3_3_14 (153)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:105  %b_copy_3_3_14 = select i1 %sel_tmp4, float %b_copy_3_3_8_load, float %b_copy_3_3_9

ST_4: b_copy_3_3_15 (154)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_18)
.preheader7.preheader:106  %b_copy_3_3_15 = select i1 %sel_tmp4, float %b_copy_3_3_19, float %b_copy_3_3_11_load

ST_4: b_copy_3_3_3 (155)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:107  %b_copy_3_3_3 = select i1 %tmp_mid2, float %b_copy_3_3_2, float %b_copy_3_3_1_load

ST_4: b_copy_3_3_16 (156)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:108  %b_copy_3_3_16 = select i1 %tmp_mid2, float %b_copy_3_3_7, float %b_copy_3_3_12_load

ST_4: b_copy_3_3_17 (157)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:109  %b_copy_3_3_17 = select i1 %tmp_mid2, float %b_copy_3_3_14, float %b_copy_3_3_8_load

ST_4: b_copy_3_3_18 (158)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:110  %b_copy_3_3_18 = select i1 %tmp_mid2, float %b_copy_3_3_15, float %b_copy_3_3_11_load

ST_4: b_copy_1_3_3 (163)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:115  %b_copy_1_3_3 = select i1 %tmp_mid2, float %b_copy_1_3_2, float %b_copy_1_3_1_load

ST_4: b_copy_1_3_16 (164)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:116  %b_copy_1_3_16 = select i1 %tmp_mid2, float %b_copy_1_3_7, float %b_copy_1_3_12_load

ST_4: b_copy_1_3_17 (165)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:117  %b_copy_1_3_17 = select i1 %tmp_mid2, float %b_copy_1_3_14, float %b_copy_1_3_8_load

ST_4: b_copy_1_3_18 (166)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:118  %b_copy_1_3_18 = select i1 %tmp_mid2, float %b_copy_1_3_15, float %b_copy_1_3_11_load

ST_4: tmp_s (172)  [4/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_s = fmul float %a_row_load, %tmp_4

ST_4: tmp_7 (174)  [1/1] 1.57ns  loc: matmul.c:36
.preheader7.preheader:126  %tmp_7 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %b_copy_1_3_18, float %b_copy_1_3_17, float %b_copy_1_3_16, float %b_copy_1_3_3, i2 %tmp)

ST_4: tmp_2_2 (178)  [4/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:130  %tmp_2_2 = fmul float %a_row_load_2, %tmp_8

ST_4: tmp_9 (180)  [1/1] 1.57ns  loc: matmul.c:36
.preheader7.preheader:132  %tmp_9 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %b_copy_3_3_18, float %b_copy_3_3_17, float %b_copy_3_3_16, float %b_copy_3_3_3, i2 %tmp)

ST_4: StgValue_205 (186)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:138  store float %b_copy_3_3_3, float* %b_copy_3_3_1

ST_4: StgValue_206 (187)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:139  store float %b_copy_3_3_16, float* %b_copy_3_3_12

ST_4: StgValue_207 (188)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:140  store float %b_copy_3_3_17, float* %b_copy_3_3_8

ST_4: StgValue_208 (189)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:141  store float %b_copy_3_3_18, float* %b_copy_3_3_11

ST_4: StgValue_209 (194)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:146  store float %b_copy_1_3_3, float* %b_copy_1_3_1

ST_4: StgValue_210 (195)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:147  store float %b_copy_1_3_16, float* %b_copy_1_3_12

ST_4: StgValue_211 (196)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:148  store float %b_copy_1_3_17, float* %b_copy_1_3_8

ST_4: StgValue_212 (197)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:149  store float %b_copy_1_3_18, float* %b_copy_1_3_11

ST_4: StgValue_213 (202)  [1/1] 0.00ns  loc: matmul.c:30
.preheader7.preheader:154  store float %a_row_load_3, float* %a_row_load_7

ST_4: StgValue_214 (203)  [1/1] 0.00ns  loc: matmul.c:30
.preheader7.preheader:155  store float %a_row_load_2, float* %a_row_load_8

ST_4: StgValue_215 (204)  [1/1] 0.00ns  loc: matmul.c:30
.preheader7.preheader:156  store float %a_row_load_1, float* %a_row_load_9

ST_4: StgValue_216 (205)  [1/1] 0.00ns  loc: matmul.c:30
.preheader7.preheader:157  store float %a_row_load, float* %a_row_load_s


 <State 5>: 5.78ns
ST_5: tmp_s (172)  [3/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_s = fmul float %a_row_load, %tmp_4

ST_5: tmp_2_1 (175)  [4/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:127  %tmp_2_1 = fmul float %a_row_load_1, %tmp_7

ST_5: tmp_2_2 (178)  [3/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:130  %tmp_2_2 = fmul float %a_row_load_2, %tmp_8

ST_5: tmp_2_3 (181)  [4/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:133  %tmp_2_3 = fmul float %a_row_load_3, %tmp_9


 <State 6>: 5.78ns
ST_6: tmp_s (172)  [2/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_s = fmul float %a_row_load, %tmp_4

ST_6: tmp_2_1 (175)  [3/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:127  %tmp_2_1 = fmul float %a_row_load_1, %tmp_7

ST_6: tmp_2_2 (178)  [2/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:130  %tmp_2_2 = fmul float %a_row_load_2, %tmp_8

ST_6: tmp_2_3 (181)  [3/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:133  %tmp_2_3 = fmul float %a_row_load_3, %tmp_9


 <State 7>: 5.78ns
ST_7: tmp_s (172)  [1/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_s = fmul float %a_row_load, %tmp_4

ST_7: tmp_2_1 (175)  [2/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:127  %tmp_2_1 = fmul float %a_row_load_1, %tmp_7

ST_7: tmp_2_2 (178)  [1/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:130  %tmp_2_2 = fmul float %a_row_load_2, %tmp_8

ST_7: tmp_2_3 (181)  [2/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:133  %tmp_2_3 = fmul float %a_row_load_3, %tmp_9


 <State 8>: 8.26ns
ST_8: tmp_5 (173)  [5/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:125  %tmp_5 = fadd float %tmp_s, 0.000000e+00

ST_8: tmp_2_1 (175)  [1/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:127  %tmp_2_1 = fmul float %a_row_load_1, %tmp_7

ST_8: tmp_2_3 (181)  [1/4] 5.78ns  loc: matmul.c:43
.preheader7.preheader:133  %tmp_2_3 = fmul float %a_row_load_3, %tmp_9


 <State 9>: 8.26ns
ST_9: tmp_5 (173)  [4/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:125  %tmp_5 = fadd float %tmp_s, 0.000000e+00


 <State 10>: 8.26ns
ST_10: tmp_5 (173)  [3/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:125  %tmp_5 = fadd float %tmp_s, 0.000000e+00


 <State 11>: 8.26ns
ST_11: tmp_5 (173)  [2/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:125  %tmp_5 = fadd float %tmp_s, 0.000000e+00


 <State 12>: 8.26ns
ST_12: tmp_5 (173)  [1/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:125  %tmp_5 = fadd float %tmp_s, 0.000000e+00


 <State 13>: 8.26ns
ST_13: tmp_5_1 (176)  [5/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:128  %tmp_5_1 = fadd float %tmp_5, %tmp_2_1


 <State 14>: 8.26ns
ST_14: tmp_5_1 (176)  [4/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:128  %tmp_5_1 = fadd float %tmp_5, %tmp_2_1


 <State 15>: 8.26ns
ST_15: tmp_5_1 (176)  [3/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:128  %tmp_5_1 = fadd float %tmp_5, %tmp_2_1


 <State 16>: 8.26ns
ST_16: tmp_5_1 (176)  [2/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:128  %tmp_5_1 = fadd float %tmp_5, %tmp_2_1


 <State 17>: 8.26ns
ST_17: tmp_5_1 (176)  [1/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:128  %tmp_5_1 = fadd float %tmp_5, %tmp_2_1


 <State 18>: 8.26ns
ST_18: tmp_5_2 (179)  [5/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:131  %tmp_5_2 = fadd float %tmp_5_1, %tmp_2_2


 <State 19>: 8.26ns
ST_19: tmp_5_2 (179)  [4/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:131  %tmp_5_2 = fadd float %tmp_5_1, %tmp_2_2


 <State 20>: 8.26ns
ST_20: tmp_5_2 (179)  [3/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:131  %tmp_5_2 = fadd float %tmp_5_1, %tmp_2_2


 <State 21>: 8.26ns
ST_21: tmp_5_2 (179)  [2/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:131  %tmp_5_2 = fadd float %tmp_5_1, %tmp_2_2


 <State 22>: 8.26ns
ST_22: tmp_5_2 (179)  [1/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:131  %tmp_5_2 = fadd float %tmp_5_1, %tmp_2_2


 <State 23>: 8.26ns
ST_23: tmp_5_3 (182)  [5/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:134  %tmp_5_3 = fadd float %tmp_5_2, %tmp_2_3


 <State 24>: 8.26ns
ST_24: tmp_5_3 (182)  [4/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:134  %tmp_5_3 = fadd float %tmp_5_2, %tmp_2_3


 <State 25>: 8.26ns
ST_25: tmp_5_3 (182)  [3/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:134  %tmp_5_3 = fadd float %tmp_5_2, %tmp_2_3


 <State 26>: 8.26ns
ST_26: tmp_5_3 (182)  [2/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:134  %tmp_5_3 = fadd float %tmp_5_2, %tmp_2_3


 <State 27>: 8.26ns
ST_27: tmp_5_3 (182)  [1/5] 8.26ns  loc: matmul.c:43
.preheader7.preheader:134  %tmp_5_3 = fadd float %tmp_5_2, %tmp_2_3


 <State 28>: 4.06ns
ST_28: StgValue_251 (69)  [1/1] 0.00ns
.preheader7.preheader:21  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L_col_str)

ST_28: empty (70)  [1/1] 0.00ns
.preheader7.preheader:22  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_28: tmp_13 (85)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:37  %tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_1_mid2_v, i2 0)

ST_28: tmp_14_cast (86)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:38  %tmp_14_cast = zext i5 %tmp_13 to i6

ST_28: StgValue_255 (87)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:39  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

ST_28: tmp_2 (88)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:40  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind

ST_28: StgValue_257 (89)  [1/1] 0.00ns  loc: matmul.c:25
.preheader7.preheader:41  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_28: tmp_6_cast5 (100)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:52  %tmp_6_cast5 = zext i3 %j_mid2 to i6

ST_28: tmp_15 (108)  [1/1] 1.67ns  loc: matmul.c:46
.preheader7.preheader:60  %tmp_15 = add i6 %tmp_14_cast, %tmp_6_cast5

ST_28: tmp_16_cast (109)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:61  %tmp_16_cast = zext i6 %tmp_15 to i64

ST_28: c_addr (110)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:62  %c_addr = getelementptr [16 x float]* %c, i64 0, i64 %tmp_16_cast

ST_28: StgValue_262 (183)  [1/1] 2.39ns  loc: matmul.c:46
.preheader7.preheader:135  store float %tmp_5_3, float* %c_addr, align 4

ST_28: empty_3 (184)  [1/1] 0.00ns  loc: matmul.c:47
.preheader7.preheader:136  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_2) nounwind

ST_28: StgValue_264 (206)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:158  br label %.preheader7


 <State 29>: 0.00ns
ST_29: StgValue_265 (208)  [1/1] 0.00ns  loc: matmul.c:49
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [41]  (1.57 ns)

 <State 2>: 5.7ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', matmul.c:23) [43]  (0 ns)
	'icmp' operation ('exitcond', matmul.c:23) [71]  (1.94 ns)
	'select' operation ('tmp_1_mid2_v', matmul.c:46) [76]  (1.37 ns)
	'getelementptr' operation ('a_0_addr', matmul.c:46) [79]  (0 ns)
	'load' operation ('a_0_load', matmul.c:32) on array 'a_0' [91]  (2.39 ns)

 <State 3>: 6.7ns
The critical path consists of the following:
	'load' operation ('b_copy[0][3]', matmul.c:38) on array 'b_0' [111]  (2.39 ns)
	'select' operation ('b_copy[0][3]', matmul.c:23) [119]  (0 ns)
	'select' operation ('b_copy[0][3]', matmul.c:23) [120]  (1.37 ns)
	'select' operation ('b_copy[0][3]', matmul.c:23) [121]  (0 ns)
	'select' operation ('b_copy[0][3]', matmul.c:36) [168]  (1.37 ns)
	'mux' operation ('tmp_4', matmul.c:36) [171]  (1.57 ns)

 <State 4>: 7.15ns
The critical path consists of the following:
	'load' operation ('a_row_load_4') on local variable 'a_row_load_s' [48]  (0 ns)
	'select' operation ('a_row_load', matmul.c:30) [98]  (1.37 ns)
	'fmul' operation ('tmp_s', matmul.c:43) [172]  (5.78 ns)

 <State 5>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', matmul.c:43) [172]  (5.78 ns)

 <State 6>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', matmul.c:43) [172]  (5.78 ns)

 <State 7>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', matmul.c:43) [172]  (5.78 ns)

 <State 8>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', matmul.c:43) [173]  (8.26 ns)

 <State 9>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', matmul.c:43) [173]  (8.26 ns)

 <State 10>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', matmul.c:43) [173]  (8.26 ns)

 <State 11>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', matmul.c:43) [173]  (8.26 ns)

 <State 12>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', matmul.c:43) [173]  (8.26 ns)

 <State 13>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', matmul.c:43) [176]  (8.26 ns)

 <State 14>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', matmul.c:43) [176]  (8.26 ns)

 <State 15>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', matmul.c:43) [176]  (8.26 ns)

 <State 16>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', matmul.c:43) [176]  (8.26 ns)

 <State 17>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', matmul.c:43) [176]  (8.26 ns)

 <State 18>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', matmul.c:43) [179]  (8.26 ns)

 <State 19>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', matmul.c:43) [179]  (8.26 ns)

 <State 20>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', matmul.c:43) [179]  (8.26 ns)

 <State 21>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', matmul.c:43) [179]  (8.26 ns)

 <State 22>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', matmul.c:43) [179]  (8.26 ns)

 <State 23>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', matmul.c:43) [182]  (8.26 ns)

 <State 24>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', matmul.c:43) [182]  (8.26 ns)

 <State 25>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', matmul.c:43) [182]  (8.26 ns)

 <State 26>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', matmul.c:43) [182]  (8.26 ns)

 <State 27>: 8.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', matmul.c:43) [182]  (8.26 ns)

 <State 28>: 4.06ns
The critical path consists of the following:
	'add' operation ('tmp_15', matmul.c:46) [108]  (1.67 ns)
	'getelementptr' operation ('c_addr', matmul.c:46) [110]  (0 ns)
	'store' operation (matmul.c:46) of variable 'tmp_5_3', matmul.c:43 on array 'c' [183]  (2.39 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
