#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 7;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002f39a424bc0 .scope module, "Register_tb" "Register_tb" 2 10;
 .timescale -6 -7;
v000002f39a47b390_0 .var "_dirrInput", 2 0;
v000002f39a47b1b0_0 .var "_dirrOutput1", 2 0;
v000002f39a47bf70_0 .var "_dirrOutput2", 2 0;
v000002f39a47bd90_0 .var "_inputData", 31 0;
v000002f39a47be30_0 .net "_outputData1", 31 0, v000002f39a47ba70_0;  1 drivers
v000002f39a47b610_0 .net "_outputData2", 31 0, v000002f39a47bcf0_0;  1 drivers
S_000002f39a424d50 .scope module, "registro" "registersArray" 2 53, 3 10 0, S_000002f39a424bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inputData";
    .port_info 1 /INPUT 3 "dirrInput";
    .port_info 2 /INPUT 3 "dirrOutput1";
    .port_info 3 /INPUT 3 "dirrOutput2";
    .port_info 4 /OUTPUT 32 "outputData1";
    .port_info 5 /OUTPUT 32 "outputData2";
P_000002f39a406400 .param/l "BITS_ADDR" 0 3 12, +C4<00000000000000000000000000000011>;
P_000002f39a406438 .param/l "BITS_DATA" 0 3 11, +C4<00000000000000000000000000100000>;
v000002f39a3cbd30_0 .var "R0", 31 0;
v000002f39a3c66e0_0 .var "R1", 31 0;
v000002f39a424ee0_0 .var "R2", 31 0;
v000002f39a424f80_0 .var "R3", 31 0;
v000002f39a407660_0 .var "R4", 31 0;
v000002f39a407700_0 .var "R5", 31 0;
v000002f39a4077a0_0 .var "R6", 31 0;
v000002f39a407840_0 .var "R7", 31 0;
v000002f39a4078e0_0 .net "dirrInput", 2 0, v000002f39a47b390_0;  1 drivers
v000002f39a407980_0 .net "dirrOutput1", 2 0, v000002f39a47b1b0_0;  1 drivers
v000002f39a407a20_0 .net "dirrOutput2", 2 0, v000002f39a47bf70_0;  1 drivers
v000002f39a47bbb0_0 .net "inputData", 31 0, v000002f39a47bd90_0;  1 drivers
v000002f39a47ba70_0 .var "outputData1", 31 0;
v000002f39a47bcf0_0 .var "outputData2", 31 0;
E_000002f39a3c9b80 .event anyedge, v000002f39a407a20_0;
E_000002f39a3ca480 .event anyedge, v000002f39a407980_0;
E_000002f39a3ca380 .event anyedge, v000002f39a4078e0_0;
    .scope S_000002f39a424d50;
T_0 ;
    %wait E_000002f39a3ca380;
    %load/vec4 v000002f39a4078e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v000002f39a47bbb0_0;
    %store/vec4 v000002f39a3cbd30_0, 0, 32;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v000002f39a47bbb0_0;
    %store/vec4 v000002f39a3c66e0_0, 0, 32;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v000002f39a47bbb0_0;
    %store/vec4 v000002f39a424ee0_0, 0, 32;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v000002f39a47bbb0_0;
    %store/vec4 v000002f39a424f80_0, 0, 32;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v000002f39a47bbb0_0;
    %store/vec4 v000002f39a407660_0, 0, 32;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v000002f39a47bbb0_0;
    %store/vec4 v000002f39a407700_0, 0, 32;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v000002f39a47bbb0_0;
    %store/vec4 v000002f39a4077a0_0, 0, 32;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v000002f39a47bbb0_0;
    %store/vec4 v000002f39a407840_0, 0, 32;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002f39a424d50;
T_1 ;
    %wait E_000002f39a3ca480;
    %load/vec4 v000002f39a407980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v000002f39a3cbd30_0;
    %store/vec4 v000002f39a47ba70_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v000002f39a3c66e0_0;
    %store/vec4 v000002f39a47ba70_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v000002f39a424ee0_0;
    %store/vec4 v000002f39a47ba70_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v000002f39a424f80_0;
    %store/vec4 v000002f39a47ba70_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v000002f39a407660_0;
    %store/vec4 v000002f39a47ba70_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v000002f39a407700_0;
    %store/vec4 v000002f39a47ba70_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v000002f39a4077a0_0;
    %store/vec4 v000002f39a47ba70_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v000002f39a407840_0;
    %store/vec4 v000002f39a47ba70_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002f39a424d50;
T_2 ;
    %wait E_000002f39a3c9b80;
    %load/vec4 v000002f39a407a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v000002f39a3cbd30_0;
    %store/vec4 v000002f39a47bcf0_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v000002f39a3c66e0_0;
    %store/vec4 v000002f39a47bcf0_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v000002f39a424ee0_0;
    %store/vec4 v000002f39a47bcf0_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v000002f39a424f80_0;
    %store/vec4 v000002f39a47bcf0_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v000002f39a407660_0;
    %store/vec4 v000002f39a47bcf0_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v000002f39a407700_0;
    %store/vec4 v000002f39a47bcf0_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v000002f39a4077a0_0;
    %store/vec4 v000002f39a47bcf0_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000002f39a407840_0;
    %store/vec4 v000002f39a47bcf0_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002f39a424bc0;
T_3 ;
    %vpi_call 2 25 "$dumpfile", "registros.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %vpi_call 2 30 "$monitor", "\012_inputData : %b \012_dirrInput : %b \012_dirrOutput1 : %b \012_dirrOutput2 : %b \012_outputData1 : %b \012_outputData2 : %b \012\012###############################################", v000002f39a47bd90_0, v000002f39a47b390_0, v000002f39a47b1b0_0, v000002f39a47bf70_0, v000002f39a47be30_0, v000002f39a47b610_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 2901265150, 0, 32;
    %store/vec4 v000002f39a47bd90_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f39a47b390_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f39a47b1b0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000002f39a47bd90_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002f39a47b390_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002f39a47b1b0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000002f39a47bd90_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002f39a47b390_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002f39a47b1b0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002f39a47b1b0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f39a47b1b0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "registros_tb.v";
    "registros.v";
