// Seed: 3150794942
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input wire id_2,
    output tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wor id_9,
    output wire id_10,
    input tri1 id_11,
    output supply0 id_12,
    input wand id_13
);
  wire id_15;
endmodule
module module_1 (
    input supply0 id_0
    , id_17,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri id_5,
    input wand id_6,
    input uwire id_7,
    input supply0 id_8,
    input wor id_9,
    input supply1 id_10,
    input supply1 id_11,
    input tri0 id_12,
    output wor id_13,
    output tri1 id_14,
    input wor id_15
);
  always @(posedge 1 or 1) id_17 = id_3;
  wire id_18;
  wire id_19 = 1 == id_6 > 1;
  wire id_20;
  wire id_21;
  module_0(
      id_17, id_15, id_7, id_5, id_3, id_3, id_14, id_12, id_14, id_17, id_14, id_12, id_13, id_4
  );
endmodule
