idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
wr hqm_pf_cfg_i.sriov_cap_func_bar_l 0x00000000
wr hqm_pf_cfg_i.sriov_cap_func_bar_u 0x00000003
###################################
# Enable memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# 16 VF
wr hqm_pf_cfg_i.sriov_cap_num_vf 0x10
###################################
# Enable VF and VF memory operations
wr hqm_pf_cfg_i.sriov_cap_control_status 0x9
wr hqm_vf_cfg_i[0].device_command 0x4
wr hqm_vf_cfg_i[1].device_command 0x4
wr hqm_vf_cfg_i[2].device_command 0x4
wr hqm_vf_cfg_i[3].device_command 0x4
wr hqm_vf_cfg_i[4].device_command 0x4
wr hqm_vf_cfg_i[5].device_command 0x4
wr hqm_vf_cfg_i[6].device_command 0x4
wr hqm_vf_cfg_i[7].device_command 0x4
wr hqm_vf_cfg_i[8].device_command 0x4
wr hqm_vf_cfg_i[9].device_command 0x4
wr hqm_vf_cfg_i[10].device_command 0x4
wr hqm_vf_cfg_i[11].device_command 0x4
wr hqm_vf_cfg_i[12].device_command 0x4
wr hqm_vf_cfg_i[13].device_command 0x4
wr hqm_vf_cfg_i[14].device_command 0x4
wr hqm_vf_cfg_i[15].device_command 0x4
rd hqm_pf_cfg_i.sriov_cap_control_status
###################################
# Setup MSI-X Table entries
wr hqm_msix_mem.msg_addr_l[0]  0xdeadf00c
wr hqm_msix_mem.msg_addr_u[0]  0xfeeddeaf
wr hqm_msix_mem.msg_data[0]    0xa11c0ded
wr hqm_msix_mem.vector_ctrl[0] 0x00000000
wr hqm_msix_mem.msg_addr_l[3]  0xdeadf11c
wr hqm_msix_mem.msg_addr_u[3]  0xfeeddeaf
wr hqm_msix_mem.msg_data[3]    0x1ce1cebb
wr hqm_msix_mem.vector_ctrl[3] 0x00000000
rd hqm_msix_mem.msg_addr_l[0]  0xdeadf00c
rd hqm_msix_mem.msg_addr_u[0]  0xfeeddeaf
rd hqm_msix_mem.msg_data[0]    0xa11c0ded
rd hqm_msix_mem.vector_ctrl[0] 0x00000000
rd hqm_msix_mem.msg_addr_l[3]  0xdeadf11c
rd hqm_msix_mem.msg_addr_u[3]  0xfeeddeaf
rd hqm_msix_mem.msg_data[3]    0x1ce1cebb
rd hqm_msix_mem.vector_ctrl[3] 0x00000000
###################################
# Enable MSI
#wr hqm_pf_cfg_i.msix_cap_control 0x8000
#rd hqm_pf_cfg_i.msix_cap_control 0x8047
# Write
wr hqm_vf_cfg_i[0].msi_cap_addr_l        0x76543f00
wr hqm_vf_cfg_i[0].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[0].msi_cap_msg_data      0xf000
wr hqm_vf_cfg_i[0].msi_cap_msg_mask      0x00000000
wr hqm_vf_cfg_i[0].msi_cap_msg_control   0x0001
wr hqm_vf_cfg_i[1].msi_cap_addr_l        0x76543f10
wr hqm_vf_cfg_i[1].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[1].msi_cap_msg_data      0xf100
wr hqm_vf_cfg_i[1].msi_cap_msg_mask      0x00000001
wr hqm_vf_cfg_i[1].msi_cap_msg_control   0x0011
wr hqm_vf_cfg_i[2].msi_cap_addr_l        0x76543f20
wr hqm_vf_cfg_i[2].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[2].msi_cap_msg_data      0xf200
wr hqm_vf_cfg_i[2].msi_cap_msg_mask      0x00000000
wr hqm_vf_cfg_i[2].msi_cap_msg_control   0x0021
wr hqm_vf_cfg_i[3].msi_cap_addr_l        0x76543f30
wr hqm_vf_cfg_i[3].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[3].msi_cap_msg_data      0xf300
wr hqm_vf_cfg_i[3].msi_cap_msg_mask      0x00000001
wr hqm_vf_cfg_i[3].msi_cap_msg_control   0x0031
wr hqm_vf_cfg_i[4].msi_cap_addr_l        0x76543f40
wr hqm_vf_cfg_i[4].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[4].msi_cap_msg_data      0xf400
wr hqm_vf_cfg_i[4].msi_cap_msg_mask      0x00000000
wr hqm_vf_cfg_i[4].msi_cap_msg_control   0x0041
wr hqm_vf_cfg_i[5].msi_cap_addr_l        0x76543f50
wr hqm_vf_cfg_i[5].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[5].msi_cap_msg_data      0xf500
wr hqm_vf_cfg_i[5].msi_cap_msg_mask      0x00000001
wr hqm_vf_cfg_i[5].msi_cap_msg_control   0x0051
wr hqm_vf_cfg_i[6].msi_cap_addr_l        0x76543f60
wr hqm_vf_cfg_i[6].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[6].msi_cap_msg_data      0xf600
wr hqm_vf_cfg_i[6].msi_cap_msg_mask      0x00000000
wr hqm_vf_cfg_i[6].msi_cap_msg_control   0x0051
wr hqm_vf_cfg_i[7].msi_cap_addr_l        0x76543f70
wr hqm_vf_cfg_i[7].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[7].msi_cap_msg_data      0xf700
wr hqm_vf_cfg_i[7].msi_cap_msg_mask      0x00000001
wr hqm_vf_cfg_i[7].msi_cap_msg_control   0x0051
wr hqm_vf_cfg_i[8].msi_cap_addr_l        0x76543f80
wr hqm_vf_cfg_i[8].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[8].msi_cap_msg_data      0xf800
wr hqm_vf_cfg_i[8].msi_cap_msg_mask      0x00000000
wr hqm_vf_cfg_i[8].msi_cap_msg_control   0x0051
wr hqm_vf_cfg_i[9].msi_cap_addr_l        0x76543f90
wr hqm_vf_cfg_i[9].msi_cap_addr_u        0xfedcba98
wr hqm_vf_cfg_i[9].msi_cap_msg_data      0xf900
wr hqm_vf_cfg_i[9].msi_cap_msg_mask      0x00000001
wr hqm_vf_cfg_i[9].msi_cap_msg_control   0x0051
wr hqm_vf_cfg_i[10].msi_cap_addr_l       0x76543fa0
wr hqm_vf_cfg_i[10].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[10].msi_cap_msg_data     0xfa00
wr hqm_vf_cfg_i[10].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[10].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[11].msi_cap_addr_l       0x76543fb0
wr hqm_vf_cfg_i[11].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[11].msi_cap_msg_data     0xfb00
wr hqm_vf_cfg_i[11].msi_cap_msg_mask     0x00000001
wr hqm_vf_cfg_i[11].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[12].msi_cap_addr_l       0x76543fc0
wr hqm_vf_cfg_i[12].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[12].msi_cap_msg_data     0xfc00
wr hqm_vf_cfg_i[12].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[12].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[13].msi_cap_addr_l       0x76543fd0
wr hqm_vf_cfg_i[13].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[13].msi_cap_msg_data     0xfd00
wr hqm_vf_cfg_i[13].msi_cap_msg_mask     0x00000001
wr hqm_vf_cfg_i[13].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[14].msi_cap_addr_l       0x76543fe0
wr hqm_vf_cfg_i[14].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[14].msi_cap_msg_data     0xfe00
wr hqm_vf_cfg_i[14].msi_cap_msg_mask     0x00000000
wr hqm_vf_cfg_i[14].msi_cap_msg_control  0x0051
wr hqm_vf_cfg_i[15].msi_cap_addr_l       0x76543ff0
wr hqm_vf_cfg_i[15].msi_cap_addr_u       0xfedcba98
wr hqm_vf_cfg_i[15].msi_cap_msg_data     0xff00
wr hqm_vf_cfg_i[15].msi_cap_msg_mask     0x00000001
wr hqm_vf_cfg_i[15].msi_cap_msg_control  0x0051

# Read
rd hqm_vf_cfg_i[0].msi_cap_addr_l        0x76543f00
rd hqm_vf_cfg_i[0].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[0].msi_cap_msg_data      0xf000
rd hqm_vf_cfg_i[0].msi_cap_msg_mask      0x00000000
rd hqm_vf_cfg_i[0].msi_cap_msg_control   0x018b
rd hqm_vf_cfg_i[1].msi_cap_addr_l        0x76543f10
rd hqm_vf_cfg_i[1].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[1].msi_cap_msg_data      0xf100
rd hqm_vf_cfg_i[1].msi_cap_msg_mask      0x00000001
rd hqm_vf_cfg_i[1].msi_cap_msg_control   0x019b
rd hqm_vf_cfg_i[2].msi_cap_addr_l        0x76543f20
rd hqm_vf_cfg_i[2].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[2].msi_cap_msg_data      0xf200
rd hqm_vf_cfg_i[2].msi_cap_msg_mask      0x00000000
rd hqm_vf_cfg_i[2].msi_cap_msg_control   0x01ab
rd hqm_vf_cfg_i[3].msi_cap_addr_l        0x76543f30
rd hqm_vf_cfg_i[3].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[3].msi_cap_msg_data      0xf300
rd hqm_vf_cfg_i[3].msi_cap_msg_mask      0x00000001
rd hqm_vf_cfg_i[3].msi_cap_msg_control   0x01bb
rd hqm_vf_cfg_i[4].msi_cap_addr_l        0x76543f40
rd hqm_vf_cfg_i[4].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[4].msi_cap_msg_data      0xf400
rd hqm_vf_cfg_i[4].msi_cap_msg_mask      0x00000000
rd hqm_vf_cfg_i[4].msi_cap_msg_control   0x01cb
rd hqm_vf_cfg_i[5].msi_cap_addr_l        0x76543f50
rd hqm_vf_cfg_i[5].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[5].msi_cap_msg_data      0xf500
rd hqm_vf_cfg_i[5].msi_cap_msg_mask      0x00000001
rd hqm_vf_cfg_i[5].msi_cap_msg_control   0x01db
rd hqm_vf_cfg_i[6].msi_cap_addr_l        0x76543f60
rd hqm_vf_cfg_i[6].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[6].msi_cap_msg_data      0xf600
rd hqm_vf_cfg_i[6].msi_cap_msg_mask      0x00000000
rd hqm_vf_cfg_i[6].msi_cap_msg_control   0x01db
rd hqm_vf_cfg_i[7].msi_cap_addr_l        0x76543f70
rd hqm_vf_cfg_i[7].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[7].msi_cap_msg_data      0xf700
rd hqm_vf_cfg_i[7].msi_cap_msg_mask      0x00000001
rd hqm_vf_cfg_i[7].msi_cap_msg_control   0x01db
rd hqm_vf_cfg_i[8].msi_cap_addr_l        0x76543f80
rd hqm_vf_cfg_i[8].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[8].msi_cap_msg_data      0xf800
rd hqm_vf_cfg_i[8].msi_cap_msg_mask      0x00000000
rd hqm_vf_cfg_i[8].msi_cap_msg_control   0x01db
rd hqm_vf_cfg_i[9].msi_cap_addr_l        0x76543f90
rd hqm_vf_cfg_i[9].msi_cap_addr_u        0xfedcba98
rd hqm_vf_cfg_i[9].msi_cap_msg_data      0xf900
rd hqm_vf_cfg_i[9].msi_cap_msg_mask      0x00000001
rd hqm_vf_cfg_i[9].msi_cap_msg_control   0x01db
rd hqm_vf_cfg_i[10].msi_cap_addr_l       0x76543fa0
rd hqm_vf_cfg_i[10].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[10].msi_cap_msg_data     0xfa00
rd hqm_vf_cfg_i[10].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[10].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[11].msi_cap_addr_l       0x76543fb0
rd hqm_vf_cfg_i[11].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[11].msi_cap_msg_data     0xfb00
rd hqm_vf_cfg_i[11].msi_cap_msg_mask     0x00000001
rd hqm_vf_cfg_i[11].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[12].msi_cap_addr_l       0x76543fc0
rd hqm_vf_cfg_i[12].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[12].msi_cap_msg_data     0xfc00
rd hqm_vf_cfg_i[12].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[12].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[13].msi_cap_addr_l       0x76543fd0
rd hqm_vf_cfg_i[13].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[13].msi_cap_msg_data     0xfd00
rd hqm_vf_cfg_i[13].msi_cap_msg_mask     0x00000001
rd hqm_vf_cfg_i[13].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[14].msi_cap_addr_l       0x76543fe0
rd hqm_vf_cfg_i[14].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[14].msi_cap_msg_data     0xfe00
rd hqm_vf_cfg_i[14].msi_cap_msg_mask     0x00000000
rd hqm_vf_cfg_i[14].msi_cap_msg_control  0x01db
rd hqm_vf_cfg_i[15].msi_cap_addr_l       0x76543ff0
rd hqm_vf_cfg_i[15].msi_cap_addr_u       0xfedcba98
rd hqm_vf_cfg_i[15].msi_cap_msg_data     0xff00
rd hqm_vf_cfg_i[15].msi_cap_msg_mask     0x00000001
rd hqm_vf_cfg_i[15].msi_cap_msg_control  0x01db
###################################

###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x000001ff 0x000081ff 1000

#mem_update      # initialize memories to hqm_cfg defaults using backdoor access

cfg_begin

  dir qid  0
  dir qid  1
  dir qid  2
  dir qid  3
  dir qid  4
  dir qid  5
  dir qid  6
  dir qid  7
  dir qid  8
  dir qid  9 
  dir qid 10 
  dir qid 11 
  dir qid 12
  dir qid 13
  dir qid 14

  vas 0 dir_qidv0=1 dir_qidv1=1 dir_qidv2=1 dir_qidv3=1 dir_qidv4=1 dir_qidv5=1 dir_qidv6=1 dir_qidv7=1 dir_qidv8=1 dir_qidv9=1 dir_qidv10=1 dir_qidv11=1 dir_qidv12=1 dir_qidv13=1 dir_qidv14=1 

  dir pool 0 enable=1 credit_cnt=0x0f30 credit_limit=0x1000 freelist_base=0 freelist_limit=0x0fff
  dir pool 1 enable=1 credit_cnt=0x0f30 credit_limit=0x1000 freelist_base=0 freelist_limit=0x0fff
  ldb pool 0 enable=1 credit_cnt=0x3f30 credit_limit=0x4000 freelist_base=0 freelist_limit=0x3fff

  dir pp  0 gpa=0x80000000 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  1 gpa=0x80000100 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  2 gpa=0x80000200 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  3 gpa=0x80000300 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  4 gpa=0x80000400 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  5 gpa=0x80000500 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  6 gpa=0x80000600 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  7 gpa=0x80000700 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  8 gpa=0x80000800 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp  9 gpa=0x80000900 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp 10 gpa=0x80000a00 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp 11 gpa=0x80000b00 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp 12 gpa=0x80000c00 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp 13 gpa=0x80000d00 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20
  dir pp 14 gpa=0x80000e00 vas=0 dir_pool=0 ldb_pool=0 dir_credit_count=0x10 dir_min_credit_quanta=0x100 ldb_min_credit_quanta=0x100 dir_credit_hwm=0x200 dir_credit_lwm=0x1 ldb_credit_count=0x20 

  dir cq  0 gpa=0xf0dcba98c0de0000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  1 gpa=0xf1dcba98c0de1000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  2 gpa=0xf2dcba98c0de2000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  3 gpa=0xf2dcba98c0de3000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  4 gpa=0xf4dcba98c0de4000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  5 gpa=0xf4dcba98c0de5000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  6 gpa=0xf6dcba98c0de6000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  7 gpa=0xf6dcba98c0de7000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  8 gpa=0xf6dcba98c0de8000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq  9 gpa=0xf6dcba98c0de9000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 10 gpa=0xf6dcba98c0dea000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 11 gpa=0xf6dcba98c0deb000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 12 gpa=0xf6dcba98c0dec000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 13 gpa=0xf6dcba98c0ded000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1
  dir cq 14 gpa=0xf6dcba98c0dee000 cq_depth=8 cq_timer_intr_thresh=100 cq_timer_intr_ena=0 cq_depth_intr_thresh=1 cq_depth_intr_ena=1

  vf  0 dir_vpp0_pp=0  dir_vqid0_qid=0
  vf  1 dir_vpp0_pp=1  dir_vqid0_qid=1
  vf  2 dir_vpp0_pp=2  dir_vqid0_qid=2
  vf  3 dir_vpp0_pp=3  dir_vqid0_qid=3
  vf  4 dir_vpp0_pp=4  dir_vqid0_qid=4
  #vf  4 dir_vpp0_v=0
  vf  5 dir_vpp0_pp=5  dir_vqid0_qid=5
  #vf  5 dir_vqid0_v=0
  vf  6 dir_vpp0_pp=6  dir_vqid0_qid=6
  vf  7 dir_vpp0_pp=7  dir_vqid0_qid=7
  vf  8 dir_vpp0_pp=8  dir_vqid0_qid=8
  vf  9 dir_vpp0_pp=9  dir_vqid0_qid=9
  vf 10 dir_vpp0_pp=10 dir_vqid0_qid=10
  vf 11 dir_vpp0_pp=11 dir_vqid0_qid=11
  vf 12 dir_vpp0_pp=12 dir_vqid0_qid=12
  vf 13 dir_vpp0_pp=13 dir_vqid0_qid=13

cfg_end


###################################
wr hqm_system_csr.dir_cq_isr[0]   0x400
wr hqm_system_csr.dir_cq_isr[1]   0x441
wr hqm_system_csr.dir_cq_isr[2]   0x482
wr hqm_system_csr.dir_cq_isr[3]   0x4C3
wr hqm_system_csr.dir_cq_isr[4]   0x504
wr hqm_system_csr.dir_cq_isr[5]   0x545
wr hqm_system_csr.dir_cq_isr[6]   0x586
wr hqm_system_csr.dir_cq_isr[7]   0x5C7
wr hqm_system_csr.dir_cq_isr[8]   0x608
wr hqm_system_csr.dir_cq_isr[9]   0x649
wr hqm_system_csr.dir_cq_isr[10]  0x68A

wr credit_hist_pipe.cfg_ldb_cq_intr_armed0 0x00000001
wr credit_hist_pipe.cfg_dir_cq_intr_armed0 0x0000FFFF


###################################

# Enable ingress alarms
rd hqm_system_csr.ingress_alarm_enable 0x00000000
wr hqm_system_csr.ingress_alarm_enable 0xffffffff
rd hqm_system_csr.ingress_alarm_enable 0x0000007f
