/**
 * @file CUDANativeVNNIPrefillKernels.cu
 * @brief Q4_0 native-vnni tensor-core prefill kernels.
 *
 * Weights stay in native payload form in VRAM. Each CTA loads compact Q4_0
 * payload blocks, decodes them into a transient shared-memory INT8 tile, then
 * reuses the existing mma.sync.m16n8k32 fragment path for compute.
 */

#include <cuda_runtime.h>

#include "CUDANativeVNNIDecodeCommon.cuh"

#include <algorithm>
#include <atomic>
#include <cstdint>
#include <cstdlib>
#include <cstring>

namespace
{
    using llaminar2::cuda_native_vnni::fp16_bits_to_float;

    constexpr int BK = 32;
    constexpr int Q40_PAYLOAD_BYTES = llaminar2::cuda_native_vnni::CodebookTraits<0>::payload_bytes;
    constexpr int SMEM_PAD = 16;
    constexpr int SMEM_STRIDE = BK + SMEM_PAD;
    constexpr int STAGES = 2;
    constexpr int MIN_GRID_BLOCKS = 128;

    // BK=64 constants (CUTLASS-standard K-tile for INT8 on SM80+)
    constexpr int BK64 = 64;
    constexpr int SMEM_PAD_64 = 16;
    constexpr int SMEM_STRIDE_64 = BK64 + SMEM_PAD_64; // 80, 16-byte aligned for ldmatrix

    enum class Q40PrefillShape
    {
        TpNarrow,
        Balanced,
        Wide,
    };

    static thread_local Q40PrefillShape g_last_q40_prefill_shape = Q40PrefillShape::Balanced;
    static std::atomic<uint64_t> g_q40_prefill_shape_counts[3] = {};

    __device__ __forceinline__ int frag_row(int lane_id, int elem)
    {
        return (elem >> 1) * 8 + (lane_id >> 2);
    }

    __device__ __forceinline__ int frag_col(int lane_id, int elem)
    {
        return (lane_id & 3) * 2 + (elem & 1);
    }

    __device__ __forceinline__ void cp_async_cg_16_zfill_128(
        void *smem_dst, const void *gmem_src, int src_size)
    {
        const uint32_t smem_addr = static_cast<uint32_t>(__cvta_generic_to_shared(smem_dst));
        asm volatile("cp.async.cg.shared.global.L2::128B [%0], [%1], 16, %2;\n" ::"r"(smem_addr), "l"(gmem_src), "r"(src_size) : "memory");
    }

    __device__ __forceinline__ void cp_async_commit()
    {
        asm volatile("cp.async.commit_group;\n" ::: "memory");
    }

    template <int N>
    __device__ __forceinline__ void cp_async_wait()
    {
        asm volatile("cp.async.wait_group %0;\n" ::"n"(N) : "memory");
    }

    __device__ __forceinline__ void load_ldmatrix_a_m16n8k32(
        uint32_t frag[4],
        const int *smem_base,
        int stride_words,
        int lane_id)
    {
#if __CUDA_ARCH__ >= 800
        const int *xs = smem_base + (lane_id % 16) * stride_words + (lane_id / 16) * 4;
        asm volatile("ldmatrix.sync.aligned.m8n8.x4.b16 {%0, %1, %2, %3}, [%4];"
                     : "=r"(frag[0]), "=r"(frag[1]), "=r"(frag[2]), "=r"(frag[3])
                     : "l"(xs));
#else
        (void)frag;
        (void)smem_base;
        (void)stride_words;
        (void)lane_id;
#endif
    }

    __device__ __forceinline__ void load_ldmatrix_b_m16n8k32(
        uint32_t frag[2],
        const int *smem_base,
        int stride_words,
        int lane_id)
    {
#if __CUDA_ARCH__ >= 800
        const int *xs = smem_base + (lane_id % 8) * stride_words + ((lane_id / 8) * 4) % 8;
        asm volatile("ldmatrix.sync.aligned.m8n8.x2.b16 {%0, %1}, [%2];"
                     : "=r"(frag[0]), "=r"(frag[1])
                     : "l"(xs));
#else
        (void)frag;
        (void)smem_base;
        (void)stride_words;
        (void)lane_id;
#endif
    }

    __device__ __forceinline__ void mma_m16n8k32_s8(
        int32_t D[4],
        const uint32_t A[4],
        const uint32_t B[2])
    {
#if __CUDA_ARCH__ >= 800
        asm volatile(
            "mma.sync.aligned.m16n8k32.row.col.s32.s8.s8.s32 "
            "{%0, %1, %2, %3},"
            "{%4, %5, %6, %7},"
            "{%8, %9},"
            "{%0, %1, %2, %3};\n"
            : "+r"(D[0]), "+r"(D[1]), "+r"(D[2]), "+r"(D[3])
            : "r"(A[0]), "r"(A[1]), "r"(A[2]), "r"(A[3]),
              "r"(B[0]), "r"(B[1]));
#else
        (void)D;
        (void)A;
        (void)B;
#endif
    }

    template <int BN, int BLOCK_SIZE>
    __device__ __forceinline__ void load_q40_tile_to_smem(
        const uint8_t *raw_payload,
        const uint16_t *scales_B,
        int8_t *decoded_tile,
        uint16_t *decoded_scales,
        int kb,
        int block_n,
        int N)
    {
        for (int col = threadIdx.x; col < BN; col += BLOCK_SIZE)
        {
            int32_t *dst_words = reinterpret_cast<int32_t *>(decoded_tile + col * SMEM_STRIDE);
            const int gcol = block_n + col;
            if (gcol < N)
            {
                int32_t packed_groups[8];
                const size_t linear = static_cast<size_t>(kb) * N + gcol;
                llaminar2::cuda_native_vnni::decode_groups_vec<0>(
                    raw_payload + static_cast<size_t>(col) * Q40_PAYLOAD_BYTES,
                    packed_groups);
#pragma unroll
                for (int g = 0; g < 8; ++g)
                    dst_words[g] = packed_groups[g];
                decoded_scales[col] = scales_B[linear];
            }
            else
            {
#pragma unroll
                for (int g = 0; g < 8; ++g)
                    dst_words[g] = 0;
                decoded_scales[col] = uint16_t{0};
            }
        }
    }

    template <int BN, int BLOCK_SIZE>
    __device__ __forceinline__ void decode_q40_raw_tile_to_smem(
        const uint8_t *raw_payload,
        int8_t *decoded_tile,
        int valid_cols)
    {
        for (int col = threadIdx.x; col < BN; col += BLOCK_SIZE)
        {
            int32_t *dst_words = reinterpret_cast<int32_t *>(decoded_tile + col * SMEM_STRIDE);
            if (col < valid_cols)
            {
                int32_t packed_groups[8];
                llaminar2::cuda_native_vnni::decode_groups_vec<0>(
                    raw_payload + static_cast<size_t>(col) * Q40_PAYLOAD_BYTES,
                    packed_groups);
#pragma unroll
                for (int g = 0; g < 8; ++g)
                    dst_words[g] = packed_groups[g];
            }
            else
            {
#pragma unroll
                for (int g = 0; g < 8; ++g)
                    dst_words[g] = 0;
            }
        }
    }

    template <int BM, int BN, int WARPS_M, int WARPS_N, int SPLIT_K = 1, bool SINGLE_PASS_MATERIALIZE = false>
    __global__ void q40NativeVNNITensorCoreKernel(
        const int8_t *__restrict__ A,
        const uint8_t *__restrict__ payload,
        const uint16_t *__restrict__ scales_B,
        float *__restrict__ C,
        const float *__restrict__ scales_A,
        const float *__restrict__ C_existing,
        const float *__restrict__ bias,
        int M,
        int N,
        int K,
        float alpha,
        float beta)
    {
#if __CUDA_ARCH__ >= 800
        constexpr int NUM_WARPS = WARPS_M * WARPS_N;
        constexpr int BLOCK_SIZE = NUM_WARPS * 32;
        constexpr int WARP_M = BM / WARPS_M;
        constexpr int WARP_N = BN / WARPS_N;
        constexpr int WM = WARP_M / 16;
        constexpr int WN = WARP_N / 8;
        constexpr int A_VEC_LOADS = BM * BK / 16;

        static_assert(BM % WARPS_M == 0 && BN % WARPS_N == 0);
        static_assert(WARP_M % 16 == 0);
        static_assert(WARP_N % 8 == 0);

        const int warp_id = threadIdx.x >> 5;
        const int lane_id = threadIdx.x & 31;
        const int wr = warp_id / WARPS_N;
        const int wc = warp_id % WARPS_N;
        const int gid = lane_id >> 2;

        const int block_m = blockIdx.x * BM;
        const int block_n = blockIdx.y * BN;

        const int num_k_blocks_total = K / BK;
        int kb_begin = 0;
        int kb_end = num_k_blocks_total;
        if constexpr (SPLIT_K > 1)
        {
            const int blocks_per_part = (num_k_blocks_total + SPLIT_K - 1) / SPLIT_K;
            kb_begin = static_cast<int>(blockIdx.z) * blocks_per_part;
            kb_end = min(kb_begin + blocks_per_part, num_k_blocks_total);
        }
        const int num_k_iters = kb_end - kb_begin;
        if (num_k_iters <= 0)
            return;

        __shared__ int8_t smem_A[STAGES][BM * SMEM_STRIDE];
        __shared__ int8_t smem_B[STAGES][BN * SMEM_STRIDE];
        __shared__ uint8_t smem_B_raw[STAGES][BN * Q40_PAYLOAD_BYTES];
        __shared__ uint16_t smem_scales_B[STAGES][BN];

        float acc[WM][WN][4];
#pragma unroll
        for (int i = 0; i < WM; ++i)
#pragma unroll
            for (int j = 0; j < WN; ++j)
#pragma unroll
                for (int e = 0; e < 4; ++e)
                    acc[i][j][e] = 0.0f;

        auto load_A_tile = [&](int stage, int kb) __attribute__((always_inline))
        {
#pragma unroll 4
            for (int idx = threadIdx.x; idx < A_VEC_LOADS; idx += BLOCK_SIZE)
            {
                const int linear = idx << 4;
                const int row = linear >> 5;
                const int col = linear & 31;
                const int grow = block_m + row;
                void *dst = &smem_A[stage][row * SMEM_STRIDE + col];
                const bool valid = grow < M;
                const void *src = valid
                                      ? static_cast<const void *>(&A[static_cast<size_t>(grow) * K + kb * BK + col])
                                      : static_cast<const void *>(A);
                cp_async_cg_16_zfill_128(dst, src, valid ? 16 : 0);
            }
        };

        auto load_B_payload_tile = [&](int stage, int kb) __attribute__((always_inline))
        {
#pragma unroll 2
            for (int col = threadIdx.x; col < BN; col += BLOCK_SIZE)
            {
                const int gcol = block_n + col;
                void *dst = &smem_B_raw[stage][col * Q40_PAYLOAD_BYTES];
                const bool valid = gcol < N;
                const void *src = valid
                                      ? static_cast<const void *>(&payload[(static_cast<size_t>(kb) * N + gcol) * Q40_PAYLOAD_BYTES])
                                      : static_cast<const void *>(payload);
                cp_async_cg_16_zfill_128(dst, src, valid ? Q40_PAYLOAD_BYTES : 0);
            }
        };

        auto materialize_B_stage = [&](int stage, int kb) __attribute__((always_inline))
        {
            if constexpr (SINGLE_PASS_MATERIALIZE)
            {
                load_q40_tile_to_smem<BN, BLOCK_SIZE>(
                    smem_B_raw[stage],
                    scales_B,
                    smem_B[stage],
                    smem_scales_B[stage],
                    kb,
                    block_n,
                    N);
            }
            else
            {
                const int valid_cols = max(0, min(BN, N - block_n));
                for (int col = threadIdx.x; col < BN; col += BLOCK_SIZE)
                {
                    const int gcol = block_n + col;
                    smem_scales_B[stage][col] = (gcol < N)
                                                    ? scales_B[static_cast<size_t>(kb) * N + gcol]
                                                    : uint16_t{0};
                }
                __syncthreads();
                decode_q40_raw_tile_to_smem<BN, BLOCK_SIZE>(smem_B_raw[stage], smem_B[stage], valid_cols);
            }
        };

        const bool is_interior_tile = (block_m + BM <= M) && (block_n + BN <= N);

        auto compute_k_block_interior = [&](int stage, int kb) __attribute__((always_inline))
        {
#pragma unroll
            for (int wi = 0; wi < WM; ++wi)
            {
                const int a_row_base = wr * WARP_M + wi * 16;

                uint32_t A_frag[4];
                load_ldmatrix_a_m16n8k32(
                    A_frag,
                    reinterpret_cast<const int *>(&smem_A[stage][a_row_base * SMEM_STRIDE]),
                    SMEM_STRIDE / 4,
                    lane_id);

                const int grow0 = block_m + a_row_base + gid;
                const float sa0 = scales_A[grow0 * num_k_blocks_total + kb];
                const float sa1 = scales_A[(grow0 + 8) * num_k_blocks_total + kb];

#pragma unroll
                for (int wj = 0; wj < WN; ++wj)
                {
                    const int b_col_base = wc * WARP_N + wj * 8;
                    const float sb0 = fp16_bits_to_float(smem_scales_B[stage][b_col_base + frag_col(lane_id, 0)]);
                    const float sb1 = fp16_bits_to_float(smem_scales_B[stage][b_col_base + frag_col(lane_id, 1)]);

                    const float cs00 = sa0 * sb0;
                    const float cs01 = sa0 * sb1;
                    const float cs10 = sa1 * sb0;
                    const float cs11 = sa1 * sb1;

                    uint32_t B_frag[2];
                    load_ldmatrix_b_m16n8k32(
                        B_frag,
                        reinterpret_cast<const int *>(&smem_B[stage][b_col_base * SMEM_STRIDE]),
                        SMEM_STRIDE / 4,
                        lane_id);

                    int32_t D_frag[4] = {0, 0, 0, 0};
                    mma_m16n8k32_s8(D_frag, A_frag, B_frag);

                    acc[wi][wj][0] += static_cast<float>(D_frag[0]) * cs00;
                    acc[wi][wj][1] += static_cast<float>(D_frag[1]) * cs01;
                    acc[wi][wj][2] += static_cast<float>(D_frag[2]) * cs10;
                    acc[wi][wj][3] += static_cast<float>(D_frag[3]) * cs11;
                }
            }
        };

        auto compute_k_block_border = [&](int stage, int kb) __attribute__((always_inline))
        {
#pragma unroll
            for (int wi = 0; wi < WM; ++wi)
            {
                const int a_row_base = wr * WARP_M + wi * 16;

                uint32_t A_frag[4];
                load_ldmatrix_a_m16n8k32(
                    A_frag,
                    reinterpret_cast<const int *>(&smem_A[stage][a_row_base * SMEM_STRIDE]),
                    SMEM_STRIDE / 4,
                    lane_id);

                const int grow0 = block_m + a_row_base + gid;
                const int grow1 = grow0 + 8;
                const float sa0 = (grow0 < M) ? scales_A[grow0 * num_k_blocks_total + kb] : 0.0f;
                const float sa1 = (grow1 < M) ? scales_A[grow1 * num_k_blocks_total + kb] : 0.0f;

#pragma unroll
                for (int wj = 0; wj < WN; ++wj)
                {
                    const int b_col_base = wc * WARP_N + wj * 8;
                    const int gc0 = block_n + b_col_base + frag_col(lane_id, 0);
                    const int gc1 = block_n + b_col_base + frag_col(lane_id, 1);
                    const float sb0 = (gc0 < N) ? fp16_bits_to_float(smem_scales_B[stage][gc0 - block_n]) : 0.0f;
                    const float sb1 = (gc1 < N) ? fp16_bits_to_float(smem_scales_B[stage][gc1 - block_n]) : 0.0f;

                    uint32_t B_frag[2];
                    load_ldmatrix_b_m16n8k32(
                        B_frag,
                        reinterpret_cast<const int *>(&smem_B[stage][b_col_base * SMEM_STRIDE]),
                        SMEM_STRIDE / 4,
                        lane_id);

                    int32_t D_frag[4] = {0, 0, 0, 0};
                    mma_m16n8k32_s8(D_frag, A_frag, B_frag);

#pragma unroll
                    for (int e = 0; e < 4; ++e)
                    {
                        const float sa = (e < 2) ? sa0 : sa1;
                        const float sb = (e & 1) ? sb1 : sb0;
                        acc[wi][wj][e] += static_cast<float>(D_frag[e]) * sa * sb;
                    }
                }
            }
        };

        // ── 2-stage async pipeline ──────────────────────────────────
        load_A_tile(0, kb_begin);
        load_B_payload_tile(0, kb_begin);
        cp_async_commit();
        cp_async_wait<0>();
        materialize_B_stage(0, kb_begin);
        __syncthreads();

        for (int ki = 0; ki < num_k_iters; ++ki)
        {
            const int stage = ki & 1;
            const int kb = kb_begin + ki;

            if (ki + 1 < num_k_iters)
            {
                load_A_tile(stage ^ 1, kb + 1);
                load_B_payload_tile(stage ^ 1, kb + 1);
                cp_async_commit();
            }

            if (is_interior_tile)
                compute_k_block_interior(stage, kb);
            else
                compute_k_block_border(stage, kb);

            if (ki + 1 < num_k_iters)
            {
                cp_async_wait<0>();
                materialize_B_stage(stage ^ 1, kb + 1);
                __syncthreads();
            }
        }

        const bool simple_epilogue = (beta == 0.0f) && (bias == nullptr);

#pragma unroll
        for (int wj = 0; wj < WN; ++wj)
        {
            const int tile_n = block_n + wc * WARP_N + wj * 8;
            const int gc0 = tile_n + frag_col(lane_id, 0);
            const int gc1 = tile_n + frag_col(lane_id, 1);
            const bool gc0_valid = gc0 < N;
            const bool gc1_valid = gc1 < N;
            const float bias0 = (bias && gc0_valid) ? bias[gc0] : 0.0f;
            const float bias1 = (bias && gc1_valid) ? bias[gc1] : 0.0f;

#pragma unroll
            for (int wi = 0; wi < WM; ++wi)
            {
                const int tile_m = block_m + wr * WARP_M + wi * 16;
                const bool interior = (tile_m + 15 < M) && (tile_n + 7 < N);

                if (interior && simple_epilogue)
                {
                    const int out_idx0 = (tile_m + frag_row(lane_id, 0)) * N + gc0;
                    const int out_idx1 = (tile_m + frag_row(lane_id, 1)) * N + gc1;
                    const int out_idx2 = (tile_m + frag_row(lane_id, 2)) * N + gc0;
                    const int out_idx3 = (tile_m + frag_row(lane_id, 3)) * N + gc1;

                    if constexpr (SPLIT_K > 1)
                    {
                        atomicAdd(&C[out_idx0], acc[wi][wj][0] * alpha);
                        atomicAdd(&C[out_idx1], acc[wi][wj][1] * alpha);
                        atomicAdd(&C[out_idx2], acc[wi][wj][2] * alpha);
                        atomicAdd(&C[out_idx3], acc[wi][wj][3] * alpha);
                    }
                    else
                    {
                        C[out_idx0] = acc[wi][wj][0] * alpha;
                        C[out_idx1] = acc[wi][wj][1] * alpha;
                        C[out_idx2] = acc[wi][wj][2] * alpha;
                        C[out_idx3] = acc[wi][wj][3] * alpha;
                    }
                    continue;
                }

#pragma unroll
                for (int e = 0; e < 4; ++e)
                {
                    const int gr = tile_m + frag_row(lane_id, e);
                    const int gc = (e & 1) ? gc1 : gc0;

                    if (gr < M && gc < N)
                    {
                        const int out_idx = gr * N + gc;
                        float val = acc[wi][wj][e] * alpha;

                        if constexpr (SPLIT_K > 1)
                        {
                            if (blockIdx.z == 0)
                            {
                                if (beta != 0.0f && C_existing)
                                    val += beta * C_existing[out_idx];
                                if (bias)
                                    val += (e & 1) ? bias1 : bias0;
                            }
                            atomicAdd(&C[out_idx], val);
                        }
                        else
                        {
                            if (beta != 0.0f && C_existing)
                                val += beta * C_existing[out_idx];
                            if (bias)
                                val += (e & 1) ? bias1 : bias0;
                            C[out_idx] = val;
                        }
                    }
                }
            }
        }
#else
        (void)A;
        (void)payload;
        (void)scales_B;
        (void)C;
        (void)scales_A;
        (void)C_existing;
        (void)bias;
        (void)M;
        (void)N;
        (void)K;
        (void)alpha;
        (void)beta;
#endif
    }

    // =========================================================================
    // =========================================================================
    // BK=64 kernel: processes 2 quantized blocks per K-tile iteration.
    // Halves the number of K-loop iterations, halving barrier and decode
    // overhead while doubling MMA work per iteration.
    // Templatized on CODEBOOK_ID for any single-scale or asymmetric format.
    // For 16-byte payloads (CB 0,4,5): vectorized int4 load + specialized decode.
    // For other payloads: generic decode_groups<CB>() fallback.
    // Asymmetric formats (CB 5,7): adds min correction via sum_A.
    // B payload is decoded directly from global → registers → smem_B
    // (no staging buffer), saving 8KB smem and eliminating extra traffic.
    // =========================================================================
    template <uint8_t CODEBOOK_ID, int BM, int BN, int WARPS_M, int WARPS_N, int SPLIT_K = 1>
    __global__ void nativeVnniTC_BK64(
        const int8_t *__restrict__ A,
        const uint8_t *__restrict__ payload,
        const uint16_t *__restrict__ scales_B,
        const uint16_t *__restrict__ mins_B,
        const uint32_t *__restrict__ emins_B,
        float *__restrict__ C,
        const float *__restrict__ scales_A,
        const float *__restrict__ C_existing,
        const float *__restrict__ bias,
        int M,
        int N,
        int K,
        float alpha,
        float beta)
    {
#if __CUDA_ARCH__ >= 800
        constexpr int NUM_WARPS = WARPS_M * WARPS_N;
        constexpr int BLOCK_SIZE = NUM_WARPS * 32;
        constexpr int WARP_M = BM / WARPS_M;
        constexpr int WARP_N = BN / WARPS_N;
        constexpr int WM = WARP_M / 16;
        constexpr int WN = WARP_N / 8;
        constexpr int A_VEC_LOADS = BM * BK64 / 16;

        static_assert(BM % WARPS_M == 0 && BN % WARPS_N == 0);
        static_assert(WARP_M % 16 == 0);
        static_assert(WARP_N % 8 == 0);

        const int warp_id = threadIdx.x >> 5;
        const int lane_id = threadIdx.x & 31;
        const int wr = warp_id / WARPS_N;
        const int wc = warp_id % WARPS_N;
        const int gid = lane_id >> 2;

        const int block_m = blockIdx.x * BM;
        const int block_n = blockIdx.y * BN;

        const int num_q40_blocks = K / 32;
        const int num_k_tiles_total = (num_q40_blocks + 1) / 2; // ceil: handles K%64!=0
        int kt_begin = 0;
        int kt_end = num_k_tiles_total;
        if constexpr (SPLIT_K > 1)
        {
            const int tiles_per_part = (num_k_tiles_total + SPLIT_K - 1) / SPLIT_K;
            kt_begin = static_cast<int>(blockIdx.z) * tiles_per_part;
            kt_end = min(kt_begin + tiles_per_part, num_k_tiles_total);
        }
        const int num_k_iters = kt_end - kt_begin;
        if (num_k_iters <= 0)
            return;

        // Compile-time traits for this codebook
        using Traits = llaminar2::cuda_native_vnni::CodebookTraits<CODEBOOK_ID>;
        constexpr bool IS_ASYMMETRIC = Traits::is_asymmetric;
        constexpr bool IS_DUAL_SCALE = Traits::is_dual_scale;
        constexpr bool IS_DUAL_SCALE_ASYM = Traits::is_dual_scale_asym;
        constexpr bool IS_IQ1_M = Traits::is_iq1_m;
        constexpr bool NEEDS_MINS = IS_ASYMMETRIC || IS_DUAL_SCALE;

        // Shared memory: no smem_B_raw staging buffer needed
        __shared__ int8_t smem_A[STAGES][BM * SMEM_STRIDE_64];
        __shared__ int8_t smem_B[STAGES][BN * SMEM_STRIDE_64];
        __shared__ uint16_t smem_scales_B[STAGES][2 * BN];

        // Asymmetric formats need per-block mins; dual-scale formats need per-block scale_hi.
        // Both use the same smem_mins_B buffer (mins_B pointer carries scale_hi for dual-scale).
        [[maybe_unused]] __shared__ uint16_t smem_mins_B[STAGES][NEEDS_MINS ? 2 * BN : 1];

        // Q2_K (dual_scale_asym) needs per-block emins: packed {min_lo_fp16, min_hi_fp16} as uint32_t
        [[maybe_unused]] __shared__ uint32_t smem_emins_B[STAGES][IS_DUAL_SCALE_ASYM ? 2 * BN : 1];

        // IQ1_M needs per-block delta sign bytes from payload (qh0, qh1)
        [[maybe_unused]] __shared__ uint16_t smem_iq1m_qh[STAGES][IS_IQ1_M ? 2 * BN : 1];

        float acc[WM][WN][4];
#pragma unroll
        for (int i = 0; i < WM; ++i)
#pragma unroll
            for (int j = 0; j < WN; ++j)
#pragma unroll
                for (int e = 0; e < 4; ++e)
                    acc[i][j][e] = 0.0f;

        // Load A tile: BM × BK64 bytes via 16-byte async copies
        auto load_A_tile = [&](int stage, int kt) __attribute__((always_inline))
        {
#pragma unroll 2
            for (int idx = threadIdx.x; idx < A_VEC_LOADS; idx += BLOCK_SIZE)
            {
                const int linear = idx << 4;
                const int row = linear >> 6;
                const int col = linear & 63;
                const int grow = block_m + row;
                void *dst = &smem_A[stage][row * SMEM_STRIDE_64 + col];
                const bool valid = grow < M && (kt * BK64 + col + 16 <= K);
                const void *src = valid
                                      ? static_cast<const void *>(&A[static_cast<size_t>(grow) * K + kt * BK64 + col])
                                      : static_cast<const void *>(A);
                cp_async_cg_16_zfill_128(dst, src, valid ? 16 : 0);
            }
        };

        // Decode B: load 2 payloads directly from global memory,
        // decode to int8 in registers, write decoded values + scales to smem.
        // Specialized vectorized path for 16-byte payloads (Q4_0, IQ4_NL, Q4_1);
        // generic decode_groups<CB>() fallback for all other payload sizes.
        auto decode_B_direct = [&](int stage, int kt) __attribute__((always_inline))
        {
            for (int col = threadIdx.x; col < BN; col += BLOCK_SIZE)
            {
                const int gcol = block_n + col;
                int32_t *dst_words = reinterpret_cast<int32_t *>(&smem_B[stage][col * SMEM_STRIDE_64]);

                if (gcol < N)
                {
                    const int kb0 = kt * 2;
                    const bool has_block1 = (kb0 + 1 < num_q40_blocks); // K-tail guard
                    constexpr int PAYLOAD_BYTES = Traits::payload_bytes;
                    const size_t base0 = (static_cast<size_t>(kb0) * N + gcol) * PAYLOAD_BYTES;
                    const size_t base1 = has_block1
                                             ? (static_cast<size_t>(kb0 + 1) * N + gcol) * PAYLOAD_BYTES
                                             : size_t{0};

                    // Pre-load both scales while LDGs are in-flight
                    const uint16_t s0 = scales_B[static_cast<size_t>(kb0) * N + gcol];
                    const uint16_t s1 = has_block1
                                            ? scales_B[static_cast<size_t>(kb0 + 1) * N + gcol]
                                            : uint16_t{0};

                    // load mins for asymmetric formats, scale_hi for dual-scale formats
                    [[maybe_unused]] uint16_t m0 = 0, m1 = 0;
                    if constexpr (NEEDS_MINS)
                    {
                        m0 = mins_B[static_cast<size_t>(kb0) * N + gcol];
                        if (has_block1)
                            m1 = mins_B[static_cast<size_t>(kb0 + 1) * N + gcol];
                    }

                    // load emins for Q2_K (dual_scale_asym)
                    [[maybe_unused]] uint32_t em0 = 0, em1 = 0;
                    if constexpr (IS_DUAL_SCALE_ASYM)
                    {
                        em0 = emins_B[static_cast<size_t>(kb0) * N + gcol];
                        if (has_block1)
                            em1 = emins_B[static_cast<size_t>(kb0 + 1) * N + gcol];
                    }

                    // load IQ1_M qh bytes for delta correction
                    [[maybe_unused]] uint16_t qh_packed0 = 0, qh_packed1 = 0;
                    if constexpr (IS_IQ1_M)
                    {
                        qh_packed0 = static_cast<uint16_t>(payload[base0 + 4]) |
                                     (static_cast<uint16_t>(payload[base0 + 5]) << 8);
                        if (has_block1)
                        {
                            qh_packed1 = static_cast<uint16_t>(payload[base1 + 4]) |
                                         (static_cast<uint16_t>(payload[base1 + 5]) << 8);
                        }
                    }

                    // ── Decode block 0 ──────────────────────────────────
                    if constexpr (PAYLOAD_BYTES == 16)
                    {
                        // Vectorized int4 load for 16-byte payloads
                        const int4 raw0 = *reinterpret_cast<const int4 *>(payload + base0);
                        const uint32_t r0 = static_cast<uint32_t>(raw0.x);
                        const uint32_t r1 = static_cast<uint32_t>(raw0.y);
                        const uint32_t r2 = static_cast<uint32_t>(raw0.z);
                        const uint32_t r3 = static_cast<uint32_t>(raw0.w);
                        if constexpr (CODEBOOK_ID == 0)
                        {
                            *reinterpret_cast<int4 *>(&dst_words[0]) = make_int4(
                                static_cast<int32_t>(__vsub4(r0 & 0x0F0F0F0Fu, 0x08080808u)),
                                static_cast<int32_t>(__vsub4(r1 & 0x0F0F0F0Fu, 0x08080808u)),
                                static_cast<int32_t>(__vsub4(r2 & 0x0F0F0F0Fu, 0x08080808u)),
                                static_cast<int32_t>(__vsub4(r3 & 0x0F0F0F0Fu, 0x08080808u)));
                            *reinterpret_cast<int4 *>(&dst_words[4]) = make_int4(
                                static_cast<int32_t>(__vsub4((r0 >> 4) & 0x0F0F0F0Fu, 0x08080808u)),
                                static_cast<int32_t>(__vsub4((r1 >> 4) & 0x0F0F0F0Fu, 0x08080808u)),
                                static_cast<int32_t>(__vsub4((r2 >> 4) & 0x0F0F0F0Fu, 0x08080808u)),
                                static_cast<int32_t>(__vsub4((r3 >> 4) & 0x0F0F0F0Fu, 0x08080808u)));
                        }
                        else if constexpr (CODEBOOK_ID == 4)
                        {
                            using llaminar2::cuda_native_vnni::iq4nl_decode_word;
                            uint32_t lo0, hi0, lo1, hi1, lo2, hi2, lo3, hi3;
                            iq4nl_decode_word(r0, lo0, hi0);
                            iq4nl_decode_word(r1, lo1, hi1);
                            iq4nl_decode_word(r2, lo2, hi2);
                            iq4nl_decode_word(r3, lo3, hi3);
                            *reinterpret_cast<int4 *>(&dst_words[0]) = make_int4(
                                static_cast<int32_t>(lo0), static_cast<int32_t>(lo1),
                                static_cast<int32_t>(lo2), static_cast<int32_t>(lo3));
                            *reinterpret_cast<int4 *>(&dst_words[4]) = make_int4(
                                static_cast<int32_t>(hi0), static_cast<int32_t>(hi1),
                                static_cast<int32_t>(hi2), static_cast<int32_t>(hi3));
                        }
                        else
                        {
                            // Q4_1 (CB=5): 16-byte payload, generic decode
                            int32_t groups0[8];
                            llaminar2::cuda_native_vnni::decode_groups_vec<CODEBOOK_ID>(
                                payload + base0, groups0);
                            *reinterpret_cast<int4 *>(&dst_words[0]) = make_int4(
                                groups0[0], groups0[1], groups0[2], groups0[3]);
                            *reinterpret_cast<int4 *>(&dst_words[4]) = make_int4(
                                groups0[4], groups0[5], groups0[6], groups0[7]);
                        }
                    }
                    else
                    {
                        // Generic path for non-16-byte payloads (Q5_0, Q5_1, IQ3_S, etc.)
                        int32_t groups0[8];
                        llaminar2::cuda_native_vnni::decode_groups<CODEBOOK_ID>(
                            payload + base0, groups0);
                        *reinterpret_cast<int4 *>(&dst_words[0]) = make_int4(
                            groups0[0], groups0[1], groups0[2], groups0[3]);
                        *reinterpret_cast<int4 *>(&dst_words[4]) = make_int4(
                            groups0[4], groups0[5], groups0[6], groups0[7]);
                    }

                    // ── Decode block 1 (K-tail: zero-fill if no second block) ──
                    if (has_block1)
                    {
                    if constexpr (PAYLOAD_BYTES == 16)
                    {
                        const int4 raw1 = *reinterpret_cast<const int4 *>(payload + base1);
                        const uint32_t r0 = static_cast<uint32_t>(raw1.x);
                        const uint32_t r1 = static_cast<uint32_t>(raw1.y);
                        const uint32_t r2 = static_cast<uint32_t>(raw1.z);
                        const uint32_t r3 = static_cast<uint32_t>(raw1.w);
                        if constexpr (CODEBOOK_ID == 0)
                        {
                            *reinterpret_cast<int4 *>(&dst_words[8]) = make_int4(
                                static_cast<int32_t>(__vsub4(r0 & 0x0F0F0F0Fu, 0x08080808u)),
                                static_cast<int32_t>(__vsub4(r1 & 0x0F0F0F0Fu, 0x08080808u)),
                                static_cast<int32_t>(__vsub4(r2 & 0x0F0F0F0Fu, 0x08080808u)),
                                static_cast<int32_t>(__vsub4(r3 & 0x0F0F0F0Fu, 0x08080808u)));
                            *reinterpret_cast<int4 *>(&dst_words[12]) = make_int4(
                                static_cast<int32_t>(__vsub4((r0 >> 4) & 0x0F0F0F0Fu, 0x08080808u)),
                                static_cast<int32_t>(__vsub4((r1 >> 4) & 0x0F0F0F0Fu, 0x08080808u)),
                                static_cast<int32_t>(__vsub4((r2 >> 4) & 0x0F0F0F0Fu, 0x08080808u)),
                                static_cast<int32_t>(__vsub4((r3 >> 4) & 0x0F0F0F0Fu, 0x08080808u)));
                        }
                        else if constexpr (CODEBOOK_ID == 4)
                        {
                            using llaminar2::cuda_native_vnni::iq4nl_decode_word;
                            uint32_t lo0, hi0, lo1, hi1, lo2, hi2, lo3, hi3;
                            iq4nl_decode_word(r0, lo0, hi0);
                            iq4nl_decode_word(r1, lo1, hi1);
                            iq4nl_decode_word(r2, lo2, hi2);
                            iq4nl_decode_word(r3, lo3, hi3);
                            *reinterpret_cast<int4 *>(&dst_words[8]) = make_int4(
                                static_cast<int32_t>(lo0), static_cast<int32_t>(lo1),
                                static_cast<int32_t>(lo2), static_cast<int32_t>(lo3));
                            *reinterpret_cast<int4 *>(&dst_words[12]) = make_int4(
                                static_cast<int32_t>(hi0), static_cast<int32_t>(hi1),
                                static_cast<int32_t>(hi2), static_cast<int32_t>(hi3));
                        }
                        else
                        {
                            int32_t groups1[8];
                            llaminar2::cuda_native_vnni::decode_groups_vec<CODEBOOK_ID>(
                                payload + base1, groups1);
                            *reinterpret_cast<int4 *>(&dst_words[8]) = make_int4(
                                groups1[0], groups1[1], groups1[2], groups1[3]);
                            *reinterpret_cast<int4 *>(&dst_words[12]) = make_int4(
                                groups1[4], groups1[5], groups1[6], groups1[7]);
                        }
                    }
                    else
                    {
                        int32_t groups1[8];
                        llaminar2::cuda_native_vnni::decode_groups<CODEBOOK_ID>(
                            payload + base1, groups1);
                        *reinterpret_cast<int4 *>(&dst_words[8]) = make_int4(
                            groups1[0], groups1[1], groups1[2], groups1[3]);
                        *reinterpret_cast<int4 *>(&dst_words[12]) = make_int4(
                            groups1[4], groups1[5], groups1[6], groups1[7]);
                    }
                    } // has_block1
                    else
                    {
                        // K-tail: zero-fill second half of B tile
                        *reinterpret_cast<int4 *>(&dst_words[8]) = make_int4(0, 0, 0, 0);
                        *reinterpret_cast<int4 *>(&dst_words[12]) = make_int4(0, 0, 0, 0);
                    }

                    smem_scales_B[stage][2 * col] = s0;
                    smem_scales_B[stage][2 * col + 1] = s1;

                    if constexpr (NEEDS_MINS)
                    {
                        smem_mins_B[stage][2 * col] = m0;
                        smem_mins_B[stage][2 * col + 1] = m1;
                    }

                    if constexpr (IS_DUAL_SCALE_ASYM)
                    {
                        smem_emins_B[stage][2 * col] = em0;
                        smem_emins_B[stage][2 * col + 1] = em1;
                    }

                    if constexpr (IS_IQ1_M)
                    {
                        smem_iq1m_qh[stage][2 * col] = qh_packed0;
                        smem_iq1m_qh[stage][2 * col + 1] = qh_packed1;
                    }
                }
                else
                {
#pragma unroll
                    for (int g = 0; g < 16; ++g)
                        dst_words[g] = 0;
                    smem_scales_B[stage][2 * col] = uint16_t{0};
                    smem_scales_B[stage][2 * col + 1] = uint16_t{0};
                    if constexpr (NEEDS_MINS)
                    {
                        smem_mins_B[stage][2 * col] = uint16_t{0};
                        smem_mins_B[stage][2 * col + 1] = uint16_t{0};
                    }
                    if constexpr (IS_DUAL_SCALE_ASYM)
                    {
                        smem_emins_B[stage][2 * col] = 0u;
                        smem_emins_B[stage][2 * col + 1] = 0u;
                    }
                    if constexpr (IS_IQ1_M)
                    {
                        smem_iq1m_qh[stage][2 * col] = 0;
                        smem_iq1m_qh[stage][2 * col + 1] = 0;
                    }
                }
            }
        };

        const bool is_interior_tile = (block_m + BM <= M) && (block_n + BN <= N);

        auto compute_k_tile_interior = [&](int stage, int kt) __attribute__((always_inline))
        {
            const int kb0 = kt * 2;
#pragma unroll
            for (int half = 0; half < 2; ++half)
            {
                const int kb = kb0 + half;
                if (kb >= num_q40_blocks) break; // K-tail: second q-block doesn't exist
                const int k_offset = half * 32;
                const int scale_slot = half;

                // Pre-load ALL A scales for this half into registers
                float sa_pre[WM][2];
#pragma unroll
                for (int wi = 0; wi < WM; ++wi)
                {
                    const int grow0 = block_m + wr * WARP_M + wi * 16 + gid;
                    sa_pre[wi][0] = scales_A[grow0 * num_q40_blocks + kb];
                    sa_pre[wi][1] = scales_A[(grow0 + 8) * num_q40_blocks + kb];
                }

                // Pre-load ALL B scales for this half into registers
                float sb_pre[WN][2];
                [[maybe_unused]] float mb_pre[WN][2]; // min_B (asymmetric) or scale_hi (dual-scale)
                [[maybe_unused]] float emin_lo_pre[WN][2]; // Q2_K: emins lo half
                [[maybe_unused]] float emin_hi_pre[WN][2]; // Q2_K: emins hi half
#pragma unroll
                for (int wj = 0; wj < WN; ++wj)
                {
                    const int b_col_base = wc * WARP_N + wj * 8;
                    sb_pre[wj][0] = fp16_bits_to_float(smem_scales_B[stage][2 * (b_col_base + frag_col(lane_id, 0)) + scale_slot]);
                    sb_pre[wj][1] = fp16_bits_to_float(smem_scales_B[stage][2 * (b_col_base + frag_col(lane_id, 1)) + scale_slot]);
                    if constexpr (NEEDS_MINS)
                    {
                        mb_pre[wj][0] = fp16_bits_to_float(smem_mins_B[stage][2 * (b_col_base + frag_col(lane_id, 0)) + scale_slot]);
                        mb_pre[wj][1] = fp16_bits_to_float(smem_mins_B[stage][2 * (b_col_base + frag_col(lane_id, 1)) + scale_slot]);
                    }
                    if constexpr (IS_DUAL_SCALE_ASYM)
                    {
                        const uint32_t em_c0 = smem_emins_B[stage][2 * (b_col_base + frag_col(lane_id, 0)) + scale_slot];
                        const uint32_t em_c1 = smem_emins_B[stage][2 * (b_col_base + frag_col(lane_id, 1)) + scale_slot];
                        emin_lo_pre[wj][0] = fp16_bits_to_float(static_cast<uint16_t>(em_c0));
                        emin_hi_pre[wj][0] = fp16_bits_to_float(static_cast<uint16_t>(em_c0 >> 16));
                        emin_lo_pre[wj][1] = fp16_bits_to_float(static_cast<uint16_t>(em_c1));
                        emin_hi_pre[wj][1] = fp16_bits_to_float(static_cast<uint16_t>(em_c1 >> 16));
                    }
                }

#pragma unroll
                for (int wi = 0; wi < WM; ++wi)
                {
                    const int a_row_base = wr * WARP_M + wi * 16;
                    uint32_t A_frag[4];
                    load_ldmatrix_a_m16n8k32(
                        A_frag,
                        reinterpret_cast<const int *>(&smem_A[stage][a_row_base * SMEM_STRIDE_64 + k_offset]),
                        SMEM_STRIDE_64 / 4, lane_id);

                    const float sa0 = sa_pre[wi][0];
                    const float sa1 = sa_pre[wi][1];

                    // For asymmetric formats: compute sum of A int8 values in this
                    // row-segment (32 elements). sum_A[row] = sum_k(A_int8[row][k]).
                    // Used for the min correction: += scale_A * min_B * sum_A.
                    [[maybe_unused]] float sum_A_row0 = 0.0f, sum_A_row1 = 0.0f;
                    if constexpr (IS_ASYMMETRIC)
                    {
                        const int8_t *row0_ptr = &smem_A[stage][(a_row_base + gid) * SMEM_STRIDE_64 + k_offset];
                        const int8_t *row1_ptr = &smem_A[stage][(a_row_base + gid + 8) * SMEM_STRIDE_64 + k_offset];
                        int32_t s0 = 0, s1 = 0;
#pragma unroll
                        for (int w = 0; w < 8; ++w)
                        {
                            s0 = __dp4a(0x01010101, reinterpret_cast<const int32_t *>(row0_ptr)[w], s0);
                            s1 = __dp4a(0x01010101, reinterpret_cast<const int32_t *>(row1_ptr)[w], s1);
                        }
                        sum_A_row0 = static_cast<float>(s0);
                        sum_A_row1 = static_cast<float>(s1);
                    }

                    // For dual-scale-asym (Q2_K) and IQ1_M: compute split sums of A
                    // sum_A_lo = sum(A[0..15]), sum_A_hi = sum(A[16..31])
                    [[maybe_unused]] float sum_A_lo_row0 = 0.0f, sum_A_lo_row1 = 0.0f;
                    [[maybe_unused]] float sum_A_hi_row0 = 0.0f, sum_A_hi_row1 = 0.0f;
                    if constexpr (IS_DUAL_SCALE_ASYM || IS_IQ1_M)
                    {
                        const int8_t *row0_ptr = &smem_A[stage][(a_row_base + gid) * SMEM_STRIDE_64 + k_offset];
                        const int8_t *row1_ptr = &smem_A[stage][(a_row_base + gid + 8) * SMEM_STRIDE_64 + k_offset];
                        int32_t slo0 = 0, slo1 = 0, shi0 = 0, shi1 = 0;
#pragma unroll
                        for (int w = 0; w < 4; ++w)
                        {
                            slo0 = __dp4a(0x01010101, reinterpret_cast<const int32_t *>(row0_ptr)[w], slo0);
                            slo1 = __dp4a(0x01010101, reinterpret_cast<const int32_t *>(row1_ptr)[w], slo1);
                        }
#pragma unroll
                        for (int w = 4; w < 8; ++w)
                        {
                            shi0 = __dp4a(0x01010101, reinterpret_cast<const int32_t *>(row0_ptr)[w], shi0);
                            shi1 = __dp4a(0x01010101, reinterpret_cast<const int32_t *>(row1_ptr)[w], shi1);
                        }
                        sum_A_lo_row0 = static_cast<float>(slo0);
                        sum_A_lo_row1 = static_cast<float>(slo1);
                        sum_A_hi_row0 = static_cast<float>(shi0);
                        sum_A_hi_row1 = static_cast<float>(shi1);
                    }

                    // IQ1_M: load per-block delta signs from smem and compute sub-group sums
                    // IQ1_M: sub-group sums of A (4 groups of 8 elements) for delta correction
                    [[maybe_unused]] int sg0_r0 = 0, sg1_r0 = 0, sg2_r0 = 0, sg3_r0 = 0;
                    [[maybe_unused]] int sg0_r1 = 0, sg1_r1 = 0, sg2_r1 = 0, sg3_r1 = 0;
                    if constexpr (IS_IQ1_M)
                    {
                        const int8_t *row0_ptr = &smem_A[stage][(a_row_base + gid) * SMEM_STRIDE_64 + k_offset];
                        const int8_t *row1_ptr = &smem_A[stage][(a_row_base + gid + 8) * SMEM_STRIDE_64 + k_offset];
                        for (int w = 0; w < 2; ++w) {
                            sg0_r0 += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row0_ptr)[w]);
                            sg0_r1 += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row1_ptr)[w]);
                        }
                        for (int w = 2; w < 4; ++w) {
                            sg1_r0 += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row0_ptr)[w]);
                            sg1_r1 += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row1_ptr)[w]);
                        }
                        for (int w = 4; w < 6; ++w) {
                            sg2_r0 += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row0_ptr)[w]);
                            sg2_r1 += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row1_ptr)[w]);
                        }
                        for (int w = 6; w < 8; ++w) {
                            sg3_r0 += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row0_ptr)[w]);
                            sg3_r1 += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row1_ptr)[w]);
                        }
                    }

#pragma unroll
                    for (int wj = 0; wj < WN; ++wj)
                    {
                        uint32_t B_frag[2];
                        load_ldmatrix_b_m16n8k32(
                            B_frag,
                            reinterpret_cast<const int *>(&smem_B[stage][(wc * WARP_N + wj * 8) * SMEM_STRIDE_64 + k_offset]),
                            SMEM_STRIDE_64 / 4, lane_id);

                        if constexpr (IS_DUAL_SCALE)
                        {
                            // Dual-scale: split MMA into lo (K=0..15) and hi (K=16..31)
                            // B_frag[0] = K=0..15, B_frag[1] = K=16..31
                            // Zero one half to isolate each dot product half
                            const uint32_t B_lo[2] = {B_frag[0], 0u};
                            const uint32_t B_hi[2] = {0u, B_frag[1]};
                            int32_t D_lo[4] = {0, 0, 0, 0};
                            int32_t D_hi[4] = {0, 0, 0, 0};
                            mma_m16n8k32_s8(D_lo, A_frag, B_lo);
                            mma_m16n8k32_s8(D_hi, A_frag, B_hi);

                            // sb_pre = scale_lo, mb_pre = scale_hi (dual-scale naming)
                            acc[wi][wj][0] += sa0 * (sb_pre[wj][0] * static_cast<float>(D_lo[0]) + mb_pre[wj][0] * static_cast<float>(D_hi[0]));
                            acc[wi][wj][1] += sa0 * (sb_pre[wj][1] * static_cast<float>(D_lo[1]) + mb_pre[wj][1] * static_cast<float>(D_hi[1]));
                            acc[wi][wj][2] += sa1 * (sb_pre[wj][0] * static_cast<float>(D_lo[2]) + mb_pre[wj][0] * static_cast<float>(D_hi[2]));
                            acc[wi][wj][3] += sa1 * (sb_pre[wj][1] * static_cast<float>(D_lo[3]) + mb_pre[wj][1] * static_cast<float>(D_hi[3]));

                            // Q2_K additional emins correction: += sa * (min_lo * sum_A_lo + min_hi * sum_A_hi)
                            if constexpr (IS_DUAL_SCALE_ASYM)
                            {
                                acc[wi][wj][0] += sa0 * (emin_lo_pre[wj][0] * sum_A_lo_row0 + emin_hi_pre[wj][0] * sum_A_hi_row0);
                                acc[wi][wj][1] += sa0 * (emin_lo_pre[wj][1] * sum_A_lo_row0 + emin_hi_pre[wj][1] * sum_A_hi_row0);
                                acc[wi][wj][2] += sa1 * (emin_lo_pre[wj][0] * sum_A_lo_row1 + emin_hi_pre[wj][0] * sum_A_hi_row1);
                                acc[wi][wj][3] += sa1 * (emin_lo_pre[wj][1] * sum_A_lo_row1 + emin_hi_pre[wj][1] * sum_A_hi_row1);
                            }

                            // IQ1_M delta correction: per-column delta signs × per-row sub-group sums
                            if constexpr (IS_IQ1_M)
                            {
                                constexpr float IQ1S_DELTA_VAL = 0.125f;
                                const int b_col_base = wc * WARP_N + wj * 8;
                                const uint16_t qh_c0 = smem_iq1m_qh[stage][2 * (b_col_base + frag_col(lane_id, 0)) + scale_slot];
                                const uint16_t qh_c1 = smem_iq1m_qh[stage][2 * (b_col_base + frag_col(lane_id, 1)) + scale_slot];

                                auto iq1m_corr = [&](uint16_t qh_packed, float sg0, float sg1, float sg2, float sg3,
                                                     float s_lo, float s_hi) -> float {
                                    const uint8_t qh0 = static_cast<uint8_t>(qh_packed);
                                    const uint8_t qh1 = static_cast<uint8_t>(qh_packed >> 8);
                                    const float d0 = (qh0 & 0x08) ? -IQ1S_DELTA_VAL : IQ1S_DELTA_VAL;
                                    const float d1 = (qh0 & 0x80) ? -IQ1S_DELTA_VAL : IQ1S_DELTA_VAL;
                                    const float d2 = (qh1 & 0x08) ? -IQ1S_DELTA_VAL : IQ1S_DELTA_VAL;
                                    const float d3 = (qh1 & 0x80) ? -IQ1S_DELTA_VAL : IQ1S_DELTA_VAL;
                                    return (d0 * sg0 + d1 * sg1) * s_lo + (d2 * sg2 + d3 * sg3) * s_hi;
                                };

                                acc[wi][wj][0] += sa0 * iq1m_corr(qh_c0,
                                    static_cast<float>(sg0_r0), static_cast<float>(sg1_r0),
                                    static_cast<float>(sg2_r0), static_cast<float>(sg3_r0),
                                    sb_pre[wj][0], mb_pre[wj][0]);
                                acc[wi][wj][1] += sa0 * iq1m_corr(qh_c1,
                                    static_cast<float>(sg0_r0), static_cast<float>(sg1_r0),
                                    static_cast<float>(sg2_r0), static_cast<float>(sg3_r0),
                                    sb_pre[wj][1], mb_pre[wj][1]);
                                acc[wi][wj][2] += sa1 * iq1m_corr(qh_c0,
                                    static_cast<float>(sg0_r1), static_cast<float>(sg1_r1),
                                    static_cast<float>(sg2_r1), static_cast<float>(sg3_r1),
                                    sb_pre[wj][0], mb_pre[wj][0]);
                                acc[wi][wj][3] += sa1 * iq1m_corr(qh_c1,
                                    static_cast<float>(sg0_r1), static_cast<float>(sg1_r1),
                                    static_cast<float>(sg2_r1), static_cast<float>(sg3_r1),
                                    sb_pre[wj][1], mb_pre[wj][1]);
                            }
                        }
                        else
                        {
                            int32_t D[4] = {0, 0, 0, 0};
                            mma_m16n8k32_s8(D, A_frag, B_frag);

                            if constexpr (IS_ASYMMETRIC)
                            {
                                const float sa0_sum0 = sa0 * sum_A_row0;
                                const float sa1_sum1 = sa1 * sum_A_row1;
                                acc[wi][wj][0] += static_cast<float>(D[0]) * sa0 * sb_pre[wj][0] + sa0_sum0 * mb_pre[wj][0];
                                acc[wi][wj][1] += static_cast<float>(D[1]) * sa0 * sb_pre[wj][1] + sa0_sum0 * mb_pre[wj][1];
                                acc[wi][wj][2] += static_cast<float>(D[2]) * sa1 * sb_pre[wj][0] + sa1_sum1 * mb_pre[wj][0];
                                acc[wi][wj][3] += static_cast<float>(D[3]) * sa1 * sb_pre[wj][1] + sa1_sum1 * mb_pre[wj][1];
                            }
                            else
                            {
                                const float cs00 = sa0 * sb_pre[wj][0];
                                const float cs01 = sa0 * sb_pre[wj][1];
                                const float cs10 = sa1 * sb_pre[wj][0];
                                const float cs11 = sa1 * sb_pre[wj][1];
                                acc[wi][wj][0] += static_cast<float>(D[0]) * cs00;
                                acc[wi][wj][1] += static_cast<float>(D[1]) * cs01;
                                acc[wi][wj][2] += static_cast<float>(D[2]) * cs10;
                                acc[wi][wj][3] += static_cast<float>(D[3]) * cs11;
                            }
                        }
                    }
                }
            }
        };

        auto compute_k_tile_border = [&](int stage, int kt) __attribute__((always_inline))
        {
            const int kb0 = kt * 2;
#pragma unroll
            for (int half = 0; half < 2; ++half)
            {
                const int kb = kb0 + half;
                if (kb >= num_q40_blocks) break; // K-tail: second q-block doesn't exist
                const int k_offset = half * 32;
                const int scale_slot = half;

#pragma unroll
                for (int wi = 0; wi < WM; ++wi)
                {
                    const int a_row_base = wr * WARP_M + wi * 16;
                    uint32_t A_frag[4];
                    load_ldmatrix_a_m16n8k32(
                        A_frag,
                        reinterpret_cast<const int *>(&smem_A[stage][a_row_base * SMEM_STRIDE_64 + k_offset]),
                        SMEM_STRIDE_64 / 4, lane_id);

                    const int grow0 = block_m + a_row_base + gid;
                    const int grow1 = grow0 + 8;
                    const float sa0 = (grow0 < M) ? scales_A[grow0 * num_q40_blocks + kb] : 0.0f;
                    const float sa1 = (grow1 < M) ? scales_A[grow1 * num_q40_blocks + kb] : 0.0f;

                    // sum_A for asymmetric correction (border variant with bounds check)
                    [[maybe_unused]] float sum_A_row0 = 0.0f, sum_A_row1 = 0.0f;
                    if constexpr (IS_ASYMMETRIC)
                    {
                        if (grow0 < M)
                        {
                            const int8_t *row0_ptr = &smem_A[stage][(a_row_base + gid) * SMEM_STRIDE_64 + k_offset];
                            int32_t s0 = 0;
#pragma unroll
                            for (int w = 0; w < 8; ++w)
                                s0 = __dp4a(0x01010101, reinterpret_cast<const int32_t *>(row0_ptr)[w], s0);
                            sum_A_row0 = static_cast<float>(s0);
                        }
                        if (grow1 < M)
                        {
                            const int8_t *row1_ptr = &smem_A[stage][(a_row_base + gid + 8) * SMEM_STRIDE_64 + k_offset];
                            int32_t s1 = 0;
#pragma unroll
                            for (int w = 0; w < 8; ++w)
                                s1 = __dp4a(0x01010101, reinterpret_cast<const int32_t *>(row1_ptr)[w], s1);
                            sum_A_row1 = static_cast<float>(s1);
                        }
                    }

                    // Split sums for dual_scale_asym (Q2_K) and IQ1_M
                    [[maybe_unused]] float sum_A_lo_row0 = 0.0f, sum_A_lo_row1 = 0.0f;
                    [[maybe_unused]] float sum_A_hi_row0 = 0.0f, sum_A_hi_row1 = 0.0f;
                    if constexpr (IS_DUAL_SCALE_ASYM || IS_IQ1_M)
                    {
                        if (grow0 < M)
                        {
                            const int8_t *row0_ptr = &smem_A[stage][(a_row_base + gid) * SMEM_STRIDE_64 + k_offset];
                            int32_t slo = 0, shi = 0;
                            for (int w = 0; w < 4; ++w)
                                slo = __dp4a(0x01010101, reinterpret_cast<const int32_t *>(row0_ptr)[w], slo);
                            for (int w = 4; w < 8; ++w)
                                shi = __dp4a(0x01010101, reinterpret_cast<const int32_t *>(row0_ptr)[w], shi);
                            sum_A_lo_row0 = static_cast<float>(slo);
                            sum_A_hi_row0 = static_cast<float>(shi);
                        }
                        if (grow1 < M)
                        {
                            const int8_t *row1_ptr = &smem_A[stage][(a_row_base + gid + 8) * SMEM_STRIDE_64 + k_offset];
                            int32_t slo = 0, shi = 0;
                            for (int w = 0; w < 4; ++w)
                                slo = __dp4a(0x01010101, reinterpret_cast<const int32_t *>(row1_ptr)[w], slo);
                            for (int w = 4; w < 8; ++w)
                                shi = __dp4a(0x01010101, reinterpret_cast<const int32_t *>(row1_ptr)[w], shi);
                            sum_A_lo_row1 = static_cast<float>(slo);
                            sum_A_hi_row1 = static_cast<float>(shi);
                        }
                    }

#pragma unroll
                    for (int wj = 0; wj < WN; ++wj)
                    {
                        const int b_col_base = wc * WARP_N + wj * 8;
                        const int lc0 = b_col_base + frag_col(lane_id, 0);
                        const int lc1 = b_col_base + frag_col(lane_id, 1);
                        const float sb0 = (block_n + lc0 < N)
                                              ? fp16_bits_to_float(smem_scales_B[stage][2 * lc0 + scale_slot])
                                              : 0.0f;
                        const float sb1 = (block_n + lc1 < N)
                                              ? fp16_bits_to_float(smem_scales_B[stage][2 * lc1 + scale_slot])
                                              : 0.0f;

                        [[maybe_unused]] float mb0 = 0.0f, mb1 = 0.0f;
                        if constexpr (NEEDS_MINS)
                        {
                            mb0 = (block_n + lc0 < N)
                                      ? fp16_bits_to_float(smem_mins_B[stage][2 * lc0 + scale_slot])
                                      : 0.0f;
                            mb1 = (block_n + lc1 < N)
                                      ? fp16_bits_to_float(smem_mins_B[stage][2 * lc1 + scale_slot])
                                      : 0.0f;
                        }

                        uint32_t B_frag[2];
                        load_ldmatrix_b_m16n8k32(
                            B_frag,
                            reinterpret_cast<const int *>(&smem_B[stage][b_col_base * SMEM_STRIDE_64 + k_offset]),
                            SMEM_STRIDE_64 / 4, lane_id);

                        if constexpr (IS_DUAL_SCALE)
                        {
                            const uint32_t B_lo[2] = {B_frag[0], 0u};
                            const uint32_t B_hi[2] = {0u, B_frag[1]};
                            int32_t D_lo[4] = {0, 0, 0, 0};
                            int32_t D_hi[4] = {0, 0, 0, 0};
                            mma_m16n8k32_s8(D_lo, A_frag, B_lo);
                            mma_m16n8k32_s8(D_hi, A_frag, B_hi);

#pragma unroll
                            for (int e = 0; e < 4; ++e)
                            {
                                const float sa = (e < 2) ? sa0 : sa1;
                                const float sb = (e & 1) ? sb1 : sb0; // scale_lo
                                const float mb = (e & 1) ? mb1 : mb0; // scale_hi
                                acc[wi][wj][e] += sa * (sb * static_cast<float>(D_lo[e]) + mb * static_cast<float>(D_hi[e]));
                            }

                            if constexpr (IS_DUAL_SCALE_ASYM)
                            {
                                [[maybe_unused]] float emlo0 = 0.0f, emhi0 = 0.0f, emlo1 = 0.0f, emhi1 = 0.0f;
                                if (block_n + lc0 < N)
                                {
                                    const uint32_t em = smem_emins_B[stage][2 * lc0 + scale_slot];
                                    emlo0 = fp16_bits_to_float(static_cast<uint16_t>(em));
                                    emhi0 = fp16_bits_to_float(static_cast<uint16_t>(em >> 16));
                                }
                                if (block_n + lc1 < N)
                                {
                                    const uint32_t em = smem_emins_B[stage][2 * lc1 + scale_slot];
                                    emlo1 = fp16_bits_to_float(static_cast<uint16_t>(em));
                                    emhi1 = fp16_bits_to_float(static_cast<uint16_t>(em >> 16));
                                }
#pragma unroll
                                for (int e = 0; e < 4; ++e)
                                {
                                    const float sa = (e < 2) ? sa0 : sa1;
                                    const float elo = (e & 1) ? emlo1 : emlo0;
                                    const float ehi = (e & 1) ? emhi1 : emhi0;
                                    const float slo = (e < 2) ? sum_A_lo_row0 : sum_A_lo_row1;
                                    const float shi = (e < 2) ? sum_A_hi_row0 : sum_A_hi_row1;
                                    acc[wi][wj][e] += sa * (elo * slo + ehi * shi);
                                }
                            }

                            if constexpr (IS_IQ1_M)
                            {
                                constexpr float IQ1S_DELTA_VAL = 0.125f;
                                // Sub-group sums: 4 groups of 8 A-elements each (bounds-checked)
                                int sg0_r0b = 0, sg1_r0b = 0, sg2_r0b = 0, sg3_r0b = 0;
                                int sg0_r1b = 0, sg1_r1b = 0, sg2_r1b = 0, sg3_r1b = 0;
                                if (grow0 < M)
                                {
                                    const int8_t *row0_ptr = &smem_A[stage][(a_row_base + gid) * SMEM_STRIDE_64 + k_offset];
                                    for (int w = 0; w < 2; ++w)
                                        sg0_r0b += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row0_ptr)[w]);
                                    for (int w = 2; w < 4; ++w)
                                        sg1_r0b += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row0_ptr)[w]);
                                    for (int w = 4; w < 6; ++w)
                                        sg2_r0b += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row0_ptr)[w]);
                                    for (int w = 6; w < 8; ++w)
                                        sg3_r0b += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row0_ptr)[w]);
                                }
                                if (grow1 < M)
                                {
                                    const int8_t *row1_ptr = &smem_A[stage][(a_row_base + gid + 8) * SMEM_STRIDE_64 + k_offset];
                                    for (int w = 0; w < 2; ++w)
                                        sg0_r1b += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row1_ptr)[w]);
                                    for (int w = 2; w < 4; ++w)
                                        sg1_r1b += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row1_ptr)[w]);
                                    for (int w = 4; w < 6; ++w)
                                        sg2_r1b += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row1_ptr)[w]);
                                    for (int w = 6; w < 8; ++w)
                                        sg3_r1b += llaminar2::cuda_native_vnni::sum_packed_i8(reinterpret_cast<const int32_t*>(row1_ptr)[w]);
                                }

                                const uint16_t qh_c0 = (block_n + lc0 < N) ? smem_iq1m_qh[stage][2 * lc0 + scale_slot] : 0;
                                const uint16_t qh_c1 = (block_n + lc1 < N) ? smem_iq1m_qh[stage][2 * lc1 + scale_slot] : 0;

                                auto iq1m_corr = [&](uint16_t qh_packed, float s0, float s1, float s2, float s3,
                                                     float s_lo, float s_hi) -> float {
                                    const uint8_t qh0 = static_cast<uint8_t>(qh_packed);
                                    const uint8_t qh1 = static_cast<uint8_t>(qh_packed >> 8);
                                    const float d0 = (qh0 & 0x08) ? -IQ1S_DELTA_VAL : IQ1S_DELTA_VAL;
                                    const float d1 = (qh0 & 0x80) ? -IQ1S_DELTA_VAL : IQ1S_DELTA_VAL;
                                    const float d2 = (qh1 & 0x08) ? -IQ1S_DELTA_VAL : IQ1S_DELTA_VAL;
                                    const float d3 = (qh1 & 0x80) ? -IQ1S_DELTA_VAL : IQ1S_DELTA_VAL;
                                    return (d0 * s0 + d1 * s1) * s_lo + (d2 * s2 + d3 * s3) * s_hi;
                                };

#pragma unroll
                                for (int e = 0; e < 4; ++e)
                                {
                                    const float sa = (e < 2) ? sa0 : sa1;
                                    const uint16_t qh = (e & 1) ? qh_c1 : qh_c0;
                                    const float sg0v = static_cast<float>((e < 2) ? sg0_r0b : sg0_r1b);
                                    const float sg1v = static_cast<float>((e < 2) ? sg1_r0b : sg1_r1b);
                                    const float sg2v = static_cast<float>((e < 2) ? sg2_r0b : sg2_r1b);
                                    const float sg3v = static_cast<float>((e < 2) ? sg3_r0b : sg3_r1b);
                                    const float sbl = (e & 1) ? sb1 : sb0;
                                    const float sbh = (e & 1) ? mb1 : mb0;
                                    acc[wi][wj][e] += sa * iq1m_corr(qh, sg0v, sg1v, sg2v, sg3v, sbl, sbh);
                                }
                            }
                        }
                        else
                        {
                            int32_t D[4] = {0, 0, 0, 0};
                            mma_m16n8k32_s8(D, A_frag, B_frag);

                            if constexpr (IS_ASYMMETRIC)
                            {
#pragma unroll
                                for (int e = 0; e < 4; ++e)
                                {
                                    const float sa = (e < 2) ? sa0 : sa1;
                                    const float sb = (e & 1) ? sb1 : sb0;
                                    const float mb = (e & 1) ? mb1 : mb0;
                                    const float sum_A = (e < 2) ? sum_A_row0 : sum_A_row1;
                                    acc[wi][wj][e] += static_cast<float>(D[e]) * sa * sb + sa * mb * sum_A;
                                }
                            }
                            else
                            {
#pragma unroll
                                for (int e = 0; e < 4; ++e)
                                {
                                    const float sa = (e < 2) ? sa0 : sa1;
                                    const float sb = (e & 1) ? sb1 : sb0;
                                    acc[wi][wj][e] += static_cast<float>(D[e]) * sa * sb;
                                }
                            }
                        }
                    }
                }
            }
        };

        // Pipeline prolog: overlap A cp.async with B decode (independent)
        load_A_tile(0, kt_begin);
        cp_async_commit();
        decode_B_direct(0, kt_begin); // runs while cp.async for A is in-flight
        cp_async_wait<0>();
        __syncthreads(); // single barrier: both A load and B decode complete

        // Main loop — decode(next) overlaps with compute(current).
        // decode_B writes to smem_B[next_stage], compute reads smem_B[current_stage]:
        // different buffers → no conflict.  Single sync ensures both finish
        // before the stages flip.
        for (int ki = 0; ki < num_k_iters; ++ki)
        {
            const int stage = ki & 1;
            const int kt = kt_begin + ki;

            if (ki + 1 < num_k_iters)
            {
                // Start async A load for next iteration
                load_A_tile(stage ^ 1, kt + 1);
                cp_async_commit();

                // Decode B for next iteration into next stage's smem buffers.
                // This runs concurrently with compute below: decode writes
                // smem_B[stage^1] while compute reads smem_B[stage].
                decode_B_direct(stage ^ 1, kt + 1);
            }

            if (is_interior_tile)
                compute_k_tile_interior(stage, kt);
            else
                compute_k_tile_border(stage, kt);

            if (ki + 1 < num_k_iters)
            {
                cp_async_wait<0>();
                __syncthreads(); // single barrier: decode writes + A load + compute reads all done
            }
        }

        // Epilogue: write accumulators to global memory
        const bool simple_epilogue = (beta == 0.0f) && (bias == nullptr);

#pragma unroll
        for (int wj = 0; wj < WN; ++wj)
        {
            const int tile_n = block_n + wc * WARP_N + wj * 8;
            const int gc0 = tile_n + frag_col(lane_id, 0);
            const int gc1 = tile_n + frag_col(lane_id, 1);
            const bool gc0_valid = gc0 < N;
            const bool gc1_valid = gc1 < N;
            const float bias0 = (bias && gc0_valid) ? bias[gc0] : 0.0f;
            const float bias1 = (bias && gc1_valid) ? bias[gc1] : 0.0f;

#pragma unroll
            for (int wi = 0; wi < WM; ++wi)
            {
                const int tile_m = block_m + wr * WARP_M + wi * 16;
                const bool interior = (tile_m + 15 < M) && (tile_n + 7 < N);

                if (interior && simple_epilogue)
                {
                    const int out_idx0 = (tile_m + frag_row(lane_id, 0)) * N + gc0;
                    const int out_idx1 = (tile_m + frag_row(lane_id, 1)) * N + gc1;
                    const int out_idx2 = (tile_m + frag_row(lane_id, 2)) * N + gc0;
                    const int out_idx3 = (tile_m + frag_row(lane_id, 3)) * N + gc1;

                    if constexpr (SPLIT_K > 1)
                    {
                        atomicAdd(&C[out_idx0], acc[wi][wj][0] * alpha);
                        atomicAdd(&C[out_idx1], acc[wi][wj][1] * alpha);
                        atomicAdd(&C[out_idx2], acc[wi][wj][2] * alpha);
                        atomicAdd(&C[out_idx3], acc[wi][wj][3] * alpha);
                    }
                    else
                    {
                        C[out_idx0] = acc[wi][wj][0] * alpha;
                        C[out_idx1] = acc[wi][wj][1] * alpha;
                        C[out_idx2] = acc[wi][wj][2] * alpha;
                        C[out_idx3] = acc[wi][wj][3] * alpha;
                    }
                    continue;
                }

#pragma unroll
                for (int e = 0; e < 4; ++e)
                {
                    const int gr = tile_m + frag_row(lane_id, e);
                    const int gc = (e & 1) ? gc1 : gc0;

                    if (gr < M && gc < N)
                    {
                        const int out_idx = gr * N + gc;
                        float val = acc[wi][wj][e] * alpha;

                        if constexpr (SPLIT_K > 1)
                        {
                            if (blockIdx.z == 0)
                            {
                                if (beta != 0.0f && C_existing)
                                    val += beta * C_existing[out_idx];
                                if (bias)
                                    val += (e & 1) ? bias1 : bias0;
                            }
                            atomicAdd(&C[out_idx], val);
                        }
                        else
                        {
                            if (beta != 0.0f && C_existing)
                                val += beta * C_existing[out_idx];
                            if (bias)
                                val += (e & 1) ? bias1 : bias0;
                            C[out_idx] = val;
                        }
                    }
                }
            }
        }
#else
        (void)A;
        (void)payload;
        (void)scales_B;
        (void)C;
        (void)scales_A;
        (void)C_existing;
        (void)bias;
        (void)M;
        (void)N;
        (void)K;
        (void)alpha;
        (void)beta;
#endif
    }

    constexpr int q40PrefillShapeIndex(Q40PrefillShape shape)
    {
        switch (shape)
        {
        case Q40PrefillShape::TpNarrow:
            return 0;
        case Q40PrefillShape::Balanced:
            return 1;
        case Q40PrefillShape::Wide:
            return 2;
        }
        return 1;
    }

    const char *q40PrefillShapeName(Q40PrefillShape shape)
    {
        switch (shape)
        {
        case Q40PrefillShape::TpNarrow:
            return "native_q40_tc_tp_narrow";
        case Q40PrefillShape::Balanced:
            return "native_q40_tc_balanced";
        case Q40PrefillShape::Wide:
            return "native_q40_tc_wide";
        }
        return "native_q40_tc_balanced";
    }

    void recordQ40PrefillShape(Q40PrefillShape shape)
    {
        g_last_q40_prefill_shape = shape;
        g_q40_prefill_shape_counts[q40PrefillShapeIndex(shape)].fetch_add(1, std::memory_order_relaxed);
    }

    int roundUpPow2Clamped(int value, int max_value)
    {
        int out = 1;
        while (out < value && out < max_value)
            out <<= 1;
        return out;
    }

    int chooseSplitK(Q40PrefillShape shape, int M, int N, int K, int bm, int bn)
    {
        const int grid_blocks = ((M + bm - 1) / bm) * ((N + bn - 1) / bn);
        const int num_k_blocks = K / BK;
        const bool k_rich = (K >= 2 * N);
        const bool recover_underfill =
            grid_blocks < MIN_GRID_BLOCKS &&
            num_k_blocks >= 32;

        if (!k_rich && !recover_underfill)
            return 1;
        if (!recover_underfill && grid_blocks >= MIN_GRID_BLOCKS)
            return 1;
        if (num_k_blocks < 4)
            return 1;

        const int needed = (MIN_GRID_BLOCKS + grid_blocks - 1) / grid_blocks;
        int split_k = roundUpPow2Clamped(needed, 8);
        const int min_k_blocks_per_partition = k_rich ? 2 : 8;
        while (split_k > 1 && (num_k_blocks / split_k) < min_k_blocks_per_partition)
            split_k >>= 1;
        return std::max(1, split_k);
    }

    Q40PrefillShape classifyQ40PrefillShape(int M, int N, int K)
    {
        (void)M;
        if (N <= 1536)
            return Q40PrefillShape::TpNarrow;
        if (N <= 3072 && (2 * N) <= K)
            return Q40PrefillShape::TpNarrow;
        if (N >= 8192)
            return Q40PrefillShape::Wide;
        if ((4 * N) >= (9 * K))
            return Q40PrefillShape::Wide;
        return Q40PrefillShape::Balanced;
    }

    bool isAmperePlus(int device_id)
    {
        static int cached_device = -1;
        static bool cached_result = false;
        if (cached_device == device_id)
            return cached_result;

        cudaDeviceProp prop{};
        if (cudaGetDeviceProperties(&prop, device_id) != cudaSuccess)
            return false;

        cached_result = (prop.major >= 8);
        cached_device = device_id;
        return cached_result;
    }

    template <int BM, int BN, int WM, int WN, int SPLIT_K = 1, bool SINGLE_PASS_MATERIALIZE = false>
    bool launchQ40TensorCoreVariant(
        const int8_t *d_A_int8,
        const uint8_t *d_payload,
        const uint16_t *d_scales,
        float *d_C_fp32,
        const float *d_scales_A_block,
        int M,
        int N,
        int K,
        float alpha,
        float beta,
        const float *d_C_existing,
        const float *d_bias,
        cudaStream_t cuda_stream)
    {
        const dim3 grid((M + BM - 1) / BM, (N + BN - 1) / BN, SPLIT_K);
        const dim3 block(WM * WN * 32);

        if constexpr (SPLIT_K > 1)
            cudaMemsetAsync(d_C_fp32, 0, static_cast<size_t>(M) * N * sizeof(float), cuda_stream);

        q40NativeVNNITensorCoreKernel<BM, BN, WM, WN, SPLIT_K, SINGLE_PASS_MATERIALIZE><<<grid, block, 0, cuda_stream>>>(
            d_A_int8,
            d_payload,
            d_scales,
            d_C_fp32,
            d_scales_A_block,
            d_C_existing,
            d_bias,
            M,
            N,
            K,
            alpha,
            beta);
        return cudaGetLastError() == cudaSuccess;
    }

    template <uint8_t CODEBOOK_ID, int BM, int BN, int WM, int WN, int SPLIT_K = 1>
    bool launchNativeVNNITC_BK64(
        const int8_t *d_A_int8,
        const uint8_t *d_payload,
        const uint16_t *d_scales,
        const uint16_t *d_mins,
        const uint32_t *d_emins,
        float *d_C_fp32,
        const float *d_scales_A_block,
        int M,
        int N,
        int K,
        float alpha,
        float beta,
        const float *d_C_existing,
        const float *d_bias,
        cudaStream_t cuda_stream)
    {
        const int num_k_tiles = (K / 32 + 1) / 2; // ceil: handles K%64!=0
        int kt_per_part = num_k_tiles;
        if constexpr (SPLIT_K > 1)
            kt_per_part = (num_k_tiles + SPLIT_K - 1) / SPLIT_K;
        if (kt_per_part <= 0)
            return false;

        const dim3 grid((M + BM - 1) / BM, (N + BN - 1) / BN, SPLIT_K);
        const dim3 block(WM * WN * 32);

        if constexpr (SPLIT_K > 1)
            cudaMemsetAsync(d_C_fp32, 0, static_cast<size_t>(M) * N * sizeof(float), cuda_stream);

        // Clear any stale CUDA error from prior operations (e.g. CUTLASS reference path)
        (void)cudaGetLastError();

        nativeVnniTC_BK64<CODEBOOK_ID, BM, BN, WM, WN, SPLIT_K><<<grid, block, 0, cuda_stream>>>(
            d_A_int8,
            d_payload,
            d_scales,
            d_mins,
            d_emins,
            d_C_fp32,
            d_scales_A_block,
            d_C_existing,
            d_bias,
            M,
            N,
            K,
            alpha,
            beta);
        return cudaGetLastError() == cudaSuccess;
    }

    int chooseSplitK_BK64(Q40PrefillShape shape, int M, int N, int K, int bm, int bn)
    {
        const int grid_blocks = ((M + bm - 1) / bm) * ((N + bn - 1) / bn);
        const int num_k_tiles = (K / 32 + 1) / 2; // ceil: handles K%64!=0
        const bool k_rich = (K >= 2 * N);
        const bool recover_underfill =
            grid_blocks < MIN_GRID_BLOCKS &&
            num_k_tiles >= 16;

        if (!k_rich && !recover_underfill)
            return 1;
        if (!recover_underfill && grid_blocks >= MIN_GRID_BLOCKS)
            return 1;
        if (num_k_tiles < 2)
            return 1;

        const int needed = (MIN_GRID_BLOCKS + grid_blocks - 1) / grid_blocks;
        int split_k = roundUpPow2Clamped(needed, 8);
        const int min_tiles_per_part = k_rich ? 1 : 4;
        while (split_k > 1 && (num_k_tiles / split_k) < min_tiles_per_part)
            split_k >>= 1;
        return std::max(1, split_k);
    }
}

extern "C"
{
    bool cudaNativeVNNIPrefillQ40_fp32(
        const int8_t *d_A_int8,
        const uint8_t *d_payload,
        const uint16_t *d_scales,
        float *d_C_fp32,
        const float *d_scales_A_block,
        int M,
        int N,
        int K,
        float alpha,
        float beta,
        const float *d_C_existing,
        const float *d_bias,
        int cuda_device_id,
        void *stream)
    {
        if (!d_A_int8 || !d_payload || !d_scales || !d_C_fp32 || !d_scales_A_block)
            return false;
        if (M <= 0 || N <= 0 || K <= 0 || (K % BK) != 0)
            return false;
        if (!isAmperePlus(cuda_device_id))
            return false;
        if (cudaSetDevice(cuda_device_id) != cudaSuccess)
            return false;

        cudaStream_t cuda_stream = static_cast<cudaStream_t>(stream);
        const Q40PrefillShape shape = classifyQ40PrefillShape(M, N, K);
        recordQ40PrefillShape(shape);

        // BK=64 uses BM=64 (64 acc regs) which gives better register
        // budget for ILP.  Always use BK=64 now that K-tail handling
        // supports K%64!=0 (K%32==0 is sufficient).
        const bool use_bk64 = true;

        switch (shape)
        {
        case Q40PrefillShape::TpNarrow:
        {
            if (use_bk64)
            {
                const int split_k = chooseSplitK_BK64(shape, M, N, K, 64, 128);
                switch (split_k)
                {
                case 8:
                    return launchNativeVNNITC_BK64<0, 64, 128, 2, 2, 8>(
                        d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                case 4:
                    return launchNativeVNNITC_BK64<0, 64, 128, 2, 2, 4>(
                        d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                case 2:
                    return launchNativeVNNITC_BK64<0, 64, 128, 2, 2, 2>(
                        d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                default:
                    return launchNativeVNNITC_BK64<0, 64, 128, 2, 2, 1>(
                        d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                }
            }
            const int split_k = chooseSplitK(shape, M, N, K, 128, 64);
            switch (split_k)
            {
            case 8:
                return launchQ40TensorCoreVariant<128, 64, 2, 1, 8, true>(
                    d_A_int8, d_payload, d_scales, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            case 4:
                return launchQ40TensorCoreVariant<128, 64, 2, 1, 4, true>(
                    d_A_int8, d_payload, d_scales, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            case 2:
                return launchQ40TensorCoreVariant<128, 64, 2, 1, 2, true>(
                    d_A_int8, d_payload, d_scales, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            default:
                return launchQ40TensorCoreVariant<128, 64, 2, 1, 1, true>(
                    d_A_int8, d_payload, d_scales, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            }
        }

        case Q40PrefillShape::Wide:
        {
            if (use_bk64)
            {
                const int split_k = chooseSplitK_BK64(shape, M, N, K, 64, 128);
                switch (split_k)
                {
                case 8:
                    return launchNativeVNNITC_BK64<0, 64, 128, 2, 2, 8>(
                        d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                case 4:
                    return launchNativeVNNITC_BK64<0, 64, 128, 2, 2, 4>(
                        d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                case 2:
                    return launchNativeVNNITC_BK64<0, 64, 128, 2, 2, 2>(
                        d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                default:
                    return launchNativeVNNITC_BK64<0, 64, 128, 2, 2, 1>(
                        d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                }
            }
            else
            {
                const int split_k = chooseSplitK(shape, M, N, K, 64, 128);
                switch (split_k)
                {
                case 8:
                    return launchQ40TensorCoreVariant<64, 128, 2, 2, 8, true>(
                        d_A_int8, d_payload, d_scales, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                case 4:
                    return launchQ40TensorCoreVariant<64, 128, 2, 2, 4, true>(
                        d_A_int8, d_payload, d_scales, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                case 2:
                    return launchQ40TensorCoreVariant<64, 128, 2, 2, 2, true>(
                        d_A_int8, d_payload, d_scales, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                default:
                    return launchQ40TensorCoreVariant<64, 128, 2, 2, 1, true>(
                        d_A_int8, d_payload, d_scales, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                }
            }
        }

        case Q40PrefillShape::Balanced:
        default:
        {
            if (use_bk64)
            {
                const int split_k = chooseSplitK_BK64(shape, M, N, K, 64, 128);
                switch (split_k)
                {
                case 8:
                    return launchNativeVNNITC_BK64<0, 64, 128, 2, 2, 8>(
                        d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                case 4:
                    return launchNativeVNNITC_BK64<0, 64, 128, 2, 2, 4>(
                        d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                case 2:
                    return launchNativeVNNITC_BK64<0, 64, 128, 2, 2, 2>(
                        d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                default:
                    return launchNativeVNNITC_BK64<0, 64, 128, 2, 2, 1>(
                        d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                        M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
                }
            }
            const int split_k = chooseSplitK(shape, M, N, K, 128, 128);
            switch (split_k)
            {
            case 8:
                return launchQ40TensorCoreVariant<128, 128, 2, 2, 8, true>(
                    d_A_int8, d_payload, d_scales, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            case 4:
                return launchQ40TensorCoreVariant<128, 128, 2, 2, 4, true>(
                    d_A_int8, d_payload, d_scales, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            case 2:
                return launchQ40TensorCoreVariant<128, 128, 2, 2, 2, true>(
                    d_A_int8, d_payload, d_scales, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            default:
                return launchQ40TensorCoreVariant<128, 128, 2, 2, 1, true>(
                    d_A_int8, d_payload, d_scales, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            }
        }
        }
    }

    const char *cudaNativeVNNIPrefillQ40_lastSelectedFamily()
    {
        return q40PrefillShapeName(g_last_q40_prefill_shape);
    }

    unsigned long long cudaNativeVNNIPrefillQ40_getFamilyCount(int family_index)
    {
        if (family_index < 0 || family_index >= 3)
            return 0;
        return g_q40_prefill_shape_counts[family_index].load(std::memory_order_relaxed);
    }

    void cudaNativeVNNIPrefillQ40_resetFamilyCounts()
    {
        for (auto &count : g_q40_prefill_shape_counts)
            count.store(0, std::memory_order_relaxed);
    }

    bool cudaNativeVNNIPrefillIQ4NL_fp32(
        const int8_t *d_A_int8,
        const uint8_t *d_payload,
        const uint16_t *d_scales,
        float *d_C_fp32,
        const float *d_scales_A_block,
        int M,
        int N,
        int K,
        float alpha,
        float beta,
        const float *d_C_existing,
        const float *d_bias,
        int cuda_device_id,
        void *stream)
    {
        if (!d_A_int8 || !d_payload || !d_scales || !d_C_fp32 || !d_scales_A_block)
            return false;
        if (M <= 0 || N <= 0 || K <= 0 || (K % BK) != 0)
            return false;
        if (!isAmperePlus(cuda_device_id))
            return false;
        if (cudaSetDevice(cuda_device_id) != cudaSuccess)
            return false;

        cudaStream_t cuda_stream = static_cast<cudaStream_t>(stream);
        const Q40PrefillShape shape = classifyQ40PrefillShape(M, N, K);
        recordQ40PrefillShape(shape);

        // IQ4_NL uses BK=64 only (same payload layout as Q4_0).
        // K-tail handling supports K%64!=0 (K%32==0 is sufficient).

        switch (shape)
        {
        case Q40PrefillShape::TpNarrow:
        {
            const int split_k = chooseSplitK_BK64(shape, M, N, K, 64, 128);
            switch (split_k)
            {
            case 8:
                return launchNativeVNNITC_BK64<4, 64, 128, 2, 2, 8>(
                    d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            case 4:
                return launchNativeVNNITC_BK64<4, 64, 128, 2, 2, 4>(
                    d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            case 2:
                return launchNativeVNNITC_BK64<4, 64, 128, 2, 2, 2>(
                    d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            default:
                return launchNativeVNNITC_BK64<4, 64, 128, 2, 2, 1>(
                    d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            }
        }

        case Q40PrefillShape::Wide:
        {
            const int split_k = chooseSplitK_BK64(shape, M, N, K, 64, 128);
            switch (split_k)
            {
            case 8:
                return launchNativeVNNITC_BK64<4, 64, 128, 2, 2, 8>(
                    d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            case 4:
                return launchNativeVNNITC_BK64<4, 64, 128, 2, 2, 4>(
                    d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            case 2:
                return launchNativeVNNITC_BK64<4, 64, 128, 2, 2, 2>(
                    d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            default:
                return launchNativeVNNITC_BK64<4, 64, 128, 2, 2, 1>(
                    d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            }
        }

        case Q40PrefillShape::Balanced:
        default:
        {
            const int split_k = chooseSplitK_BK64(shape, M, N, K, 64, 128);
            switch (split_k)
            {
            case 8:
                return launchNativeVNNITC_BK64<4, 64, 128, 2, 2, 8>(
                    d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            case 4:
                return launchNativeVNNITC_BK64<4, 64, 128, 2, 2, 4>(
                    d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            case 2:
                return launchNativeVNNITC_BK64<4, 64, 128, 2, 2, 2>(
                    d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            default:
                return launchNativeVNNITC_BK64<4, 64, 128, 2, 2, 1>(
                    d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            }
        }
        }
    }
} // extern "C"

// =========================================================================
// Generic prefill dispatch: routes by codebook_id to the correct BK=64
// template instantiation. Supports all single-scale and asymmetric formats.
// Dual-scale formats (Q6_K, Q3_K, Q2_K, IQ2_S, IQ2_XS, IQ1_M) are not
// supported here — they need a half-block MMA approach (future work).
// =========================================================================

namespace
{
        // Helper: launch BK=64 with split-K for a given codebook
        template <uint8_t CB>
        bool launchGenericPrefillBK64(
            const int8_t *d_A_int8,
            const uint8_t *d_payload,
            const uint16_t *d_scales,
            const uint16_t *d_mins,
            const uint32_t *d_emins,
            float *d_C_fp32,
            const float *d_scales_A_block,
            int M, int N, int K,
            float alpha, float beta,
            const float *d_C_existing,
            const float *d_bias,
            cudaStream_t cuda_stream)
        {
            const Q40PrefillShape shape = classifyQ40PrefillShape(M, N, K);
            const int split_k = chooseSplitK_BK64(shape, M, N, K, 64, 128);
            switch (split_k)
            {
            case 8:
                return launchNativeVNNITC_BK64<CB, 64, 128, 2, 2, 8>(
                    d_A_int8, d_payload, d_scales, d_mins, d_emins, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            case 4:
                return launchNativeVNNITC_BK64<CB, 64, 128, 2, 2, 4>(
                    d_A_int8, d_payload, d_scales, d_mins, d_emins, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            case 2:
                return launchNativeVNNITC_BK64<CB, 64, 128, 2, 2, 2>(
                    d_A_int8, d_payload, d_scales, d_mins, d_emins, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            default:
                return launchNativeVNNITC_BK64<CB, 64, 128, 2, 2, 1>(
                    d_A_int8, d_payload, d_scales, d_mins, d_emins, d_C_fp32, d_scales_A_block,
                    M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
            }
        }
    } // namespace

    // Profitability gate for dual-scale formats.
    // Split-MMA doubles IMMA count per K-tile. NativeVNNI only wins over
    // CUTLASS expanded path when the shape is memory-bound (high K/N, small M).
    // Empirical data (RTX 3090, BK64, M∈{32,64,128}):
    //   K/N ≥ 2 && M ≤ 64  → 81% profitable, avg 1.15x speedup
    //   K/N < 2 || M > 64  → only ~8% profitable, avg 0.67x
    //   IQ1_M (CB17)       → 3.89x instruction count, 16.7% occupancy,
    //                         only 3% profitable (mean 0.38x) — always gate out
    static bool isDualScalePrefillProfitable(int M, int N, int K, uint8_t codebook_id)
    {
        // IQ1_M: delta correction overhead is too extreme (13424 insns vs 3448 baseline)
        if (codebook_id == 17)
            return false;

        // Dual-scale formats: CB 8 (Q6_K), 9 (Q3_K), 10 (Q2_K), 13 (IQ2_S), 14 (IQ2_XS)
        // Profitable when K-rich (memory-bound) and M is not too large (not compute-bound)
        return (K >= 2 * N && M <= 64);
    }

    extern "C" bool cudaNativeVNNIPrefill_fp32(
        const int8_t *d_A_int8,
        const uint8_t *d_payload,
        const uint16_t *d_scales,
        const uint16_t *d_mins,
        const uint32_t *d_emins,
        float *d_C_fp32,
        const float *d_scales_A_block,
        int M,
        int N,
        int K,
        float alpha,
        float beta,
        const float *d_C_existing,
        const float *d_bias,
        uint8_t codebook_id,
        int cuda_device_id,
        void *stream)
    {
        if (!d_A_int8 || !d_payload || !d_scales || !d_C_fp32 || !d_scales_A_block)
            return false;
        if (M <= 0 || N <= 0 || K <= 0 || (K % 32) != 0)
            return false;
        if (!isAmperePlus(cuda_device_id))
            return false;
        if (cudaSetDevice(cuda_device_id) != cudaSuccess)
            return false;

        cudaStream_t cuda_stream = static_cast<cudaStream_t>(stream);

        switch (codebook_id)
        {
        // --- Single-scale formats (no min correction) ---
        case 0:
            return launchGenericPrefillBK64<0>(
                d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
        case 4:
            return launchGenericPrefillBK64<4>(
                d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
        case 6: // Q5_0
            return launchGenericPrefillBK64<6>(
                d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
        case 11: // IQ3_S
            return launchGenericPrefillBK64<11>(
                d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
        case 12: // IQ3_XXS
            return launchGenericPrefillBK64<12>(
                d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
        case 15: // IQ2_XXS
            return launchGenericPrefillBK64<15>(
                d_A_int8, d_payload, d_scales, nullptr, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);

        // --- Asymmetric formats (need min correction, d_mins required) ---
        case 5: // Q4_1 / Q4_K / Q5_K
            if (!d_mins) return false;
            return launchGenericPrefillBK64<5>(
                d_A_int8, d_payload, d_scales, d_mins, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
        case 7: // Q5_1
            if (!d_mins) return false;
            return launchGenericPrefillBK64<7>(
                d_A_int8, d_payload, d_scales, d_mins, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
        case 16: // IQ1_S
            if (!d_mins) return false;
            return launchGenericPrefillBK64<16>(
                d_A_int8, d_payload, d_scales, d_mins, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);

        // --- Dual-scale formats (separate lo/hi scales via split MMA) ---
        // Profitability gate: only launch for shapes where NativeVNNI beats CUTLASS.
        case 8: // Q6_K
            if (!d_mins || !isDualScalePrefillProfitable(M, N, K, 8)) return false;
            return launchGenericPrefillBK64<8>(
                d_A_int8, d_payload, d_scales, d_mins, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
        case 9: // Q3_K
            if (!d_mins || !isDualScalePrefillProfitable(M, N, K, 9)) return false;
            return launchGenericPrefillBK64<9>(
                d_A_int8, d_payload, d_scales, d_mins, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
        case 10: // Q2_K (dual-scale + asymmetric via emins)
            if (!d_mins || !isDualScalePrefillProfitable(M, N, K, 10)) return false;
            return launchGenericPrefillBK64<10>(
                d_A_int8, d_payload, d_scales, d_mins, d_emins, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
        case 13: // IQ2_S
            if (!d_mins || !isDualScalePrefillProfitable(M, N, K, 13)) return false;
            return launchGenericPrefillBK64<13>(
                d_A_int8, d_payload, d_scales, d_mins, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
        case 14: // IQ2_XS
            if (!d_mins || !isDualScalePrefillProfitable(M, N, K, 14)) return false;
            return launchGenericPrefillBK64<14>(
                d_A_int8, d_payload, d_scales, d_mins, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);
        case 17: // IQ1_M (dual-scale + delta correction)
            if (!d_mins || !isDualScalePrefillProfitable(M, N, K, 17)) return false;
            return launchGenericPrefillBK64<17>(
                d_A_int8, d_payload, d_scales, d_mins, nullptr, d_C_fp32, d_scales_A_block,
                M, N, K, alpha, beta, d_C_existing, d_bias, cuda_stream);

        default:
            return false;
        }
    }
