
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/milc_360B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500103 heartbeat IPC: 3.99984 cumulative IPC: 3.99984 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500103 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 20096700 heartbeat IPC: 0.568292 cumulative IPC: 0.568292 (Simulation time: 0 hr 2 min 32 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 37612400 heartbeat IPC: 0.570917 cumulative IPC: 0.569601 (Simulation time: 0 hr 4 min 32 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 55136766 heartbeat IPC: 0.570634 cumulative IPC: 0.569945 (Simulation time: 0 hr 6 min 33 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 75782739 heartbeat IPC: 0.484356 cumulative IPC: 0.545832 (Simulation time: 0 hr 9 min 5 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 94859847 heartbeat IPC: 0.524189 cumulative IPC: 0.541361 (Simulation time: 0 hr 11 min 1 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 114494884 heartbeat IPC: 0.509293 cumulative IPC: 0.535739 (Simulation time: 0 hr 12 min 57 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 131381703 heartbeat IPC: 0.592178 cumulative IPC: 0.543134 (Simulation time: 0 hr 14 min 50 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 147532665 heartbeat IPC: 0.619158 cumulative IPC: 0.5516 (Simulation time: 0 hr 16 min 38 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 163789967 heartbeat IPC: 0.615108 cumulative IPC: 0.558002 (Simulation time: 0 hr 18 min 26 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 180092793 heartbeat IPC: 0.61339 cumulative IPC: 0.563086 (Simulation time: 0 hr 20 min 15 sec) 
Finished CPU 0 instructions: 100000004 cycles: 177592691 cumulative IPC: 0.563086 (Simulation time: 0 hr 20 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.563086 instructions: 100000004 cycles: 177592691
cpu0_DTLB TOTAL     ACCESS:   15535867  HIT:   15321123  MISS:     214744
cpu0_DTLB LOAD      ACCESS:    9102713  HIT:    8890184  MISS:     212529
cpu0_DTLB RFO       ACCESS:    6433154  HIT:    6430939  MISS:       2215
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 83.7732 cycles
cpu0_ITLB TOTAL     ACCESS:    2730847  HIT:    2730844  MISS:          3
cpu0_ITLB LOAD      ACCESS:    2730847  HIT:    2730844  MISS:          3
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 520.333 cycles
cpu0_L1I TOTAL     ACCESS:    6933372  HIT:    6933344  MISS:         28
cpu0_L1I LOAD      ACCESS:    6933372  HIT:    6933344  MISS:         28
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 235.571 cycles
cpu0_STLB TOTAL     ACCESS:     214747  HIT:        124  MISS:     214623
cpu0_STLB LOAD      ACCESS:     212532  HIT:         98  MISS:     212434
cpu0_STLB RFO       ACCESS:       2215  HIT:         26  MISS:       2189
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 74.8213 cycles
cpu0_L1D TOTAL     ACCESS:   24608978  HIT:   22512587  MISS:    2096391
cpu0_L1D LOAD      ACCESS:    6432614  HIT:    4476616  MISS:    1955998
cpu0_L1D RFO       ACCESS:   17962185  HIT:   17822176  MISS:     140009
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     214179  HIT:     213795  MISS:        384
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 339.263 cycles
cpu0_L2C TOTAL     ACCESS:    2839086  HIT:     742662  MISS:    2096424
cpu0_L2C LOAD      ACCESS:    1956026  HIT:          0  MISS:    1956026
cpu0_L2C RFO       ACCESS:     140009  HIT:          0  MISS:     140009
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     742667  HIT:     742660  MISS:          7
cpu0_L2C TRANSLATION ACCESS:        384  HIT:          2  MISS:        382
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 328.159 cycles
LLC TOTAL     ACCESS:    2839080  HIT:      92431  MISS:    2746649
LLC LOAD      ACCESS:    1956026  HIT:      23828  MISS:    1932198
LLC RFO       ACCESS:     140009  HIT:         11  MISS:     139998
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     742663  HIT:      68564  MISS:     674099
LLC TRANSLATION ACCESS:        382  HIT:         28  MISS:        354
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 234.444 cycles
OPTgen accesses: 35234
OPTgen hits: 574
OPTgen hit rate: 1.62911



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     364202  ROW_BUFFER_MISS:    1708326
 DBUS AVG_CONGESTED_CYCLE:    3.94543
 WQ ROW_BUFFER_HIT:      37930  ROW_BUFFER_MISS:     688469  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.9991% MPKI: 0.00037 Average ROB Occupancy at Mispredict: 87.1622
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.00015
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 9e-05

