<profile>

<section name = "Vivado HLS Report for 'matrixmul'" level="0">
<item name = "Date">Mon Apr 26 14:19:33 2021
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">matrixmul.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 6.38, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">106, 106, 107, 107, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row">105, 105, 35, -, -, 3, no</column>
<column name=" + Col">33, 33, 11, -, -, 3, no</column>
<column name="  ++ Product">9, 9, 3, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 94</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 74</column>
<column name="Register">-, -, 61, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="matrixmul_mac_mulbkb_U1">matrixmul_mac_mulbkb, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_127_p2">+, 0, 0, 10, 2, 1</column>
<column name="j_1_fu_161_p2">+, 0, 0, 10, 2, 1</column>
<column name="k_1_fu_187_p2">+, 0, 0, 10, 2, 1</column>
<column name="tmp_12_fu_225_p2">+, 0, 0, 8, 5, 5</column>
<column name="tmp_2_fu_171_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_4_fu_197_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_11_fu_219_p2">-, 0, 0, 8, 5, 5</column>
<column name="tmp_s_fu_149_p2">-, 0, 0, 15, 5, 5</column>
<column name="exitcond1_fu_155_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond2_fu_121_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond_fu_181_p2">icmp, 0, 0, 1, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="i_reg_75">9, 2, 2, 4</column>
<column name="j_reg_86">9, 2, 2, 4</column>
<column name="k_reg_110">9, 2, 2, 4</column>
<column name="res_load_reg_97">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_load_reg_299">8, 0, 8, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="b_load_reg_304">8, 0, 8, 0</column>
<column name="i_1_reg_252">2, 0, 2, 0</column>
<column name="i_reg_75">2, 0, 2, 0</column>
<column name="j_1_reg_266">2, 0, 2, 0</column>
<column name="j_reg_86">2, 0, 2, 0</column>
<column name="k_1_reg_284">2, 0, 2, 0</column>
<column name="k_reg_110">2, 0, 2, 0</column>
<column name="res_addr_reg_276">4, 0, 4, 0</column>
<column name="res_load_reg_97">16, 0, 16, 0</column>
<column name="tmp_2_cast_reg_271">2, 0, 5, 3</column>
<column name="tmp_s_reg_257">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_address0">out, 4, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 8, ap_memory, a, array</column>
<column name="b_address0">out, 4, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 8, ap_memory, b, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
</table>
</item>
</section>
</profile>
