###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 13 17:44:35 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [30]         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  5.185
= Slack Time                   -3.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.517
     = Beginpoint Arrival Time            1.117
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RDATA [30] ^         |         | 0.878 |       |   1.117 |   -1.917 | 
     | \tx_core/axi_master /U85             | A ^ -> Y v                    | INVX1   | 0.671 | 0.612 |   1.729 |   -1.306 | 
     | \tx_core/axi_master /U1839           | A v -> Y ^                    | MUX2X1  | 0.291 | 0.361 |   2.091 |   -0.944 | 
     | \tx_core/axi_master /FE_OFC136_n1534 | A ^ -> Y ^                    | BUFX2   | 0.369 | 0.208 |   2.299 |   -0.736 | 
     | \tx_core/axi_master /U1840           | C ^ -> Y v                    | OAI21X1 | 0.092 | 0.149 |   2.448 |   -0.587 | 
     | \tx_core/axi_master /U1841           | C v -> Y ^                    | AOI21X1 | 0.055 | 0.057 |   2.505 |   -0.530 | 
     | \tx_core/axi_master /U612            | A ^ -> Y v                    | INVX1   | 0.015 | 0.033 |   2.538 |   -0.497 | 
     | \tx_core/axi_master /U613            | A v -> Y ^                    | INVX1   | 0.019 | 0.030 |   2.567 |   -0.468 | 
     | \tx_core/axi_master /U1845           | A ^ -> Y v                    | NAND3X1 | 0.014 | 0.021 |   2.588 |   -0.447 | 
     | \tx_core/axi_master /U711            | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   2.594 |   -0.441 | 
     | \tx_core/axi_master /U712            | A ^ -> Y v                    | INVX1   | 0.113 | 0.147 |   2.741 |   -0.293 | 
     | \tx_core/axi_master /U1846           | C v -> Y ^                    | NOR3X1  | 0.061 | 0.061 |   2.802 |   -0.232 | 
     | \tx_core/axi_master /U51             | B ^ -> Y ^                    | AND2X1  | 0.080 | 0.073 |   2.876 |   -0.159 | 
     | \tx_core/axi_master /U1102           | A ^ -> Y v                    | INVX1   | 0.171 | 0.142 |   3.017 |   -0.017 | 
     | \tx_core/axi_master /U142            | A v -> Y v                    | OR2X1   | 0.027 | 0.072 |   3.089 |    0.055 | 
     | \tx_core/axi_master /U133            | B v -> Y v                    | OR2X2   | 0.200 | 0.156 |   3.246 |    0.211 | 
     | \tx_core/axi_master /U16             | A v -> Y ^                    | INVX1   | 0.503 | 0.432 |   3.678 |    0.643 | 
     | \tx_core/axi_master /U2671           | A ^ -> Y v                    | AOI21X1 | 0.275 | 0.164 |   3.842 |    0.807 | 
     | \tx_core/axi_master /U1544           | A v -> Y ^                    | INVX1   | 0.064 | 0.119 |   3.960 |    0.925 | 
     | \tx_core/axi_master /U102            | A ^ -> Y v                    | INVX1   | 0.119 | 0.107 |   4.067 |    1.032 | 
     | \tx_core/axi_master /U2682           | D v -> Y ^                    | AOI22X1 | 0.102 | 0.084 |   4.150 |    1.116 | 
     | \tx_core/axi_master /U2683           | A ^ -> Y v                    | INVX1   | 0.055 | 0.075 |   4.226 |    1.191 | 
     | \tx_core/axi_master /U169            | A v -> Y ^                    | INVX1   | 0.034 | 0.050 |   4.275 |    1.240 | 
     | \tx_core/axi_master /U2690           | B ^ -> Y ^                    | AND2X2  | 0.164 | 0.051 |   4.326 |    1.291 | 
     | \tx_core/axi_master /U2691           | A ^ -> Y v                    | INVX1   | 0.034 | 0.080 |   4.406 |    1.372 | 
     | \tx_core/axi_master /U2692           | C v -> Y ^                    | NOR3X1  | 0.106 | 0.070 |   4.477 |    1.442 | 
     | \tx_core/axi_master /U63             | A ^ -> Y ^                    | AND2X2  | 0.292 | 0.184 |   4.660 |    1.625 | 
     | \tx_core/axi_master /U182            | A ^ -> Y v                    | INVX1   | 0.043 | 0.112 |   4.772 |    1.737 | 
     | \tx_core/axi_master /U9              | A v -> Y v                    | OR2X2   | 0.201 | 0.145 |   4.917 |    1.883 | 
     | \tx_core/axi_master /U155            | A v -> Y ^                    | INVX1   | 0.240 | 0.262 |   5.180 |    2.145 | 
     |                                      | \memif_pcfifo0.f0_wdata [2] ^ |         | 0.240 | 0.005 |   5.185 |    2.150 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [1] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [30]         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.940
= Slack Time                   -2.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.517
     = Beginpoint Arrival Time            1.117
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RDATA [30] ^         |         | 0.878 |       |   1.117 |   -1.673 | 
     | \tx_core/axi_master /U85             | A ^ -> Y v                    | INVX1   | 0.671 | 0.612 |   1.729 |   -1.061 | 
     | \tx_core/axi_master /U1839           | A v -> Y ^                    | MUX2X1  | 0.291 | 0.361 |   2.091 |   -0.700 | 
     | \tx_core/axi_master /FE_OFC136_n1534 | A ^ -> Y ^                    | BUFX2   | 0.369 | 0.208 |   2.299 |   -0.492 | 
     | \tx_core/axi_master /U1840           | C ^ -> Y v                    | OAI21X1 | 0.092 | 0.149 |   2.448 |   -0.342 | 
     | \tx_core/axi_master /U1841           | C v -> Y ^                    | AOI21X1 | 0.055 | 0.057 |   2.505 |   -0.285 | 
     | \tx_core/axi_master /U612            | A ^ -> Y v                    | INVX1   | 0.015 | 0.033 |   2.538 |   -0.252 | 
     | \tx_core/axi_master /U613            | A v -> Y ^                    | INVX1   | 0.019 | 0.030 |   2.567 |   -0.223 | 
     | \tx_core/axi_master /U1845           | A ^ -> Y v                    | NAND3X1 | 0.014 | 0.021 |   2.588 |   -0.202 | 
     | \tx_core/axi_master /U711            | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   2.594 |   -0.196 | 
     | \tx_core/axi_master /U712            | A ^ -> Y v                    | INVX1   | 0.113 | 0.147 |   2.741 |   -0.049 | 
     | \tx_core/axi_master /U1846           | C v -> Y ^                    | NOR3X1  | 0.061 | 0.061 |   2.802 |    0.012 | 
     | \tx_core/axi_master /U51             | B ^ -> Y ^                    | AND2X1  | 0.080 | 0.073 |   2.876 |    0.085 | 
     | \tx_core/axi_master /U1102           | A ^ -> Y v                    | INVX1   | 0.171 | 0.142 |   3.017 |    0.227 | 
     | \tx_core/axi_master /U142            | A v -> Y v                    | OR2X1   | 0.027 | 0.072 |   3.089 |    0.299 | 
     | \tx_core/axi_master /U133            | B v -> Y v                    | OR2X2   | 0.200 | 0.156 |   3.246 |    0.456 | 
     | \tx_core/axi_master /U16             | A v -> Y ^                    | INVX1   | 0.503 | 0.432 |   3.678 |    0.888 | 
     | \tx_core/axi_master /U2671           | A ^ -> Y v                    | AOI21X1 | 0.275 | 0.164 |   3.842 |    1.051 | 
     | \tx_core/axi_master /U1544           | A v -> Y ^                    | INVX1   | 0.064 | 0.119 |   3.960 |    1.170 | 
     | \tx_core/axi_master /U102            | A ^ -> Y v                    | INVX1   | 0.119 | 0.107 |   4.067 |    1.276 | 
     | \tx_core/axi_master /U2682           | D v -> Y ^                    | AOI22X1 | 0.102 | 0.084 |   4.150 |    1.360 | 
     | \tx_core/axi_master /U2683           | A ^ -> Y v                    | INVX1   | 0.055 | 0.075 |   4.226 |    1.435 | 
     | \tx_core/axi_master /U169            | A v -> Y ^                    | INVX1   | 0.034 | 0.050 |   4.275 |    1.485 | 
     | \tx_core/axi_master /U2690           | B ^ -> Y ^                    | AND2X2  | 0.164 | 0.051 |   4.326 |    1.536 | 
     | \tx_core/axi_master /U2691           | A ^ -> Y v                    | INVX1   | 0.034 | 0.080 |   4.406 |    1.616 | 
     | \tx_core/axi_master /U2692           | C v -> Y ^                    | NOR3X1  | 0.106 | 0.070 |   4.477 |    1.686 | 
     | \tx_core/axi_master /U63             | A ^ -> Y ^                    | AND2X2  | 0.292 | 0.184 |   4.660 |    1.870 | 
     | \tx_core/axi_master /U1505           | A ^ -> Y v                    | INVX1   | 0.254 | 0.271 |   4.931 |    2.141 | 
     |                                      | \memif_pcfifo0.f0_wdata [1] v |         | 0.254 | 0.009 |   4.940 |    2.150 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.868
= Slack Time                   -2.718
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.718 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.642 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.229 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |   -0.291 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^             | BUFX4   | 0.742 | 0.710 |   3.137 |    0.419 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v             | NAND3X1 | 0.118 | 0.107 |   3.244 |    0.526 | 
     | \tx_core/axi_master /U777  | A v -> Y v             | BUFX2   | 0.030 | 0.061 |   3.305 |    0.587 | 
     | \tx_core/axi_master /U279  | B v -> Y v             | OR2X1   | 0.027 | 0.062 |   3.366 |    0.648 | 
     | \tx_core/axi_master /U280  | A v -> Y ^             | INVX4   | 0.908 | 0.165 |   3.531 |    0.813 | 
     | \tx_core/axi_master /U521  | B ^ -> Y ^             | AND2X1  | 0.043 | 0.539 |   4.070 |    1.353 | 
     | \tx_core/axi_master /U520  | A ^ -> Y v             | INVX1   | 0.013 | 0.028 |   4.098 |    1.380 | 
     | \tx_core/axi_master /U3529 | C v -> Y ^             | OAI21X1 | 0.269 | 0.075 |   4.173 |    1.455 | 
     | \tx_core/axi_master /U3530 | C ^ -> Y v             | AOI21X1 | 0.306 | 0.092 |   4.265 |    1.547 | 
     | \tx_core/axi_master /U1117 | A v -> Y v             | BUFX2   | 0.165 | 0.137 |   4.401 |    1.684 | 
     | \tx_core/axi_master /U3531 | C v -> Y ^             | NAND3X1 | 0.587 | 0.430 |   4.831 |    2.113 | 
     |                            | \m_r_ach.ARADDR [20] ^ |         | 0.587 | 0.037 |   4.868 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.862
= Slack Time                   -2.712
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.712 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.637 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.223 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |   -0.286 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v             | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.422 | 
     | \tx_core/axi_master /U778  | A v -> Y v             | BUFX2   | 0.156 | 0.108 |   3.242 |    0.530 | 
     | \tx_core/axi_master /U283  | B v -> Y v             | OR2X1   | 0.021 | 0.075 |   3.317 |    0.605 | 
     | \tx_core/axi_master /U284  | A v -> Y ^             | INVX4   | 0.832 | 0.126 |   3.443 |    0.731 | 
     | \tx_core/axi_master /U519  | B ^ -> Y ^             | AND2X1  | 0.046 | 0.798 |   4.241 |    1.529 | 
     | \tx_core/axi_master /U518  | A ^ -> Y v             | INVX1   | 0.021 | 0.034 |   4.275 |    1.563 | 
     | \tx_core/axi_master /U3524 | C v -> Y ^             | OAI21X1 | 0.271 | 0.076 |   4.351 |    1.639 | 
     | \tx_core/axi_master /U3525 | C ^ -> Y v             | AOI21X1 | 0.352 | 0.116 |   4.468 |    1.755 | 
     | \tx_core/axi_master /U1118 | A v -> Y v             | BUFX2   | 0.169 | 0.118 |   4.586 |    1.874 | 
     | \tx_core/axi_master /U3526 | C v -> Y ^             | NAND3X1 | 0.336 | 0.266 |   4.852 |    2.139 | 
     |                            | \m_r_ach.ARADDR [19] ^ |         | 0.336 | 0.011 |   4.862 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.859
= Slack Time                   -2.709
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -2.709 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.226 | 0.075 |   0.076 |   -2.634 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.220 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 1.085 | 0.938 |   2.427 |   -0.283 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v            | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.425 | 
     | \tx_core/axi_master /U778  | A v -> Y v            | BUFX2   | 0.156 | 0.108 |   3.242 |    0.533 | 
     | \tx_core/axi_master /U281  | B v -> Y v            | OR2X1   | 0.046 | 0.093 |   3.335 |    0.626 | 
     | \tx_core/axi_master /U282  | A v -> Y ^            | INVX4   | 0.873 | 0.175 |   3.510 |    0.801 | 
     | \tx_core/axi_master /U3438 | B ^ -> Y v            | AOI22X1 | 0.531 | 0.601 |   4.111 |    1.402 | 
     | \tx_core/axi_master /U647  | A v -> Y v            | BUFX2   | 0.247 | 0.096 |   4.207 |    1.498 | 
     | \tx_core/axi_master /U3441 | B v -> Y ^            | NAND3X1 | 0.842 | 0.584 |   4.791 |    2.081 | 
     |                            | \m_r_ach.ARADDR [2] ^ |         | 0.854 | 0.069 |   4.859 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.827
= Slack Time                   -2.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.677 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.602 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.188 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |   -0.251 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^             | BUFX4   | 0.742 | 0.710 |   3.137 |    0.460 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v             | NAND3X1 | 0.118 | 0.107 |   3.244 |    0.567 | 
     | \tx_core/axi_master /U777  | A v -> Y v             | BUFX2   | 0.030 | 0.061 |   3.305 |    0.628 | 
     | \tx_core/axi_master /U279  | B v -> Y v             | OR2X1   | 0.027 | 0.062 |   3.366 |    0.689 | 
     | \tx_core/axi_master /U280  | A v -> Y ^             | INVX4   | 0.908 | 0.165 |   3.531 |    0.854 | 
     | \tx_core/axi_master /U537  | B ^ -> Y ^             | AND2X1  | 0.035 | 0.376 |   3.907 |    1.230 | 
     | \tx_core/axi_master /U536  | A ^ -> Y v             | INVX1   | 0.034 | 0.039 |   3.946 |    1.269 | 
     | \tx_core/axi_master /U3569 | C v -> Y ^             | OAI21X1 | 0.177 | 0.045 |   3.991 |    1.314 | 
     | \tx_core/axi_master /U3570 | C ^ -> Y v             | AOI21X1 | 0.296 | 0.102 |   4.094 |    1.417 | 
     | \tx_core/axi_master /U1109 | A v -> Y v             | BUFX2   | 0.130 | 0.108 |   4.201 |    1.524 | 
     | \tx_core/axi_master /U3571 | C v -> Y ^             | NAND3X1 | 0.870 | 0.553 |   4.754 |    2.077 | 
     |                            | \m_r_ach.ARADDR [28] ^ |         | 0.883 | 0.073 |   4.827 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.822
= Slack Time                   -2.672
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.672 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.597 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.183 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |   -0.246 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v             | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.462 | 
     | \tx_core/axi_master /U778  | A v -> Y v             | BUFX2   | 0.156 | 0.108 |   3.242 |    0.570 | 
     | \tx_core/axi_master /U281  | B v -> Y v             | OR2X1   | 0.046 | 0.093 |   3.335 |    0.663 | 
     | \tx_core/axi_master /U282  | A v -> Y ^             | INVX4   | 0.873 | 0.175 |   3.510 |    0.838 | 
     | \tx_core/axi_master /U3572 | B ^ -> Y v             | AOI22X1 | 0.452 | 0.579 |   4.089 |    1.417 | 
     | \tx_core/axi_master /U599  | A v -> Y v             | BUFX2   | 0.218 | 0.111 |   4.200 |    1.528 | 
     | \tx_core/axi_master /U3576 | A v -> Y ^             | NAND3X1 | 0.773 | 0.561 |   4.761 |    2.089 | 
     |                            | \m_r_ach.ARADDR [29] ^ |         | 0.773 | 0.061 |   4.822 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.807
= Slack Time                   -2.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -2.657 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.226 | 0.075 |   0.076 |   -2.582 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.168 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 1.085 | 0.938 |   2.427 |   -0.230 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v            | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.477 | 
     | \tx_core/axi_master /U778  | A v -> Y v            | BUFX2   | 0.156 | 0.108 |   3.242 |    0.585 | 
     | \tx_core/axi_master /U283  | B v -> Y v            | OR2X1   | 0.021 | 0.075 |   3.317 |    0.660 | 
     | \tx_core/axi_master /U284  | A v -> Y ^            | INVX4   | 0.832 | 0.126 |   3.443 |    0.786 | 
     | \tx_core/axi_master /U489  | B ^ -> Y ^            | AND2X1  | 0.040 | 0.809 |   4.252 |    1.595 | 
     | \tx_core/axi_master /U488  | A ^ -> Y v            | INVX1   | 0.024 | 0.034 |   4.285 |    1.628 | 
     | \tx_core/axi_master /U3449 | C v -> Y ^            | OAI21X1 | 0.230 | 0.047 |   4.332 |    1.675 | 
     | \tx_core/axi_master /U3450 | C ^ -> Y v            | AOI21X1 | 0.380 | 0.124 |   4.456 |    1.799 | 
     | \tx_core/axi_master /U1133 | A v -> Y v            | BUFX2   | 0.181 | 0.114 |   4.570 |    1.913 | 
     | \tx_core/axi_master /U3451 | C v -> Y ^            | NAND3X1 | 0.277 | 0.230 |   4.800 |    2.143 | 
     |                            | \m_r_ach.ARADDR [4] ^ |         | 0.277 | 0.007 |   4.807 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.760
= Slack Time                   -2.610
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.610 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.535 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.121 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |   -0.184 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v             | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.524 | 
     | \tx_core/axi_master /U778  | A v -> Y v             | BUFX2   | 0.156 | 0.108 |   3.242 |    0.632 | 
     | \tx_core/axi_master /U283  | B v -> Y v             | OR2X1   | 0.021 | 0.075 |   3.317 |    0.707 | 
     | \tx_core/axi_master /U284  | A v -> Y ^             | INVX4   | 0.832 | 0.126 |   3.443 |    0.833 | 
     | \tx_core/axi_master /U503  | B ^ -> Y ^             | AND2X1  | 0.036 | 0.808 |   4.251 |    1.641 | 
     | \tx_core/axi_master /U502  | A ^ -> Y v             | INVX1   | 0.016 | 0.027 |   4.278 |    1.667 | 
     | \tx_core/axi_master /U3484 | C v -> Y ^             | OAI21X1 | 0.203 | 0.024 |   4.302 |    1.692 | 
     | \tx_core/axi_master /U3485 | C ^ -> Y v             | AOI21X1 | 0.352 | 0.084 |   4.386 |    1.776 | 
     | \tx_core/axi_master /U1126 | A v -> Y v             | BUFX2   | 0.162 | 0.109 |   4.495 |    1.884 | 
     | \tx_core/axi_master /U3486 | C v -> Y ^             | NAND3X1 | 0.326 | 0.255 |   4.750 |    2.140 | 
     |                            | \m_r_ach.ARADDR [11] ^ |         | 0.326 | 0.010 |   4.760 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.747
= Slack Time                   -2.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.597 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.521 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.108 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |   -0.170 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^             | BUFX4   | 0.742 | 0.710 |   3.137 |    0.540 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v             | NAND3X1 | 0.118 | 0.107 |   3.244 |    0.647 | 
     | \tx_core/axi_master /U777  | A v -> Y v             | BUFX2   | 0.030 | 0.061 |   3.305 |    0.708 | 
     | \tx_core/axi_master /U287  | B v -> Y v             | OR2X1   | 0.027 | 0.062 |   3.367 |    0.770 | 
     | \tx_core/axi_master /U288  | A v -> Y ^             | INVX4   | 0.830 | 0.167 |   3.534 |    0.937 | 
     | \tx_core/axi_master /U527  | B ^ -> Y ^             | AND2X1  | 0.051 | 0.602 |   4.136 |    1.539 | 
     | \tx_core/axi_master /U526  | A ^ -> Y v             | INVX1   | 0.023 | 0.036 |   4.172 |    1.576 | 
     | \tx_core/axi_master /U3544 | C v -> Y ^             | OAI21X1 | 0.273 | 0.077 |   4.249 |    1.653 | 
     | \tx_core/axi_master /U3545 | C ^ -> Y v             | AOI21X1 | 0.352 | 0.104 |   4.354 |    1.757 | 
     | \tx_core/axi_master /U1114 | A v -> Y v             | BUFX2   | 0.166 | 0.114 |   4.467 |    1.871 | 
     | \tx_core/axi_master /U3546 | C v -> Y ^             | NAND3X1 | 0.343 | 0.268 |   4.735 |    2.138 | 
     |                            | \m_r_ach.ARADDR [23] ^ |         | 0.343 | 0.012 |   4.747 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.734
= Slack Time                   -2.584
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -2.584 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.226 | 0.075 |   0.076 |   -2.508 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.095 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 1.085 | 0.938 |   2.427 |   -0.157 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v            | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.550 | 
     | \tx_core/axi_master /U778  | A v -> Y v            | BUFX2   | 0.156 | 0.108 |   3.242 |    0.659 | 
     | \tx_core/axi_master /U281  | B v -> Y v            | OR2X1   | 0.046 | 0.093 |   3.335 |    0.752 | 
     | \tx_core/axi_master /U282  | A v -> Y ^            | INVX4   | 0.873 | 0.175 |   3.510 |    0.927 | 
     | \tx_core/axi_master /U499  | B ^ -> Y ^            | AND2X1  | 0.060 | 0.643 |   4.153 |    1.569 | 
     | \tx_core/axi_master /U498  | A ^ -> Y v            | INVX1   | 0.013 | 0.033 |   4.186 |    1.602 | 
     | \tx_core/axi_master /U3474 | C v -> Y ^            | OAI21X1 | 0.206 | 0.026 |   4.212 |    1.628 | 
     | \tx_core/axi_master /U3475 | C ^ -> Y v            | AOI21X1 | 0.363 | 0.097 |   4.309 |    1.725 | 
     | \tx_core/axi_master /U1128 | A v -> Y v            | BUFX2   | 0.172 | 0.114 |   4.422 |    1.839 | 
     | \tx_core/axi_master /U3476 | C v -> Y ^            | NAND3X1 | 0.386 | 0.296 |   4.719 |    2.135 | 
     |                            | \m_r_ach.ARADDR [9] ^ |         | 0.386 | 0.015 |   4.734 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.729
= Slack Time                   -2.579
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.579 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.503 | 
     | FE_OFC46_clks_rst          | A v -> Y ^             | INVX8   | 1.640 | 2.104 |   2.180 |   -0.399 | 
     | \tx_core/axi_master /U1866 | A ^ -> Y v             | INVX1   | 0.837 | 0.728 |   2.908 |    0.329 | 
     | \tx_core/axi_master /U3414 | A v -> Y ^             | NOR3X1  | 0.218 | 0.267 |   3.175 |    0.596 | 
     | \tx_core/axi_master /U285  | B ^ -> Y ^             | AND2X1  | 0.036 | 0.044 |   3.219 |    0.640 | 
     | \tx_core/axi_master /U286  | A ^ -> Y v             | INVX4   | 0.663 | 0.076 |   3.295 |    0.717 | 
     | \tx_core/axi_master /U3499 | A v -> Y ^             | OAI21X1 | 0.309 | 0.834 |   4.129 |    1.551 | 
     | \tx_core/axi_master /U3500 | C ^ -> Y v             | AOI21X1 | 0.349 | 0.114 |   4.244 |    1.665 | 
     | \tx_core/axi_master /U1123 | A v -> Y v             | BUFX2   | 0.159 | 0.107 |   4.350 |    1.771 | 
     | \tx_core/axi_master /U3501 | C v -> Y ^             | NAND3X1 | 0.483 | 0.354 |   4.705 |    2.126 | 
     |                            | \m_r_ach.ARADDR [14] ^ |         | 0.483 | 0.024 |   4.729 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.723
= Slack Time                   -2.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.573 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.497 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.084 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |   -0.146 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^             | BUFX4   | 0.742 | 0.710 |   3.137 |    0.564 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v             | NAND3X1 | 0.118 | 0.107 |   3.244 |    0.671 | 
     | \tx_core/axi_master /U777  | A v -> Y v             | BUFX2   | 0.030 | 0.061 |   3.305 |    0.732 | 
     | \tx_core/axi_master /U287  | B v -> Y v             | OR2X1   | 0.027 | 0.062 |   3.367 |    0.794 | 
     | \tx_core/axi_master /U288  | A v -> Y ^             | INVX4   | 0.830 | 0.167 |   3.534 |    0.961 | 
     | \tx_core/axi_master /U3487 | B ^ -> Y v             | AOI22X1 | 0.421 | 0.385 |   3.919 |    1.347 | 
     | \tx_core/axi_master /U582  | A v -> Y v             | BUFX2   | 0.205 | 0.118 |   4.037 |    1.465 | 
     | \tx_core/axi_master /U3491 | A v -> Y ^             | NAND3X1 | 0.916 | 0.608 |   4.645 |    2.073 | 
     |                            | \m_r_ach.ARADDR [12] ^ |         | 0.933 | 0.077 |   4.723 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.700
= Slack Time                   -2.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -2.550 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.226 | 0.075 |   0.076 |   -2.474 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.061 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 1.085 | 0.938 |   2.427 |   -0.123 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^            | BUFX4   | 0.742 | 0.710 |   3.137 |    0.587 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v            | NAND3X1 | 0.118 | 0.107 |   3.244 |    0.694 | 
     | \tx_core/axi_master /U777  | A v -> Y v            | BUFX2   | 0.030 | 0.061 |   3.305 |    0.755 | 
     | \tx_core/axi_master /U279  | B v -> Y v            | OR2X1   | 0.027 | 0.062 |   3.366 |    0.816 | 
     | \tx_core/axi_master /U280  | A v -> Y ^            | INVX4   | 0.908 | 0.165 |   3.531 |    0.981 | 
     | \tx_core/axi_master /U493  | B ^ -> Y ^            | AND2X1  | 0.067 | 0.528 |   4.059 |    1.509 | 
     | \tx_core/axi_master /U492  | A ^ -> Y v            | INVX1   | 0.030 | 0.047 |   4.106 |    1.556 | 
     | \tx_core/axi_master /U3459 | C v -> Y ^            | OAI21X1 | 0.250 | 0.070 |   4.176 |    1.626 | 
     | \tx_core/axi_master /U3460 | C ^ -> Y v            | AOI21X1 | 0.330 | 0.110 |   4.285 |    1.735 | 
     | \tx_core/axi_master /U1131 | A v -> Y v            | BUFX2   | 0.154 | 0.114 |   4.399 |    1.849 | 
     | \tx_core/axi_master /U3461 | C v -> Y ^            | NAND3X1 | 0.377 | 0.288 |   4.687 |    2.137 | 
     |                            | \m_r_ach.ARADDR [6] ^ |         | 0.377 | 0.013 |   4.700 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.680
= Slack Time                   -2.530
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.530 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.454 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.041 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |   -0.103 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^             | BUFX4   | 0.742 | 0.710 |   3.137 |    0.607 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v             | NAND3X1 | 0.118 | 0.107 |   3.244 |    0.714 | 
     | \tx_core/axi_master /U777  | A v -> Y v             | BUFX2   | 0.030 | 0.061 |   3.305 |    0.775 | 
     | \tx_core/axi_master /U279  | B v -> Y v             | OR2X1   | 0.027 | 0.062 |   3.366 |    0.837 | 
     | \tx_core/axi_master /U280  | A v -> Y ^             | INVX4   | 0.908 | 0.165 |   3.531 |    1.001 | 
     | \tx_core/axi_master /U3507 | B ^ -> Y v             | AOI22X1 | 0.430 | 0.339 |   3.870 |    1.340 | 
     | \tx_core/axi_master /U586  | A v -> Y v             | BUFX2   | 0.206 | 0.111 |   3.981 |    1.452 | 
     | \tx_core/axi_master /U3511 | A v -> Y ^             | NAND3X1 | 0.941 | 0.619 |   4.601 |    2.071 | 
     |                            | \m_r_ach.ARADDR [16] ^ |         | 0.962 | 0.079 |   4.680 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.676
= Slack Time                   -2.526
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -2.526 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.226 | 0.075 |   0.076 |   -2.451 | 
     | FE_OFC46_clks_rst          | A v -> Y ^            | INVX8   | 1.640 | 2.104 |   2.180 |   -0.347 | 
     | \tx_core/axi_master /U1866 | A ^ -> Y v            | INVX1   | 0.837 | 0.728 |   2.908 |    0.381 | 
     | \tx_core/axi_master /U3414 | A v -> Y ^            | NOR3X1  | 0.218 | 0.267 |   3.175 |    0.648 | 
     | \tx_core/axi_master /U285  | B ^ -> Y ^            | AND2X1  | 0.036 | 0.044 |   3.219 |    0.693 | 
     | \tx_core/axi_master /U286  | A ^ -> Y v            | INVX4   | 0.663 | 0.076 |   3.295 |    0.769 | 
     | \tx_core/axi_master /U3434 | A v -> Y ^            | OAI21X1 | 0.303 | 0.852 |   4.148 |    1.622 | 
     | \tx_core/axi_master /U3435 | C ^ -> Y v            | AOI21X1 | 0.353 | 0.113 |   4.261 |    1.734 | 
     | \tx_core/axi_master /U1136 | A v -> Y v            | BUFX2   | 0.166 | 0.113 |   4.374 |    1.848 | 
     | \tx_core/axi_master /U3436 | C v -> Y ^            | NAND3X1 | 0.375 | 0.288 |   4.662 |    2.136 | 
     |                            | \m_r_ach.ARADDR [1] ^ |         | 0.375 | 0.014 |   4.676 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [6] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.674
= Slack Time                   -2.524
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^            |         | 0.281 |       |   0.787 |   -1.736 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                    | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.496 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.406 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   1.268 |   -1.256 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.188 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   1.401 |   -1.123 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.073 | 0.060 |   1.461 |   -1.062 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.957 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.601 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   2.235 |   -0.288 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   2.457 |   -0.066 | 
     | \tx_core/axi_master /U2723 | S ^ -> Y ^                    | MUX2X1  | 0.575 | 2.210 |   4.667 |    2.144 | 
     |                            | \memif_pdfifo2.f0_wdata [6] ^ |         | 0.575 | 0.006 |   4.674 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.665
= Slack Time                   -2.515
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.515 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.439 | 
     | FE_OFC46_clks_rst          | A v -> Y ^             | INVX8   | 1.640 | 2.104 |   2.180 |   -0.335 | 
     | \tx_core/axi_master /U1866 | A ^ -> Y v             | INVX1   | 0.837 | 0.728 |   2.908 |    0.393 | 
     | \tx_core/axi_master /U3414 | A v -> Y ^             | NOR3X1  | 0.218 | 0.267 |   3.175 |    0.660 | 
     | \tx_core/axi_master /U285  | B ^ -> Y ^             | AND2X1  | 0.036 | 0.044 |   3.219 |    0.704 | 
     | \tx_core/axi_master /U286  | A ^ -> Y v             | INVX4   | 0.663 | 0.076 |   3.295 |    0.781 | 
     | \tx_core/axi_master /U3504 | A v -> Y ^             | OAI21X1 | 0.317 | 0.820 |   4.115 |    1.601 | 
     | \tx_core/axi_master /U3505 | C ^ -> Y v             | AOI21X1 | 0.354 | 0.119 |   4.235 |    1.720 | 
     | \tx_core/axi_master /U1122 | A v -> Y v             | BUFX2   | 0.168 | 0.115 |   4.350 |    1.835 | 
     | \tx_core/axi_master /U3506 | C v -> Y ^             | NAND3X1 | 0.390 | 0.298 |   4.648 |    2.134 | 
     |                            | \m_r_ach.ARADDR [15] ^ |         | 0.390 | 0.016 |   4.665 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.661
= Slack Time                   -2.511
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -2.511 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.226 | 0.075 |   0.076 |   -2.436 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 1.341 | 1.413 |   1.489 |   -1.022 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 1.085 | 0.938 |   2.427 |   -0.085 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^            | BUFX4   | 0.742 | 0.710 |   3.137 |    0.626 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v            | NAND3X1 | 0.118 | 0.107 |   3.244 |    0.733 | 
     | \tx_core/axi_master /U777  | A v -> Y v            | BUFX2   | 0.030 | 0.061 |   3.305 |    0.793 | 
     | \tx_core/axi_master /U287  | B v -> Y v            | OR2X1   | 0.027 | 0.062 |   3.367 |    0.856 | 
     | \tx_core/axi_master /U288  | A v -> Y ^            | INVX4   | 0.830 | 0.167 |   3.534 |    1.023 | 
     | \tx_core/axi_master /U481  | B ^ -> Y ^            | AND2X1  | 0.045 | 0.566 |   4.100 |    1.588 | 
     | \tx_core/axi_master /U480  | A ^ -> Y v            | INVX1   | 0.019 | 0.032 |   4.132 |    1.621 | 
     | \tx_core/axi_master /U3429 | C v -> Y ^            | OAI21X1 | 0.204 | 0.029 |   4.161 |    1.649 | 
     | \tx_core/axi_master /U3430 | C ^ -> Y v            | AOI21X1 | 0.361 | 0.105 |   4.265 |    1.754 | 
     | \tx_core/axi_master /U1137 | A v -> Y v            | BUFX2   | 0.166 | 0.109 |   4.374 |    1.863 | 
     | \tx_core/axi_master /U3431 | C v -> Y ^            | NAND3X1 | 0.355 | 0.275 |   4.650 |    2.139 | 
     |                            | \m_r_ach.ARADDR [0] ^ |         | 0.355 | 0.011 |   4.661 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.661
= Slack Time                   -2.511
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.511 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.435 | 
     | FE_OFC46_clks_rst          | A v -> Y ^             | INVX8   | 1.640 | 2.104 |   2.180 |   -0.331 | 
     | \tx_core/axi_master /U1866 | A ^ -> Y v             | INVX1   | 0.837 | 0.728 |   2.908 |    0.397 | 
     | \tx_core/axi_master /U3414 | A v -> Y ^             | NOR3X1  | 0.218 | 0.267 |   3.175 |    0.664 | 
     | \tx_core/axi_master /U285  | B ^ -> Y ^             | AND2X1  | 0.036 | 0.044 |   3.219 |    0.709 | 
     | \tx_core/axi_master /U286  | A ^ -> Y v             | INVX4   | 0.663 | 0.076 |   3.295 |    0.785 | 
     | \tx_core/axi_master /U3584 | A v -> Y ^             | OAI21X1 | 0.242 | 0.793 |   4.089 |    1.578 | 
     | \tx_core/axi_master /U3585 | C ^ -> Y v             | AOI21X1 | 0.386 | 0.135 |   4.224 |    1.713 | 
     | \tx_core/axi_master /U1106 | A v -> Y v             | BUFX2   | 0.185 | 0.117 |   4.340 |    1.830 | 
     | \tx_core/axi_master /U3586 | C v -> Y ^             | NAND3X1 | 0.393 | 0.304 |   4.645 |    2.134 | 
     |                            | \m_r_ach.ARADDR [31] ^ |         | 0.393 | 0.016 |   4.661 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [15] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.656
= Slack Time                   -2.506
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^             |         | 0.281 |       |   0.787 |   -1.719 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                     | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.478 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.388 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   1.268 |   -1.238 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.171 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   1.401 |   -1.105 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.073 | 0.060 |   1.461 |   -1.045 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.940 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.583 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   2.235 |   -0.271 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   2.457 |   -0.049 | 
     | \tx_core/axi_master /U2741 | S ^ -> Y ^                     | MUX2X1  | 0.559 | 2.194 |   4.651 |    2.145 | 
     |                            | \memif_pdfifo2.f0_wdata [15] ^ |         | 0.559 | 0.005 |   4.656 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.648
= Slack Time                   -2.498
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^            |         | 0.281 |       |   0.787 |   -1.711 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                    | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.471 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.381 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   1.268 |   -1.230 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.163 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   1.401 |   -1.098 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.073 | 0.060 |   1.461 |   -1.037 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.932 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.576 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   2.235 |   -0.263 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   2.457 |   -0.041 | 
     | \tx_core/axi_master /U2729 | S ^ -> Y ^                    | MUX2X1  | 0.552 | 2.186 |   4.643 |    2.145 | 
     |                            | \memif_pdfifo2.f0_wdata [9] ^ |         | 0.552 | 0.005 |   4.648 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.625
= Slack Time                   -2.475
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -2.475 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.226 | 0.075 |   0.076 |   -2.400 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 1.341 | 1.413 |   1.489 |   -0.986 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 1.085 | 0.938 |   2.427 |   -0.049 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v            | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.659 | 
     | \tx_core/axi_master /U778  | A v -> Y v            | BUFX2   | 0.156 | 0.108 |   3.242 |    0.767 | 
     | \tx_core/axi_master /U281  | B v -> Y v            | OR2X1   | 0.046 | 0.093 |   3.335 |    0.860 | 
     | \tx_core/axi_master /U282  | A v -> Y ^            | INVX4   | 0.873 | 0.175 |   3.510 |    1.035 | 
     | \tx_core/axi_master /U3443 | B ^ -> Y v            | AOI22X1 | 0.561 | 0.617 |   4.127 |    1.652 | 
     | \tx_core/axi_master /U648  | A v -> Y v            | BUFX2   | 0.241 | 0.069 |   4.196 |    1.721 | 
     | \tx_core/axi_master /U3446 | B v -> Y ^            | NAND3X1 | 0.506 | 0.402 |   4.598 |    2.123 | 
     |                            | \m_r_ach.ARADDR [3] ^ |         | 0.506 | 0.027 |   4.625 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [4] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.616
= Slack Time                   -2.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [0] ^            |         | 0.281 |       |   0.787 |   -1.679 | 
     | \tx_core/axi_master /U1561                         | A ^ -> Y v                    | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.438 | 
     | \tx_core/axi_master /U28                           | B v -> Y v                    | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.348 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   1.268 |   -1.198 | 
     | \tx_core/axi_master /U159                          | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.130 | 
     | \tx_core/axi_master /U1562                         | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   1.401 |   -1.065 | 
     | \tx_core/axi_master /U1563                         | C v -> Y ^                    | AOI21X1 | 0.073 | 0.060 |   1.461 |   -1.005 | 
     | \tx_core/axi_master /U170                          | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.899 | 
     | \tx_core/axi_master /U193                          | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.543 | 
     | \tx_core/axi_master /U1567                         | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   2.235 |   -0.230 | 
     | \tx_core/axi_master /U22                           | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   2.457 |   -0.008 | 
     | \tx_core/axi_master /U2719                         | S ^ -> Y ^                    | MUX2X1  | 0.379 | 2.062 |   4.519 |    2.054 | 
     | \tx_core/axi_master /FE_OFC103_memif_pdfifo2_f0_wd | A ^ -> Y ^                    | BUFX2   | 0.178 | 0.091 |   4.610 |    2.144 | 
     | ata_4_                                             |                               |         |       |       |         |          | 
     |                                                    | \memif_pdfifo2.f0_wdata [4] ^ |         | 0.178 | 0.006 |   4.616 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.615
= Slack Time                   -2.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.465 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.390 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -0.976 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |   -0.039 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^             | BUFX4   | 0.742 | 0.710 |   3.137 |    0.671 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v             | NAND3X1 | 0.118 | 0.107 |   3.244 |    0.779 | 
     | \tx_core/axi_master /U777  | A v -> Y v             | BUFX2   | 0.030 | 0.061 |   3.305 |    0.839 | 
     | \tx_core/axi_master /U279  | B v -> Y v             | OR2X1   | 0.027 | 0.062 |   3.366 |    0.901 | 
     | \tx_core/axi_master /U280  | A v -> Y ^             | INVX4   | 0.908 | 0.165 |   3.531 |    1.066 | 
     | \tx_core/axi_master /U3578 | B ^ -> Y v             | AOI22X1 | 0.392 | 0.283 |   3.814 |    1.349 | 
     | \tx_core/axi_master /U675  | A v -> Y v             | BUFX2   | 0.186 | 0.111 |   3.925 |    1.460 | 
     | \tx_core/axi_master /U3581 | B v -> Y ^             | NAND3X1 | 0.950 | 0.610 |   4.535 |    2.070 | 
     |                            | \m_r_ach.ARADDR [30] ^ |         | 0.974 | 0.080 |   4.615 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.610
= Slack Time                   -2.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -2.460 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.226 | 0.075 |   0.076 |   -2.385 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 1.341 | 1.413 |   1.489 |   -0.971 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 1.085 | 0.938 |   2.427 |   -0.034 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v            | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.674 | 
     | \tx_core/axi_master /U778  | A v -> Y v            | BUFX2   | 0.156 | 0.108 |   3.242 |    0.782 | 
     | \tx_core/axi_master /U283  | B v -> Y v            | OR2X1   | 0.021 | 0.075 |   3.317 |    0.857 | 
     | \tx_core/axi_master /U284  | A v -> Y ^            | INVX4   | 0.832 | 0.126 |   3.443 |    0.983 | 
     | \tx_core/axi_master /U497  | B ^ -> Y ^            | AND2X1  | 0.041 | 0.498 |   3.941 |    1.481 | 
     | \tx_core/axi_master /U496  | A ^ -> Y v            | INVX1   | 0.023 | 0.034 |   3.975 |    1.514 | 
     | \tx_core/axi_master /U3469 | C v -> Y ^            | OAI21X1 | 0.270 | 0.079 |   4.054 |    1.593 | 
     | \tx_core/axi_master /U3470 | C ^ -> Y v            | AOI21X1 | 0.325 | 0.114 |   4.168 |    1.707 | 
     | \tx_core/axi_master /U1129 | A v -> Y v            | BUFX2   | 0.148 | 0.110 |   4.278 |    1.817 | 
     | \tx_core/axi_master /U3471 | C v -> Y ^            | NAND3X1 | 0.426 | 0.317 |   4.594 |    2.134 | 
     |                            | \m_r_ach.ARADDR [8] ^ |         | 0.426 | 0.016 |   4.610 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [23] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.608
= Slack Time                   -2.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^             |         | 0.281 |       |   0.787 |   -1.671 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                     | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.430 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.340 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   1.268 |   -1.190 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.123 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   1.401 |   -1.057 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.997 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.892 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.535 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   2.235 |   -0.223 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   2.457 |   -0.000 | 
     | \tx_core/axi_master /U2757 | S ^ -> Y ^                     | MUX2X1  | 0.503 | 2.148 |   4.605 |    2.148 | 
     |                            | \memif_pdfifo2.f0_wdata [23] ^ |         | 0.503 | 0.003 |   4.608 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.605
= Slack Time                   -2.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -2.455 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.226 | 0.075 |   0.076 |   -2.380 | 
     | FE_OFC46_clks_rst          | A v -> Y ^            | INVX8   | 1.640 | 2.104 |   2.180 |   -0.275 | 
     | \tx_core/axi_master /U1866 | A ^ -> Y v            | INVX1   | 0.837 | 0.728 |   2.908 |    0.452 | 
     | \tx_core/axi_master /U3414 | A v -> Y ^            | NOR3X1  | 0.218 | 0.267 |   3.175 |    0.719 | 
     | \tx_core/axi_master /U285  | B ^ -> Y ^            | AND2X1  | 0.036 | 0.044 |   3.219 |    0.764 | 
     | \tx_core/axi_master /U286  | A ^ -> Y v            | INVX4   | 0.663 | 0.076 |   3.295 |    0.840 | 
     | \tx_core/axi_master /U3454 | A v -> Y ^            | OAI21X1 | 0.252 | 0.714 |   4.010 |    1.554 | 
     | \tx_core/axi_master /U3455 | C ^ -> Y v            | AOI21X1 | 0.347 | 0.109 |   4.118 |    1.663 | 
     | \tx_core/axi_master /U1132 | A v -> Y v            | BUFX2   | 0.159 | 0.108 |   4.227 |    1.771 | 
     | \tx_core/axi_master /U3456 | C v -> Y ^            | NAND3X1 | 0.483 | 0.354 |   4.581 |    2.126 | 
     |                            | \m_r_ach.ARADDR [5] ^ |         | 0.483 | 0.024 |   4.605 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.603
= Slack Time                   -2.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.453 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.377 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -0.964 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |   -0.026 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v             | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.681 | 
     | \tx_core/axi_master /U778  | A v -> Y v             | BUFX2   | 0.156 | 0.108 |   3.242 |    0.790 | 
     | \tx_core/axi_master /U283  | B v -> Y v             | OR2X1   | 0.021 | 0.075 |   3.317 |    0.865 | 
     | \tx_core/axi_master /U284  | A v -> Y ^             | INVX4   | 0.832 | 0.126 |   3.443 |    0.990 | 
     | \tx_core/axi_master /U515  | B ^ -> Y ^             | AND2X1  | 0.052 | 0.480 |   3.923 |    1.470 | 
     | \tx_core/axi_master /U514  | A ^ -> Y v             | INVX1   | 0.028 | 0.040 |   3.963 |    1.510 | 
     | \tx_core/axi_master /U3514 | C v -> Y ^             | OAI21X1 | 0.289 | 0.094 |   4.057 |    1.604 | 
     | \tx_core/axi_master /U3515 | C ^ -> Y v             | AOI21X1 | 0.352 | 0.124 |   4.181 |    1.728 | 
     | \tx_core/axi_master /U1120 | A v -> Y v             | BUFX2   | 0.168 | 0.117 |   4.298 |    1.845 | 
     | \tx_core/axi_master /U3516 | C v -> Y ^             | NAND3X1 | 0.377 | 0.293 |   4.590 |    2.137 | 
     |                            | \m_r_ach.ARADDR [17] ^ |         | 0.377 | 0.013 |   4.603 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.599
= Slack Time                   -2.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^             |         | 0.281 |       |   0.787 |   -1.661 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                     | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.421 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.331 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   1.268 |   -1.181 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.113 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   1.401 |   -1.048 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.987 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.882 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.526 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   2.235 |   -0.213 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   2.457 |    0.009 | 
     | \tx_core/axi_master /U2755 | S ^ -> Y ^                     | MUX2X1  | 0.504 | 2.139 |   4.596 |    2.148 | 
     |                            | \memif_pdfifo2.f0_wdata [22] ^ |         | 0.504 | 0.003 |   4.599 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.584
= Slack Time                   -2.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.434 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.359 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -0.945 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |   -0.008 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v             | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.700 | 
     | \tx_core/axi_master /U778  | A v -> Y v             | BUFX2   | 0.156 | 0.108 |   3.242 |    0.808 | 
     | \tx_core/axi_master /U281  | B v -> Y v             | OR2X1   | 0.046 | 0.093 |   3.335 |    0.901 | 
     | \tx_core/axi_master /U282  | A v -> Y ^             | INVX4   | 0.873 | 0.175 |   3.510 |    1.076 | 
     | \tx_core/axi_master /U533  | B ^ -> Y ^             | AND2X1  | 0.051 | 0.412 |   3.922 |    1.488 | 
     | \tx_core/axi_master /U532  | A ^ -> Y v             | INVX1   | 0.028 | 0.040 |   3.962 |    1.528 | 
     | \tx_core/axi_master /U3559 | C v -> Y ^             | OAI21X1 | 0.191 | 0.038 |   4.000 |    1.566 | 
     | \tx_core/axi_master /U3560 | C ^ -> Y v             | AOI21X1 | 0.324 | 0.109 |   4.110 |    1.675 | 
     | \tx_core/axi_master /U1111 | A v -> Y v             | BUFX2   | 0.150 | 0.114 |   4.223 |    1.789 | 
     | \tx_core/axi_master /U3561 | C v -> Y ^             | NAND3X1 | 0.464 | 0.341 |   4.565 |    2.131 | 
     |                            | \m_r_ach.ARADDR [26] ^ |         | 0.464 | 0.019 |   4.584 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.582
= Slack Time                   -2.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.432 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.357 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -0.943 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |   -0.006 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v             | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.702 | 
     | \tx_core/axi_master /U778  | A v -> Y v             | BUFX2   | 0.156 | 0.108 |   3.242 |    0.810 | 
     | \tx_core/axi_master /U281  | B v -> Y v             | OR2X1   | 0.046 | 0.093 |   3.335 |    0.903 | 
     | \tx_core/axi_master /U282  | A v -> Y ^             | INVX4   | 0.873 | 0.175 |   3.510 |    1.078 | 
     | \tx_core/axi_master /U3552 | D ^ -> Y v             | AOI22X1 | 0.471 | 0.553 |   4.063 |    1.631 | 
     | \tx_core/axi_master /U595  | A v -> Y v             | BUFX2   | 0.220 | 0.102 |   4.165 |    1.733 | 
     | \tx_core/axi_master /U3556 | A v -> Y ^             | NAND3X1 | 0.491 | 0.392 |   4.557 |    2.125 | 
     |                            | \m_r_ach.ARADDR [25] ^ |         | 0.491 | 0.025 |   4.582 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [10] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.572
= Slack Time                   -2.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^             |         | 0.281 |       |   0.787 |   -1.634 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                     | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.394 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.304 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   1.268 |   -1.154 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.086 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   1.401 |   -1.021 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.960 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.855 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.499 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   2.235 |   -0.186 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   2.457 |    0.036 | 
     | \tx_core/axi_master /U2731 | S ^ -> Y ^                     | MUX2X1  | 0.458 | 2.113 |   4.570 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [10] ^ |         | 0.458 | 0.001 |   4.572 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.567
= Slack Time                   -2.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.417 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.342 | 
     | FE_OFC46_clks_rst          | A v -> Y ^             | INVX8   | 1.640 | 2.104 |   2.180 |   -0.237 | 
     | \tx_core/axi_master /U1866 | A ^ -> Y v             | INVX1   | 0.837 | 0.728 |   2.908 |    0.490 | 
     | \tx_core/axi_master /U3414 | A v -> Y ^             | NOR3X1  | 0.218 | 0.267 |   3.175 |    0.757 | 
     | \tx_core/axi_master /U285  | B ^ -> Y ^             | AND2X1  | 0.036 | 0.044 |   3.219 |    0.802 | 
     | \tx_core/axi_master /U286  | A ^ -> Y v             | INVX4   | 0.663 | 0.076 |   3.295 |    0.878 | 
     | \tx_core/axi_master /U3519 | A v -> Y ^             | OAI21X1 | 0.280 | 0.836 |   4.132 |    1.714 | 
     | \tx_core/axi_master /U3520 | C ^ -> Y v             | AOI21X1 | 0.350 | 0.104 |   4.235 |    1.818 | 
     | \tx_core/axi_master /U1119 | A v -> Y v             | BUFX2   | 0.171 | 0.122 |   4.357 |    1.940 | 
     | \tx_core/axi_master /U3521 | C v -> Y ^             | NAND3X1 | 0.234 | 0.206 |   4.563 |    2.145 | 
     |                            | \m_r_ach.ARADDR [18] ^ |         | 0.234 | 0.005 |   4.567 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [11] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.563
= Slack Time                   -2.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^             |         | 0.281 |       |   0.787 |   -1.626 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                     | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.385 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.295 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   1.268 |   -1.145 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.078 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   1.401 |   -1.012 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.952 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.847 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.490 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   2.235 |   -0.178 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   2.457 |    0.044 | 
     | \tx_core/axi_master /U2733 | S ^ -> Y ^                     | MUX2X1  | 0.477 | 2.104 |   4.561 |    2.148 | 
     |                            | \memif_pdfifo2.f0_wdata [11] ^ |         | 0.477 | 0.002 |   4.563 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.559
= Slack Time                   -2.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^            |         | 0.281 |       |   0.787 |   -1.622 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                    | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.381 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.291 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   1.268 |   -1.141 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.074 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   1.401 |   -1.008 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.948 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.843 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.486 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   2.235 |   -0.174 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   2.457 |    0.049 | 
     | \tx_core/axi_master /U2713 | S ^ -> Y ^                    | MUX2X1  | 0.466 | 2.100 |   4.557 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [1] ^ |         | 0.466 | 0.001 |   4.559 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [3] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.557
= Slack Time                   -2.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^            |         | 0.281 |       |   0.787 |   -1.619 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                    | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.379 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.289 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   1.268 |   -1.139 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.071 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   1.401 |   -1.006 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.945 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.840 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.484 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   2.235 |   -0.171 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   2.457 |    0.051 | 
     | \tx_core/axi_master /U2717 | S ^ -> Y ^                    | MUX2X1  | 0.588 | 2.093 |   4.550 |    2.144 | 
     |                            | \memif_pdfifo2.f0_wdata [3] ^ |         | 0.588 | 0.006 |   4.557 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.543
= Slack Time                   -2.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.393 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.317 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 1.341 | 1.413 |   1.489 |   -0.904 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 1.085 | 0.938 |   2.427 |    0.034 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v             | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.741 | 
     | \tx_core/axi_master /U778  | A v -> Y v             | BUFX2   | 0.156 | 0.108 |   3.242 |    0.850 | 
     | \tx_core/axi_master /U281  | B v -> Y v             | OR2X1   | 0.046 | 0.093 |   3.335 |    0.943 | 
     | \tx_core/axi_master /U282  | A v -> Y ^             | INVX4   | 0.873 | 0.175 |   3.510 |    1.117 | 
     | \tx_core/axi_master /U3548 | D ^ -> Y v             | AOI22X1 | 0.479 | 0.564 |   4.074 |    1.681 | 
     | \tx_core/axi_master /U669  | A v -> Y v             | BUFX2   | 0.221 | 0.098 |   4.172 |    1.779 | 
     | \tx_core/axi_master /U3551 | B v -> Y ^             | NAND3X1 | 0.434 | 0.352 |   4.523 |    2.131 | 
     |                            | \m_r_ach.ARADDR [24] ^ |         | 0.434 | 0.019 |   4.543 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [20] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.542
= Slack Time                   -2.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^             |         | 0.281 |       |   0.787 |   -1.605 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                     | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.364 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.274 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   1.268 |   -1.124 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.056 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   1.401 |   -0.991 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.931 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.825 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.469 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   2.235 |   -0.156 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   2.457 |    0.066 | 
     | \tx_core/axi_master /U2751 | S ^ -> Y ^                     | MUX2X1  | 0.530 | 2.081 |   4.538 |    2.146 | 
     |                            | \memif_pdfifo2.f0_wdata [20] ^ |         | 0.530 | 0.004 |   4.542 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [19] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.541
= Slack Time                   -2.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^             |         | 0.281 |       |   0.787 |   -1.604 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                     | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.364 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.274 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   1.268 |   -1.123 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.056 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   1.401 |   -0.990 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.930 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.825 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.469 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   2.235 |   -0.156 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   2.457 |    0.066 | 
     | \tx_core/axi_master /U2749 | S ^ -> Y ^                     | MUX2X1  | 0.491 | 2.082 |   4.540 |    2.148 | 
     |                            | \memif_pdfifo2.f0_wdata [19] ^ |         | 0.491 | 0.002 |   4.541 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.538
= Slack Time                   -2.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.388 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.313 | 
     | FE_OFC46_clks_rst          | A v -> Y ^             | INVX8   | 1.640 | 2.104 |   2.180 |   -0.208 | 
     | \tx_core/axi_master /U1866 | A ^ -> Y v             | INVX1   | 0.837 | 0.728 |   2.908 |    0.520 | 
     | \tx_core/axi_master /U3414 | A v -> Y ^             | NOR3X1  | 0.218 | 0.267 |   3.175 |    0.787 | 
     | \tx_core/axi_master /U285  | B ^ -> Y ^             | AND2X1  | 0.036 | 0.044 |   3.219 |    0.831 | 
     | \tx_core/axi_master /U286  | A ^ -> Y v             | INVX4   | 0.663 | 0.076 |   3.295 |    0.907 | 
     | \tx_core/axi_master /U3534 | A v -> Y ^             | OAI21X1 | 0.224 | 0.802 |   4.097 |    1.709 | 
     | \tx_core/axi_master /U3535 | C ^ -> Y v             | AOI21X1 | 0.366 | 0.106 |   4.203 |    1.815 | 
     | \tx_core/axi_master /U1116 | A v -> Y v             | BUFX2   | 0.180 | 0.123 |   4.326 |    1.938 | 
     | \tx_core/axi_master /U3536 | C v -> Y ^             | NAND3X1 | 0.238 | 0.207 |   4.533 |    2.145 | 
     |                            | \m_r_ach.ARADDR [21] ^ |         | 0.238 | 0.005 |   4.538 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.536
= Slack Time                   -2.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -2.386 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.226 | 0.075 |   0.076 |   -2.311 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 1.341 | 1.413 |   1.489 |   -0.897 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 1.085 | 0.938 |   2.427 |    0.040 | 
     | \tx_core/axi_master /U3417 | A ^ -> Y v            | NAND3X1 | 0.342 | 0.707 |   3.134 |    0.748 | 
     | \tx_core/axi_master /U778  | A v -> Y v            | BUFX2   | 0.156 | 0.108 |   3.242 |    0.856 | 
     | \tx_core/axi_master /U281  | B v -> Y v            | OR2X1   | 0.046 | 0.093 |   3.335 |    0.949 | 
     | \tx_core/axi_master /U282  | A v -> Y ^            | INVX4   | 0.873 | 0.175 |   3.510 |    1.124 | 
     | \tx_core/axi_master /U3463 | B ^ -> Y v            | AOI22X1 | 0.501 | 0.580 |   4.090 |    1.704 | 
     | \tx_core/axi_master /U652  | A v -> Y v            | BUFX2   | 0.225 | 0.087 |   4.177 |    1.791 | 
     | \tx_core/axi_master /U3466 | B v -> Y ^            | NAND3X1 | 0.419 | 0.343 |   4.521 |    2.134 | 
     |                            | \m_r_ach.ARADDR [7] ^ |         | 0.419 | 0.016 |   4.536 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.533
= Slack Time                   -2.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^             |         | 0.281 |       |   0.787 |   -1.596 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                     | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.355 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.265 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   1.268 |   -1.115 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.047 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   1.401 |   -0.982 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.922 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.816 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.460 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   2.235 |   -0.147 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   2.457 |    0.075 | 
     | \tx_core/axi_master /U2737 | S ^ -> Y ^                     | MUX2X1  | 0.495 | 2.073 |   4.531 |    2.148 | 
     |                            | \memif_pdfifo2.f0_wdata [13] ^ |         | 0.495 | 0.002 |   4.533 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.531
= Slack Time                   -2.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.381 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.305 | 
     | FE_OFC46_clks_rst          | A v -> Y ^             | INVX8   | 1.640 | 2.104 |   2.180 |   -0.201 | 
     | \tx_core/axi_master /U1866 | A ^ -> Y v             | INVX1   | 0.837 | 0.728 |   2.908 |    0.527 | 
     | \tx_core/axi_master /U3414 | A v -> Y ^             | NOR3X1  | 0.218 | 0.267 |   3.175 |    0.794 | 
     | \tx_core/axi_master /U285  | B ^ -> Y ^             | AND2X1  | 0.036 | 0.044 |   3.219 |    0.838 | 
     | \tx_core/axi_master /U286  | A ^ -> Y v             | INVX4   | 0.663 | 0.076 |   3.295 |    0.914 | 
     | \tx_core/axi_master /U3479 | A v -> Y ^             | OAI21X1 | 0.218 | 0.803 |   4.098 |    1.717 | 
     | \tx_core/axi_master /U3480 | C ^ -> Y v             | AOI21X1 | 0.346 | 0.081 |   4.179 |    1.798 | 
     | \tx_core/axi_master /U1127 | A v -> Y v             | BUFX2   | 0.155 | 0.103 |   4.282 |    1.902 | 
     | \tx_core/axi_master /U3481 | C v -> Y ^             | NAND3X1 | 0.305 | 0.239 |   4.522 |    2.141 | 
     |                            | \m_r_ach.ARADDR [10] ^ |         | 0.305 | 0.009 |   4.531 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [12] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.522
= Slack Time                   -2.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^             |         | 0.281 |       |   0.787 |   -1.585 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                     | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.344 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.254 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   1.268 |   -1.104 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.036 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   1.401 |   -0.971 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.911 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.805 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.449 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   2.235 |   -0.136 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   2.457 |    0.086 | 
     | \tx_core/axi_master /U2735 | S ^ -> Y ^                     | MUX2X1  | 0.454 | 2.063 |   4.520 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [12] ^ |         | 0.454 | 0.001 |   4.522 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.521
= Slack Time                   -2.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.371 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.296 | 
     | FE_OFC46_clks_rst          | A v -> Y ^             | INVX8   | 1.640 | 2.104 |   2.180 |   -0.191 | 
     | \tx_core/axi_master /U1866 | A ^ -> Y v             | INVX1   | 0.837 | 0.728 |   2.908 |    0.537 | 
     | \tx_core/axi_master /U3414 | A v -> Y ^             | NOR3X1  | 0.218 | 0.267 |   3.175 |    0.804 | 
     | \tx_core/axi_master /U285  | B ^ -> Y ^             | AND2X1  | 0.036 | 0.044 |   3.219 |    0.848 | 
     | \tx_core/axi_master /U286  | A ^ -> Y v             | INVX4   | 0.663 | 0.076 |   3.295 |    0.924 | 
     | \tx_core/axi_master /U3539 | A v -> Y ^             | OAI21X1 | 0.225 | 0.804 |   4.100 |    1.729 | 
     | \tx_core/axi_master /U3540 | C ^ -> Y v             | AOI21X1 | 0.369 | 0.110 |   4.209 |    1.838 | 
     | \tx_core/axi_master /U1115 | A v -> Y v             | BUFX2   | 0.169 | 0.107 |   4.316 |    1.945 | 
     | \tx_core/axi_master /U3541 | C v -> Y ^             | NAND3X1 | 0.231 | 0.200 |   4.516 |    2.145 | 
     |                            | \m_r_ach.ARADDR [22] ^ |         | 0.231 | 0.005 |   4.521 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [0] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.518
= Slack Time                   -2.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^            |         | 0.281 |       |   0.787 |   -1.581 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                    | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.340 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.250 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.212 | 0.150 |   1.268 |   -1.100 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.033 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.064 | 0.065 |   1.401 |   -0.967 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.907 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.802 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                    | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.445 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                    | INVX1   | 0.304 | 0.313 |   2.235 |   -0.133 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                    | INVX8   | 0.799 | 0.222 |   2.457 |    0.089 | 
     | \tx_core/axi_master /U2711 | S ^ -> Y ^                    | MUX2X1  | 0.490 | 2.058 |   4.516 |    2.148 | 
     |                            | \memif_pdfifo2.f0_wdata [0] ^ |         | 0.490 | 0.002 |   4.518 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [25] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.514
= Slack Time                   -2.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^             |         | 0.281 |       |   0.787 |   -1.577 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                     | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.336 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.246 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   1.268 |   -1.096 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.029 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   1.401 |   -0.963 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.903 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.798 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.441 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   2.235 |   -0.129 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   2.457 |    0.094 | 
     | \tx_core/axi_master /U2761 | S ^ -> Y ^                     | MUX2X1  | 0.471 | 2.055 |   4.512 |    2.148 | 
     |                            | \memif_pdfifo2.f0_wdata [25] ^ |         | 0.471 | 0.002 |   4.514 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [16] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.513
= Slack Time                   -2.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.187
     = Beginpoint Arrival Time            0.787
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [0] ^             |         | 0.281 |       |   0.787 |   -1.576 | 
     | \tx_core/axi_master /U1561 | A ^ -> Y v                     | NOR3X1  | 0.230 | 0.240 |   1.028 |   -1.336 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.022 | 0.090 |   1.118 |   -1.246 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.212 | 0.150 |   1.268 |   -1.096 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.052 | 0.067 |   1.335 |   -1.028 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.064 | 0.065 |   1.401 |   -0.963 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.073 | 0.060 |   1.461 |   -0.902 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.120 | 0.105 |   1.566 |   -0.797 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.622 | 0.356 |   1.922 |   -0.441 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.304 | 0.313 |   2.235 |   -0.128 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.799 | 0.222 |   2.457 |    0.094 | 
     | \tx_core/axi_master /U2743 | S ^ -> Y ^                     | MUX2X1  | 0.467 | 2.054 |   4.512 |    2.148 | 
     |                            | \memif_pdfifo2.f0_wdata [16] ^ |         | 0.467 | 0.002 |   4.513 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  4.508
= Slack Time                   -2.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -2.358 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.226 | 0.075 |   0.076 |   -2.283 | 
     | FE_OFC46_clks_rst          | A v -> Y ^             | INVX8   | 1.640 | 2.104 |   2.180 |   -0.178 | 
     | \tx_core/axi_master /U1866 | A ^ -> Y v             | INVX1   | 0.837 | 0.728 |   2.908 |    0.550 | 
     | \tx_core/axi_master /U3414 | A v -> Y ^             | NOR3X1  | 0.218 | 0.267 |   3.175 |    0.817 | 
     | \tx_core/axi_master /U285  | B ^ -> Y ^             | AND2X1  | 0.036 | 0.044 |   3.219 |    0.861 | 
     | \tx_core/axi_master /U286  | A ^ -> Y v             | INVX4   | 0.663 | 0.076 |   3.295 |    0.937 | 
     | \tx_core/axi_master /U3564 | A v -> Y ^             | OAI21X1 | 0.215 | 0.802 |   4.097 |    1.739 | 
     | \tx_core/axi_master /U3565 | C ^ -> Y v             | AOI21X1 | 0.347 | 0.082 |   4.180 |    1.822 | 
     | \tx_core/axi_master /U1110 | A v -> Y v             | BUFX2   | 0.166 | 0.117 |   4.297 |    1.939 | 
     | \tx_core/axi_master /U3566 | C v -> Y ^             | NAND3X1 | 0.245 | 0.205 |   4.502 |    2.144 | 
     |                            | \m_r_ach.ARADDR [27] ^ |         | 0.245 | 0.006 |   4.508 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 

