{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496082172593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496082172593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 19:22:52 2017 " "Processing started: Mon May 29 19:22:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496082172593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496082172593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi -c multi " "Command: quartus_map --read_settings_files=on --write_settings_files=off multi -c multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496082172593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1496082172997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux_2-SYN " "Found design unit 1: bus_mux_2-SYN" {  } { { "BUS_MUX_2.vhd" "" { Text "C:/altera/13.1/NEW/BUS_MUX_2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173412 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUS_MUX_2 " "Found entity 1: BUS_MUX_2" {  } { { "BUS_MUX_2.vhd" "" { Text "C:/altera/13.1/NEW/BUS_MUX_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/altera/13.1/NEW/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173414 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memtest.vhd " "Can't analyze file -- file memtest.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1496082173417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 4 1 " "Found 4 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversion " "Found design unit 1: conversion" {  } { { "decoder.vhd" "" { Text "C:/altera/13.1/NEW/decoder.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173420 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 conversion-body " "Found design unit 2: conversion-body" {  } { { "decoder.vhd" "" { Text "C:/altera/13.1/NEW/decoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173420 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 decoder-mp " "Found design unit 3: decoder-mp" {  } { { "decoder.vhd" "" { Text "C:/altera/13.1/NEW/decoder.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173420 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/altera/13.1/NEW/decoder.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_add_sub-add_sub " "Found design unit 1: sign_add_sub-add_sub" {  } { { "sign_add_sub.vhd" "" { Text "C:/altera/13.1/NEW/sign_add_sub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173422 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_add_sub " "Found entity 1: sign_add_sub" {  } { { "sign_add_sub.vhd" "" { Text "C:/altera/13.1/NEW/sign_add_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbsign_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbsign_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbsign_add_sub-beh " "Found design unit 1: tbsign_add_sub-beh" {  } { { "tbsign_add_sub.vhd" "" { Text "C:/altera/13.1/NEW/tbsign_add_sub.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173424 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbsign_add_sub " "Found entity 1: tbsign_add_sub" {  } { { "tbsign_add_sub.vhd" "" { Text "C:/altera/13.1/NEW/tbsign_add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/NEW/alu.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173427 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/NEW/alu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbalu-tbalu_arch " "Found design unit 1: tbalu-tbalu_arch" {  } { { "tbalu.vhd" "" { Text "C:/altera/13.1/NEW/tbalu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173429 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbalu " "Found entity 1: tbalu" {  } { { "tbalu.vhd" "" { Text "C:/altera/13.1/NEW/tbalu.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbtrial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbtrial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbtrial-beh " "Found design unit 1: tbtrial-beh" {  } { { "tbtrial.vhd" "" { Text "C:/altera/13.1/NEW/tbtrial.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173431 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbtrial " "Found entity 1: tbtrial" {  } { { "tbtrial.vhd" "" { Text "C:/altera/13.1/NEW/tbtrial.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "pc.vhd" "" { Text "C:/altera/13.1/NEW/pc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173434 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/altera/13.1/NEW/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/altera/13.1/NEW/PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173436 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/altera/13.1/NEW/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/altera/13.1/NEW/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173438 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/altera/13.1/NEW/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regs-arch " "Found design unit 1: regs-arch" {  } { { "regs.vhd" "" { Text "C:/altera/13.1/NEW/regs.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173440 ""} { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "regs.vhd" "" { Text "C:/altera/13.1/NEW/regs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux-SYN " "Found design unit 1: bus_mux-SYN" {  } { { "BUS_MUX.vhd" "" { Text "C:/altera/13.1/NEW/BUS_MUX.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173443 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUS_MUX " "Found entity 1: BUS_MUX" {  } { { "BUS_MUX.vhd" "" { Text "C:/altera/13.1/NEW/BUS_MUX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memtest " "Found entity 1: memtest" {  } { { "memtest.bdf" "" { Schematic "C:/altera/13.1/NEW/memtest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramdual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramdual-SYN " "Found design unit 1: ramdual-SYN" {  } { { "RAMDUAL.vhd" "" { Text "C:/altera/13.1/NEW/RAMDUAL.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173447 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMDUAL " "Found entity 1: RAMDUAL" {  } { { "RAMDUAL.vhd" "" { Text "C:/altera/13.1/NEW/RAMDUAL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fanout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fanout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fanout-arch " "Found design unit 1: fanout-arch" {  } { { "fanout.vhd" "" { Text "C:/altera/13.1/NEW/fanout.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173449 ""} { "Info" "ISGN_ENTITY_NAME" "1 fanout " "Found entity 1: fanout" {  } { { "fanout.vhd" "" { Text "C:/altera/13.1/NEW/fanout.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupts.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupts.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupts-rtl " "Found design unit 1: interrupts-rtl" {  } { { "interrupts.vhd" "" { Text "C:/altera/13.1/NEW/interrupts.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173451 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupts " "Found entity 1: interrupts" {  } { { "interrupts.vhd" "" { Text "C:/altera/13.1/NEW/interrupts.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/alu/simulation/modelsim/log_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /altera/13.1/alu/simulation/modelsim/log_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_pkg " "Found design unit 1: log_pkg" {  } { { "../ALU/simulation/modelsim/log_pkg.vhd" "" { Text "C:/altera/13.1/ALU/simulation/modelsim/log_pkg.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173453 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 log_pkg-body " "Found design unit 2: log_pkg-body" {  } { { "../ALU/simulation/modelsim/log_pkg.vhd" "" { Text "C:/altera/13.1/ALU/simulation/modelsim/log_pkg.vhd" 210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082173453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082173453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496082175387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lpm_clshift:arith_shift " "Elaborating entity \"lpm_clshift\" for hierarchy \"lpm_clshift:arith_shift\"" {  } { { "alu.vhd" "arith_shift" { Text "C:/altera/13.1/NEW/alu.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496082175418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_clshift:arith_shift " "Elaborated megafunction instantiation \"lpm_clshift:arith_shift\"" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/NEW/alu.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496082175419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_clshift:arith_shift " "Instantiated megafunction \"lpm_clshift:arith_shift\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496082175419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 3 " "Parameter \"lpm_widthdist\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496082175419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496082175419 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/NEW/alu.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496082175419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_duc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_duc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_duc " "Found entity 1: lpm_clshift_duc" {  } { { "db/lpm_clshift_duc.tdf" "" { Text "C:/altera/13.1/NEW/db/lpm_clshift_duc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082175430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082175430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_duc lpm_clshift:arith_shift\|lpm_clshift_duc:auto_generated " "Elaborating entity \"lpm_clshift_duc\" for hierarchy \"lpm_clshift:arith_shift\|lpm_clshift_duc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496082175430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lpm_clshift:logical_shift " "Elaborating entity \"lpm_clshift\" for hierarchy \"lpm_clshift:logical_shift\"" {  } { { "alu.vhd" "logical_shift" { Text "C:/altera/13.1/NEW/alu.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496082175435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_clshift:logical_shift " "Elaborated megafunction instantiation \"lpm_clshift:logical_shift\"" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/NEW/alu.vhd" 151 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496082175436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_clshift:logical_shift " "Instantiated megafunction \"lpm_clshift:logical_shift\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496082175436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 3 " "Parameter \"lpm_widthdist\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496082175436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496082175436 ""}  } { { "alu.vhd" "" { Text "C:/altera/13.1/NEW/alu.vhd" 151 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496082175436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ujc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ujc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ujc " "Found entity 1: lpm_clshift_ujc" {  } { { "db/lpm_clshift_ujc.tdf" "" { Text "C:/altera/13.1/NEW/db/lpm_clshift_ujc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496082175446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496082175446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ujc lpm_clshift:logical_shift\|lpm_clshift_ujc:auto_generated " "Elaborating entity \"lpm_clshift_ujc\" for hierarchy \"lpm_clshift:logical_shift\|lpm_clshift_ujc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496082175447 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "data\[15\] lpm_clshift lpm_clshift:logical_shift " "Port \"data\[15\]\" does not exist in entity definition of \"lpm_clshift\".  The port's range differs between the entity definition and its actual instantiation, \"lpm_clshift:logical_shift\"." {  } { { "alu.vhd" "logical_shift" { Text "C:/altera/13.1/NEW/alu.vhd" 151 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1496082175463 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "distance\[3\] lpm_clshift lpm_clshift:logical_shift " "Port \"distance\[3\]\" does not exist in entity definition of \"lpm_clshift\".  The port's range differs between the entity definition and its actual instantiation, \"lpm_clshift:logical_shift\"." {  } { { "alu.vhd" "logical_shift" { Text "C:/altera/13.1/NEW/alu.vhd" 151 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1496082175463 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "result\[15\] lpm_clshift lpm_clshift:logical_shift " "Port \"result\[15\]\" does not exist in entity definition of \"lpm_clshift\".  The port's range differs between the entity definition and its actual instantiation, \"lpm_clshift:logical_shift\"." {  } { { "alu.vhd" "logical_shift" { Text "C:/altera/13.1/NEW/alu.vhd" 151 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1496082175463 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "data\[15\] lpm_clshift lpm_clshift:arith_shift " "Port \"data\[15\]\" does not exist in entity definition of \"lpm_clshift\".  The port's range differs between the entity definition and its actual instantiation, \"lpm_clshift:arith_shift\"." {  } { { "alu.vhd" "arith_shift" { Text "C:/altera/13.1/NEW/alu.vhd" 138 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1496082175463 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "distance\[3\] lpm_clshift lpm_clshift:arith_shift " "Port \"distance\[3\]\" does not exist in entity definition of \"lpm_clshift\".  The port's range differs between the entity definition and its actual instantiation, \"lpm_clshift:arith_shift\"." {  } { { "alu.vhd" "arith_shift" { Text "C:/altera/13.1/NEW/alu.vhd" 138 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1496082175463 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "result\[15\] lpm_clshift lpm_clshift:arith_shift " "Port \"result\[15\]\" does not exist in entity definition of \"lpm_clshift\".  The port's range differs between the entity definition and its actual instantiation, \"lpm_clshift:arith_shift\"." {  } { { "alu.vhd" "arith_shift" { Text "C:/altera/13.1/NEW/alu.vhd" 138 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1496082175463 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[1\] GND " "Pin \"flags\[1\]\" is stuck at GND" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/NEW/alu.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496082176188 "|alu|flags[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1496082176188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1496082176301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496082176967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496082176967 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[3\] " "No output dependent on input pin \"opcode\[3\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/NEW/alu.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496082177020 "|alu|opcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[9\] " "No output dependent on input pin \"opcode\[9\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/NEW/alu.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496082177020 "|alu|opcode[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[10\] " "No output dependent on input pin \"opcode\[10\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/NEW/alu.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496082177020 "|alu|opcode[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[11\] " "No output dependent on input pin \"opcode\[11\]\"" {  } { { "alu.vhd" "" { Text "C:/altera/13.1/NEW/alu.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496082177020 "|alu|opcode[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1496082177020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "428 " "Implemented 428 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496082177022 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496082177022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "357 " "Implemented 357 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496082177022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496082177022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496082177044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 19:22:57 2017 " "Processing ended: Mon May 29 19:22:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496082177044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496082177044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496082177044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496082177044 ""}
