
abinolurcalis2_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c750  08100298  08100298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0810c9e8  0810c9e8  0001c9e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810ca20  0810ca20  0001ca20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810ca28  0810ca28  0001ca28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810ca2c  0810ca2c  0001ca2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  10000000  0810ca30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  10000010  0810ca40  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  10000070  0810caa0  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bb8  100000d0  0810cb00  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  10000c88  0810cb00  00020c88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00048fbb  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000062e1  00000000  00000000  000690bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000029d8  00000000  00000000  0006f3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002808  00000000  00000000  00071d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0004a565  00000000  00000000  00074580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00034470  00000000  00000000  000beae5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001ded52  00000000  00000000  000f2f55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  002d1ca7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b8f8  00000000  00000000  002d1cfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	; (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	; (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	; (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	100000d0 	.word	0x100000d0
 81002b4:	00000000 	.word	0x00000000
 81002b8:	0810c9d0 	.word	0x0810c9d0

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	; (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	; (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	; (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	100000d4 	.word	0x100000d4
 81002d4:	0810c9d0 	.word	0x0810c9d0

081002d8 <__aeabi_uldivmod>:
 81002d8:	b953      	cbnz	r3, 81002f0 <__aeabi_uldivmod+0x18>
 81002da:	b94a      	cbnz	r2, 81002f0 <__aeabi_uldivmod+0x18>
 81002dc:	2900      	cmp	r1, #0
 81002de:	bf08      	it	eq
 81002e0:	2800      	cmpeq	r0, #0
 81002e2:	bf1c      	itt	ne
 81002e4:	f04f 31ff 	movne.w	r1, #4294967295
 81002e8:	f04f 30ff 	movne.w	r0, #4294967295
 81002ec:	f000 b96e 	b.w	81005cc <__aeabi_idiv0>
 81002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 81002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81002f8:	f000 f806 	bl	8100308 <__udivmoddi4>
 81002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100304:	b004      	add	sp, #16
 8100306:	4770      	bx	lr

08100308 <__udivmoddi4>:
 8100308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810030c:	9d08      	ldr	r5, [sp, #32]
 810030e:	4604      	mov	r4, r0
 8100310:	468c      	mov	ip, r1
 8100312:	2b00      	cmp	r3, #0
 8100314:	f040 8083 	bne.w	810041e <__udivmoddi4+0x116>
 8100318:	428a      	cmp	r2, r1
 810031a:	4617      	mov	r7, r2
 810031c:	d947      	bls.n	81003ae <__udivmoddi4+0xa6>
 810031e:	fab2 f282 	clz	r2, r2
 8100322:	b142      	cbz	r2, 8100336 <__udivmoddi4+0x2e>
 8100324:	f1c2 0020 	rsb	r0, r2, #32
 8100328:	fa24 f000 	lsr.w	r0, r4, r0
 810032c:	4091      	lsls	r1, r2
 810032e:	4097      	lsls	r7, r2
 8100330:	ea40 0c01 	orr.w	ip, r0, r1
 8100334:	4094      	lsls	r4, r2
 8100336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 810033a:	0c23      	lsrs	r3, r4, #16
 810033c:	fbbc f6f8 	udiv	r6, ip, r8
 8100340:	fa1f fe87 	uxth.w	lr, r7
 8100344:	fb08 c116 	mls	r1, r8, r6, ip
 8100348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 810034c:	fb06 f10e 	mul.w	r1, r6, lr
 8100350:	4299      	cmp	r1, r3
 8100352:	d909      	bls.n	8100368 <__udivmoddi4+0x60>
 8100354:	18fb      	adds	r3, r7, r3
 8100356:	f106 30ff 	add.w	r0, r6, #4294967295
 810035a:	f080 8119 	bcs.w	8100590 <__udivmoddi4+0x288>
 810035e:	4299      	cmp	r1, r3
 8100360:	f240 8116 	bls.w	8100590 <__udivmoddi4+0x288>
 8100364:	3e02      	subs	r6, #2
 8100366:	443b      	add	r3, r7
 8100368:	1a5b      	subs	r3, r3, r1
 810036a:	b2a4      	uxth	r4, r4
 810036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8100370:	fb08 3310 	mls	r3, r8, r0, r3
 8100374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100378:	fb00 fe0e 	mul.w	lr, r0, lr
 810037c:	45a6      	cmp	lr, r4
 810037e:	d909      	bls.n	8100394 <__udivmoddi4+0x8c>
 8100380:	193c      	adds	r4, r7, r4
 8100382:	f100 33ff 	add.w	r3, r0, #4294967295
 8100386:	f080 8105 	bcs.w	8100594 <__udivmoddi4+0x28c>
 810038a:	45a6      	cmp	lr, r4
 810038c:	f240 8102 	bls.w	8100594 <__udivmoddi4+0x28c>
 8100390:	3802      	subs	r0, #2
 8100392:	443c      	add	r4, r7
 8100394:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100398:	eba4 040e 	sub.w	r4, r4, lr
 810039c:	2600      	movs	r6, #0
 810039e:	b11d      	cbz	r5, 81003a8 <__udivmoddi4+0xa0>
 81003a0:	40d4      	lsrs	r4, r2
 81003a2:	2300      	movs	r3, #0
 81003a4:	e9c5 4300 	strd	r4, r3, [r5]
 81003a8:	4631      	mov	r1, r6
 81003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003ae:	b902      	cbnz	r2, 81003b2 <__udivmoddi4+0xaa>
 81003b0:	deff      	udf	#255	; 0xff
 81003b2:	fab2 f282 	clz	r2, r2
 81003b6:	2a00      	cmp	r2, #0
 81003b8:	d150      	bne.n	810045c <__udivmoddi4+0x154>
 81003ba:	1bcb      	subs	r3, r1, r7
 81003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 81003c0:	fa1f f887 	uxth.w	r8, r7
 81003c4:	2601      	movs	r6, #1
 81003c6:	fbb3 fcfe 	udiv	ip, r3, lr
 81003ca:	0c21      	lsrs	r1, r4, #16
 81003cc:	fb0e 331c 	mls	r3, lr, ip, r3
 81003d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81003d4:	fb08 f30c 	mul.w	r3, r8, ip
 81003d8:	428b      	cmp	r3, r1
 81003da:	d907      	bls.n	81003ec <__udivmoddi4+0xe4>
 81003dc:	1879      	adds	r1, r7, r1
 81003de:	f10c 30ff 	add.w	r0, ip, #4294967295
 81003e2:	d202      	bcs.n	81003ea <__udivmoddi4+0xe2>
 81003e4:	428b      	cmp	r3, r1
 81003e6:	f200 80e9 	bhi.w	81005bc <__udivmoddi4+0x2b4>
 81003ea:	4684      	mov	ip, r0
 81003ec:	1ac9      	subs	r1, r1, r3
 81003ee:	b2a3      	uxth	r3, r4
 81003f0:	fbb1 f0fe 	udiv	r0, r1, lr
 81003f4:	fb0e 1110 	mls	r1, lr, r0, r1
 81003f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 81003fc:	fb08 f800 	mul.w	r8, r8, r0
 8100400:	45a0      	cmp	r8, r4
 8100402:	d907      	bls.n	8100414 <__udivmoddi4+0x10c>
 8100404:	193c      	adds	r4, r7, r4
 8100406:	f100 33ff 	add.w	r3, r0, #4294967295
 810040a:	d202      	bcs.n	8100412 <__udivmoddi4+0x10a>
 810040c:	45a0      	cmp	r8, r4
 810040e:	f200 80d9 	bhi.w	81005c4 <__udivmoddi4+0x2bc>
 8100412:	4618      	mov	r0, r3
 8100414:	eba4 0408 	sub.w	r4, r4, r8
 8100418:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 810041c:	e7bf      	b.n	810039e <__udivmoddi4+0x96>
 810041e:	428b      	cmp	r3, r1
 8100420:	d909      	bls.n	8100436 <__udivmoddi4+0x12e>
 8100422:	2d00      	cmp	r5, #0
 8100424:	f000 80b1 	beq.w	810058a <__udivmoddi4+0x282>
 8100428:	2600      	movs	r6, #0
 810042a:	e9c5 0100 	strd	r0, r1, [r5]
 810042e:	4630      	mov	r0, r6
 8100430:	4631      	mov	r1, r6
 8100432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100436:	fab3 f683 	clz	r6, r3
 810043a:	2e00      	cmp	r6, #0
 810043c:	d14a      	bne.n	81004d4 <__udivmoddi4+0x1cc>
 810043e:	428b      	cmp	r3, r1
 8100440:	d302      	bcc.n	8100448 <__udivmoddi4+0x140>
 8100442:	4282      	cmp	r2, r0
 8100444:	f200 80b8 	bhi.w	81005b8 <__udivmoddi4+0x2b0>
 8100448:	1a84      	subs	r4, r0, r2
 810044a:	eb61 0103 	sbc.w	r1, r1, r3
 810044e:	2001      	movs	r0, #1
 8100450:	468c      	mov	ip, r1
 8100452:	2d00      	cmp	r5, #0
 8100454:	d0a8      	beq.n	81003a8 <__udivmoddi4+0xa0>
 8100456:	e9c5 4c00 	strd	r4, ip, [r5]
 810045a:	e7a5      	b.n	81003a8 <__udivmoddi4+0xa0>
 810045c:	f1c2 0320 	rsb	r3, r2, #32
 8100460:	fa20 f603 	lsr.w	r6, r0, r3
 8100464:	4097      	lsls	r7, r2
 8100466:	fa01 f002 	lsl.w	r0, r1, r2
 810046a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 810046e:	40d9      	lsrs	r1, r3
 8100470:	4330      	orrs	r0, r6
 8100472:	0c03      	lsrs	r3, r0, #16
 8100474:	fbb1 f6fe 	udiv	r6, r1, lr
 8100478:	fa1f f887 	uxth.w	r8, r7
 810047c:	fb0e 1116 	mls	r1, lr, r6, r1
 8100480:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100484:	fb06 f108 	mul.w	r1, r6, r8
 8100488:	4299      	cmp	r1, r3
 810048a:	fa04 f402 	lsl.w	r4, r4, r2
 810048e:	d909      	bls.n	81004a4 <__udivmoddi4+0x19c>
 8100490:	18fb      	adds	r3, r7, r3
 8100492:	f106 3cff 	add.w	ip, r6, #4294967295
 8100496:	f080 808d 	bcs.w	81005b4 <__udivmoddi4+0x2ac>
 810049a:	4299      	cmp	r1, r3
 810049c:	f240 808a 	bls.w	81005b4 <__udivmoddi4+0x2ac>
 81004a0:	3e02      	subs	r6, #2
 81004a2:	443b      	add	r3, r7
 81004a4:	1a5b      	subs	r3, r3, r1
 81004a6:	b281      	uxth	r1, r0
 81004a8:	fbb3 f0fe 	udiv	r0, r3, lr
 81004ac:	fb0e 3310 	mls	r3, lr, r0, r3
 81004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81004b4:	fb00 f308 	mul.w	r3, r0, r8
 81004b8:	428b      	cmp	r3, r1
 81004ba:	d907      	bls.n	81004cc <__udivmoddi4+0x1c4>
 81004bc:	1879      	adds	r1, r7, r1
 81004be:	f100 3cff 	add.w	ip, r0, #4294967295
 81004c2:	d273      	bcs.n	81005ac <__udivmoddi4+0x2a4>
 81004c4:	428b      	cmp	r3, r1
 81004c6:	d971      	bls.n	81005ac <__udivmoddi4+0x2a4>
 81004c8:	3802      	subs	r0, #2
 81004ca:	4439      	add	r1, r7
 81004cc:	1acb      	subs	r3, r1, r3
 81004ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 81004d2:	e778      	b.n	81003c6 <__udivmoddi4+0xbe>
 81004d4:	f1c6 0c20 	rsb	ip, r6, #32
 81004d8:	fa03 f406 	lsl.w	r4, r3, r6
 81004dc:	fa22 f30c 	lsr.w	r3, r2, ip
 81004e0:	431c      	orrs	r4, r3
 81004e2:	fa20 f70c 	lsr.w	r7, r0, ip
 81004e6:	fa01 f306 	lsl.w	r3, r1, r6
 81004ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 81004ee:	fa21 f10c 	lsr.w	r1, r1, ip
 81004f2:	431f      	orrs	r7, r3
 81004f4:	0c3b      	lsrs	r3, r7, #16
 81004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 81004fa:	fa1f f884 	uxth.w	r8, r4
 81004fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8100502:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8100506:	fb09 fa08 	mul.w	sl, r9, r8
 810050a:	458a      	cmp	sl, r1
 810050c:	fa02 f206 	lsl.w	r2, r2, r6
 8100510:	fa00 f306 	lsl.w	r3, r0, r6
 8100514:	d908      	bls.n	8100528 <__udivmoddi4+0x220>
 8100516:	1861      	adds	r1, r4, r1
 8100518:	f109 30ff 	add.w	r0, r9, #4294967295
 810051c:	d248      	bcs.n	81005b0 <__udivmoddi4+0x2a8>
 810051e:	458a      	cmp	sl, r1
 8100520:	d946      	bls.n	81005b0 <__udivmoddi4+0x2a8>
 8100522:	f1a9 0902 	sub.w	r9, r9, #2
 8100526:	4421      	add	r1, r4
 8100528:	eba1 010a 	sub.w	r1, r1, sl
 810052c:	b2bf      	uxth	r7, r7
 810052e:	fbb1 f0fe 	udiv	r0, r1, lr
 8100532:	fb0e 1110 	mls	r1, lr, r0, r1
 8100536:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 810053a:	fb00 f808 	mul.w	r8, r0, r8
 810053e:	45b8      	cmp	r8, r7
 8100540:	d907      	bls.n	8100552 <__udivmoddi4+0x24a>
 8100542:	19e7      	adds	r7, r4, r7
 8100544:	f100 31ff 	add.w	r1, r0, #4294967295
 8100548:	d22e      	bcs.n	81005a8 <__udivmoddi4+0x2a0>
 810054a:	45b8      	cmp	r8, r7
 810054c:	d92c      	bls.n	81005a8 <__udivmoddi4+0x2a0>
 810054e:	3802      	subs	r0, #2
 8100550:	4427      	add	r7, r4
 8100552:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8100556:	eba7 0708 	sub.w	r7, r7, r8
 810055a:	fba0 8902 	umull	r8, r9, r0, r2
 810055e:	454f      	cmp	r7, r9
 8100560:	46c6      	mov	lr, r8
 8100562:	4649      	mov	r1, r9
 8100564:	d31a      	bcc.n	810059c <__udivmoddi4+0x294>
 8100566:	d017      	beq.n	8100598 <__udivmoddi4+0x290>
 8100568:	b15d      	cbz	r5, 8100582 <__udivmoddi4+0x27a>
 810056a:	ebb3 020e 	subs.w	r2, r3, lr
 810056e:	eb67 0701 	sbc.w	r7, r7, r1
 8100572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8100576:	40f2      	lsrs	r2, r6
 8100578:	ea4c 0202 	orr.w	r2, ip, r2
 810057c:	40f7      	lsrs	r7, r6
 810057e:	e9c5 2700 	strd	r2, r7, [r5]
 8100582:	2600      	movs	r6, #0
 8100584:	4631      	mov	r1, r6
 8100586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810058a:	462e      	mov	r6, r5
 810058c:	4628      	mov	r0, r5
 810058e:	e70b      	b.n	81003a8 <__udivmoddi4+0xa0>
 8100590:	4606      	mov	r6, r0
 8100592:	e6e9      	b.n	8100368 <__udivmoddi4+0x60>
 8100594:	4618      	mov	r0, r3
 8100596:	e6fd      	b.n	8100394 <__udivmoddi4+0x8c>
 8100598:	4543      	cmp	r3, r8
 810059a:	d2e5      	bcs.n	8100568 <__udivmoddi4+0x260>
 810059c:	ebb8 0e02 	subs.w	lr, r8, r2
 81005a0:	eb69 0104 	sbc.w	r1, r9, r4
 81005a4:	3801      	subs	r0, #1
 81005a6:	e7df      	b.n	8100568 <__udivmoddi4+0x260>
 81005a8:	4608      	mov	r0, r1
 81005aa:	e7d2      	b.n	8100552 <__udivmoddi4+0x24a>
 81005ac:	4660      	mov	r0, ip
 81005ae:	e78d      	b.n	81004cc <__udivmoddi4+0x1c4>
 81005b0:	4681      	mov	r9, r0
 81005b2:	e7b9      	b.n	8100528 <__udivmoddi4+0x220>
 81005b4:	4666      	mov	r6, ip
 81005b6:	e775      	b.n	81004a4 <__udivmoddi4+0x19c>
 81005b8:	4630      	mov	r0, r6
 81005ba:	e74a      	b.n	8100452 <__udivmoddi4+0x14a>
 81005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 81005c0:	4439      	add	r1, r7
 81005c2:	e713      	b.n	81003ec <__udivmoddi4+0xe4>
 81005c4:	3802      	subs	r0, #2
 81005c6:	443c      	add	r4, r7
 81005c8:	e724      	b.n	8100414 <__udivmoddi4+0x10c>
 81005ca:	bf00      	nop

081005cc <__aeabi_idiv0>:
 81005cc:	4770      	bx	lr
 81005ce:	bf00      	nop

081005d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81005d0:	b480      	push	{r7}
 81005d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81005d4:	4b0b      	ldr	r3, [pc, #44]	; (8100604 <SystemInit+0x34>)
 81005d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81005da:	4a0a      	ldr	r2, [pc, #40]	; (8100604 <SystemInit+0x34>)
 81005dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81005e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81005e4:	4b07      	ldr	r3, [pc, #28]	; (8100604 <SystemInit+0x34>)
 81005e6:	691b      	ldr	r3, [r3, #16]
 81005e8:	4a06      	ldr	r2, [pc, #24]	; (8100604 <SystemInit+0x34>)
 81005ea:	f043 0310 	orr.w	r3, r3, #16
 81005ee:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 81005f0:	4b04      	ldr	r3, [pc, #16]	; (8100604 <SystemInit+0x34>)
 81005f2:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 81005f6:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 81005f8:	bf00      	nop
 81005fa:	46bd      	mov	sp, r7
 81005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100600:	4770      	bx	lr
 8100602:	bf00      	nop
 8100604:	e000ed00 	.word	0xe000ed00

08100608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100608:	b580      	push	{r7, lr}
 810060a:	b082      	sub	sp, #8
 810060c:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810060e:	4b2c      	ldr	r3, [pc, #176]	; (81006c0 <main+0xb8>)
 8100610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100614:	4a2a      	ldr	r2, [pc, #168]	; (81006c0 <main+0xb8>)
 8100616:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810061a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810061e:	4b28      	ldr	r3, [pc, #160]	; (81006c0 <main+0xb8>)
 8100620:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100624:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8100628:	607b      	str	r3, [r7, #4]
 810062a:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810062c:	2001      	movs	r0, #1
 810062e:	f004 fb81 	bl	8104d34 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8100632:	f004 fd53 	bl	81050dc <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100636:	2201      	movs	r2, #1
 8100638:	2102      	movs	r1, #2
 810063a:	2000      	movs	r0, #0
 810063c:	f004 fcd4 	bl	8104fe8 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100640:	4b20      	ldr	r3, [pc, #128]	; (81006c4 <main+0xbc>)
 8100642:	681b      	ldr	r3, [r3, #0]
 8100644:	091b      	lsrs	r3, r3, #4
 8100646:	f003 030f 	and.w	r3, r3, #15
 810064a:	2b07      	cmp	r3, #7
 810064c:	d108      	bne.n	8100660 <main+0x58>
 810064e:	4b1e      	ldr	r3, [pc, #120]	; (81006c8 <main+0xc0>)
 8100650:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8100654:	4a1c      	ldr	r2, [pc, #112]	; (81006c8 <main+0xc0>)
 8100656:	f043 0301 	orr.w	r3, r3, #1
 810065a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810065e:	e007      	b.n	8100670 <main+0x68>
 8100660:	4b19      	ldr	r3, [pc, #100]	; (81006c8 <main+0xc0>)
 8100662:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8100666:	4a18      	ldr	r2, [pc, #96]	; (81006c8 <main+0xc0>)
 8100668:	f043 0301 	orr.w	r3, r3, #1
 810066c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100670:	f002 f868 	bl	8102744 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8100674:	f000 fde0 	bl	8101238 <MX_GPIO_Init>
  MX_ADC1_Init();
 8100678:	f000 f828 	bl	81006cc <MX_ADC1_Init>
  MX_ADC3_Init();
 810067c:	f000 f8a0 	bl	81007c0 <MX_ADC3_Init>
  MX_DFSDM1_Init();
 8100680:	f000 f902 	bl	8100888 <MX_DFSDM1_Init>
  MX_ETH_Init();
 8100684:	f000 f99e 	bl	81009c4 <MX_ETH_Init>
  MX_FMC_Init();
 8100688:	f000 fd88 	bl	810119c <MX_FMC_Init>
  MX_HDMI_CEC_Init();
 810068c:	f000 f9e6 	bl	8100a5c <MX_HDMI_CEC_Init>
  MX_QUADSPI_Init();
 8100690:	f000 fa18 	bl	8100ac4 <MX_QUADSPI_Init>
  MX_RTC_Init();
 8100694:	f000 fa3e 	bl	8100b14 <MX_RTC_Init>
  MX_SAI1_Init();
 8100698:	f000 fa8a 	bl	8100bb0 <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 810069c:	f000 fb24 	bl	8100ce8 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX1_Init();
 81006a0:	f000 fb46 	bl	8100d30 <MX_SPDIFRX1_Init>
  MX_SPI2_Init();
 81006a4:	f000 fb7c 	bl	8100da0 <MX_SPI2_Init>
  MX_SPI5_Init();
 81006a8:	f000 fbce 	bl	8100e48 <MX_SPI5_Init>
  MX_TIM8_Init();
 81006ac:	f000 fc20 	bl	8100ef0 <MX_TIM8_Init>
  MX_TIM13_Init();
 81006b0:	f000 fcae 	bl	8101010 <MX_TIM13_Init>
  MX_USART1_UART_Init();
 81006b4:	f000 fcf4 	bl	81010a0 <MX_USART1_UART_Init>
  MX_USB_OTG_HS_PCD_Init();
 81006b8:	f000 fd3e 	bl	8101138 <MX_USB_OTG_HS_PCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 81006bc:	e7fe      	b.n	81006bc <main+0xb4>
 81006be:	bf00      	nop
 81006c0:	58024400 	.word	0x58024400
 81006c4:	e000ed00 	.word	0xe000ed00
 81006c8:	58026400 	.word	0x58026400

081006cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 81006cc:	b580      	push	{r7, lr}
 81006ce:	b08a      	sub	sp, #40	; 0x28
 81006d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 81006d2:	f107 031c 	add.w	r3, r7, #28
 81006d6:	2200      	movs	r2, #0
 81006d8:	601a      	str	r2, [r3, #0]
 81006da:	605a      	str	r2, [r3, #4]
 81006dc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 81006de:	463b      	mov	r3, r7
 81006e0:	2200      	movs	r2, #0
 81006e2:	601a      	str	r2, [r3, #0]
 81006e4:	605a      	str	r2, [r3, #4]
 81006e6:	609a      	str	r2, [r3, #8]
 81006e8:	60da      	str	r2, [r3, #12]
 81006ea:	611a      	str	r2, [r3, #16]
 81006ec:	615a      	str	r2, [r3, #20]
 81006ee:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 81006f0:	4b30      	ldr	r3, [pc, #192]	; (81007b4 <MX_ADC1_Init+0xe8>)
 81006f2:	4a31      	ldr	r2, [pc, #196]	; (81007b8 <MX_ADC1_Init+0xec>)
 81006f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 81006f6:	4b2f      	ldr	r3, [pc, #188]	; (81007b4 <MX_ADC1_Init+0xe8>)
 81006f8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 81006fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 81006fe:	4b2d      	ldr	r3, [pc, #180]	; (81007b4 <MX_ADC1_Init+0xe8>)
 8100700:	2200      	movs	r2, #0
 8100702:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8100704:	4b2b      	ldr	r3, [pc, #172]	; (81007b4 <MX_ADC1_Init+0xe8>)
 8100706:	2200      	movs	r2, #0
 8100708:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 810070a:	4b2a      	ldr	r3, [pc, #168]	; (81007b4 <MX_ADC1_Init+0xe8>)
 810070c:	2204      	movs	r2, #4
 810070e:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8100710:	4b28      	ldr	r3, [pc, #160]	; (81007b4 <MX_ADC1_Init+0xe8>)
 8100712:	2200      	movs	r2, #0
 8100714:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8100716:	4b27      	ldr	r3, [pc, #156]	; (81007b4 <MX_ADC1_Init+0xe8>)
 8100718:	2200      	movs	r2, #0
 810071a:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 810071c:	4b25      	ldr	r3, [pc, #148]	; (81007b4 <MX_ADC1_Init+0xe8>)
 810071e:	2201      	movs	r2, #1
 8100720:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8100722:	4b24      	ldr	r3, [pc, #144]	; (81007b4 <MX_ADC1_Init+0xe8>)
 8100724:	2200      	movs	r2, #0
 8100726:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8100728:	4b22      	ldr	r3, [pc, #136]	; (81007b4 <MX_ADC1_Init+0xe8>)
 810072a:	2200      	movs	r2, #0
 810072c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 810072e:	4b21      	ldr	r3, [pc, #132]	; (81007b4 <MX_ADC1_Init+0xe8>)
 8100730:	2200      	movs	r2, #0
 8100732:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8100734:	4b1f      	ldr	r3, [pc, #124]	; (81007b4 <MX_ADC1_Init+0xe8>)
 8100736:	2200      	movs	r2, #0
 8100738:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 810073a:	4b1e      	ldr	r3, [pc, #120]	; (81007b4 <MX_ADC1_Init+0xe8>)
 810073c:	2200      	movs	r2, #0
 810073e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8100740:	4b1c      	ldr	r3, [pc, #112]	; (81007b4 <MX_ADC1_Init+0xe8>)
 8100742:	2200      	movs	r2, #0
 8100744:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8100746:	4b1b      	ldr	r3, [pc, #108]	; (81007b4 <MX_ADC1_Init+0xe8>)
 8100748:	2200      	movs	r2, #0
 810074a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 810074e:	4819      	ldr	r0, [pc, #100]	; (81007b4 <MX_ADC1_Init+0xe8>)
 8100750:	f002 fa92 	bl	8102c78 <HAL_ADC_Init>
 8100754:	4603      	mov	r3, r0
 8100756:	2b00      	cmp	r3, #0
 8100758:	d001      	beq.n	810075e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 810075a:	f000 fe1d 	bl	8101398 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 810075e:	2300      	movs	r3, #0
 8100760:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8100762:	f107 031c 	add.w	r3, r7, #28
 8100766:	4619      	mov	r1, r3
 8100768:	4812      	ldr	r0, [pc, #72]	; (81007b4 <MX_ADC1_Init+0xe8>)
 810076a:	f003 f8a5 	bl	81038b8 <HAL_ADCEx_MultiModeConfigChannel>
 810076e:	4603      	mov	r3, r0
 8100770:	2b00      	cmp	r3, #0
 8100772:	d001      	beq.n	8100778 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8100774:	f000 fe10 	bl	8101398 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8100778:	4b10      	ldr	r3, [pc, #64]	; (81007bc <MX_ADC1_Init+0xf0>)
 810077a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 810077c:	2306      	movs	r3, #6
 810077e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8100780:	2300      	movs	r3, #0
 8100782:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8100784:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8100788:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 810078a:	2304      	movs	r3, #4
 810078c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 810078e:	2300      	movs	r3, #0
 8100790:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8100792:	2300      	movs	r3, #0
 8100794:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8100796:	463b      	mov	r3, r7
 8100798:	4619      	mov	r1, r3
 810079a:	4806      	ldr	r0, [pc, #24]	; (81007b4 <MX_ADC1_Init+0xe8>)
 810079c:	f002 fc0c 	bl	8102fb8 <HAL_ADC_ConfigChannel>
 81007a0:	4603      	mov	r3, r0
 81007a2:	2b00      	cmp	r3, #0
 81007a4:	d001      	beq.n	81007aa <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 81007a6:	f000 fdf7 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 81007aa:	bf00      	nop
 81007ac:	3728      	adds	r7, #40	; 0x28
 81007ae:	46bd      	mov	sp, r7
 81007b0:	bd80      	pop	{r7, pc}
 81007b2:	bf00      	nop
 81007b4:	10000868 	.word	0x10000868
 81007b8:	40022000 	.word	0x40022000
 81007bc:	04300002 	.word	0x04300002

081007c0 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 81007c0:	b580      	push	{r7, lr}
 81007c2:	b088      	sub	sp, #32
 81007c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 81007c6:	1d3b      	adds	r3, r7, #4
 81007c8:	2200      	movs	r2, #0
 81007ca:	601a      	str	r2, [r3, #0]
 81007cc:	605a      	str	r2, [r3, #4]
 81007ce:	609a      	str	r2, [r3, #8]
 81007d0:	60da      	str	r2, [r3, #12]
 81007d2:	611a      	str	r2, [r3, #16]
 81007d4:	615a      	str	r2, [r3, #20]
 81007d6:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 81007d8:	4b29      	ldr	r3, [pc, #164]	; (8100880 <MX_ADC3_Init+0xc0>)
 81007da:	4a2a      	ldr	r2, [pc, #168]	; (8100884 <MX_ADC3_Init+0xc4>)
 81007dc:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 81007de:	4b28      	ldr	r3, [pc, #160]	; (8100880 <MX_ADC3_Init+0xc0>)
 81007e0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 81007e4:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 81007e6:	4b26      	ldr	r3, [pc, #152]	; (8100880 <MX_ADC3_Init+0xc0>)
 81007e8:	2200      	movs	r2, #0
 81007ea:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 81007ec:	4b24      	ldr	r3, [pc, #144]	; (8100880 <MX_ADC3_Init+0xc0>)
 81007ee:	2200      	movs	r2, #0
 81007f0:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 81007f2:	4b23      	ldr	r3, [pc, #140]	; (8100880 <MX_ADC3_Init+0xc0>)
 81007f4:	2204      	movs	r2, #4
 81007f6:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 81007f8:	4b21      	ldr	r3, [pc, #132]	; (8100880 <MX_ADC3_Init+0xc0>)
 81007fa:	2200      	movs	r2, #0
 81007fc:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 81007fe:	4b20      	ldr	r3, [pc, #128]	; (8100880 <MX_ADC3_Init+0xc0>)
 8100800:	2200      	movs	r2, #0
 8100802:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 8100804:	4b1e      	ldr	r3, [pc, #120]	; (8100880 <MX_ADC3_Init+0xc0>)
 8100806:	2201      	movs	r2, #1
 8100808:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 810080a:	4b1d      	ldr	r3, [pc, #116]	; (8100880 <MX_ADC3_Init+0xc0>)
 810080c:	2200      	movs	r2, #0
 810080e:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8100810:	4b1b      	ldr	r3, [pc, #108]	; (8100880 <MX_ADC3_Init+0xc0>)
 8100812:	2200      	movs	r2, #0
 8100814:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8100816:	4b1a      	ldr	r3, [pc, #104]	; (8100880 <MX_ADC3_Init+0xc0>)
 8100818:	2200      	movs	r2, #0
 810081a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 810081c:	4b18      	ldr	r3, [pc, #96]	; (8100880 <MX_ADC3_Init+0xc0>)
 810081e:	2200      	movs	r2, #0
 8100820:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8100822:	4b17      	ldr	r3, [pc, #92]	; (8100880 <MX_ADC3_Init+0xc0>)
 8100824:	2200      	movs	r2, #0
 8100826:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8100828:	4b15      	ldr	r3, [pc, #84]	; (8100880 <MX_ADC3_Init+0xc0>)
 810082a:	2200      	movs	r2, #0
 810082c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 810082e:	4b14      	ldr	r3, [pc, #80]	; (8100880 <MX_ADC3_Init+0xc0>)
 8100830:	2200      	movs	r2, #0
 8100832:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8100836:	4812      	ldr	r0, [pc, #72]	; (8100880 <MX_ADC3_Init+0xc0>)
 8100838:	f002 fa1e 	bl	8102c78 <HAL_ADC_Init>
 810083c:	4603      	mov	r3, r0
 810083e:	2b00      	cmp	r3, #0
 8100840:	d001      	beq.n	8100846 <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 8100842:	f000 fda9 	bl	8101398 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8100846:	2301      	movs	r3, #1
 8100848:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 810084a:	2306      	movs	r3, #6
 810084c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 810084e:	2300      	movs	r3, #0
 8100850:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8100852:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8100856:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8100858:	2304      	movs	r3, #4
 810085a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 810085c:	2300      	movs	r3, #0
 810085e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8100860:	2300      	movs	r3, #0
 8100862:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8100864:	1d3b      	adds	r3, r7, #4
 8100866:	4619      	mov	r1, r3
 8100868:	4805      	ldr	r0, [pc, #20]	; (8100880 <MX_ADC3_Init+0xc0>)
 810086a:	f002 fba5 	bl	8102fb8 <HAL_ADC_ConfigChannel>
 810086e:	4603      	mov	r3, r0
 8100870:	2b00      	cmp	r3, #0
 8100872:	d001      	beq.n	8100878 <MX_ADC3_Init+0xb8>
  {
    Error_Handler();
 8100874:	f000 fd90 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8100878:	bf00      	nop
 810087a:	3720      	adds	r7, #32
 810087c:	46bd      	mov	sp, r7
 810087e:	bd80      	pop	{r7, pc}
 8100880:	100008cc 	.word	0x100008cc
 8100884:	58026000 	.word	0x58026000

08100888 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8100888:	b580      	push	{r7, lr}
 810088a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 810088c:	4b47      	ldr	r3, [pc, #284]	; (81009ac <MX_DFSDM1_Init+0x124>)
 810088e:	4a48      	ldr	r2, [pc, #288]	; (81009b0 <MX_DFSDM1_Init+0x128>)
 8100890:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel0.Init.OutputClock.Activation = ENABLE;
 8100892:	4b46      	ldr	r3, [pc, #280]	; (81009ac <MX_DFSDM1_Init+0x124>)
 8100894:	2201      	movs	r2, #1
 8100896:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8100898:	4b44      	ldr	r3, [pc, #272]	; (81009ac <MX_DFSDM1_Init+0x124>)
 810089a:	2200      	movs	r2, #0
 810089c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel0.Init.OutputClock.Divider = 2;
 810089e:	4b43      	ldr	r3, [pc, #268]	; (81009ac <MX_DFSDM1_Init+0x124>)
 81008a0:	2202      	movs	r2, #2
 81008a2:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_INTERNAL_REGISTER;
 81008a4:	4b41      	ldr	r3, [pc, #260]	; (81009ac <MX_DFSDM1_Init+0x124>)
 81008a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 81008aa:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 81008ac:	4b3f      	ldr	r3, [pc, #252]	; (81009ac <MX_DFSDM1_Init+0x124>)
 81008ae:	2200      	movs	r2, #0
 81008b0:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 81008b2:	4b3e      	ldr	r3, [pc, #248]	; (81009ac <MX_DFSDM1_Init+0x124>)
 81008b4:	2200      	movs	r2, #0
 81008b6:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 81008b8:	4b3c      	ldr	r3, [pc, #240]	; (81009ac <MX_DFSDM1_Init+0x124>)
 81008ba:	2200      	movs	r2, #0
 81008bc:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 81008be:	4b3b      	ldr	r3, [pc, #236]	; (81009ac <MX_DFSDM1_Init+0x124>)
 81008c0:	2200      	movs	r2, #0
 81008c2:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 81008c4:	4b39      	ldr	r3, [pc, #228]	; (81009ac <MX_DFSDM1_Init+0x124>)
 81008c6:	2200      	movs	r2, #0
 81008c8:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
 81008ca:	4b38      	ldr	r3, [pc, #224]	; (81009ac <MX_DFSDM1_Init+0x124>)
 81008cc:	2201      	movs	r2, #1
 81008ce:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel0.Init.Offset = 0x00;
 81008d0:	4b36      	ldr	r3, [pc, #216]	; (81009ac <MX_DFSDM1_Init+0x124>)
 81008d2:	2200      	movs	r2, #0
 81008d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 0x00;
 81008d6:	4b35      	ldr	r3, [pc, #212]	; (81009ac <MX_DFSDM1_Init+0x124>)
 81008d8:	2200      	movs	r2, #0
 81008da:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 81008dc:	4833      	ldr	r0, [pc, #204]	; (81009ac <MX_DFSDM1_Init+0x124>)
 81008de:	f003 fb4f 	bl	8103f80 <HAL_DFSDM_ChannelInit>
 81008e2:	4603      	mov	r3, r0
 81008e4:	2b00      	cmp	r3, #0
 81008e6:	d001      	beq.n	81008ec <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 81008e8:	f000 fd56 	bl	8101398 <Error_Handler>
  }
  hdfsdm1_channel3.Instance = DFSDM1_Channel3;
 81008ec:	4b31      	ldr	r3, [pc, #196]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 81008ee:	4a32      	ldr	r2, [pc, #200]	; (81009b8 <MX_DFSDM1_Init+0x130>)
 81008f0:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel3.Init.OutputClock.Activation = ENABLE;
 81008f2:	4b30      	ldr	r3, [pc, #192]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 81008f4:	2201      	movs	r2, #1
 81008f6:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel3.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 81008f8:	4b2e      	ldr	r3, [pc, #184]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 81008fa:	2200      	movs	r2, #0
 81008fc:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel3.Init.OutputClock.Divider = 2;
 81008fe:	4b2d      	ldr	r3, [pc, #180]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 8100900:	2202      	movs	r2, #2
 8100902:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel3.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8100904:	4b2b      	ldr	r3, [pc, #172]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 8100906:	2200      	movs	r2, #0
 8100908:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel3.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 810090a:	4b2a      	ldr	r3, [pc, #168]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 810090c:	2200      	movs	r2, #0
 810090e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel3.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8100910:	4b28      	ldr	r3, [pc, #160]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 8100912:	2200      	movs	r2, #0
 8100914:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel3.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8100916:	4b27      	ldr	r3, [pc, #156]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 8100918:	2200      	movs	r2, #0
 810091a:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel3.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 810091c:	4b25      	ldr	r3, [pc, #148]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 810091e:	2204      	movs	r2, #4
 8100920:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel3.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8100922:	4b24      	ldr	r3, [pc, #144]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 8100924:	2200      	movs	r2, #0
 8100926:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel3.Init.Awd.Oversampling = 1;
 8100928:	4b22      	ldr	r3, [pc, #136]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 810092a:	2201      	movs	r2, #1
 810092c:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel3.Init.Offset = 0;
 810092e:	4b21      	ldr	r3, [pc, #132]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 8100930:	2200      	movs	r2, #0
 8100932:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel3.Init.RightBitShift = 0x00;
 8100934:	4b1f      	ldr	r3, [pc, #124]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 8100936:	2200      	movs	r2, #0
 8100938:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel3) != HAL_OK)
 810093a:	481e      	ldr	r0, [pc, #120]	; (81009b4 <MX_DFSDM1_Init+0x12c>)
 810093c:	f003 fb20 	bl	8103f80 <HAL_DFSDM_ChannelInit>
 8100940:	4603      	mov	r3, r0
 8100942:	2b00      	cmp	r3, #0
 8100944:	d001      	beq.n	810094a <MX_DFSDM1_Init+0xc2>
  {
    Error_Handler();
 8100946:	f000 fd27 	bl	8101398 <Error_Handler>
  }
  hdfsdm1_channel7.Instance = DFSDM1_Channel7;
 810094a:	4b1c      	ldr	r3, [pc, #112]	; (81009bc <MX_DFSDM1_Init+0x134>)
 810094c:	4a1c      	ldr	r2, [pc, #112]	; (81009c0 <MX_DFSDM1_Init+0x138>)
 810094e:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel7.Init.OutputClock.Activation = ENABLE;
 8100950:	4b1a      	ldr	r3, [pc, #104]	; (81009bc <MX_DFSDM1_Init+0x134>)
 8100952:	2201      	movs	r2, #1
 8100954:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel7.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8100956:	4b19      	ldr	r3, [pc, #100]	; (81009bc <MX_DFSDM1_Init+0x134>)
 8100958:	2200      	movs	r2, #0
 810095a:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel7.Init.OutputClock.Divider = 2;
 810095c:	4b17      	ldr	r3, [pc, #92]	; (81009bc <MX_DFSDM1_Init+0x134>)
 810095e:	2202      	movs	r2, #2
 8100960:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel7.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8100962:	4b16      	ldr	r3, [pc, #88]	; (81009bc <MX_DFSDM1_Init+0x134>)
 8100964:	2200      	movs	r2, #0
 8100966:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel7.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8100968:	4b14      	ldr	r3, [pc, #80]	; (81009bc <MX_DFSDM1_Init+0x134>)
 810096a:	2200      	movs	r2, #0
 810096c:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel7.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 810096e:	4b13      	ldr	r3, [pc, #76]	; (81009bc <MX_DFSDM1_Init+0x134>)
 8100970:	2200      	movs	r2, #0
 8100972:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel7.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8100974:	4b11      	ldr	r3, [pc, #68]	; (81009bc <MX_DFSDM1_Init+0x134>)
 8100976:	2200      	movs	r2, #0
 8100978:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel7.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 810097a:	4b10      	ldr	r3, [pc, #64]	; (81009bc <MX_DFSDM1_Init+0x134>)
 810097c:	2200      	movs	r2, #0
 810097e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel7.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8100980:	4b0e      	ldr	r3, [pc, #56]	; (81009bc <MX_DFSDM1_Init+0x134>)
 8100982:	2200      	movs	r2, #0
 8100984:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel7.Init.Awd.Oversampling = 1;
 8100986:	4b0d      	ldr	r3, [pc, #52]	; (81009bc <MX_DFSDM1_Init+0x134>)
 8100988:	2201      	movs	r2, #1
 810098a:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel7.Init.Offset = 0;
 810098c:	4b0b      	ldr	r3, [pc, #44]	; (81009bc <MX_DFSDM1_Init+0x134>)
 810098e:	2200      	movs	r2, #0
 8100990:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel7.Init.RightBitShift = 0x00;
 8100992:	4b0a      	ldr	r3, [pc, #40]	; (81009bc <MX_DFSDM1_Init+0x134>)
 8100994:	2200      	movs	r2, #0
 8100996:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel7) != HAL_OK)
 8100998:	4808      	ldr	r0, [pc, #32]	; (81009bc <MX_DFSDM1_Init+0x134>)
 810099a:	f003 faf1 	bl	8103f80 <HAL_DFSDM_ChannelInit>
 810099e:	4603      	mov	r3, r0
 81009a0:	2b00      	cmp	r3, #0
 81009a2:	d001      	beq.n	81009a8 <MX_DFSDM1_Init+0x120>
  {
    Error_Handler();
 81009a4:	f000 fcf8 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 81009a8:	bf00      	nop
 81009aa:	bd80      	pop	{r7, pc}
 81009ac:	10000a30 	.word	0x10000a30
 81009b0:	40017000 	.word	0x40017000
 81009b4:	10000748 	.word	0x10000748
 81009b8:	40017060 	.word	0x40017060
 81009bc:	10000a68 	.word	0x10000a68
 81009c0:	400170e0 	.word	0x400170e0

081009c4 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 81009c4:	b580      	push	{r7, lr}
 81009c6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 81009c8:	4b1e      	ldr	r3, [pc, #120]	; (8100a44 <MX_ETH_Init+0x80>)
 81009ca:	4a1f      	ldr	r2, [pc, #124]	; (8100a48 <MX_ETH_Init+0x84>)
 81009cc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 81009ce:	4b1f      	ldr	r3, [pc, #124]	; (8100a4c <MX_ETH_Init+0x88>)
 81009d0:	2200      	movs	r2, #0
 81009d2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 81009d4:	4b1d      	ldr	r3, [pc, #116]	; (8100a4c <MX_ETH_Init+0x88>)
 81009d6:	2280      	movs	r2, #128	; 0x80
 81009d8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 81009da:	4b1c      	ldr	r3, [pc, #112]	; (8100a4c <MX_ETH_Init+0x88>)
 81009dc:	22e1      	movs	r2, #225	; 0xe1
 81009de:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 81009e0:	4b1a      	ldr	r3, [pc, #104]	; (8100a4c <MX_ETH_Init+0x88>)
 81009e2:	2200      	movs	r2, #0
 81009e4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 81009e6:	4b19      	ldr	r3, [pc, #100]	; (8100a4c <MX_ETH_Init+0x88>)
 81009e8:	2200      	movs	r2, #0
 81009ea:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 81009ec:	4b17      	ldr	r3, [pc, #92]	; (8100a4c <MX_ETH_Init+0x88>)
 81009ee:	2200      	movs	r2, #0
 81009f0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 81009f2:	4b14      	ldr	r3, [pc, #80]	; (8100a44 <MX_ETH_Init+0x80>)
 81009f4:	4a15      	ldr	r2, [pc, #84]	; (8100a4c <MX_ETH_Init+0x88>)
 81009f6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 81009f8:	4b12      	ldr	r3, [pc, #72]	; (8100a44 <MX_ETH_Init+0x80>)
 81009fa:	2201      	movs	r2, #1
 81009fc:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 81009fe:	4b11      	ldr	r3, [pc, #68]	; (8100a44 <MX_ETH_Init+0x80>)
 8100a00:	4a13      	ldr	r2, [pc, #76]	; (8100a50 <MX_ETH_Init+0x8c>)
 8100a02:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8100a04:	4b0f      	ldr	r3, [pc, #60]	; (8100a44 <MX_ETH_Init+0x80>)
 8100a06:	4a13      	ldr	r2, [pc, #76]	; (8100a54 <MX_ETH_Init+0x90>)
 8100a08:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8100a0a:	4b0e      	ldr	r3, [pc, #56]	; (8100a44 <MX_ETH_Init+0x80>)
 8100a0c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8100a10:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8100a12:	480c      	ldr	r0, [pc, #48]	; (8100a44 <MX_ETH_Init+0x80>)
 8100a14:	f003 fbc8 	bl	81041a8 <HAL_ETH_Init>
 8100a18:	4603      	mov	r3, r0
 8100a1a:	2b00      	cmp	r3, #0
 8100a1c:	d001      	beq.n	8100a22 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8100a1e:	f000 fcbb 	bl	8101398 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8100a22:	2234      	movs	r2, #52	; 0x34
 8100a24:	2100      	movs	r1, #0
 8100a26:	480c      	ldr	r0, [pc, #48]	; (8100a58 <MX_ETH_Init+0x94>)
 8100a28:	f00b ffca 	bl	810c9c0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8100a2c:	4b0a      	ldr	r3, [pc, #40]	; (8100a58 <MX_ETH_Init+0x94>)
 8100a2e:	2221      	movs	r2, #33	; 0x21
 8100a30:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8100a32:	4b09      	ldr	r3, [pc, #36]	; (8100a58 <MX_ETH_Init+0x94>)
 8100a34:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8100a38:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8100a3a:	4b07      	ldr	r3, [pc, #28]	; (8100a58 <MX_ETH_Init+0x94>)
 8100a3c:	2200      	movs	r2, #0
 8100a3e:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8100a40:	bf00      	nop
 8100a42:	bd80      	pop	{r7, pc}
 8100a44:	10000b7c 	.word	0x10000b7c
 8100a48:	40028000 	.word	0x40028000
 8100a4c:	100000ec 	.word	0x100000ec
 8100a50:	10000070 	.word	0x10000070
 8100a54:	10000010 	.word	0x10000010
 8100a58:	10000c04 	.word	0x10000c04

08100a5c <MX_HDMI_CEC_Init>:
  * @brief HDMI_CEC Initialization Function
  * @param None
  * @retval None
  */
static void MX_HDMI_CEC_Init(void)
{
 8100a5c:	b580      	push	{r7, lr}
 8100a5e:	af00      	add	r7, sp, #0
  /* USER CODE END HDMI_CEC_Init 0 */

  /* USER CODE BEGIN HDMI_CEC_Init 1 */

  /* USER CODE END HDMI_CEC_Init 1 */
  hcec.Instance = CEC;
 8100a60:	4b15      	ldr	r3, [pc, #84]	; (8100ab8 <MX_HDMI_CEC_Init+0x5c>)
 8100a62:	4a16      	ldr	r2, [pc, #88]	; (8100abc <MX_HDMI_CEC_Init+0x60>)
 8100a64:	601a      	str	r2, [r3, #0]
  hcec.Init.SignalFreeTime = CEC_DEFAULT_SFT;
 8100a66:	4b14      	ldr	r3, [pc, #80]	; (8100ab8 <MX_HDMI_CEC_Init+0x5c>)
 8100a68:	2200      	movs	r2, #0
 8100a6a:	605a      	str	r2, [r3, #4]
  hcec.Init.Tolerance = CEC_STANDARD_TOLERANCE;
 8100a6c:	4b12      	ldr	r3, [pc, #72]	; (8100ab8 <MX_HDMI_CEC_Init+0x5c>)
 8100a6e:	2200      	movs	r2, #0
 8100a70:	609a      	str	r2, [r3, #8]
  hcec.Init.BRERxStop = CEC_RX_STOP_ON_BRE;
 8100a72:	4b11      	ldr	r3, [pc, #68]	; (8100ab8 <MX_HDMI_CEC_Init+0x5c>)
 8100a74:	2210      	movs	r2, #16
 8100a76:	60da      	str	r2, [r3, #12]
  hcec.Init.BREErrorBitGen = CEC_BRE_ERRORBIT_NO_GENERATION;
 8100a78:	4b0f      	ldr	r3, [pc, #60]	; (8100ab8 <MX_HDMI_CEC_Init+0x5c>)
 8100a7a:	2200      	movs	r2, #0
 8100a7c:	611a      	str	r2, [r3, #16]
  hcec.Init.LBPEErrorBitGen = CEC_LBPE_ERRORBIT_NO_GENERATION;
 8100a7e:	4b0e      	ldr	r3, [pc, #56]	; (8100ab8 <MX_HDMI_CEC_Init+0x5c>)
 8100a80:	2200      	movs	r2, #0
 8100a82:	615a      	str	r2, [r3, #20]
  hcec.Init.BroadcastMsgNoErrorBitGen = CEC_BROADCASTERROR_ERRORBIT_GENERATION;
 8100a84:	4b0c      	ldr	r3, [pc, #48]	; (8100ab8 <MX_HDMI_CEC_Init+0x5c>)
 8100a86:	2200      	movs	r2, #0
 8100a88:	619a      	str	r2, [r3, #24]
  hcec.Init.SignalFreeTimeOption = CEC_SFT_START_ON_TXSOM;
 8100a8a:	4b0b      	ldr	r3, [pc, #44]	; (8100ab8 <MX_HDMI_CEC_Init+0x5c>)
 8100a8c:	2200      	movs	r2, #0
 8100a8e:	61da      	str	r2, [r3, #28]
  hcec.Init.ListenMode = CEC_FULL_LISTENING_MODE;
 8100a90:	4b09      	ldr	r3, [pc, #36]	; (8100ab8 <MX_HDMI_CEC_Init+0x5c>)
 8100a92:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8100a96:	621a      	str	r2, [r3, #32]
  hcec.Init.OwnAddress = CEC_OWN_ADDRESS_NONE;
 8100a98:	4b07      	ldr	r3, [pc, #28]	; (8100ab8 <MX_HDMI_CEC_Init+0x5c>)
 8100a9a:	2200      	movs	r2, #0
 8100a9c:	849a      	strh	r2, [r3, #36]	; 0x24
  hcec.Init.RxBuffer = cec_receive_buffer;
 8100a9e:	4b06      	ldr	r3, [pc, #24]	; (8100ab8 <MX_HDMI_CEC_Init+0x5c>)
 8100aa0:	4a07      	ldr	r2, [pc, #28]	; (8100ac0 <MX_HDMI_CEC_Init+0x64>)
 8100aa2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_CEC_Init(&hcec) != HAL_OK)
 8100aa4:	4804      	ldr	r0, [pc, #16]	; (8100ab8 <MX_HDMI_CEC_Init+0x5c>)
 8100aa6:	f002 ffe9 	bl	8103a7c <HAL_CEC_Init>
 8100aaa:	4603      	mov	r3, r0
 8100aac:	2b00      	cmp	r3, #0
 8100aae:	d001      	beq.n	8100ab4 <MX_HDMI_CEC_Init+0x58>
  {
    Error_Handler();
 8100ab0:	f000 fc72 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN HDMI_CEC_Init 2 */

  /* USER CODE END HDMI_CEC_Init 2 */

}
 8100ab4:	bf00      	nop
 8100ab6:	bd80      	pop	{r7, pc}
 8100ab8:	10000704 	.word	0x10000704
 8100abc:	40006c00 	.word	0x40006c00
 8100ac0:	10000b6c 	.word	0x10000b6c

08100ac4 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8100ac4:	b580      	push	{r7, lr}
 8100ac6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8100ac8:	4b10      	ldr	r3, [pc, #64]	; (8100b0c <MX_QUADSPI_Init+0x48>)
 8100aca:	4a11      	ldr	r2, [pc, #68]	; (8100b10 <MX_QUADSPI_Init+0x4c>)
 8100acc:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8100ace:	4b0f      	ldr	r3, [pc, #60]	; (8100b0c <MX_QUADSPI_Init+0x48>)
 8100ad0:	22ff      	movs	r2, #255	; 0xff
 8100ad2:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8100ad4:	4b0d      	ldr	r3, [pc, #52]	; (8100b0c <MX_QUADSPI_Init+0x48>)
 8100ad6:	2201      	movs	r2, #1
 8100ad8:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8100ada:	4b0c      	ldr	r3, [pc, #48]	; (8100b0c <MX_QUADSPI_Init+0x48>)
 8100adc:	2200      	movs	r2, #0
 8100ade:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8100ae0:	4b0a      	ldr	r3, [pc, #40]	; (8100b0c <MX_QUADSPI_Init+0x48>)
 8100ae2:	2201      	movs	r2, #1
 8100ae4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8100ae6:	4b09      	ldr	r3, [pc, #36]	; (8100b0c <MX_QUADSPI_Init+0x48>)
 8100ae8:	2200      	movs	r2, #0
 8100aea:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8100aec:	4b07      	ldr	r3, [pc, #28]	; (8100b0c <MX_QUADSPI_Init+0x48>)
 8100aee:	2200      	movs	r2, #0
 8100af0:	619a      	str	r2, [r3, #24]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_ENABLE;
 8100af2:	4b06      	ldr	r3, [pc, #24]	; (8100b0c <MX_QUADSPI_Init+0x48>)
 8100af4:	2240      	movs	r2, #64	; 0x40
 8100af6:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8100af8:	4804      	ldr	r0, [pc, #16]	; (8100b0c <MX_QUADSPI_Init+0x48>)
 8100afa:	f004 fb0d 	bl	8105118 <HAL_QSPI_Init>
 8100afe:	4603      	mov	r3, r0
 8100b00:	2b00      	cmp	r3, #0
 8100b02:	d001      	beq.n	8100b08 <MX_QUADSPI_Init+0x44>
  {
    Error_Handler();
 8100b04:	f000 fc48 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8100b08:	bf00      	nop
 8100b0a:	bd80      	pop	{r7, pc}
 8100b0c:	10000c38 	.word	0x10000c38
 8100b10:	52005000 	.word	0x52005000

08100b14 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8100b14:	b580      	push	{r7, lr}
 8100b16:	b08a      	sub	sp, #40	; 0x28
 8100b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TamperTypeDef sTamper = {0};
 8100b1a:	463b      	mov	r3, r7
 8100b1c:	2228      	movs	r2, #40	; 0x28
 8100b1e:	2100      	movs	r1, #0
 8100b20:	4618      	mov	r0, r3
 8100b22:	f00b ff4d 	bl	810c9c0 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8100b26:	4b20      	ldr	r3, [pc, #128]	; (8100ba8 <MX_RTC_Init+0x94>)
 8100b28:	4a20      	ldr	r2, [pc, #128]	; (8100bac <MX_RTC_Init+0x98>)
 8100b2a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8100b2c:	4b1e      	ldr	r3, [pc, #120]	; (8100ba8 <MX_RTC_Init+0x94>)
 8100b2e:	2200      	movs	r2, #0
 8100b30:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8100b32:	4b1d      	ldr	r3, [pc, #116]	; (8100ba8 <MX_RTC_Init+0x94>)
 8100b34:	227f      	movs	r2, #127	; 0x7f
 8100b36:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8100b38:	4b1b      	ldr	r3, [pc, #108]	; (8100ba8 <MX_RTC_Init+0x94>)
 8100b3a:	22ff      	movs	r2, #255	; 0xff
 8100b3c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8100b3e:	4b1a      	ldr	r3, [pc, #104]	; (8100ba8 <MX_RTC_Init+0x94>)
 8100b40:	2200      	movs	r2, #0
 8100b42:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8100b44:	4b18      	ldr	r3, [pc, #96]	; (8100ba8 <MX_RTC_Init+0x94>)
 8100b46:	2200      	movs	r2, #0
 8100b48:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8100b4a:	4b17      	ldr	r3, [pc, #92]	; (8100ba8 <MX_RTC_Init+0x94>)
 8100b4c:	2200      	movs	r2, #0
 8100b4e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8100b50:	4b15      	ldr	r3, [pc, #84]	; (8100ba8 <MX_RTC_Init+0x94>)
 8100b52:	2200      	movs	r2, #0
 8100b54:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8100b56:	4814      	ldr	r0, [pc, #80]	; (8100ba8 <MX_RTC_Init+0x94>)
 8100b58:	f006 ff26 	bl	81079a8 <HAL_RTC_Init>
 8100b5c:	4603      	mov	r3, r0
 8100b5e:	2b00      	cmp	r3, #0
 8100b60:	d001      	beq.n	8100b66 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8100b62:	f000 fc19 	bl	8101398 <Error_Handler>
  }
  /** Enable the RTC Tamper 1
  */
  sTamper.Tamper = RTC_TAMPER_1;
 8100b66:	2301      	movs	r3, #1
 8100b68:	603b      	str	r3, [r7, #0]
  sTamper.Trigger = RTC_TAMPERTRIGGER_RISINGEDGE;
 8100b6a:	2301      	movs	r3, #1
 8100b6c:	60bb      	str	r3, [r7, #8]
  sTamper.NoErase = RTC_TAMPER_ERASE_BACKUP_ENABLE;
 8100b6e:	2300      	movs	r3, #0
 8100b70:	60fb      	str	r3, [r7, #12]
  sTamper.MaskFlag = RTC_TAMPERMASK_FLAG_DISABLE;
 8100b72:	2300      	movs	r3, #0
 8100b74:	613b      	str	r3, [r7, #16]
  sTamper.Filter = RTC_TAMPERFILTER_DISABLE;
 8100b76:	2300      	movs	r3, #0
 8100b78:	617b      	str	r3, [r7, #20]
  sTamper.SamplingFrequency = RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768;
 8100b7a:	2300      	movs	r3, #0
 8100b7c:	61bb      	str	r3, [r7, #24]
  sTamper.PrechargeDuration = RTC_TAMPERPRECHARGEDURATION_1RTCCLK;
 8100b7e:	2300      	movs	r3, #0
 8100b80:	61fb      	str	r3, [r7, #28]
  sTamper.TamperPullUp = RTC_TAMPER_PULLUP_ENABLE;
 8100b82:	2300      	movs	r3, #0
 8100b84:	623b      	str	r3, [r7, #32]
  sTamper.TimeStampOnTamperDetection = RTC_TIMESTAMPONTAMPERDETECTION_ENABLE;
 8100b86:	2380      	movs	r3, #128	; 0x80
 8100b88:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTCEx_SetTamper(&hrtc, &sTamper) != HAL_OK)
 8100b8a:	463b      	mov	r3, r7
 8100b8c:	4619      	mov	r1, r3
 8100b8e:	4806      	ldr	r0, [pc, #24]	; (8100ba8 <MX_RTC_Init+0x94>)
 8100b90:	f007 f81a 	bl	8107bc8 <HAL_RTCEx_SetTamper>
 8100b94:	4603      	mov	r3, r0
 8100b96:	2b00      	cmp	r3, #0
 8100b98:	d001      	beq.n	8100b9e <MX_RTC_Init+0x8a>
  {
    Error_Handler();
 8100b9a:	f000 fbfd 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8100b9e:	bf00      	nop
 8100ba0:	3728      	adds	r7, #40	; 0x28
 8100ba2:	46bd      	mov	sp, r7
 8100ba4:	bd80      	pop	{r7, pc}
 8100ba6:	bf00      	nop
 8100ba8:	10000a0c 	.word	0x10000a0c
 8100bac:	58004000 	.word	0x58004000

08100bb0 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8100bb0:	b580      	push	{r7, lr}
 8100bb2:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8100bb4:	4b47      	ldr	r3, [pc, #284]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100bb6:	4a48      	ldr	r2, [pc, #288]	; (8100cd8 <MX_SAI1_Init+0x128>)
 8100bb8:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8100bba:	4b46      	ldr	r3, [pc, #280]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100bbc:	2200      	movs	r2, #0
 8100bbe:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8100bc0:	4b44      	ldr	r3, [pc, #272]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100bc2:	2200      	movs	r2, #0
 8100bc4:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8100bc6:	4b43      	ldr	r3, [pc, #268]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100bc8:	2240      	movs	r2, #64	; 0x40
 8100bca:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8100bcc:	4b41      	ldr	r3, [pc, #260]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100bce:	2200      	movs	r2, #0
 8100bd0:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8100bd2:	4b40      	ldr	r3, [pc, #256]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100bd4:	2200      	movs	r2, #0
 8100bd6:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8100bd8:	4b3e      	ldr	r3, [pc, #248]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100bda:	2200      	movs	r2, #0
 8100bdc:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8100bde:	4b3d      	ldr	r3, [pc, #244]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100be0:	2200      	movs	r2, #0
 8100be2:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8100be4:	4b3b      	ldr	r3, [pc, #236]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100be6:	2200      	movs	r2, #0
 8100be8:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8100bea:	4b3a      	ldr	r3, [pc, #232]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100bec:	2200      	movs	r2, #0
 8100bee:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8100bf0:	4b38      	ldr	r3, [pc, #224]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100bf2:	4a3a      	ldr	r2, [pc, #232]	; (8100cdc <MX_SAI1_Init+0x12c>)
 8100bf4:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8100bf6:	4b37      	ldr	r3, [pc, #220]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100bf8:	2200      	movs	r2, #0
 8100bfa:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8100bfc:	4b35      	ldr	r3, [pc, #212]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100bfe:	2200      	movs	r2, #0
 8100c00:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8100c02:	4b34      	ldr	r3, [pc, #208]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c04:	2200      	movs	r2, #0
 8100c06:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8100c08:	4b32      	ldr	r3, [pc, #200]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c0a:	2200      	movs	r2, #0
 8100c0c:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 8100c0e:	4b31      	ldr	r3, [pc, #196]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c10:	2200      	movs	r2, #0
 8100c12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8100c16:	4b2f      	ldr	r3, [pc, #188]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c18:	2201      	movs	r2, #1
 8100c1a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8100c1c:	4b2d      	ldr	r3, [pc, #180]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8100c22:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8100c24:	4b2b      	ldr	r3, [pc, #172]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c26:	2208      	movs	r2, #8
 8100c28:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8100c2a:	4b2a      	ldr	r3, [pc, #168]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c2c:	2201      	movs	r2, #1
 8100c2e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8100c30:	4b28      	ldr	r3, [pc, #160]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c32:	2200      	movs	r2, #0
 8100c34:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8100c36:	4b27      	ldr	r3, [pc, #156]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c38:	2200      	movs	r2, #0
 8100c3a:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8100c3c:	4b25      	ldr	r3, [pc, #148]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c3e:	2200      	movs	r2, #0
 8100c40:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8100c42:	4b24      	ldr	r3, [pc, #144]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c44:	2200      	movs	r2, #0
 8100c46:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8100c48:	4b22      	ldr	r3, [pc, #136]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c4a:	2200      	movs	r2, #0
 8100c4c:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8100c4e:	4b21      	ldr	r3, [pc, #132]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c50:	2201      	movs	r2, #1
 8100c52:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8100c54:	4b1f      	ldr	r3, [pc, #124]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c56:	2200      	movs	r2, #0
 8100c58:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8100c5a:	481e      	ldr	r0, [pc, #120]	; (8100cd4 <MX_SAI1_Init+0x124>)
 8100c5c:	f007 f894 	bl	8107d88 <HAL_SAI_Init>
 8100c60:	4603      	mov	r3, r0
 8100c62:	2b00      	cmp	r3, #0
 8100c64:	d001      	beq.n	8100c6a <MX_SAI1_Init+0xba>
  {
    Error_Handler();
 8100c66:	f000 fb97 	bl	8101398 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8100c6a:	4b1d      	ldr	r3, [pc, #116]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100c6c:	4a1d      	ldr	r2, [pc, #116]	; (8100ce4 <MX_SAI1_Init+0x134>)
 8100c6e:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_SPDIF_PROTOCOL;
 8100c70:	4b1b      	ldr	r3, [pc, #108]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100c72:	2204      	movs	r2, #4
 8100c74:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 8100c76:	4b1a      	ldr	r3, [pc, #104]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100c78:	2200      	movs	r2, #0
 8100c7a:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8100c7c:	4b18      	ldr	r3, [pc, #96]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100c7e:	2200      	movs	r2, #0
 8100c80:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8100c82:	4b17      	ldr	r3, [pc, #92]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100c84:	2200      	movs	r2, #0
 8100c86:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8100c88:	4b15      	ldr	r3, [pc, #84]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100c8a:	2200      	movs	r2, #0
 8100c8c:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8100c8e:	4b14      	ldr	r3, [pc, #80]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100c90:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8100c94:	621a      	str	r2, [r3, #32]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8100c96:	4b12      	ldr	r3, [pc, #72]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100c98:	2200      	movs	r2, #0
 8100c9a:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8100c9c:	4b10      	ldr	r3, [pc, #64]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100c9e:	2200      	movs	r2, #0
 8100ca0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8100ca2:	4b0f      	ldr	r3, [pc, #60]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100ca4:	2200      	movs	r2, #0
 8100ca6:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8100ca8:	4b0d      	ldr	r3, [pc, #52]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100caa:	2200      	movs	r2, #0
 8100cac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 8100cb0:	4b0b      	ldr	r3, [pc, #44]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100cb2:	2201      	movs	r2, #1
 8100cb4:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8100cb6:	4b0a      	ldr	r3, [pc, #40]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100cb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8100cbc:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8100cbe:	4808      	ldr	r0, [pc, #32]	; (8100ce0 <MX_SAI1_Init+0x130>)
 8100cc0:	f007 f862 	bl	8107d88 <HAL_SAI_Init>
 8100cc4:	4603      	mov	r3, r0
 8100cc6:	2b00      	cmp	r3, #0
 8100cc8:	d001      	beq.n	8100cce <MX_SAI1_Init+0x11e>
  {
    Error_Handler();
 8100cca:	f000 fb65 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8100cce:	bf00      	nop
 8100cd0:	bd80      	pop	{r7, pc}
 8100cd2:	bf00      	nop
 8100cd4:	10000aa0 	.word	0x10000aa0
 8100cd8:	40015804 	.word	0x40015804
 8100cdc:	0002ee00 	.word	0x0002ee00
 8100ce0:	10000780 	.word	0x10000780
 8100ce4:	40015824 	.word	0x40015824

08100ce8 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8100ce8:	b580      	push	{r7, lr}
 8100cea:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8100cec:	4b0e      	ldr	r3, [pc, #56]	; (8100d28 <MX_SDMMC1_SD_Init+0x40>)
 8100cee:	4a0f      	ldr	r2, [pc, #60]	; (8100d2c <MX_SDMMC1_SD_Init+0x44>)
 8100cf0:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8100cf2:	4b0d      	ldr	r3, [pc, #52]	; (8100d28 <MX_SDMMC1_SD_Init+0x40>)
 8100cf4:	2200      	movs	r2, #0
 8100cf6:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8100cf8:	4b0b      	ldr	r3, [pc, #44]	; (8100d28 <MX_SDMMC1_SD_Init+0x40>)
 8100cfa:	2200      	movs	r2, #0
 8100cfc:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8100cfe:	4b0a      	ldr	r3, [pc, #40]	; (8100d28 <MX_SDMMC1_SD_Init+0x40>)
 8100d00:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8100d04:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8100d06:	4b08      	ldr	r3, [pc, #32]	; (8100d28 <MX_SDMMC1_SD_Init+0x40>)
 8100d08:	2200      	movs	r2, #0
 8100d0a:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8100d0c:	4b06      	ldr	r3, [pc, #24]	; (8100d28 <MX_SDMMC1_SD_Init+0x40>)
 8100d0e:	2200      	movs	r2, #0
 8100d10:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8100d12:	4805      	ldr	r0, [pc, #20]	; (8100d28 <MX_SDMMC1_SD_Init+0x40>)
 8100d14:	f007 fb12 	bl	810833c <HAL_SD_Init>
 8100d18:	4603      	mov	r3, r0
 8100d1a:	2b00      	cmp	r3, #0
 8100d1c:	d001      	beq.n	8100d22 <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 8100d1e:	f000 fb3b 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8100d22:	bf00      	nop
 8100d24:	bd80      	pop	{r7, pc}
 8100d26:	bf00      	nop
 8100d28:	10000688 	.word	0x10000688
 8100d2c:	52007000 	.word	0x52007000

08100d30 <MX_SPDIFRX1_Init>:
  * @brief SPDIFRX1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX1_Init(void)
{
 8100d30:	b580      	push	{r7, lr}
 8100d32:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX1_Init 0 */

  /* USER CODE BEGIN SPDIFRX1_Init 1 */

  /* USER CODE END SPDIFRX1_Init 1 */
  hspdif1.Instance = SPDIFRX;
 8100d34:	4b19      	ldr	r3, [pc, #100]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d36:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8100d3a:	601a      	str	r2, [r3, #0]
  hspdif1.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8100d3c:	4b17      	ldr	r3, [pc, #92]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d3e:	2200      	movs	r2, #0
 8100d40:	605a      	str	r2, [r3, #4]
  hspdif1.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8100d42:	4b16      	ldr	r3, [pc, #88]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d44:	2200      	movs	r2, #0
 8100d46:	609a      	str	r2, [r3, #8]
  hspdif1.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8100d48:	4b14      	ldr	r3, [pc, #80]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d4a:	2200      	movs	r2, #0
 8100d4c:	60da      	str	r2, [r3, #12]
  hspdif1.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8100d4e:	4b13      	ldr	r3, [pc, #76]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d50:	2200      	movs	r2, #0
 8100d52:	611a      	str	r2, [r3, #16]
  hspdif1.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8100d54:	4b11      	ldr	r3, [pc, #68]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d56:	2200      	movs	r2, #0
 8100d58:	615a      	str	r2, [r3, #20]
  hspdif1.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8100d5a:	4b10      	ldr	r3, [pc, #64]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d5c:	2200      	movs	r2, #0
 8100d5e:	619a      	str	r2, [r3, #24]
  hspdif1.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8100d60:	4b0e      	ldr	r3, [pc, #56]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d62:	2200      	movs	r2, #0
 8100d64:	61da      	str	r2, [r3, #28]
  hspdif1.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8100d66:	4b0d      	ldr	r3, [pc, #52]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d68:	2200      	movs	r2, #0
 8100d6a:	621a      	str	r2, [r3, #32]
  hspdif1.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8100d6c:	4b0b      	ldr	r3, [pc, #44]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d6e:	2200      	movs	r2, #0
 8100d70:	625a      	str	r2, [r3, #36]	; 0x24
  hspdif1.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8100d72:	4b0a      	ldr	r3, [pc, #40]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d74:	2200      	movs	r2, #0
 8100d76:	629a      	str	r2, [r3, #40]	; 0x28
  hspdif1.Init.SymbolClockGen = DISABLE;
 8100d78:	4b08      	ldr	r3, [pc, #32]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d7a:	2200      	movs	r2, #0
 8100d7c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hspdif1.Init.BackupSymbolClockGen = DISABLE;
 8100d80:	4b06      	ldr	r3, [pc, #24]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d82:	2200      	movs	r2, #0
 8100d84:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  if (HAL_SPDIFRX_Init(&hspdif1) != HAL_OK)
 8100d88:	4804      	ldr	r0, [pc, #16]	; (8100d9c <MX_SPDIFRX1_Init+0x6c>)
 8100d8a:	f008 fb7b 	bl	8109484 <HAL_SPDIFRX_Init>
 8100d8e:	4603      	mov	r3, r0
 8100d90:	2b00      	cmp	r3, #0
 8100d92:	d001      	beq.n	8100d98 <MX_SPDIFRX1_Init+0x68>
  {
    Error_Handler();
 8100d94:	f000 fb00 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX1_Init 2 */

  /* USER CODE END SPDIFRX1_Init 2 */

}
 8100d98:	bf00      	nop
 8100d9a:	bd80      	pop	{r7, pc}
 8100d9c:	10000818 	.word	0x10000818

08100da0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8100da0:	b580      	push	{r7, lr}
 8100da2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8100da4:	4b26      	ldr	r3, [pc, #152]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100da6:	4a27      	ldr	r2, [pc, #156]	; (8100e44 <MX_SPI2_Init+0xa4>)
 8100da8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8100daa:	4b25      	ldr	r3, [pc, #148]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100dac:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8100db0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8100db2:	4b23      	ldr	r3, [pc, #140]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100db4:	2200      	movs	r2, #0
 8100db6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8100db8:	4b21      	ldr	r3, [pc, #132]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100dba:	2203      	movs	r2, #3
 8100dbc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8100dbe:	4b20      	ldr	r3, [pc, #128]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100dc0:	2200      	movs	r2, #0
 8100dc2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8100dc4:	4b1e      	ldr	r3, [pc, #120]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100dc6:	2200      	movs	r2, #0
 8100dc8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8100dca:	4b1d      	ldr	r3, [pc, #116]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100dcc:	2200      	movs	r2, #0
 8100dce:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8100dd0:	4b1b      	ldr	r3, [pc, #108]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100dd2:	2200      	movs	r2, #0
 8100dd4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8100dd6:	4b1a      	ldr	r3, [pc, #104]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100dd8:	2200      	movs	r2, #0
 8100dda:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8100ddc:	4b18      	ldr	r3, [pc, #96]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100dde:	2200      	movs	r2, #0
 8100de0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8100de2:	4b17      	ldr	r3, [pc, #92]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100de4:	2200      	movs	r2, #0
 8100de6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8100de8:	4b15      	ldr	r3, [pc, #84]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100dea:	2200      	movs	r2, #0
 8100dec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8100dee:	4b14      	ldr	r3, [pc, #80]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100df0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8100df4:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8100df6:	4b12      	ldr	r3, [pc, #72]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100df8:	2200      	movs	r2, #0
 8100dfa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8100dfc:	4b10      	ldr	r3, [pc, #64]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100dfe:	2200      	movs	r2, #0
 8100e00:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100e02:	4b0f      	ldr	r3, [pc, #60]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100e04:	2200      	movs	r2, #0
 8100e06:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100e08:	4b0d      	ldr	r3, [pc, #52]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100e0a:	2200      	movs	r2, #0
 8100e0c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8100e0e:	4b0c      	ldr	r3, [pc, #48]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100e10:	2200      	movs	r2, #0
 8100e12:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8100e14:	4b0a      	ldr	r3, [pc, #40]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100e16:	2200      	movs	r2, #0
 8100e18:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8100e1a:	4b09      	ldr	r3, [pc, #36]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100e1c:	2200      	movs	r2, #0
 8100e1e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8100e20:	4b07      	ldr	r3, [pc, #28]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100e22:	2200      	movs	r2, #0
 8100e24:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100e26:	4b06      	ldr	r3, [pc, #24]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100e28:	2200      	movs	r2, #0
 8100e2a:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8100e2c:	4804      	ldr	r0, [pc, #16]	; (8100e40 <MX_SPI2_Init+0xa0>)
 8100e2e:	f008 fb97 	bl	8109560 <HAL_SPI_Init>
 8100e32:	4603      	mov	r3, r0
 8100e34:	2b00      	cmp	r3, #0
 8100e36:	d001      	beq.n	8100e3c <MX_SPI2_Init+0x9c>
  {
    Error_Handler();
 8100e38:	f000 faae 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8100e3c:	bf00      	nop
 8100e3e:	bd80      	pop	{r7, pc}
 8100e40:	10000124 	.word	0x10000124
 8100e44:	40003800 	.word	0x40003800

08100e48 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8100e48:	b580      	push	{r7, lr}
 8100e4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8100e4c:	4b26      	ldr	r3, [pc, #152]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e4e:	4a27      	ldr	r2, [pc, #156]	; (8100eec <MX_SPI5_Init+0xa4>)
 8100e50:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8100e52:	4b25      	ldr	r3, [pc, #148]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e54:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8100e58:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8100e5a:	4b23      	ldr	r3, [pc, #140]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e5c:	2200      	movs	r2, #0
 8100e5e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
 8100e60:	4b21      	ldr	r3, [pc, #132]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e62:	2203      	movs	r2, #3
 8100e64:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8100e66:	4b20      	ldr	r3, [pc, #128]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e68:	2200      	movs	r2, #0
 8100e6a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8100e6c:	4b1e      	ldr	r3, [pc, #120]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e6e:	2200      	movs	r2, #0
 8100e70:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 8100e72:	4b1d      	ldr	r3, [pc, #116]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e74:	2200      	movs	r2, #0
 8100e76:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8100e78:	4b1b      	ldr	r3, [pc, #108]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e7a:	2200      	movs	r2, #0
 8100e7c:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8100e7e:	4b1a      	ldr	r3, [pc, #104]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e80:	2200      	movs	r2, #0
 8100e82:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8100e84:	4b18      	ldr	r3, [pc, #96]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e86:	2200      	movs	r2, #0
 8100e88:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8100e8a:	4b17      	ldr	r3, [pc, #92]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e8c:	2200      	movs	r2, #0
 8100e8e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8100e90:	4b15      	ldr	r3, [pc, #84]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e92:	2200      	movs	r2, #0
 8100e94:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8100e96:	4b14      	ldr	r3, [pc, #80]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100e98:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8100e9c:	635a      	str	r2, [r3, #52]	; 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8100e9e:	4b12      	ldr	r3, [pc, #72]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100ea0:	2200      	movs	r2, #0
 8100ea2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8100ea4:	4b10      	ldr	r3, [pc, #64]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100ea6:	2200      	movs	r2, #0
 8100ea8:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100eaa:	4b0f      	ldr	r3, [pc, #60]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100eac:	2200      	movs	r2, #0
 8100eae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100eb0:	4b0d      	ldr	r3, [pc, #52]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100eb2:	2200      	movs	r2, #0
 8100eb4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8100eb6:	4b0c      	ldr	r3, [pc, #48]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100eb8:	2200      	movs	r2, #0
 8100eba:	649a      	str	r2, [r3, #72]	; 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8100ebc:	4b0a      	ldr	r3, [pc, #40]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100ebe:	2200      	movs	r2, #0
 8100ec0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8100ec2:	4b09      	ldr	r3, [pc, #36]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100ec4:	2200      	movs	r2, #0
 8100ec6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8100ec8:	4b07      	ldr	r3, [pc, #28]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100eca:	2200      	movs	r2, #0
 8100ecc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100ece:	4b06      	ldr	r3, [pc, #24]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100ed0:	2200      	movs	r2, #0
 8100ed2:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8100ed4:	4804      	ldr	r0, [pc, #16]	; (8100ee8 <MX_SPI5_Init+0xa0>)
 8100ed6:	f008 fb43 	bl	8109560 <HAL_SPI_Init>
 8100eda:	4603      	mov	r3, r0
 8100edc:	2b00      	cmp	r3, #0
 8100ede:	d001      	beq.n	8100ee4 <MX_SPI5_Init+0x9c>
  {
    Error_Handler();
 8100ee0:	f000 fa5a 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8100ee4:	bf00      	nop
 8100ee6:	bd80      	pop	{r7, pc}
 8100ee8:	100001f8 	.word	0x100001f8
 8100eec:	40015000 	.word	0x40015000

08100ef0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8100ef0:	b580      	push	{r7, lr}
 8100ef2:	b096      	sub	sp, #88	; 0x58
 8100ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8100ef6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8100efa:	2200      	movs	r2, #0
 8100efc:	601a      	str	r2, [r3, #0]
 8100efe:	605a      	str	r2, [r3, #4]
 8100f00:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8100f02:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8100f06:	2200      	movs	r2, #0
 8100f08:	601a      	str	r2, [r3, #0]
 8100f0a:	605a      	str	r2, [r3, #4]
 8100f0c:	609a      	str	r2, [r3, #8]
 8100f0e:	60da      	str	r2, [r3, #12]
 8100f10:	611a      	str	r2, [r3, #16]
 8100f12:	615a      	str	r2, [r3, #20]
 8100f14:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8100f16:	1d3b      	adds	r3, r7, #4
 8100f18:	222c      	movs	r2, #44	; 0x2c
 8100f1a:	2100      	movs	r1, #0
 8100f1c:	4618      	mov	r0, r3
 8100f1e:	f00b fd4f 	bl	810c9c0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8100f22:	4b39      	ldr	r3, [pc, #228]	; (8101008 <MX_TIM8_Init+0x118>)
 8100f24:	4a39      	ldr	r2, [pc, #228]	; (810100c <MX_TIM8_Init+0x11c>)
 8100f26:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8100f28:	4b37      	ldr	r3, [pc, #220]	; (8101008 <MX_TIM8_Init+0x118>)
 8100f2a:	2200      	movs	r2, #0
 8100f2c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8100f2e:	4b36      	ldr	r3, [pc, #216]	; (8101008 <MX_TIM8_Init+0x118>)
 8100f30:	2200      	movs	r2, #0
 8100f32:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8100f34:	4b34      	ldr	r3, [pc, #208]	; (8101008 <MX_TIM8_Init+0x118>)
 8100f36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8100f3a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8100f3c:	4b32      	ldr	r3, [pc, #200]	; (8101008 <MX_TIM8_Init+0x118>)
 8100f3e:	2200      	movs	r2, #0
 8100f40:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8100f42:	4b31      	ldr	r3, [pc, #196]	; (8101008 <MX_TIM8_Init+0x118>)
 8100f44:	2200      	movs	r2, #0
 8100f46:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8100f48:	4b2f      	ldr	r3, [pc, #188]	; (8101008 <MX_TIM8_Init+0x118>)
 8100f4a:	2200      	movs	r2, #0
 8100f4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8100f4e:	482e      	ldr	r0, [pc, #184]	; (8101008 <MX_TIM8_Init+0x118>)
 8100f50:	f008 fc7e 	bl	8109850 <HAL_TIM_OC_Init>
 8100f54:	4603      	mov	r3, r0
 8100f56:	2b00      	cmp	r3, #0
 8100f58:	d001      	beq.n	8100f5e <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8100f5a:	f000 fa1d 	bl	8101398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8100f5e:	2300      	movs	r3, #0
 8100f60:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8100f62:	2300      	movs	r3, #0
 8100f64:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8100f66:	2300      	movs	r3, #0
 8100f68:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8100f6a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8100f6e:	4619      	mov	r1, r3
 8100f70:	4825      	ldr	r0, [pc, #148]	; (8101008 <MX_TIM8_Init+0x118>)
 8100f72:	f009 fad5 	bl	810a520 <HAL_TIMEx_MasterConfigSynchronization>
 8100f76:	4603      	mov	r3, r0
 8100f78:	2b00      	cmp	r3, #0
 8100f7a:	d001      	beq.n	8100f80 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8100f7c:	f000 fa0c 	bl	8101398 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8100f80:	2300      	movs	r3, #0
 8100f82:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8100f84:	2300      	movs	r3, #0
 8100f86:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8100f88:	2300      	movs	r3, #0
 8100f8a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8100f8c:	2300      	movs	r3, #0
 8100f8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8100f90:	2300      	movs	r3, #0
 8100f92:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8100f94:	2300      	movs	r3, #0
 8100f96:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8100f98:	2300      	movs	r3, #0
 8100f9a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8100f9c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8100fa0:	2204      	movs	r2, #4
 8100fa2:	4619      	mov	r1, r3
 8100fa4:	4818      	ldr	r0, [pc, #96]	; (8101008 <MX_TIM8_Init+0x118>)
 8100fa6:	f008 fd0b 	bl	81099c0 <HAL_TIM_OC_ConfigChannel>
 8100faa:	4603      	mov	r3, r0
 8100fac:	2b00      	cmp	r3, #0
 8100fae:	d001      	beq.n	8100fb4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8100fb0:	f000 f9f2 	bl	8101398 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8100fb4:	2300      	movs	r3, #0
 8100fb6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8100fb8:	2300      	movs	r3, #0
 8100fba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8100fbc:	2300      	movs	r3, #0
 8100fbe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8100fc0:	2300      	movs	r3, #0
 8100fc2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8100fc4:	2300      	movs	r3, #0
 8100fc6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8100fc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8100fcc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8100fce:	2300      	movs	r3, #0
 8100fd0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8100fd2:	2300      	movs	r3, #0
 8100fd4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8100fd6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8100fda:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8100fdc:	2300      	movs	r3, #0
 8100fde:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8100fe0:	2300      	movs	r3, #0
 8100fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8100fe4:	1d3b      	adds	r3, r7, #4
 8100fe6:	4619      	mov	r1, r3
 8100fe8:	4807      	ldr	r0, [pc, #28]	; (8101008 <MX_TIM8_Init+0x118>)
 8100fea:	f009 fb27 	bl	810a63c <HAL_TIMEx_ConfigBreakDeadTime>
 8100fee:	4603      	mov	r3, r0
 8100ff0:	2b00      	cmp	r3, #0
 8100ff2:	d001      	beq.n	8100ff8 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8100ff4:	f000 f9d0 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8100ff8:	4803      	ldr	r0, [pc, #12]	; (8101008 <MX_TIM8_Init+0x118>)
 8100ffa:	f001 f807 	bl	810200c <HAL_TIM_MspPostInit>

}
 8100ffe:	bf00      	nop
 8101000:	3758      	adds	r7, #88	; 0x58
 8101002:	46bd      	mov	sp, r7
 8101004:	bd80      	pop	{r7, pc}
 8101006:	bf00      	nop
 8101008:	100001ac 	.word	0x100001ac
 810100c:	40010400 	.word	0x40010400

08101010 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8101010:	b580      	push	{r7, lr}
 8101012:	b084      	sub	sp, #16
 8101014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8101016:	463b      	mov	r3, r7
 8101018:	2200      	movs	r2, #0
 810101a:	601a      	str	r2, [r3, #0]
 810101c:	605a      	str	r2, [r3, #4]
 810101e:	609a      	str	r2, [r3, #8]
 8101020:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8101022:	4b1d      	ldr	r3, [pc, #116]	; (8101098 <MX_TIM13_Init+0x88>)
 8101024:	4a1d      	ldr	r2, [pc, #116]	; (810109c <MX_TIM13_Init+0x8c>)
 8101026:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8101028:	4b1b      	ldr	r3, [pc, #108]	; (8101098 <MX_TIM13_Init+0x88>)
 810102a:	2200      	movs	r2, #0
 810102c:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 810102e:	4b1a      	ldr	r3, [pc, #104]	; (8101098 <MX_TIM13_Init+0x88>)
 8101030:	2200      	movs	r2, #0
 8101032:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8101034:	4b18      	ldr	r3, [pc, #96]	; (8101098 <MX_TIM13_Init+0x88>)
 8101036:	f64f 72ff 	movw	r2, #65535	; 0xffff
 810103a:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 810103c:	4b16      	ldr	r3, [pc, #88]	; (8101098 <MX_TIM13_Init+0x88>)
 810103e:	2200      	movs	r2, #0
 8101040:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101042:	4b15      	ldr	r3, [pc, #84]	; (8101098 <MX_TIM13_Init+0x88>)
 8101044:	2200      	movs	r2, #0
 8101046:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8101048:	4813      	ldr	r0, [pc, #76]	; (8101098 <MX_TIM13_Init+0x88>)
 810104a:	f008 fbaa 	bl	81097a2 <HAL_TIM_Base_Init>
 810104e:	4603      	mov	r3, r0
 8101050:	2b00      	cmp	r3, #0
 8101052:	d001      	beq.n	8101058 <MX_TIM13_Init+0x48>
  {
    Error_Handler();
 8101054:	f000 f9a0 	bl	8101398 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim13) != HAL_OK)
 8101058:	480f      	ldr	r0, [pc, #60]	; (8101098 <MX_TIM13_Init+0x88>)
 810105a:	f008 fc50 	bl	81098fe <HAL_TIM_IC_Init>
 810105e:	4603      	mov	r3, r0
 8101060:	2b00      	cmp	r3, #0
 8101062:	d001      	beq.n	8101068 <MX_TIM13_Init+0x58>
  {
    Error_Handler();
 8101064:	f000 f998 	bl	8101398 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8101068:	2300      	movs	r3, #0
 810106a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 810106c:	2301      	movs	r3, #1
 810106e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8101070:	2300      	movs	r3, #0
 8101072:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8101074:	2300      	movs	r3, #0
 8101076:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim13, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8101078:	463b      	mov	r3, r7
 810107a:	2200      	movs	r2, #0
 810107c:	4619      	mov	r1, r3
 810107e:	4806      	ldr	r0, [pc, #24]	; (8101098 <MX_TIM13_Init+0x88>)
 8101080:	f008 fd18 	bl	8109ab4 <HAL_TIM_IC_ConfigChannel>
 8101084:	4603      	mov	r3, r0
 8101086:	2b00      	cmp	r3, #0
 8101088:	d001      	beq.n	810108e <MX_TIM13_Init+0x7e>
  {
    Error_Handler();
 810108a:	f000 f985 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 810108e:	bf00      	nop
 8101090:	3710      	adds	r7, #16
 8101092:	46bd      	mov	sp, r7
 8101094:	bd80      	pop	{r7, pc}
 8101096:	bf00      	nop
 8101098:	10000930 	.word	0x10000930
 810109c:	40001c00 	.word	0x40001c00

081010a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 81010a0:	b580      	push	{r7, lr}
 81010a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 81010a4:	4b22      	ldr	r3, [pc, #136]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010a6:	4a23      	ldr	r2, [pc, #140]	; (8101134 <MX_USART1_UART_Init+0x94>)
 81010a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 81010aa:	4b21      	ldr	r3, [pc, #132]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 81010b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 81010b2:	4b1f      	ldr	r3, [pc, #124]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010b4:	2200      	movs	r2, #0
 81010b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 81010b8:	4b1d      	ldr	r3, [pc, #116]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010ba:	2200      	movs	r2, #0
 81010bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 81010be:	4b1c      	ldr	r3, [pc, #112]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010c0:	2200      	movs	r2, #0
 81010c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 81010c4:	4b1a      	ldr	r3, [pc, #104]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010c6:	220c      	movs	r2, #12
 81010c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 81010ca:	4b19      	ldr	r3, [pc, #100]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010cc:	2200      	movs	r2, #0
 81010ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 81010d0:	4b17      	ldr	r3, [pc, #92]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010d2:	2200      	movs	r2, #0
 81010d4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 81010d6:	4b16      	ldr	r3, [pc, #88]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010d8:	2200      	movs	r2, #0
 81010da:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 81010dc:	4b14      	ldr	r3, [pc, #80]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010de:	2200      	movs	r2, #0
 81010e0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 81010e2:	4b13      	ldr	r3, [pc, #76]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010e4:	2200      	movs	r2, #0
 81010e6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 81010e8:	4811      	ldr	r0, [pc, #68]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010ea:	f009 fb25 	bl	810a738 <HAL_UART_Init>
 81010ee:	4603      	mov	r3, r0
 81010f0:	2b00      	cmp	r3, #0
 81010f2:	d001      	beq.n	81010f8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 81010f4:	f000 f950 	bl	8101398 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 81010f8:	2100      	movs	r1, #0
 81010fa:	480d      	ldr	r0, [pc, #52]	; (8101130 <MX_USART1_UART_Init+0x90>)
 81010fc:	f00a faba 	bl	810b674 <HAL_UARTEx_SetTxFifoThreshold>
 8101100:	4603      	mov	r3, r0
 8101102:	2b00      	cmp	r3, #0
 8101104:	d001      	beq.n	810110a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8101106:	f000 f947 	bl	8101398 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 810110a:	2100      	movs	r1, #0
 810110c:	4808      	ldr	r0, [pc, #32]	; (8101130 <MX_USART1_UART_Init+0x90>)
 810110e:	f00a faef 	bl	810b6f0 <HAL_UARTEx_SetRxFifoThreshold>
 8101112:	4603      	mov	r3, r0
 8101114:	2b00      	cmp	r3, #0
 8101116:	d001      	beq.n	810111c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8101118:	f000 f93e 	bl	8101398 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 810111c:	4804      	ldr	r0, [pc, #16]	; (8101130 <MX_USART1_UART_Init+0x90>)
 810111e:	f00a fa70 	bl	810b602 <HAL_UARTEx_DisableFifoMode>
 8101122:	4603      	mov	r3, r0
 8101124:	2b00      	cmp	r3, #0
 8101126:	d001      	beq.n	810112c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8101128:	f000 f936 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 810112c:	bf00      	nop
 810112e:	bd80      	pop	{r7, pc}
 8101130:	1000097c 	.word	0x1000097c
 8101134:	40011000 	.word	0x40011000

08101138 <MX_USB_OTG_HS_PCD_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_PCD_Init(void)
{
 8101138:	b580      	push	{r7, lr}
 810113a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 810113c:	4b15      	ldr	r3, [pc, #84]	; (8101194 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 810113e:	4a16      	ldr	r2, [pc, #88]	; (8101198 <MX_USB_OTG_HS_PCD_Init+0x60>)
 8101140:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8101142:	4b14      	ldr	r3, [pc, #80]	; (8101194 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101144:	2209      	movs	r2, #9
 8101146:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 8101148:	4b12      	ldr	r3, [pc, #72]	; (8101194 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 810114a:	2200      	movs	r2, #0
 810114c:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 810114e:	4b11      	ldr	r3, [pc, #68]	; (8101194 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101150:	2200      	movs	r2, #0
 8101152:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 8101154:	4b0f      	ldr	r3, [pc, #60]	; (8101194 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101156:	2201      	movs	r2, #1
 8101158:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 810115a:	4b0e      	ldr	r3, [pc, #56]	; (8101194 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 810115c:	2200      	movs	r2, #0
 810115e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8101160:	4b0c      	ldr	r3, [pc, #48]	; (8101194 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101162:	2200      	movs	r2, #0
 8101164:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8101166:	4b0b      	ldr	r3, [pc, #44]	; (8101194 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101168:	2200      	movs	r2, #0
 810116a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 810116c:	4b09      	ldr	r3, [pc, #36]	; (8101194 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 810116e:	2200      	movs	r2, #0
 8101170:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8101172:	4b08      	ldr	r3, [pc, #32]	; (8101194 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101174:	2200      	movs	r2, #0
 8101176:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8101178:	4b06      	ldr	r3, [pc, #24]	; (8101194 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 810117a:	2200      	movs	r2, #0
 810117c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 810117e:	4805      	ldr	r0, [pc, #20]	; (8101194 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101180:	f003 fdea 	bl	8104d58 <HAL_PCD_Init>
 8101184:	4603      	mov	r3, r0
 8101186:	2b00      	cmp	r3, #0
 8101188:	d001      	beq.n	810118e <MX_USB_OTG_HS_PCD_Init+0x56>
  {
    Error_Handler();
 810118a:	f000 f905 	bl	8101398 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 810118e:	bf00      	nop
 8101190:	bd80      	pop	{r7, pc}
 8101192:	bf00      	nop
 8101194:	10000280 	.word	0x10000280
 8101198:	40040000 	.word	0x40040000

0810119c <MX_FMC_Init>:

/* FMC initialization function */
void MX_FMC_Init(void)
{
 810119c:	b580      	push	{r7, lr}
 810119e:	b088      	sub	sp, #32
 81011a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 81011a2:	1d3b      	adds	r3, r7, #4
 81011a4:	2200      	movs	r2, #0
 81011a6:	601a      	str	r2, [r3, #0]
 81011a8:	605a      	str	r2, [r3, #4]
 81011aa:	609a      	str	r2, [r3, #8]
 81011ac:	60da      	str	r2, [r3, #12]
 81011ae:	611a      	str	r2, [r3, #16]
 81011b0:	615a      	str	r2, [r3, #20]
 81011b2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 81011b4:	4b1e      	ldr	r3, [pc, #120]	; (8101230 <MX_FMC_Init+0x94>)
 81011b6:	4a1f      	ldr	r2, [pc, #124]	; (8101234 <MX_FMC_Init+0x98>)
 81011b8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 81011ba:	4b1d      	ldr	r3, [pc, #116]	; (8101230 <MX_FMC_Init+0x94>)
 81011bc:	2201      	movs	r2, #1
 81011be:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 81011c0:	4b1b      	ldr	r3, [pc, #108]	; (8101230 <MX_FMC_Init+0x94>)
 81011c2:	2200      	movs	r2, #0
 81011c4:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 81011c6:	4b1a      	ldr	r3, [pc, #104]	; (8101230 <MX_FMC_Init+0x94>)
 81011c8:	2208      	movs	r2, #8
 81011ca:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 81011cc:	4b18      	ldr	r3, [pc, #96]	; (8101230 <MX_FMC_Init+0x94>)
 81011ce:	2220      	movs	r2, #32
 81011d0:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_2;
 81011d2:	4b17      	ldr	r3, [pc, #92]	; (8101230 <MX_FMC_Init+0x94>)
 81011d4:	2200      	movs	r2, #0
 81011d6:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 81011d8:	4b15      	ldr	r3, [pc, #84]	; (8101230 <MX_FMC_Init+0x94>)
 81011da:	2280      	movs	r2, #128	; 0x80
 81011dc:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 81011de:	4b14      	ldr	r3, [pc, #80]	; (8101230 <MX_FMC_Init+0x94>)
 81011e0:	2200      	movs	r2, #0
 81011e2:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 81011e4:	4b12      	ldr	r3, [pc, #72]	; (8101230 <MX_FMC_Init+0x94>)
 81011e6:	2200      	movs	r2, #0
 81011e8:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 81011ea:	4b11      	ldr	r3, [pc, #68]	; (8101230 <MX_FMC_Init+0x94>)
 81011ec:	2200      	movs	r2, #0
 81011ee:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 81011f0:	4b0f      	ldr	r3, [pc, #60]	; (8101230 <MX_FMC_Init+0x94>)
 81011f2:	2200      	movs	r2, #0
 81011f4:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 81011f6:	2310      	movs	r3, #16
 81011f8:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 81011fa:	2310      	movs	r3, #16
 81011fc:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 81011fe:	2310      	movs	r3, #16
 8101200:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8101202:	2310      	movs	r3, #16
 8101204:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8101206:	2310      	movs	r3, #16
 8101208:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 810120a:	2310      	movs	r3, #16
 810120c:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 810120e:	2310      	movs	r3, #16
 8101210:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8101212:	1d3b      	adds	r3, r7, #4
 8101214:	4619      	mov	r1, r3
 8101216:	4806      	ldr	r0, [pc, #24]	; (8101230 <MX_FMC_Init+0x94>)
 8101218:	f008 f8f8 	bl	810940c <HAL_SDRAM_Init>
 810121c:	4603      	mov	r3, r0
 810121e:	2b00      	cmp	r3, #0
 8101220:	d001      	beq.n	8101226 <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8101222:	f000 f8b9 	bl	8101398 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8101226:	bf00      	nop
 8101228:	3720      	adds	r7, #32
 810122a:	46bd      	mov	sp, r7
 810122c:	bd80      	pop	{r7, pc}
 810122e:	bf00      	nop
 8101230:	10000b38 	.word	0x10000b38
 8101234:	52004140 	.word	0x52004140

08101238 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8101238:	b480      	push	{r7}
 810123a:	b08d      	sub	sp, #52	; 0x34
 810123c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 810123e:	4b55      	ldr	r3, [pc, #340]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101240:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101244:	4a53      	ldr	r2, [pc, #332]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101246:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810124a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810124e:	4b51      	ldr	r3, [pc, #324]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101250:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101254:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8101258:	62fb      	str	r3, [r7, #44]	; 0x2c
 810125a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 810125c:	4b4d      	ldr	r3, [pc, #308]	; (8101394 <MX_GPIO_Init+0x15c>)
 810125e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101262:	4a4c      	ldr	r2, [pc, #304]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101264:	f043 0302 	orr.w	r3, r3, #2
 8101268:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810126c:	4b49      	ldr	r3, [pc, #292]	; (8101394 <MX_GPIO_Init+0x15c>)
 810126e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101272:	f003 0302 	and.w	r3, r3, #2
 8101276:	62bb      	str	r3, [r7, #40]	; 0x28
 8101278:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 810127a:	4b46      	ldr	r3, [pc, #280]	; (8101394 <MX_GPIO_Init+0x15c>)
 810127c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101280:	4a44      	ldr	r2, [pc, #272]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8101286:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810128a:	4b42      	ldr	r3, [pc, #264]	; (8101394 <MX_GPIO_Init+0x15c>)
 810128c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8101294:	627b      	str	r3, [r7, #36]	; 0x24
 8101296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8101298:	4b3e      	ldr	r3, [pc, #248]	; (8101394 <MX_GPIO_Init+0x15c>)
 810129a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810129e:	4a3d      	ldr	r2, [pc, #244]	; (8101394 <MX_GPIO_Init+0x15c>)
 81012a0:	f043 0304 	orr.w	r3, r3, #4
 81012a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012a8:	4b3a      	ldr	r3, [pc, #232]	; (8101394 <MX_GPIO_Init+0x15c>)
 81012aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012ae:	f003 0304 	and.w	r3, r3, #4
 81012b2:	623b      	str	r3, [r7, #32]
 81012b4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 81012b6:	4b37      	ldr	r3, [pc, #220]	; (8101394 <MX_GPIO_Init+0x15c>)
 81012b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012bc:	4a35      	ldr	r2, [pc, #212]	; (8101394 <MX_GPIO_Init+0x15c>)
 81012be:	f043 0310 	orr.w	r3, r3, #16
 81012c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012c6:	4b33      	ldr	r3, [pc, #204]	; (8101394 <MX_GPIO_Init+0x15c>)
 81012c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012cc:	f003 0310 	and.w	r3, r3, #16
 81012d0:	61fb      	str	r3, [r7, #28]
 81012d2:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81012d4:	4b2f      	ldr	r3, [pc, #188]	; (8101394 <MX_GPIO_Init+0x15c>)
 81012d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012da:	4a2e      	ldr	r2, [pc, #184]	; (8101394 <MX_GPIO_Init+0x15c>)
 81012dc:	f043 0308 	orr.w	r3, r3, #8
 81012e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012e4:	4b2b      	ldr	r3, [pc, #172]	; (8101394 <MX_GPIO_Init+0x15c>)
 81012e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012ea:	f003 0308 	and.w	r3, r3, #8
 81012ee:	61bb      	str	r3, [r7, #24]
 81012f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 81012f2:	4b28      	ldr	r3, [pc, #160]	; (8101394 <MX_GPIO_Init+0x15c>)
 81012f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012f8:	4a26      	ldr	r2, [pc, #152]	; (8101394 <MX_GPIO_Init+0x15c>)
 81012fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81012fe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101302:	4b24      	ldr	r3, [pc, #144]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101304:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101308:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810130c:	617b      	str	r3, [r7, #20]
 810130e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101310:	4b20      	ldr	r3, [pc, #128]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101312:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101316:	4a1f      	ldr	r2, [pc, #124]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101318:	f043 0301 	orr.w	r3, r3, #1
 810131c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101320:	4b1c      	ldr	r3, [pc, #112]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101322:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101326:	f003 0301 	and.w	r3, r3, #1
 810132a:	613b      	str	r3, [r7, #16]
 810132c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 810132e:	4b19      	ldr	r3, [pc, #100]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101330:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101334:	4a17      	ldr	r2, [pc, #92]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101336:	f043 0320 	orr.w	r3, r3, #32
 810133a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810133e:	4b15      	ldr	r3, [pc, #84]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101340:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101344:	f003 0320 	and.w	r3, r3, #32
 8101348:	60fb      	str	r3, [r7, #12]
 810134a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 810134c:	4b11      	ldr	r3, [pc, #68]	; (8101394 <MX_GPIO_Init+0x15c>)
 810134e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101352:	4a10      	ldr	r2, [pc, #64]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101354:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8101358:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810135c:	4b0d      	ldr	r3, [pc, #52]	; (8101394 <MX_GPIO_Init+0x15c>)
 810135e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101362:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8101366:	60bb      	str	r3, [r7, #8]
 8101368:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 810136a:	4b0a      	ldr	r3, [pc, #40]	; (8101394 <MX_GPIO_Init+0x15c>)
 810136c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101370:	4a08      	ldr	r2, [pc, #32]	; (8101394 <MX_GPIO_Init+0x15c>)
 8101372:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8101376:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810137a:	4b06      	ldr	r3, [pc, #24]	; (8101394 <MX_GPIO_Init+0x15c>)
 810137c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101380:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8101384:	607b      	str	r3, [r7, #4]
 8101386:	687b      	ldr	r3, [r7, #4]

}
 8101388:	bf00      	nop
 810138a:	3734      	adds	r7, #52	; 0x34
 810138c:	46bd      	mov	sp, r7
 810138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101392:	4770      	bx	lr
 8101394:	58024400 	.word	0x58024400

08101398 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8101398:	b480      	push	{r7}
 810139a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810139c:	b672      	cpsid	i
}
 810139e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 81013a0:	e7fe      	b.n	81013a0 <Error_Handler+0x8>
	...

081013a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81013a4:	b480      	push	{r7}
 81013a6:	b083      	sub	sp, #12
 81013a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81013aa:	4b0a      	ldr	r3, [pc, #40]	; (81013d4 <HAL_MspInit+0x30>)
 81013ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81013b0:	4a08      	ldr	r2, [pc, #32]	; (81013d4 <HAL_MspInit+0x30>)
 81013b2:	f043 0302 	orr.w	r3, r3, #2
 81013b6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81013ba:	4b06      	ldr	r3, [pc, #24]	; (81013d4 <HAL_MspInit+0x30>)
 81013bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81013c0:	f003 0302 	and.w	r3, r3, #2
 81013c4:	607b      	str	r3, [r7, #4]
 81013c6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81013c8:	bf00      	nop
 81013ca:	370c      	adds	r7, #12
 81013cc:	46bd      	mov	sp, r7
 81013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013d2:	4770      	bx	lr
 81013d4:	58024400 	.word	0x58024400

081013d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 81013d8:	b580      	push	{r7, lr}
 81013da:	b08c      	sub	sp, #48	; 0x30
 81013dc:	af00      	add	r7, sp, #0
 81013de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81013e0:	f107 031c 	add.w	r3, r7, #28
 81013e4:	2200      	movs	r2, #0
 81013e6:	601a      	str	r2, [r3, #0]
 81013e8:	605a      	str	r2, [r3, #4]
 81013ea:	609a      	str	r2, [r3, #8]
 81013ec:	60da      	str	r2, [r3, #12]
 81013ee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 81013f0:	687b      	ldr	r3, [r7, #4]
 81013f2:	681b      	ldr	r3, [r3, #0]
 81013f4:	4a3e      	ldr	r2, [pc, #248]	; (81014f0 <HAL_ADC_MspInit+0x118>)
 81013f6:	4293      	cmp	r3, r2
 81013f8:	d12a      	bne.n	8101450 <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 81013fa:	4b3e      	ldr	r3, [pc, #248]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 81013fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101400:	4a3c      	ldr	r2, [pc, #240]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 8101402:	f043 0320 	orr.w	r3, r3, #32
 8101406:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810140a:	4b3a      	ldr	r3, [pc, #232]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 810140c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101410:	f003 0320 	and.w	r3, r3, #32
 8101414:	61bb      	str	r3, [r7, #24]
 8101416:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101418:	4b36      	ldr	r3, [pc, #216]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 810141a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810141e:	4a35      	ldr	r2, [pc, #212]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 8101420:	f043 0301 	orr.w	r3, r3, #1
 8101424:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101428:	4b32      	ldr	r3, [pc, #200]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 810142a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810142e:	f003 0301 	and.w	r3, r3, #1
 8101432:	617b      	str	r3, [r7, #20]
 8101434:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0_C     ------> ADC1_INP0
    PA1_C     ------> ADC1_INP1
    */
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8101436:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 810143a:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 810143e:	f001 fa79 	bl	8102934 <HAL_SYSCFG_AnalogSwitchConfig>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);
 8101442:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8101446:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 810144a:	f001 fa73 	bl	8102934 <HAL_SYSCFG_AnalogSwitchConfig>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 810144e:	e04a      	b.n	81014e6 <HAL_ADC_MspInit+0x10e>
  else if(hadc->Instance==ADC3)
 8101450:	687b      	ldr	r3, [r7, #4]
 8101452:	681b      	ldr	r3, [r3, #0]
 8101454:	4a28      	ldr	r2, [pc, #160]	; (81014f8 <HAL_ADC_MspInit+0x120>)
 8101456:	4293      	cmp	r3, r2
 8101458:	d145      	bne.n	81014e6 <HAL_ADC_MspInit+0x10e>
    __HAL_RCC_ADC3_CLK_ENABLE();
 810145a:	4b26      	ldr	r3, [pc, #152]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 810145c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101460:	4a24      	ldr	r2, [pc, #144]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 8101462:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8101466:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810146a:	4b22      	ldr	r3, [pc, #136]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 810146c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101470:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8101474:	613b      	str	r3, [r7, #16]
 8101476:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101478:	4b1e      	ldr	r3, [pc, #120]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 810147a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810147e:	4a1d      	ldr	r2, [pc, #116]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 8101480:	f043 0320 	orr.w	r3, r3, #32
 8101484:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101488:	4b1a      	ldr	r3, [pc, #104]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 810148a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810148e:	f003 0320 	and.w	r3, r3, #32
 8101492:	60fb      	str	r3, [r7, #12]
 8101494:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101496:	4b17      	ldr	r3, [pc, #92]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 8101498:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810149c:	4a15      	ldr	r2, [pc, #84]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 810149e:	f043 0304 	orr.w	r3, r3, #4
 81014a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81014a6:	4b13      	ldr	r3, [pc, #76]	; (81014f4 <HAL_ADC_MspInit+0x11c>)
 81014a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81014ac:	f003 0304 	and.w	r3, r3, #4
 81014b0:	60bb      	str	r3, [r7, #8]
 81014b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARD_A1_Pin;
 81014b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 81014b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 81014ba:	2303      	movs	r3, #3
 81014bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81014be:	2300      	movs	r3, #0
 81014c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_A1_GPIO_Port, &GPIO_InitStruct);
 81014c2:	f107 031c 	add.w	r3, r7, #28
 81014c6:	4619      	mov	r1, r3
 81014c8:	480c      	ldr	r0, [pc, #48]	; (81014fc <HAL_ADC_MspInit+0x124>)
 81014ca:	f003 fa83 	bl	81049d4 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 81014ce:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 81014d2:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 81014d6:	f001 fa2d 	bl	8102934 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 81014da:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 81014de:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 81014e2:	f001 fa27 	bl	8102934 <HAL_SYSCFG_AnalogSwitchConfig>
}
 81014e6:	bf00      	nop
 81014e8:	3730      	adds	r7, #48	; 0x30
 81014ea:	46bd      	mov	sp, r7
 81014ec:	bd80      	pop	{r7, pc}
 81014ee:	bf00      	nop
 81014f0:	40022000 	.word	0x40022000
 81014f4:	58024400 	.word	0x58024400
 81014f8:	58026000 	.word	0x58026000
 81014fc:	58021400 	.word	0x58021400

08101500 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8101500:	b580      	push	{r7, lr}
 8101502:	b0bc      	sub	sp, #240	; 0xf0
 8101504:	af00      	add	r7, sp, #0
 8101506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101508:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 810150c:	2200      	movs	r2, #0
 810150e:	601a      	str	r2, [r3, #0]
 8101510:	605a      	str	r2, [r3, #4]
 8101512:	609a      	str	r2, [r3, #8]
 8101514:	60da      	str	r2, [r3, #12]
 8101516:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101518:	f107 031c 	add.w	r3, r7, #28
 810151c:	22c0      	movs	r2, #192	; 0xc0
 810151e:	2100      	movs	r1, #0
 8101520:	4618      	mov	r0, r3
 8101522:	f00b fa4d 	bl	810c9c0 <memset>
  if(DFSDM1_Init == 0)
 8101526:	4b4d      	ldr	r3, [pc, #308]	; (810165c <HAL_DFSDM_ChannelMspInit+0x15c>)
 8101528:	681b      	ldr	r3, [r3, #0]
 810152a:	2b00      	cmp	r3, #0
 810152c:	f040 8091 	bne.w	8101652 <HAL_DFSDM_ChannelMspInit+0x152>
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8101530:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8101534:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_D2PCLK1;
 8101536:	2300      	movs	r3, #0
 8101538:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810153c:	f107 031c 	add.w	r3, r7, #28
 8101540:	4618      	mov	r0, r3
 8101542:	f004 f87b 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 8101546:	4603      	mov	r3, r0
 8101548:	2b00      	cmp	r3, #0
 810154a:	d001      	beq.n	8101550 <HAL_DFSDM_ChannelMspInit+0x50>
    {
      Error_Handler();
 810154c:	f7ff ff24 	bl	8101398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8101550:	4b43      	ldr	r3, [pc, #268]	; (8101660 <HAL_DFSDM_ChannelMspInit+0x160>)
 8101552:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101556:	4a42      	ldr	r2, [pc, #264]	; (8101660 <HAL_DFSDM_ChannelMspInit+0x160>)
 8101558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 810155c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101560:	4b3f      	ldr	r3, [pc, #252]	; (8101660 <HAL_DFSDM_ChannelMspInit+0x160>)
 8101562:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101566:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810156a:	61bb      	str	r3, [r7, #24]
 810156c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 810156e:	4b3c      	ldr	r3, [pc, #240]	; (8101660 <HAL_DFSDM_ChannelMspInit+0x160>)
 8101570:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101574:	4a3a      	ldr	r2, [pc, #232]	; (8101660 <HAL_DFSDM_ChannelMspInit+0x160>)
 8101576:	f043 0308 	orr.w	r3, r3, #8
 810157a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810157e:	4b38      	ldr	r3, [pc, #224]	; (8101660 <HAL_DFSDM_ChannelMspInit+0x160>)
 8101580:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101584:	f003 0308 	and.w	r3, r3, #8
 8101588:	617b      	str	r3, [r7, #20]
 810158a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810158c:	4b34      	ldr	r3, [pc, #208]	; (8101660 <HAL_DFSDM_ChannelMspInit+0x160>)
 810158e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101592:	4a33      	ldr	r2, [pc, #204]	; (8101660 <HAL_DFSDM_ChannelMspInit+0x160>)
 8101594:	f043 0302 	orr.w	r3, r3, #2
 8101598:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810159c:	4b30      	ldr	r3, [pc, #192]	; (8101660 <HAL_DFSDM_ChannelMspInit+0x160>)
 810159e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81015a2:	f003 0302 	and.w	r3, r3, #2
 81015a6:	613b      	str	r3, [r7, #16]
 81015a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 81015aa:	4b2d      	ldr	r3, [pc, #180]	; (8101660 <HAL_DFSDM_ChannelMspInit+0x160>)
 81015ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81015b0:	4a2b      	ldr	r2, [pc, #172]	; (8101660 <HAL_DFSDM_ChannelMspInit+0x160>)
 81015b2:	f043 0304 	orr.w	r3, r3, #4
 81015b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81015ba:	4b29      	ldr	r3, [pc, #164]	; (8101660 <HAL_DFSDM_ChannelMspInit+0x160>)
 81015bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81015c0:	f003 0304 	and.w	r3, r3, #4
 81015c4:	60fb      	str	r3, [r7, #12]
 81015c6:	68fb      	ldr	r3, [r7, #12]
    PD3     ------> DFSDM1_CKOUT
    PB9     ------> DFSDM1_DATIN7
    PB8     ------> DFSDM1_CKIN7
    PC7     ------> DFSDM1_DATIN3
    */
    GPIO_InitStruct.Pin = PMOD_18_DFSDM_CKOUT_Pin;
 81015c8:	2308      	movs	r3, #8
 81015ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81015ce:	2302      	movs	r3, #2
 81015d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015d4:	2300      	movs	r3, #0
 81015d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81015da:	2300      	movs	r3, #0
 81015dc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 81015e0:	2303      	movs	r3, #3
 81015e2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(PMOD_18_DFSDM_CKOUT_GPIO_Port, &GPIO_InitStruct);
 81015e6:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81015ea:	4619      	mov	r1, r3
 81015ec:	481d      	ldr	r0, [pc, #116]	; (8101664 <HAL_DFSDM_ChannelMspInit+0x164>)
 81015ee:	f003 f9f1 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PMOD_19_DFSDM_DATA7_Pin|PMOD_20_DFSDM_CK7_Pin;
 81015f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 81015f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81015fa:	2302      	movs	r3, #2
 81015fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101600:	2300      	movs	r3, #0
 8101602:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101606:	2300      	movs	r3, #0
 8101608:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 810160c:	2303      	movs	r3, #3
 810160e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101612:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101616:	4619      	mov	r1, r3
 8101618:	4813      	ldr	r0, [pc, #76]	; (8101668 <HAL_DFSDM_ChannelMspInit+0x168>)
 810161a:	f003 f9db 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PMOD_17_DFSDM_DATA3_Pin;
 810161e:	2380      	movs	r3, #128	; 0x80
 8101620:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101624:	2302      	movs	r3, #2
 8101626:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810162a:	2300      	movs	r3, #0
 810162c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101630:	2300      	movs	r3, #0
 8101632:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_DFSDM1;
 8101636:	2304      	movs	r3, #4
 8101638:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(PMOD_17_DFSDM_DATA3_GPIO_Port, &GPIO_InitStruct);
 810163c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101640:	4619      	mov	r1, r3
 8101642:	480a      	ldr	r0, [pc, #40]	; (810166c <HAL_DFSDM_ChannelMspInit+0x16c>)
 8101644:	f003 f9c6 	bl	81049d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8101648:	4b04      	ldr	r3, [pc, #16]	; (810165c <HAL_DFSDM_ChannelMspInit+0x15c>)
 810164a:	681b      	ldr	r3, [r3, #0]
 810164c:	3301      	adds	r3, #1
 810164e:	4a03      	ldr	r2, [pc, #12]	; (810165c <HAL_DFSDM_ChannelMspInit+0x15c>)
 8101650:	6013      	str	r3, [r2, #0]
  }

}
 8101652:	bf00      	nop
 8101654:	37f0      	adds	r7, #240	; 0xf0
 8101656:	46bd      	mov	sp, r7
 8101658:	bd80      	pop	{r7, pc}
 810165a:	bf00      	nop
 810165c:	100000f4 	.word	0x100000f4
 8101660:	58024400 	.word	0x58024400
 8101664:	58020c00 	.word	0x58020c00
 8101668:	58020400 	.word	0x58020400
 810166c:	58020800 	.word	0x58020800

08101670 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8101670:	b580      	push	{r7, lr}
 8101672:	b08e      	sub	sp, #56	; 0x38
 8101674:	af00      	add	r7, sp, #0
 8101676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101678:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810167c:	2200      	movs	r2, #0
 810167e:	601a      	str	r2, [r3, #0]
 8101680:	605a      	str	r2, [r3, #4]
 8101682:	609a      	str	r2, [r3, #8]
 8101684:	60da      	str	r2, [r3, #12]
 8101686:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8101688:	687b      	ldr	r3, [r7, #4]
 810168a:	681b      	ldr	r3, [r3, #0]
 810168c:	4a49      	ldr	r2, [pc, #292]	; (81017b4 <HAL_ETH_MspInit+0x144>)
 810168e:	4293      	cmp	r3, r2
 8101690:	f040 808b 	bne.w	81017aa <HAL_ETH_MspInit+0x13a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8101694:	4b48      	ldr	r3, [pc, #288]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 8101696:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810169a:	4a47      	ldr	r2, [pc, #284]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 810169c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 81016a0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81016a4:	4b44      	ldr	r3, [pc, #272]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 81016a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81016aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81016ae:	623b      	str	r3, [r7, #32]
 81016b0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 81016b2:	4b41      	ldr	r3, [pc, #260]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 81016b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81016b8:	4a3f      	ldr	r2, [pc, #252]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 81016ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81016be:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81016c2:	4b3d      	ldr	r3, [pc, #244]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 81016c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81016c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81016cc:	61fb      	str	r3, [r7, #28]
 81016ce:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 81016d0:	4b39      	ldr	r3, [pc, #228]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 81016d2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81016d6:	4a38      	ldr	r2, [pc, #224]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 81016d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81016dc:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81016e0:	4b35      	ldr	r3, [pc, #212]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 81016e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81016e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81016ea:	61bb      	str	r3, [r7, #24]
 81016ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 81016ee:	4b32      	ldr	r3, [pc, #200]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 81016f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81016f4:	4a30      	ldr	r2, [pc, #192]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 81016f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 81016fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81016fe:	4b2e      	ldr	r3, [pc, #184]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 8101700:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8101708:	617b      	str	r3, [r7, #20]
 810170a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 810170c:	4b2a      	ldr	r3, [pc, #168]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 810170e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101712:	4a29      	ldr	r2, [pc, #164]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 8101714:	f043 0304 	orr.w	r3, r3, #4
 8101718:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810171c:	4b26      	ldr	r3, [pc, #152]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 810171e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101722:	f003 0304 	and.w	r3, r3, #4
 8101726:	613b      	str	r3, [r7, #16]
 8101728:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 810172a:	4b23      	ldr	r3, [pc, #140]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 810172c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101730:	4a21      	ldr	r2, [pc, #132]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 8101732:	f043 0301 	orr.w	r3, r3, #1
 8101736:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810173a:	4b1f      	ldr	r3, [pc, #124]	; (81017b8 <HAL_ETH_MspInit+0x148>)
 810173c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101740:	f003 0301 	and.w	r3, r3, #1
 8101744:	60fb      	str	r3, [r7, #12]
 8101746:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ETH_REF_CLK
    PA7     ------> ETH_CRS_DV
    PC4     ------> ETH_RXD0
    PC5     ------> ETH_RXD1
    */
    GPIO_InitStruct.Pin = ETH_TX_EN_Pin|ETH_TXD1_Pin|ETH_TXD0_Pin;
 8101748:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 810174c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810174e:	2302      	movs	r3, #2
 8101750:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101752:	2300      	movs	r3, #0
 8101754:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101756:	2300      	movs	r3, #0
 8101758:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 810175a:	230b      	movs	r3, #11
 810175c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 810175e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8101762:	4619      	mov	r1, r3
 8101764:	4815      	ldr	r0, [pc, #84]	; (81017bc <HAL_ETH_MspInit+0x14c>)
 8101766:	f003 f935 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ETH_MDC_SAI4_D1_Pin|ETH_RXD0_Pin|ETH_RXD1_Pin;
 810176a:	2332      	movs	r3, #50	; 0x32
 810176c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810176e:	2302      	movs	r3, #2
 8101770:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101772:	2300      	movs	r3, #0
 8101774:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101776:	2300      	movs	r3, #0
 8101778:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 810177a:	230b      	movs	r3, #11
 810177c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 810177e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8101782:	4619      	mov	r1, r3
 8101784:	480e      	ldr	r0, [pc, #56]	; (81017c0 <HAL_ETH_MspInit+0x150>)
 8101786:	f003 f925 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ETH_MDIO_Pin|ETH_REF_CLK_Pin|ETH_CRS_DV_Pin;
 810178a:	2386      	movs	r3, #134	; 0x86
 810178c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810178e:	2302      	movs	r3, #2
 8101790:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101792:	2300      	movs	r3, #0
 8101794:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101796:	2300      	movs	r3, #0
 8101798:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 810179a:	230b      	movs	r3, #11
 810179c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810179e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81017a2:	4619      	mov	r1, r3
 81017a4:	4807      	ldr	r0, [pc, #28]	; (81017c4 <HAL_ETH_MspInit+0x154>)
 81017a6:	f003 f915 	bl	81049d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 81017aa:	bf00      	nop
 81017ac:	3738      	adds	r7, #56	; 0x38
 81017ae:	46bd      	mov	sp, r7
 81017b0:	bd80      	pop	{r7, pc}
 81017b2:	bf00      	nop
 81017b4:	40028000 	.word	0x40028000
 81017b8:	58024400 	.word	0x58024400
 81017bc:	58021800 	.word	0x58021800
 81017c0:	58020800 	.word	0x58020800
 81017c4:	58020000 	.word	0x58020000

081017c8 <HAL_CEC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcec: CEC handle pointer
* @retval None
*/
void HAL_CEC_MspInit(CEC_HandleTypeDef* hcec)
{
 81017c8:	b580      	push	{r7, lr}
 81017ca:	b0ba      	sub	sp, #232	; 0xe8
 81017cc:	af00      	add	r7, sp, #0
 81017ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81017d0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 81017d4:	2200      	movs	r2, #0
 81017d6:	601a      	str	r2, [r3, #0]
 81017d8:	605a      	str	r2, [r3, #4]
 81017da:	609a      	str	r2, [r3, #8]
 81017dc:	60da      	str	r2, [r3, #12]
 81017de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81017e0:	f107 0314 	add.w	r3, r7, #20
 81017e4:	22c0      	movs	r2, #192	; 0xc0
 81017e6:	2100      	movs	r1, #0
 81017e8:	4618      	mov	r0, r3
 81017ea:	f00b f8e9 	bl	810c9c0 <memset>
  if(hcec->Instance==CEC)
 81017ee:	687b      	ldr	r3, [r7, #4]
 81017f0:	681b      	ldr	r3, [r3, #0]
 81017f2:	4a29      	ldr	r2, [pc, #164]	; (8101898 <HAL_CEC_MspInit+0xd0>)
 81017f4:	4293      	cmp	r3, r2
 81017f6:	d14b      	bne.n	8101890 <HAL_CEC_MspInit+0xc8>
  /* USER CODE BEGIN CEC_MspInit 0 */

  /* USER CODE END CEC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CEC;
 81017f8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 81017fc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.CecClockSelection = RCC_CECCLKSOURCE_LSI;
 81017fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8101802:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101806:	f107 0314 	add.w	r3, r7, #20
 810180a:	4618      	mov	r0, r3
 810180c:	f003 ff16 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 8101810:	4603      	mov	r3, r0
 8101812:	2b00      	cmp	r3, #0
 8101814:	d001      	beq.n	810181a <HAL_CEC_MspInit+0x52>
    {
      Error_Handler();
 8101816:	f7ff fdbf 	bl	8101398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_CEC_CLK_ENABLE();
 810181a:	4b20      	ldr	r3, [pc, #128]	; (810189c <HAL_CEC_MspInit+0xd4>)
 810181c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101820:	4a1e      	ldr	r2, [pc, #120]	; (810189c <HAL_CEC_MspInit+0xd4>)
 8101822:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8101826:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 810182a:	4b1c      	ldr	r3, [pc, #112]	; (810189c <HAL_CEC_MspInit+0xd4>)
 810182c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101830:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8101834:	613b      	str	r3, [r7, #16]
 8101836:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101838:	4b18      	ldr	r3, [pc, #96]	; (810189c <HAL_CEC_MspInit+0xd4>)
 810183a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810183e:	4a17      	ldr	r2, [pc, #92]	; (810189c <HAL_CEC_MspInit+0xd4>)
 8101840:	f043 0302 	orr.w	r3, r3, #2
 8101844:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101848:	4b14      	ldr	r3, [pc, #80]	; (810189c <HAL_CEC_MspInit+0xd4>)
 810184a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810184e:	f003 0302 	and.w	r3, r3, #2
 8101852:	60fb      	str	r3, [r7, #12]
 8101854:	68fb      	ldr	r3, [r7, #12]
    /**HDMI_CEC GPIO Configuration
    PB6     ------> CEC
    */
    GPIO_InitStruct.Pin = HDMI_CEC_Pin;
 8101856:	2340      	movs	r3, #64	; 0x40
 8101858:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 810185c:	2312      	movs	r3, #18
 810185e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101862:	2300      	movs	r3, #0
 8101864:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101868:	2300      	movs	r3, #0
 810186a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_CEC;
 810186e:	2305      	movs	r3, #5
 8101870:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(HDMI_CEC_GPIO_Port, &GPIO_InitStruct);
 8101874:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101878:	4619      	mov	r1, r3
 810187a:	4809      	ldr	r0, [pc, #36]	; (81018a0 <HAL_CEC_MspInit+0xd8>)
 810187c:	f003 f8aa 	bl	81049d4 <HAL_GPIO_Init>

    /* CEC interrupt Init */
    HAL_NVIC_SetPriority(CEC_IRQn, 0, 0);
 8101880:	2200      	movs	r2, #0
 8101882:	2100      	movs	r1, #0
 8101884:	205e      	movs	r0, #94	; 0x5e
 8101886:	f002 fb32 	bl	8103eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_IRQn);
 810188a:	205e      	movs	r0, #94	; 0x5e
 810188c:	f002 fb49 	bl	8103f22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CEC_MspInit 1 */

  /* USER CODE END CEC_MspInit 1 */
  }

}
 8101890:	bf00      	nop
 8101892:	37e8      	adds	r7, #232	; 0xe8
 8101894:	46bd      	mov	sp, r7
 8101896:	bd80      	pop	{r7, pc}
 8101898:	40006c00 	.word	0x40006c00
 810189c:	58024400 	.word	0x58024400
 81018a0:	58020400 	.word	0x58020400

081018a4 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 81018a4:	b580      	push	{r7, lr}
 81018a6:	b0be      	sub	sp, #248	; 0xf8
 81018a8:	af00      	add	r7, sp, #0
 81018aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81018ac:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 81018b0:	2200      	movs	r2, #0
 81018b2:	601a      	str	r2, [r3, #0]
 81018b4:	605a      	str	r2, [r3, #4]
 81018b6:	609a      	str	r2, [r3, #8]
 81018b8:	60da      	str	r2, [r3, #12]
 81018ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81018bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81018c0:	22c0      	movs	r2, #192	; 0xc0
 81018c2:	2100      	movs	r1, #0
 81018c4:	4618      	mov	r0, r3
 81018c6:	f00b f87b 	bl	810c9c0 <memset>
  if(hqspi->Instance==QUADSPI)
 81018ca:	687b      	ldr	r3, [r7, #4]
 81018cc:	681b      	ldr	r3, [r3, #0]
 81018ce:	4a83      	ldr	r2, [pc, #524]	; (8101adc <HAL_QSPI_MspInit+0x238>)
 81018d0:	4293      	cmp	r3, r2
 81018d2:	f040 80ff 	bne.w	8101ad4 <HAL_QSPI_MspInit+0x230>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 81018d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81018da:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 81018dc:	2300      	movs	r3, #0
 81018de:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81018e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81018e4:	4618      	mov	r0, r3
 81018e6:	f003 fea9 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 81018ea:	4603      	mov	r3, r0
 81018ec:	2b00      	cmp	r3, #0
 81018ee:	d001      	beq.n	81018f4 <HAL_QSPI_MspInit+0x50>
    {
      Error_Handler();
 81018f0:	f7ff fd52 	bl	8101398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 81018f4:	4b7a      	ldr	r3, [pc, #488]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 81018f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 81018fa:	4a79      	ldr	r2, [pc, #484]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 81018fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8101900:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8101904:	4b76      	ldr	r3, [pc, #472]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 8101906:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 810190a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810190e:	623b      	str	r3, [r7, #32]
 8101910:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8101912:	4b73      	ldr	r3, [pc, #460]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 8101914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101918:	4a71      	ldr	r2, [pc, #452]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 810191a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810191e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101922:	4b6f      	ldr	r3, [pc, #444]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 8101924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810192c:	61fb      	str	r3, [r7, #28]
 810192e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101930:	4b6b      	ldr	r3, [pc, #428]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 8101932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101936:	4a6a      	ldr	r2, [pc, #424]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 8101938:	f043 0320 	orr.w	r3, r3, #32
 810193c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101940:	4b67      	ldr	r3, [pc, #412]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 8101942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101946:	f003 0320 	and.w	r3, r3, #32
 810194a:	61bb      	str	r3, [r7, #24]
 810194c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 810194e:	4b64      	ldr	r3, [pc, #400]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 8101950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101954:	4a62      	ldr	r2, [pc, #392]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 8101956:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810195a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810195e:	4b60      	ldr	r3, [pc, #384]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 8101960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101964:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8101968:	617b      	str	r3, [r7, #20]
 810196a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810196c:	4b5c      	ldr	r3, [pc, #368]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 810196e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101972:	4a5b      	ldr	r2, [pc, #364]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 8101974:	f043 0302 	orr.w	r3, r3, #2
 8101978:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810197c:	4b58      	ldr	r3, [pc, #352]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 810197e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101982:	f003 0302 	and.w	r3, r3, #2
 8101986:	613b      	str	r3, [r7, #16]
 8101988:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 810198a:	4b55      	ldr	r3, [pc, #340]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 810198c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101990:	4a53      	ldr	r2, [pc, #332]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 8101992:	f043 0308 	orr.w	r3, r3, #8
 8101996:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810199a:	4b51      	ldr	r3, [pc, #324]	; (8101ae0 <HAL_QSPI_MspInit+0x23c>)
 810199c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019a0:	f003 0308 	and.w	r3, r3, #8
 81019a4:	60fb      	str	r3, [r7, #12]
 81019a6:	68fb      	ldr	r3, [r7, #12]
    PH2     ------> QUADSPI_BK2_IO0
    PH3     ------> QUADSPI_BK2_IO1
    PB2     ------> QUADSPI_CLK
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_BK2_IO2_Pin|QSPI_BK2_IO3_Pin;
 81019a8:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 81019ac:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81019b0:	2302      	movs	r3, #2
 81019b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81019b6:	2300      	movs	r3, #0
 81019b8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81019bc:	2300      	movs	r3, #0
 81019be:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 81019c2:	2309      	movs	r3, #9
 81019c4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 81019c8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 81019cc:	4619      	mov	r1, r3
 81019ce:	4845      	ldr	r0, [pc, #276]	; (8101ae4 <HAL_QSPI_MspInit+0x240>)
 81019d0:	f003 f800 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin;
 81019d4:	2340      	movs	r3, #64	; 0x40
 81019d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81019da:	2302      	movs	r3, #2
 81019dc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81019e0:	2300      	movs	r3, #0
 81019e2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81019e6:	2300      	movs	r3, #0
 81019e8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 81019ec:	230a      	movs	r3, #10
 81019ee:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(QSPI_BK1_NCS_GPIO_Port, &GPIO_InitStruct);
 81019f2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 81019f6:	4619      	mov	r1, r3
 81019f8:	483a      	ldr	r0, [pc, #232]	; (8101ae4 <HAL_QSPI_MspInit+0x240>)
 81019fa:	f002 ffeb 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO3_Pin|QSPI_BK1_IO2_Pin;
 81019fe:	23c0      	movs	r3, #192	; 0xc0
 8101a00:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a04:	2302      	movs	r3, #2
 8101a06:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a0a:	2300      	movs	r3, #0
 8101a0c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a10:	2300      	movs	r3, #0
 8101a12:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101a16:	2309      	movs	r3, #9
 8101a18:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8101a1c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101a20:	4619      	mov	r1, r3
 8101a22:	4831      	ldr	r0, [pc, #196]	; (8101ae8 <HAL_QSPI_MspInit+0x244>)
 8101a24:	f002 ffd6 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO1_Pin;
 8101a28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8101a2c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a30:	2302      	movs	r3, #2
 8101a32:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a36:	2300      	movs	r3, #0
 8101a38:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a3c:	2300      	movs	r3, #0
 8101a3e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8101a42:	230a      	movs	r3, #10
 8101a44:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(QSPI_BK1_IO1_GPIO_Port, &GPIO_InitStruct);
 8101a48:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101a4c:	4619      	mov	r1, r3
 8101a4e:	4826      	ldr	r0, [pc, #152]	; (8101ae8 <HAL_QSPI_MspInit+0x244>)
 8101a50:	f002 ffc0 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK2_IO0_Pin|QSPI_BK2_IO1_Pin;
 8101a54:	230c      	movs	r3, #12
 8101a56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a5a:	2302      	movs	r3, #2
 8101a5c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a60:	2300      	movs	r3, #0
 8101a62:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a66:	2300      	movs	r3, #0
 8101a68:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101a6c:	2309      	movs	r3, #9
 8101a6e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8101a72:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101a76:	4619      	mov	r1, r3
 8101a78:	481c      	ldr	r0, [pc, #112]	; (8101aec <HAL_QSPI_MspInit+0x248>)
 8101a7a:	f002 ffab 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_CLK_Pin;
 8101a7e:	2304      	movs	r3, #4
 8101a80:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a84:	2302      	movs	r3, #2
 8101a86:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a8a:	2300      	movs	r3, #0
 8101a8c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a90:	2300      	movs	r3, #0
 8101a92:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101a96:	2309      	movs	r3, #9
 8101a98:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8101a9c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101aa0:	4619      	mov	r1, r3
 8101aa2:	4813      	ldr	r0, [pc, #76]	; (8101af0 <HAL_QSPI_MspInit+0x24c>)
 8101aa4:	f002 ff96 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO0_Pin;
 8101aa8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8101aac:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101ab0:	2302      	movs	r3, #2
 8101ab2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101ab6:	2300      	movs	r3, #0
 8101ab8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101abc:	2300      	movs	r3, #0
 8101abe:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101ac2:	2309      	movs	r3, #9
 8101ac4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(QSPI_BK1_IO0_GPIO_Port, &GPIO_InitStruct);
 8101ac8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101acc:	4619      	mov	r1, r3
 8101ace:	4809      	ldr	r0, [pc, #36]	; (8101af4 <HAL_QSPI_MspInit+0x250>)
 8101ad0:	f002 ff80 	bl	81049d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8101ad4:	bf00      	nop
 8101ad6:	37f8      	adds	r7, #248	; 0xf8
 8101ad8:	46bd      	mov	sp, r7
 8101ada:	bd80      	pop	{r7, pc}
 8101adc:	52005000 	.word	0x52005000
 8101ae0:	58024400 	.word	0x58024400
 8101ae4:	58021800 	.word	0x58021800
 8101ae8:	58021400 	.word	0x58021400
 8101aec:	58021c00 	.word	0x58021c00
 8101af0:	58020400 	.word	0x58020400
 8101af4:	58020c00 	.word	0x58020c00

08101af8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8101af8:	b580      	push	{r7, lr}
 8101afa:	b0b2      	sub	sp, #200	; 0xc8
 8101afc:	af00      	add	r7, sp, #0
 8101afe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101b00:	f107 0308 	add.w	r3, r7, #8
 8101b04:	22c0      	movs	r2, #192	; 0xc0
 8101b06:	2100      	movs	r1, #0
 8101b08:	4618      	mov	r0, r3
 8101b0a:	f00a ff59 	bl	810c9c0 <memset>
  if(hrtc->Instance==RTC)
 8101b0e:	687b      	ldr	r3, [r7, #4]
 8101b10:	681b      	ldr	r3, [r3, #0]
 8101b12:	4a0f      	ldr	r2, [pc, #60]	; (8101b50 <HAL_RTC_MspInit+0x58>)
 8101b14:	4293      	cmp	r3, r2
 8101b16:	d116      	bne.n	8101b46 <HAL_RTC_MspInit+0x4e>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8101b18:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8101b1c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8101b1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8101b22:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101b26:	f107 0308 	add.w	r3, r7, #8
 8101b2a:	4618      	mov	r0, r3
 8101b2c:	f003 fd86 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 8101b30:	4603      	mov	r3, r0
 8101b32:	2b00      	cmp	r3, #0
 8101b34:	d001      	beq.n	8101b3a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8101b36:	f7ff fc2f 	bl	8101398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8101b3a:	4b06      	ldr	r3, [pc, #24]	; (8101b54 <HAL_RTC_MspInit+0x5c>)
 8101b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8101b3e:	4a05      	ldr	r2, [pc, #20]	; (8101b54 <HAL_RTC_MspInit+0x5c>)
 8101b40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8101b44:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8101b46:	bf00      	nop
 8101b48:	37c8      	adds	r7, #200	; 0xc8
 8101b4a:	46bd      	mov	sp, r7
 8101b4c:	bd80      	pop	{r7, pc}
 8101b4e:	bf00      	nop
 8101b50:	58004000 	.word	0x58004000
 8101b54:	58024400 	.word	0x58024400

08101b58 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8101b58:	b580      	push	{r7, lr}
 8101b5a:	b0ba      	sub	sp, #232	; 0xe8
 8101b5c:	af00      	add	r7, sp, #0
 8101b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101b60:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101b64:	2200      	movs	r2, #0
 8101b66:	601a      	str	r2, [r3, #0]
 8101b68:	605a      	str	r2, [r3, #4]
 8101b6a:	609a      	str	r2, [r3, #8]
 8101b6c:	60da      	str	r2, [r3, #12]
 8101b6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101b70:	f107 0314 	add.w	r3, r7, #20
 8101b74:	22c0      	movs	r2, #192	; 0xc0
 8101b76:	2100      	movs	r1, #0
 8101b78:	4618      	mov	r0, r3
 8101b7a:	f00a ff21 	bl	810c9c0 <memset>
  if(hsd->Instance==SDMMC1)
 8101b7e:	687b      	ldr	r3, [r7, #4]
 8101b80:	681b      	ldr	r3, [r3, #0]
 8101b82:	4a37      	ldr	r2, [pc, #220]	; (8101c60 <HAL_SD_MspInit+0x108>)
 8101b84:	4293      	cmp	r3, r2
 8101b86:	d166      	bne.n	8101c56 <HAL_SD_MspInit+0xfe>
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8101b88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8101b8c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8101b8e:	2300      	movs	r3, #0
 8101b90:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101b92:	f107 0314 	add.w	r3, r7, #20
 8101b96:	4618      	mov	r0, r3
 8101b98:	f003 fd50 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 8101b9c:	4603      	mov	r3, r0
 8101b9e:	2b00      	cmp	r3, #0
 8101ba0:	d001      	beq.n	8101ba6 <HAL_SD_MspInit+0x4e>
    {
      Error_Handler();
 8101ba2:	f7ff fbf9 	bl	8101398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8101ba6:	4b2f      	ldr	r3, [pc, #188]	; (8101c64 <HAL_SD_MspInit+0x10c>)
 8101ba8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8101bac:	4a2d      	ldr	r2, [pc, #180]	; (8101c64 <HAL_SD_MspInit+0x10c>)
 8101bae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8101bb2:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8101bb6:	4b2b      	ldr	r3, [pc, #172]	; (8101c64 <HAL_SD_MspInit+0x10c>)
 8101bb8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8101bbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8101bc0:	613b      	str	r3, [r7, #16]
 8101bc2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101bc4:	4b27      	ldr	r3, [pc, #156]	; (8101c64 <HAL_SD_MspInit+0x10c>)
 8101bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bca:	4a26      	ldr	r2, [pc, #152]	; (8101c64 <HAL_SD_MspInit+0x10c>)
 8101bcc:	f043 0304 	orr.w	r3, r3, #4
 8101bd0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101bd4:	4b23      	ldr	r3, [pc, #140]	; (8101c64 <HAL_SD_MspInit+0x10c>)
 8101bd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bda:	f003 0304 	and.w	r3, r3, #4
 8101bde:	60fb      	str	r3, [r7, #12]
 8101be0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101be2:	4b20      	ldr	r3, [pc, #128]	; (8101c64 <HAL_SD_MspInit+0x10c>)
 8101be4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101be8:	4a1e      	ldr	r2, [pc, #120]	; (8101c64 <HAL_SD_MspInit+0x10c>)
 8101bea:	f043 0308 	orr.w	r3, r3, #8
 8101bee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101bf2:	4b1c      	ldr	r3, [pc, #112]	; (8101c64 <HAL_SD_MspInit+0x10c>)
 8101bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bf8:	f003 0308 	and.w	r3, r3, #8
 8101bfc:	60bb      	str	r3, [r7, #8]
 8101bfe:	68bb      	ldr	r3, [r7, #8]
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    */
    GPIO_InitStruct.Pin = SDIO1_D2_Pin|SDIO1_D3_Pin|SDIO1_CK_Pin|SDIO1_D0_Pin
 8101c00:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8101c04:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
                          |SDIO1_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101c08:	2302      	movs	r3, #2
 8101c0a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101c0e:	2300      	movs	r3, #0
 8101c10:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101c14:	2303      	movs	r3, #3
 8101c16:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8101c1a:	230c      	movs	r3, #12
 8101c1c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101c20:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101c24:	4619      	mov	r1, r3
 8101c26:	4810      	ldr	r0, [pc, #64]	; (8101c68 <HAL_SD_MspInit+0x110>)
 8101c28:	f002 fed4 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDIO1_CMD_Pin;
 8101c2c:	2304      	movs	r3, #4
 8101c2e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101c32:	2302      	movs	r3, #2
 8101c34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101c38:	2300      	movs	r3, #0
 8101c3a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101c3e:	2303      	movs	r3, #3
 8101c40:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8101c44:	230c      	movs	r3, #12
 8101c46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 8101c4a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101c4e:	4619      	mov	r1, r3
 8101c50:	4806      	ldr	r0, [pc, #24]	; (8101c6c <HAL_SD_MspInit+0x114>)
 8101c52:	f002 febf 	bl	81049d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8101c56:	bf00      	nop
 8101c58:	37e8      	adds	r7, #232	; 0xe8
 8101c5a:	46bd      	mov	sp, r7
 8101c5c:	bd80      	pop	{r7, pc}
 8101c5e:	bf00      	nop
 8101c60:	52007000 	.word	0x52007000
 8101c64:	58024400 	.word	0x58024400
 8101c68:	58020800 	.word	0x58020800
 8101c6c:	58020c00 	.word	0x58020c00

08101c70 <HAL_SPDIFRX_MspInit>:
* This function configures the hardware resources used in this example
* @param hspdifrx: SPDIFRX handle pointer
* @retval None
*/
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8101c70:	b580      	push	{r7, lr}
 8101c72:	b0ba      	sub	sp, #232	; 0xe8
 8101c74:	af00      	add	r7, sp, #0
 8101c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101c78:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101c7c:	2200      	movs	r2, #0
 8101c7e:	601a      	str	r2, [r3, #0]
 8101c80:	605a      	str	r2, [r3, #4]
 8101c82:	609a      	str	r2, [r3, #8]
 8101c84:	60da      	str	r2, [r3, #12]
 8101c86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101c88:	f107 0314 	add.w	r3, r7, #20
 8101c8c:	22c0      	movs	r2, #192	; 0xc0
 8101c8e:	2100      	movs	r1, #0
 8101c90:	4618      	mov	r0, r3
 8101c92:	f00a fe95 	bl	810c9c0 <memset>
  if(hspdifrx->Instance==SPDIFRX)
 8101c96:	687b      	ldr	r3, [r7, #4]
 8101c98:	681b      	ldr	r3, [r3, #0]
 8101c9a:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
 8101c9e:	d141      	bne.n	8101d24 <HAL_SPDIFRX_MspInit+0xb4>
  /* USER CODE BEGIN SPDIFRX_MspInit 0 */

  /* USER CODE END SPDIFRX_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8101ca0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8101ca4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.SpdifrxClockSelection = RCC_SPDIFRXCLKSOURCE_PLL;
 8101ca6:	2300      	movs	r3, #0
 8101ca8:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101caa:	f107 0314 	add.w	r3, r7, #20
 8101cae:	4618      	mov	r0, r3
 8101cb0:	f003 fcc4 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 8101cb4:	4603      	mov	r3, r0
 8101cb6:	2b00      	cmp	r3, #0
 8101cb8:	d001      	beq.n	8101cbe <HAL_SPDIFRX_MspInit+0x4e>
    {
      Error_Handler();
 8101cba:	f7ff fb6d 	bl	8101398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8101cbe:	4b1b      	ldr	r3, [pc, #108]	; (8101d2c <HAL_SPDIFRX_MspInit+0xbc>)
 8101cc0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101cc4:	4a19      	ldr	r2, [pc, #100]	; (8101d2c <HAL_SPDIFRX_MspInit+0xbc>)
 8101cc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8101cca:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101cce:	4b17      	ldr	r3, [pc, #92]	; (8101d2c <HAL_SPDIFRX_MspInit+0xbc>)
 8101cd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101cd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8101cd8:	613b      	str	r3, [r7, #16]
 8101cda:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101cdc:	4b13      	ldr	r3, [pc, #76]	; (8101d2c <HAL_SPDIFRX_MspInit+0xbc>)
 8101cde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ce2:	4a12      	ldr	r2, [pc, #72]	; (8101d2c <HAL_SPDIFRX_MspInit+0xbc>)
 8101ce4:	f043 0308 	orr.w	r3, r3, #8
 8101ce8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101cec:	4b0f      	ldr	r3, [pc, #60]	; (8101d2c <HAL_SPDIFRX_MspInit+0xbc>)
 8101cee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101cf2:	f003 0308 	and.w	r3, r3, #8
 8101cf6:	60fb      	str	r3, [r7, #12]
 8101cf8:	68fb      	ldr	r3, [r7, #12]
    /**SPDIFRX1 GPIO Configuration
    PD7     ------> SPDIFRX1_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8101cfa:	2380      	movs	r3, #128	; 0x80
 8101cfc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101d00:	2302      	movs	r3, #2
 8101d02:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101d06:	2300      	movs	r3, #0
 8101d08:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101d0c:	2300      	movs	r3, #0
 8101d0e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_SPDIF;
 8101d12:	2309      	movs	r3, #9
 8101d14:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8101d18:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101d1c:	4619      	mov	r1, r3
 8101d1e:	4804      	ldr	r0, [pc, #16]	; (8101d30 <HAL_SPDIFRX_MspInit+0xc0>)
 8101d20:	f002 fe58 	bl	81049d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPDIFRX_MspInit 1 */

  /* USER CODE END SPDIFRX_MspInit 1 */
  }

}
 8101d24:	bf00      	nop
 8101d26:	37e8      	adds	r7, #232	; 0xe8
 8101d28:	46bd      	mov	sp, r7
 8101d2a:	bd80      	pop	{r7, pc}
 8101d2c:	58024400 	.word	0x58024400
 8101d30:	58020c00 	.word	0x58020c00

08101d34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8101d34:	b580      	push	{r7, lr}
 8101d36:	b0be      	sub	sp, #248	; 0xf8
 8101d38:	af00      	add	r7, sp, #0
 8101d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101d3c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101d40:	2200      	movs	r2, #0
 8101d42:	601a      	str	r2, [r3, #0]
 8101d44:	605a      	str	r2, [r3, #4]
 8101d46:	609a      	str	r2, [r3, #8]
 8101d48:	60da      	str	r2, [r3, #12]
 8101d4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101d4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8101d50:	22c0      	movs	r2, #192	; 0xc0
 8101d52:	2100      	movs	r1, #0
 8101d54:	4618      	mov	r0, r3
 8101d56:	f00a fe33 	bl	810c9c0 <memset>
  if(hspi->Instance==SPI2)
 8101d5a:	687b      	ldr	r3, [r7, #4]
 8101d5c:	681b      	ldr	r3, [r3, #0]
 8101d5e:	4a6e      	ldr	r2, [pc, #440]	; (8101f18 <HAL_SPI_MspInit+0x1e4>)
 8101d60:	4293      	cmp	r3, r2
 8101d62:	d168      	bne.n	8101e36 <HAL_SPI_MspInit+0x102>
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8101d64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101d68:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8101d6a:	2300      	movs	r3, #0
 8101d6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101d70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8101d74:	4618      	mov	r0, r3
 8101d76:	f003 fc61 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 8101d7a:	4603      	mov	r3, r0
 8101d7c:	2b00      	cmp	r3, #0
 8101d7e:	d001      	beq.n	8101d84 <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
 8101d80:	f7ff fb0a 	bl	8101398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8101d84:	4b65      	ldr	r3, [pc, #404]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101d86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101d8a:	4a64      	ldr	r2, [pc, #400]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101d8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8101d90:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101d94:	4b61      	ldr	r3, [pc, #388]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101d96:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101d9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8101d9e:	623b      	str	r3, [r7, #32]
 8101da0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101da2:	4b5e      	ldr	r3, [pc, #376]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101da4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101da8:	4a5c      	ldr	r2, [pc, #368]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101daa:	f043 0301 	orr.w	r3, r3, #1
 8101dae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101db2:	4b5a      	ldr	r3, [pc, #360]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101db4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101db8:	f003 0301 	and.w	r3, r3, #1
 8101dbc:	61fb      	str	r3, [r7, #28]
 8101dbe:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101dc0:	4b56      	ldr	r3, [pc, #344]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101dc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101dc6:	4a55      	ldr	r2, [pc, #340]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101dc8:	f043 0304 	orr.w	r3, r3, #4
 8101dcc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101dd0:	4b52      	ldr	r3, [pc, #328]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101dd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101dd6:	f003 0304 	and.w	r3, r3, #4
 8101dda:	61bb      	str	r3, [r7, #24]
 8101ddc:	69bb      	ldr	r3, [r7, #24]
    PA12     ------> SPI2_SCK
    PA11     ------> SPI2_NSS
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|PMOD_1_Pin;
 8101dde:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8101de2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101de6:	2302      	movs	r3, #2
 8101de8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101dec:	2300      	movs	r3, #0
 8101dee:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101df2:	2300      	movs	r3, #0
 8101df4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8101df8:	2305      	movs	r3, #5
 8101dfa:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101dfe:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101e02:	4619      	mov	r1, r3
 8101e04:	4846      	ldr	r0, [pc, #280]	; (8101f20 <HAL_SPI_MspInit+0x1ec>)
 8101e06:	f002 fde5 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PMOD_3_Pin|PMOD_2_Pin;
 8101e0a:	230c      	movs	r3, #12
 8101e0c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101e10:	2302      	movs	r3, #2
 8101e12:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101e16:	2300      	movs	r3, #0
 8101e18:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101e1c:	2300      	movs	r3, #0
 8101e1e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8101e22:	2305      	movs	r3, #5
 8101e24:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101e28:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101e2c:	4619      	mov	r1, r3
 8101e2e:	483d      	ldr	r0, [pc, #244]	; (8101f24 <HAL_SPI_MspInit+0x1f0>)
 8101e30:	f002 fdd0 	bl	81049d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8101e34:	e06c      	b.n	8101f10 <HAL_SPI_MspInit+0x1dc>
  else if(hspi->Instance==SPI5)
 8101e36:	687b      	ldr	r3, [r7, #4]
 8101e38:	681b      	ldr	r3, [r3, #0]
 8101e3a:	4a3b      	ldr	r2, [pc, #236]	; (8101f28 <HAL_SPI_MspInit+0x1f4>)
 8101e3c:	4293      	cmp	r3, r2
 8101e3e:	d167      	bne.n	8101f10 <HAL_SPI_MspInit+0x1dc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8101e40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8101e44:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8101e46:	2300      	movs	r3, #0
 8101e48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101e4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8101e50:	4618      	mov	r0, r3
 8101e52:	f003 fbf3 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 8101e56:	4603      	mov	r3, r0
 8101e58:	2b00      	cmp	r3, #0
 8101e5a:	d001      	beq.n	8101e60 <HAL_SPI_MspInit+0x12c>
      Error_Handler();
 8101e5c:	f7ff fa9c 	bl	8101398 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8101e60:	4b2e      	ldr	r3, [pc, #184]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101e62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101e66:	4a2d      	ldr	r2, [pc, #180]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101e68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8101e6c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101e70:	4b2a      	ldr	r3, [pc, #168]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101e72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101e76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8101e7a:	617b      	str	r3, [r7, #20]
 8101e7c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8101e7e:	4b27      	ldr	r3, [pc, #156]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101e80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101e84:	4a25      	ldr	r2, [pc, #148]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101e86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8101e8a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101e8e:	4b23      	ldr	r3, [pc, #140]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101e90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101e94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8101e98:	613b      	str	r3, [r7, #16]
 8101e9a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8101e9c:	4b1f      	ldr	r3, [pc, #124]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101e9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ea2:	4a1e      	ldr	r2, [pc, #120]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101ea4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8101ea8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101eac:	4b1b      	ldr	r3, [pc, #108]	; (8101f1c <HAL_SPI_MspInit+0x1e8>)
 8101eae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101eb2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8101eb6:	60fb      	str	r3, [r7, #12]
 8101eb8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D10_Pin;
 8101eba:	2303      	movs	r3, #3
 8101ebc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101ec0:	2302      	movs	r3, #2
 8101ec2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101ec6:	2300      	movs	r3, #0
 8101ec8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101ecc:	2300      	movs	r3, #0
 8101ece:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8101ed2:	2305      	movs	r3, #5
 8101ed4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8101ed8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101edc:	4619      	mov	r1, r3
 8101ede:	4813      	ldr	r0, [pc, #76]	; (8101f2c <HAL_SPI_MspInit+0x1f8>)
 8101ee0:	f002 fd78 	bl	81049d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8101ee4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101ee8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101eec:	2302      	movs	r3, #2
 8101eee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101ef2:	2300      	movs	r3, #0
 8101ef4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101ef8:	2300      	movs	r3, #0
 8101efa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8101efe:	2305      	movs	r3, #5
 8101f00:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8101f04:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101f08:	4619      	mov	r1, r3
 8101f0a:	4809      	ldr	r0, [pc, #36]	; (8101f30 <HAL_SPI_MspInit+0x1fc>)
 8101f0c:	f002 fd62 	bl	81049d4 <HAL_GPIO_Init>
}
 8101f10:	bf00      	nop
 8101f12:	37f8      	adds	r7, #248	; 0xf8
 8101f14:	46bd      	mov	sp, r7
 8101f16:	bd80      	pop	{r7, pc}
 8101f18:	40003800 	.word	0x40003800
 8101f1c:	58024400 	.word	0x58024400
 8101f20:	58020000 	.word	0x58020000
 8101f24:	58020800 	.word	0x58020800
 8101f28:	40015000 	.word	0x40015000
 8101f2c:	58022800 	.word	0x58022800
 8101f30:	58022400 	.word	0x58022400

08101f34 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8101f34:	b480      	push	{r7}
 8101f36:	b085      	sub	sp, #20
 8101f38:	af00      	add	r7, sp, #0
 8101f3a:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM8)
 8101f3c:	687b      	ldr	r3, [r7, #4]
 8101f3e:	681b      	ldr	r3, [r3, #0]
 8101f40:	4a0b      	ldr	r2, [pc, #44]	; (8101f70 <HAL_TIM_OC_MspInit+0x3c>)
 8101f42:	4293      	cmp	r3, r2
 8101f44:	d10e      	bne.n	8101f64 <HAL_TIM_OC_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8101f46:	4b0b      	ldr	r3, [pc, #44]	; (8101f74 <HAL_TIM_OC_MspInit+0x40>)
 8101f48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101f4c:	4a09      	ldr	r2, [pc, #36]	; (8101f74 <HAL_TIM_OC_MspInit+0x40>)
 8101f4e:	f043 0302 	orr.w	r3, r3, #2
 8101f52:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101f56:	4b07      	ldr	r3, [pc, #28]	; (8101f74 <HAL_TIM_OC_MspInit+0x40>)
 8101f58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101f5c:	f003 0302 	and.w	r3, r3, #2
 8101f60:	60fb      	str	r3, [r7, #12]
 8101f62:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8101f64:	bf00      	nop
 8101f66:	3714      	adds	r7, #20
 8101f68:	46bd      	mov	sp, r7
 8101f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f6e:	4770      	bx	lr
 8101f70:	40010400 	.word	0x40010400
 8101f74:	58024400 	.word	0x58024400

08101f78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8101f78:	b580      	push	{r7, lr}
 8101f7a:	b08a      	sub	sp, #40	; 0x28
 8101f7c:	af00      	add	r7, sp, #0
 8101f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101f80:	f107 0314 	add.w	r3, r7, #20
 8101f84:	2200      	movs	r2, #0
 8101f86:	601a      	str	r2, [r3, #0]
 8101f88:	605a      	str	r2, [r3, #4]
 8101f8a:	609a      	str	r2, [r3, #8]
 8101f8c:	60da      	str	r2, [r3, #12]
 8101f8e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM13)
 8101f90:	687b      	ldr	r3, [r7, #4]
 8101f92:	681b      	ldr	r3, [r3, #0]
 8101f94:	4a1a      	ldr	r2, [pc, #104]	; (8102000 <HAL_TIM_Base_MspInit+0x88>)
 8101f96:	4293      	cmp	r3, r2
 8101f98:	d12e      	bne.n	8101ff8 <HAL_TIM_Base_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8101f9a:	4b1a      	ldr	r3, [pc, #104]	; (8102004 <HAL_TIM_Base_MspInit+0x8c>)
 8101f9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101fa0:	4a18      	ldr	r2, [pc, #96]	; (8102004 <HAL_TIM_Base_MspInit+0x8c>)
 8101fa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8101fa6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101faa:	4b16      	ldr	r3, [pc, #88]	; (8102004 <HAL_TIM_Base_MspInit+0x8c>)
 8101fac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8101fb4:	613b      	str	r3, [r7, #16]
 8101fb6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101fb8:	4b12      	ldr	r3, [pc, #72]	; (8102004 <HAL_TIM_Base_MspInit+0x8c>)
 8101fba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101fbe:	4a11      	ldr	r2, [pc, #68]	; (8102004 <HAL_TIM_Base_MspInit+0x8c>)
 8101fc0:	f043 0320 	orr.w	r3, r3, #32
 8101fc4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101fc8:	4b0e      	ldr	r3, [pc, #56]	; (8102004 <HAL_TIM_Base_MspInit+0x8c>)
 8101fca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101fce:	f003 0320 	and.w	r3, r3, #32
 8101fd2:	60fb      	str	r3, [r7, #12]
 8101fd4:	68fb      	ldr	r3, [r7, #12]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = PMOD_14_ARD_D3_Pin;
 8101fd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8101fda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101fdc:	2302      	movs	r3, #2
 8101fde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101fe0:	2300      	movs	r3, #0
 8101fe2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101fe4:	2300      	movs	r3, #0
 8101fe6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8101fe8:	2309      	movs	r3, #9
 8101fea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PMOD_14_ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8101fec:	f107 0314 	add.w	r3, r7, #20
 8101ff0:	4619      	mov	r1, r3
 8101ff2:	4805      	ldr	r0, [pc, #20]	; (8102008 <HAL_TIM_Base_MspInit+0x90>)
 8101ff4:	f002 fcee 	bl	81049d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8101ff8:	bf00      	nop
 8101ffa:	3728      	adds	r7, #40	; 0x28
 8101ffc:	46bd      	mov	sp, r7
 8101ffe:	bd80      	pop	{r7, pc}
 8102000:	40001c00 	.word	0x40001c00
 8102004:	58024400 	.word	0x58024400
 8102008:	58021400 	.word	0x58021400

0810200c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 810200c:	b580      	push	{r7, lr}
 810200e:	b088      	sub	sp, #32
 8102010:	af00      	add	r7, sp, #0
 8102012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102014:	f107 030c 	add.w	r3, r7, #12
 8102018:	2200      	movs	r2, #0
 810201a:	601a      	str	r2, [r3, #0]
 810201c:	605a      	str	r2, [r3, #4]
 810201e:	609a      	str	r2, [r3, #8]
 8102020:	60da      	str	r2, [r3, #12]
 8102022:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8102024:	687b      	ldr	r3, [r7, #4]
 8102026:	681b      	ldr	r3, [r3, #0]
 8102028:	4a12      	ldr	r2, [pc, #72]	; (8102074 <HAL_TIM_MspPostInit+0x68>)
 810202a:	4293      	cmp	r3, r2
 810202c:	d11e      	bne.n	810206c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOJ_CLK_ENABLE();
 810202e:	4b12      	ldr	r3, [pc, #72]	; (8102078 <HAL_TIM_MspPostInit+0x6c>)
 8102030:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102034:	4a10      	ldr	r2, [pc, #64]	; (8102078 <HAL_TIM_MspPostInit+0x6c>)
 8102036:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 810203a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810203e:	4b0e      	ldr	r3, [pc, #56]	; (8102078 <HAL_TIM_MspPostInit+0x6c>)
 8102040:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102044:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8102048:	60bb      	str	r3, [r7, #8]
 810204a:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PJ7     ------> TIM8_CH2N
    PJ6     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ARD_D6_Pin|ARD_D9_Pin;
 810204c:	23c0      	movs	r3, #192	; 0xc0
 810204e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102050:	2302      	movs	r3, #2
 8102052:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102054:	2300      	movs	r3, #0
 8102056:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102058:	2300      	movs	r3, #0
 810205a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 810205c:	2303      	movs	r3, #3
 810205e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8102060:	f107 030c 	add.w	r3, r7, #12
 8102064:	4619      	mov	r1, r3
 8102066:	4805      	ldr	r0, [pc, #20]	; (810207c <HAL_TIM_MspPostInit+0x70>)
 8102068:	f002 fcb4 	bl	81049d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 810206c:	bf00      	nop
 810206e:	3720      	adds	r7, #32
 8102070:	46bd      	mov	sp, r7
 8102072:	bd80      	pop	{r7, pc}
 8102074:	40010400 	.word	0x40010400
 8102078:	58024400 	.word	0x58024400
 810207c:	58022400 	.word	0x58022400

08102080 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8102080:	b580      	push	{r7, lr}
 8102082:	b0ba      	sub	sp, #232	; 0xe8
 8102084:	af00      	add	r7, sp, #0
 8102086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102088:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 810208c:	2200      	movs	r2, #0
 810208e:	601a      	str	r2, [r3, #0]
 8102090:	605a      	str	r2, [r3, #4]
 8102092:	609a      	str	r2, [r3, #8]
 8102094:	60da      	str	r2, [r3, #12]
 8102096:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8102098:	f107 0314 	add.w	r3, r7, #20
 810209c:	22c0      	movs	r2, #192	; 0xc0
 810209e:	2100      	movs	r1, #0
 81020a0:	4618      	mov	r0, r3
 81020a2:	f00a fc8d 	bl	810c9c0 <memset>
  if(huart->Instance==USART1)
 81020a6:	687b      	ldr	r3, [r7, #4]
 81020a8:	681b      	ldr	r3, [r3, #0]
 81020aa:	4a25      	ldr	r2, [pc, #148]	; (8102140 <HAL_UART_MspInit+0xc0>)
 81020ac:	4293      	cmp	r3, r2
 81020ae:	d142      	bne.n	8102136 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 81020b0:	2301      	movs	r3, #1
 81020b2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 81020b4:	2300      	movs	r3, #0
 81020b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81020ba:	f107 0314 	add.w	r3, r7, #20
 81020be:	4618      	mov	r0, r3
 81020c0:	f003 fabc 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 81020c4:	4603      	mov	r3, r0
 81020c6:	2b00      	cmp	r3, #0
 81020c8:	d001      	beq.n	81020ce <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 81020ca:	f7ff f965 	bl	8101398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 81020ce:	4b1d      	ldr	r3, [pc, #116]	; (8102144 <HAL_UART_MspInit+0xc4>)
 81020d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81020d4:	4a1b      	ldr	r2, [pc, #108]	; (8102144 <HAL_UART_MspInit+0xc4>)
 81020d6:	f043 0310 	orr.w	r3, r3, #16
 81020da:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 81020de:	4b19      	ldr	r3, [pc, #100]	; (8102144 <HAL_UART_MspInit+0xc4>)
 81020e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81020e4:	f003 0310 	and.w	r3, r3, #16
 81020e8:	613b      	str	r3, [r7, #16]
 81020ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 81020ec:	4b15      	ldr	r3, [pc, #84]	; (8102144 <HAL_UART_MspInit+0xc4>)
 81020ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81020f2:	4a14      	ldr	r2, [pc, #80]	; (8102144 <HAL_UART_MspInit+0xc4>)
 81020f4:	f043 0301 	orr.w	r3, r3, #1
 81020f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81020fc:	4b11      	ldr	r3, [pc, #68]	; (8102144 <HAL_UART_MspInit+0xc4>)
 81020fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102102:	f003 0301 	and.w	r3, r3, #1
 8102106:	60fb      	str	r3, [r7, #12]
 8102108:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 810210a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 810210e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102112:	2302      	movs	r3, #2
 8102114:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102118:	2300      	movs	r3, #0
 810211a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810211e:	2300      	movs	r3, #0
 8102120:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8102124:	2307      	movs	r3, #7
 8102126:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810212a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 810212e:	4619      	mov	r1, r3
 8102130:	4805      	ldr	r0, [pc, #20]	; (8102148 <HAL_UART_MspInit+0xc8>)
 8102132:	f002 fc4f 	bl	81049d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8102136:	bf00      	nop
 8102138:	37e8      	adds	r7, #232	; 0xe8
 810213a:	46bd      	mov	sp, r7
 810213c:	bd80      	pop	{r7, pc}
 810213e:	bf00      	nop
 8102140:	40011000 	.word	0x40011000
 8102144:	58024400 	.word	0x58024400
 8102148:	58020000 	.word	0x58020000

0810214c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 810214c:	b580      	push	{r7, lr}
 810214e:	b0be      	sub	sp, #248	; 0xf8
 8102150:	af00      	add	r7, sp, #0
 8102152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102154:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8102158:	2200      	movs	r2, #0
 810215a:	601a      	str	r2, [r3, #0]
 810215c:	605a      	str	r2, [r3, #4]
 810215e:	609a      	str	r2, [r3, #8]
 8102160:	60da      	str	r2, [r3, #12]
 8102162:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8102164:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8102168:	22c0      	movs	r2, #192	; 0xc0
 810216a:	2100      	movs	r1, #0
 810216c:	4618      	mov	r0, r3
 810216e:	f00a fc27 	bl	810c9c0 <memset>
  if(hpcd->Instance==USB_OTG_HS)
 8102172:	687b      	ldr	r3, [r7, #4]
 8102174:	681b      	ldr	r3, [r3, #0]
 8102176:	4a77      	ldr	r2, [pc, #476]	; (8102354 <HAL_PCD_MspInit+0x208>)
 8102178:	4293      	cmp	r3, r2
 810217a:	f040 80e7 	bne.w	810234c <HAL_PCD_MspInit+0x200>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 810217e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8102182:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8102184:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8102188:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810218c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8102190:	4618      	mov	r0, r3
 8102192:	f003 fa53 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 8102196:	4603      	mov	r3, r0
 8102198:	2b00      	cmp	r3, #0
 810219a:	d001      	beq.n	81021a0 <HAL_PCD_MspInit+0x54>
    {
      Error_Handler();
 810219c:	f7ff f8fc 	bl	8101398 <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 81021a0:	f002 ffaa 	bl	81050f8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81021a4:	4b6c      	ldr	r3, [pc, #432]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 81021a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81021aa:	4a6b      	ldr	r2, [pc, #428]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 81021ac:	f043 0302 	orr.w	r3, r3, #2
 81021b0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81021b4:	4b68      	ldr	r3, [pc, #416]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 81021b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81021ba:	f003 0302 	and.w	r3, r3, #2
 81021be:	623b      	str	r3, [r7, #32]
 81021c0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 81021c2:	4b65      	ldr	r3, [pc, #404]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 81021c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81021c8:	4a63      	ldr	r2, [pc, #396]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 81021ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81021ce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81021d2:	4b61      	ldr	r3, [pc, #388]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 81021d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81021d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81021dc:	61fb      	str	r3, [r7, #28]
 81021de:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 81021e0:	4b5d      	ldr	r3, [pc, #372]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 81021e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81021e6:	4a5c      	ldr	r2, [pc, #368]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 81021e8:	f043 0304 	orr.w	r3, r3, #4
 81021ec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81021f0:	4b59      	ldr	r3, [pc, #356]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 81021f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81021f6:	f003 0304 	and.w	r3, r3, #4
 81021fa:	61bb      	str	r3, [r7, #24]
 81021fc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 81021fe:	4b56      	ldr	r3, [pc, #344]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 8102200:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102204:	4a54      	ldr	r2, [pc, #336]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 8102206:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810220a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810220e:	4b52      	ldr	r3, [pc, #328]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 8102210:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8102218:	617b      	str	r3, [r7, #20]
 810221a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 810221c:	4b4e      	ldr	r3, [pc, #312]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 810221e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102222:	4a4d      	ldr	r2, [pc, #308]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 8102224:	f043 0301 	orr.w	r3, r3, #1
 8102228:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810222c:	4b4a      	ldr	r3, [pc, #296]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 810222e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102232:	f003 0301 	and.w	r3, r3, #1
 8102236:	613b      	str	r3, [r7, #16]
 8102238:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ULPI_D5
    PA3     ------> USB_OTG_HS_ULPI_D0
    PB0     ------> USB_OTG_HS_ULPI_D1
    PB13     ------> USB_OTG_HS_ULPI_D6
    */
    GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D3_Pin|ULPI_D4_Pin|ULPI_D2_Pin
 810223a:	f643 4323 	movw	r3, #15395	; 0x3c23
 810223e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                          |ULPI_D5_Pin|ULPI_D1_Pin|ULPI_D6_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102242:	2302      	movs	r3, #2
 8102244:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102248:	2300      	movs	r3, #0
 810224a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 810224e:	2302      	movs	r3, #2
 8102250:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 8102254:	230a      	movs	r3, #10
 8102256:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810225a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 810225e:	4619      	mov	r1, r3
 8102260:	483e      	ldr	r0, [pc, #248]	; (810235c <HAL_PCD_MspInit+0x210>)
 8102262:	f002 fbb7 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULPI_DIR_Pin;
 8102266:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810226a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810226e:	2302      	movs	r3, #2
 8102270:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102274:	2300      	movs	r3, #0
 8102276:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 810227a:	2302      	movs	r3, #2
 810227c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 8102280:	230a      	movs	r3, #10
 8102282:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(ULPI_DIR_GPIO_Port, &GPIO_InitStruct);
 8102286:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 810228a:	4619      	mov	r1, r3
 810228c:	4834      	ldr	r0, [pc, #208]	; (8102360 <HAL_PCD_MspInit+0x214>)
 810228e:	f002 fba1 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULPI_STP_Pin;
 8102292:	2301      	movs	r3, #1
 8102294:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102298:	2302      	movs	r3, #2
 810229a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810229e:	2300      	movs	r3, #0
 81022a0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 81022a4:	2302      	movs	r3, #2
 81022a6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 81022aa:	230a      	movs	r3, #10
 81022ac:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(ULPI_STP_GPIO_Port, &GPIO_InitStruct);
 81022b0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 81022b4:	4619      	mov	r1, r3
 81022b6:	482b      	ldr	r0, [pc, #172]	; (8102364 <HAL_PCD_MspInit+0x218>)
 81022b8:	f002 fb8c 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 81022bc:	2310      	movs	r3, #16
 81022be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81022c2:	2302      	movs	r3, #2
 81022c4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81022c8:	2300      	movs	r3, #0
 81022ca:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 81022ce:	2302      	movs	r3, #2
 81022d0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 81022d4:	230a      	movs	r3, #10
 81022d6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 81022da:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 81022de:	4619      	mov	r1, r3
 81022e0:	4821      	ldr	r0, [pc, #132]	; (8102368 <HAL_PCD_MspInit+0x21c>)
 81022e2:	f002 fb77 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULPI_CK_Pin|ULPI_D0_Pin;
 81022e6:	2328      	movs	r3, #40	; 0x28
 81022e8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81022ec:	2302      	movs	r3, #2
 81022ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81022f2:	2300      	movs	r3, #0
 81022f4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 81022f8:	2302      	movs	r3, #2
 81022fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 81022fe:	230a      	movs	r3, #10
 8102300:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8102304:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8102308:	4619      	mov	r1, r3
 810230a:	4818      	ldr	r0, [pc, #96]	; (810236c <HAL_PCD_MspInit+0x220>)
 810230c:	f002 fb62 	bl	81049d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8102310:	4b11      	ldr	r3, [pc, #68]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 8102312:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102316:	4a10      	ldr	r2, [pc, #64]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 8102318:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810231c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8102320:	4b0d      	ldr	r3, [pc, #52]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 8102322:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102326:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810232a:	60fb      	str	r3, [r7, #12]
 810232c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 810232e:	4b0a      	ldr	r3, [pc, #40]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 8102330:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102334:	4a08      	ldr	r2, [pc, #32]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 8102336:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 810233a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810233e:	4b06      	ldr	r3, [pc, #24]	; (8102358 <HAL_PCD_MspInit+0x20c>)
 8102340:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102344:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8102348:	60bb      	str	r3, [r7, #8]
 810234a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }

}
 810234c:	bf00      	nop
 810234e:	37f8      	adds	r7, #248	; 0xf8
 8102350:	46bd      	mov	sp, r7
 8102352:	bd80      	pop	{r7, pc}
 8102354:	40040000 	.word	0x40040000
 8102358:	58024400 	.word	0x58024400
 810235c:	58020400 	.word	0x58020400
 8102360:	58022000 	.word	0x58022000
 8102364:	58020800 	.word	0x58020800
 8102368:	58021c00 	.word	0x58021c00
 810236c:	58020000 	.word	0x58020000

08102370 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8102370:	b580      	push	{r7, lr}
 8102372:	b0b6      	sub	sp, #216	; 0xd8
 8102374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8102376:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 810237a:	2200      	movs	r2, #0
 810237c:	601a      	str	r2, [r3, #0]
 810237e:	605a      	str	r2, [r3, #4]
 8102380:	609a      	str	r2, [r3, #8]
 8102382:	60da      	str	r2, [r3, #12]
 8102384:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8102386:	4b5a      	ldr	r3, [pc, #360]	; (81024f0 <HAL_FMC_MspInit+0x180>)
 8102388:	681b      	ldr	r3, [r3, #0]
 810238a:	2b00      	cmp	r3, #0
 810238c:	f040 80ab 	bne.w	81024e6 <HAL_FMC_MspInit+0x176>
    return;
  }
  FMC_Initialized = 1;
 8102390:	4b57      	ldr	r3, [pc, #348]	; (81024f0 <HAL_FMC_MspInit+0x180>)
 8102392:	2201      	movs	r2, #1
 8102394:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8102396:	1d3b      	adds	r3, r7, #4
 8102398:	22c0      	movs	r2, #192	; 0xc0
 810239a:	2100      	movs	r1, #0
 810239c:	4618      	mov	r0, r3
 810239e:	f00a fb0f 	bl	810c9c0 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 81023a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 81023a6:	607b      	str	r3, [r7, #4]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 81023a8:	2300      	movs	r3, #0
 81023aa:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81023ac:	1d3b      	adds	r3, r7, #4
 81023ae:	4618      	mov	r0, r3
 81023b0:	f003 f944 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 81023b4:	4603      	mov	r3, r0
 81023b6:	2b00      	cmp	r3, #0
 81023b8:	d001      	beq.n	81023be <HAL_FMC_MspInit+0x4e>
    {
      Error_Handler();
 81023ba:	f7fe ffed 	bl	8101398 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 81023be:	4b4d      	ldr	r3, [pc, #308]	; (81024f4 <HAL_FMC_MspInit+0x184>)
 81023c0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 81023c4:	4a4b      	ldr	r2, [pc, #300]	; (81024f4 <HAL_FMC_MspInit+0x184>)
 81023c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 81023ca:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 81023ce:	4b49      	ldr	r3, [pc, #292]	; (81024f4 <HAL_FMC_MspInit+0x184>)
 81023d0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 81023d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81023d8:	603b      	str	r3, [r7, #0]
 81023da:	683b      	ldr	r3, [r7, #0]
  PE7   ------> FMC_D4
  PE14   ------> FMC_D11
  PH7   ------> FMC_SDCKE1
  PD8   ------> FMC_D13
  */
  GPIO_InitStruct.Pin = FMC_D28_Pin|FMC_NBL3_Pin|FMC_NBL2_Pin|FMC_D25_Pin
 81023dc:	f240 63ff 	movw	r3, #1791	; 0x6ff
 81023e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                          |FMC_D24_Pin|FMC_D29_Pin|FMC_D26_Pin|FMC_D27_Pin
                          |FMC_D30_Pin|FMC_D31_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81023e4:	2302      	movs	r3, #2
 81023e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81023ea:	2300      	movs	r3, #0
 81023ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81023f0:	2303      	movs	r3, #3
 81023f2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 81023f6:	230c      	movs	r3, #12
 81023f8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 81023fc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8102400:	4619      	mov	r1, r3
 8102402:	483d      	ldr	r0, [pc, #244]	; (81024f8 <HAL_FMC_MspInit+0x188>)
 8102404:	f002 fae6 	bl	81049d4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D7_Pin|FMC_D6_Pin
 8102408:	f64f 7383 	movw	r3, #65411	; 0xff83
 810240c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                          |FMC_D8_Pin|FMC_D9_Pin|FMC_D12_Pin|FMC_D5_Pin
                          |FMC_D10_Pin|FMC_D4_Pin|FMC_D11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102410:	2302      	movs	r3, #2
 8102412:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102416:	2300      	movs	r3, #0
 8102418:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810241c:	2303      	movs	r3, #3
 810241e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8102422:	230c      	movs	r3, #12
 8102424:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8102428:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 810242c:	4619      	mov	r1, r3
 810242e:	4833      	ldr	r0, [pc, #204]	; (81024fc <HAL_FMC_MspInit+0x18c>)
 8102430:	f002 fad0 	bl	81049d4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D23_Pin|FMC_D22_Pin|FMC_D21_Pin|FMC_SDNWE_Pin
 8102434:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8102438:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                          |FMC_D18_Pin|FMC_D19_Pin|FMC_D17_Pin|FMC_D20_Pin
                          |FMC_SDNE1_Pin|FMC_D16_Pin|FMC_SDCKE1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810243c:	2302      	movs	r3, #2
 810243e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102442:	2300      	movs	r3, #0
 8102444:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8102448:	2303      	movs	r3, #3
 810244a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 810244e:	230c      	movs	r3, #12
 8102450:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8102454:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8102458:	4619      	mov	r1, r3
 810245a:	4829      	ldr	r0, [pc, #164]	; (8102500 <HAL_FMC_MspInit+0x190>)
 810245c:	f002 faba 	bl	81049d4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCAS_Pin|FMC_SDCLK_Pin|GPIO_PIN_5|FMC_BA0_Pin
 8102460:	f248 1337 	movw	r3, #33079	; 0x8137
 8102464:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                          |FMC_A12_Pin|FMC_A10_Pin|FMC_A11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102468:	2302      	movs	r3, #2
 810246a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810246e:	2300      	movs	r3, #0
 8102470:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8102474:	2303      	movs	r3, #3
 8102476:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 810247a:	230c      	movs	r3, #12
 810247c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8102480:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8102484:	4619      	mov	r1, r3
 8102486:	481f      	ldr	r0, [pc, #124]	; (8102504 <HAL_FMC_MspInit+0x194>)
 8102488:	f002 faa4 	bl	81049d4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D0_Pin
 810248c:	f24c 7303 	movw	r3, #50947	; 0xc703
 8102490:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                          |FMC_D15_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102494:	2302      	movs	r3, #2
 8102496:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810249a:	2300      	movs	r3, #0
 810249c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81024a0:	2303      	movs	r3, #3
 81024a2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 81024a6:	230c      	movs	r3, #12
 81024a8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81024ac:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 81024b0:	4619      	mov	r1, r3
 81024b2:	4815      	ldr	r0, [pc, #84]	; (8102508 <HAL_FMC_MspInit+0x198>)
 81024b4:	f002 fa8e 	bl	81049d4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A2_Pin|FMC_A1_Pin|FMC_A0_Pin|FMC_A3_Pin
 81024b8:	f64f 033f 	movw	r3, #63551	; 0xf83f
 81024bc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                          |FMC_A5_Pin|FMC_A4_Pin|FMC_A7_Pin|FMC_A8_Pin
                          |FMC_A6_Pin|FMC_A9_Pin|FMC_SDRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81024c0:	2302      	movs	r3, #2
 81024c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81024c6:	2300      	movs	r3, #0
 81024c8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81024cc:	2303      	movs	r3, #3
 81024ce:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 81024d2:	230c      	movs	r3, #12
 81024d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 81024d8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 81024dc:	4619      	mov	r1, r3
 81024de:	480b      	ldr	r0, [pc, #44]	; (810250c <HAL_FMC_MspInit+0x19c>)
 81024e0:	f002 fa78 	bl	81049d4 <HAL_GPIO_Init>
 81024e4:	e000      	b.n	81024e8 <HAL_FMC_MspInit+0x178>
    return;
 81024e6:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 81024e8:	37d8      	adds	r7, #216	; 0xd8
 81024ea:	46bd      	mov	sp, r7
 81024ec:	bd80      	pop	{r7, pc}
 81024ee:	bf00      	nop
 81024f0:	100000f8 	.word	0x100000f8
 81024f4:	58024400 	.word	0x58024400
 81024f8:	58022000 	.word	0x58022000
 81024fc:	58021000 	.word	0x58021000
 8102500:	58021c00 	.word	0x58021c00
 8102504:	58021800 	.word	0x58021800
 8102508:	58020c00 	.word	0x58020c00
 810250c:	58021400 	.word	0x58021400

08102510 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8102510:	b580      	push	{r7, lr}
 8102512:	b082      	sub	sp, #8
 8102514:	af00      	add	r7, sp, #0
 8102516:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8102518:	f7ff ff2a 	bl	8102370 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 810251c:	bf00      	nop
 810251e:	3708      	adds	r7, #8
 8102520:	46bd      	mov	sp, r7
 8102522:	bd80      	pop	{r7, pc}

08102524 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8102524:	b580      	push	{r7, lr}
 8102526:	b0ba      	sub	sp, #232	; 0xe8
 8102528:	af00      	add	r7, sp, #0
 810252a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 810252c:	f107 0314 	add.w	r3, r7, #20
 8102530:	22c0      	movs	r2, #192	; 0xc0
 8102532:	2100      	movs	r1, #0
 8102534:	4618      	mov	r0, r3
 8102536:	f00a fa43 	bl	810c9c0 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 810253a:	687b      	ldr	r3, [r7, #4]
 810253c:	681b      	ldr	r3, [r3, #0]
 810253e:	4a4c      	ldr	r2, [pc, #304]	; (8102670 <HAL_SAI_MspInit+0x14c>)
 8102540:	4293      	cmp	r3, r2
 8102542:	d150      	bne.n	81025e6 <HAL_SAI_MspInit+0xc2>
    {
    /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8102544:	f44f 7380 	mov.w	r3, #256	; 0x100
 8102548:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 810254a:	2300      	movs	r3, #0
 810254c:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810254e:	f107 0314 	add.w	r3, r7, #20
 8102552:	4618      	mov	r0, r3
 8102554:	f003 f872 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 8102558:	4603      	mov	r3, r0
 810255a:	2b00      	cmp	r3, #0
 810255c:	d001      	beq.n	8102562 <HAL_SAI_MspInit+0x3e>
    {
      Error_Handler();
 810255e:	f7fe ff1b 	bl	8101398 <Error_Handler>
    }

    if (SAI1_client == 0)
 8102562:	4b44      	ldr	r3, [pc, #272]	; (8102674 <HAL_SAI_MspInit+0x150>)
 8102564:	681b      	ldr	r3, [r3, #0]
 8102566:	2b00      	cmp	r3, #0
 8102568:	d10e      	bne.n	8102588 <HAL_SAI_MspInit+0x64>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 810256a:	4b43      	ldr	r3, [pc, #268]	; (8102678 <HAL_SAI_MspInit+0x154>)
 810256c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8102570:	4a41      	ldr	r2, [pc, #260]	; (8102678 <HAL_SAI_MspInit+0x154>)
 8102572:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8102576:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 810257a:	4b3f      	ldr	r3, [pc, #252]	; (8102678 <HAL_SAI_MspInit+0x154>)
 810257c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8102580:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8102584:	613b      	str	r3, [r7, #16]
 8102586:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8102588:	4b3a      	ldr	r3, [pc, #232]	; (8102674 <HAL_SAI_MspInit+0x150>)
 810258a:	681b      	ldr	r3, [r3, #0]
 810258c:	3301      	adds	r3, #1
 810258e:	4a39      	ldr	r2, [pc, #228]	; (8102674 <HAL_SAI_MspInit+0x150>)
 8102590:	6013      	str	r3, [r2, #0]
    PE5     ------> SAI1_SCK_A
    PE4     ------> SAI1_FS_A
    PE6     ------> SAI1_SD_A
    PG7     ------> SAI1_MCLK_A
    */
    GPIO_InitStruct.Pin = SAI1_SCK_A_Pin|SAI1_FS_A_Pin|SAI1_SD_A_Pin;
 8102592:	2370      	movs	r3, #112	; 0x70
 8102594:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102598:	2302      	movs	r3, #2
 810259a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810259e:	2300      	movs	r3, #0
 81025a0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81025a4:	2300      	movs	r3, #0
 81025a6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 81025aa:	2306      	movs	r3, #6
 81025ac:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 81025b0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 81025b4:	4619      	mov	r1, r3
 81025b6:	4831      	ldr	r0, [pc, #196]	; (810267c <HAL_SAI_MspInit+0x158>)
 81025b8:	f002 fa0c 	bl	81049d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI1_MCLK_A_Pin;
 81025bc:	2380      	movs	r3, #128	; 0x80
 81025be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81025c2:	2302      	movs	r3, #2
 81025c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81025c8:	2300      	movs	r3, #0
 81025ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81025ce:	2300      	movs	r3, #0
 81025d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 81025d4:	2306      	movs	r3, #6
 81025d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(SAI1_MCLK_A_GPIO_Port, &GPIO_InitStruct);
 81025da:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 81025de:	4619      	mov	r1, r3
 81025e0:	4827      	ldr	r0, [pc, #156]	; (8102680 <HAL_SAI_MspInit+0x15c>)
 81025e2:	f002 f9f7 	bl	81049d4 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 81025e6:	687b      	ldr	r3, [r7, #4]
 81025e8:	681b      	ldr	r3, [r3, #0]
 81025ea:	4a26      	ldr	r2, [pc, #152]	; (8102684 <HAL_SAI_MspInit+0x160>)
 81025ec:	4293      	cmp	r3, r2
 81025ee:	d13b      	bne.n	8102668 <HAL_SAI_MspInit+0x144>
    {
      /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 81025f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 81025f4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 81025f6:	2300      	movs	r3, #0
 81025f8:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81025fa:	f107 0314 	add.w	r3, r7, #20
 81025fe:	4618      	mov	r0, r3
 8102600:	f003 f81c 	bl	810563c <HAL_RCCEx_PeriphCLKConfig>
 8102604:	4603      	mov	r3, r0
 8102606:	2b00      	cmp	r3, #0
 8102608:	d001      	beq.n	810260e <HAL_SAI_MspInit+0xea>
    {
      Error_Handler();
 810260a:	f7fe fec5 	bl	8101398 <Error_Handler>
    }

      if (SAI1_client == 0)
 810260e:	4b19      	ldr	r3, [pc, #100]	; (8102674 <HAL_SAI_MspInit+0x150>)
 8102610:	681b      	ldr	r3, [r3, #0]
 8102612:	2b00      	cmp	r3, #0
 8102614:	d10e      	bne.n	8102634 <HAL_SAI_MspInit+0x110>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8102616:	4b18      	ldr	r3, [pc, #96]	; (8102678 <HAL_SAI_MspInit+0x154>)
 8102618:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 810261c:	4a16      	ldr	r2, [pc, #88]	; (8102678 <HAL_SAI_MspInit+0x154>)
 810261e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8102622:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8102626:	4b14      	ldr	r3, [pc, #80]	; (8102678 <HAL_SAI_MspInit+0x154>)
 8102628:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 810262c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8102630:	60fb      	str	r3, [r7, #12]
 8102632:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8102634:	4b0f      	ldr	r3, [pc, #60]	; (8102674 <HAL_SAI_MspInit+0x150>)
 8102636:	681b      	ldr	r3, [r3, #0]
 8102638:	3301      	adds	r3, #1
 810263a:	4a0e      	ldr	r2, [pc, #56]	; (8102674 <HAL_SAI_MspInit+0x150>)
 810263c:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = SAI1_SD_B_Pin;
 810263e:	2308      	movs	r3, #8
 8102640:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102644:	2302      	movs	r3, #2
 8102646:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810264a:	2300      	movs	r3, #0
 810264c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102650:	2300      	movs	r3, #0
 8102652:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8102656:	2306      	movs	r3, #6
 8102658:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(SAI1_SD_B_GPIO_Port, &GPIO_InitStruct);
 810265c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8102660:	4619      	mov	r1, r3
 8102662:	4806      	ldr	r0, [pc, #24]	; (810267c <HAL_SAI_MspInit+0x158>)
 8102664:	f002 f9b6 	bl	81049d4 <HAL_GPIO_Init>

    }
}
 8102668:	bf00      	nop
 810266a:	37e8      	adds	r7, #232	; 0xe8
 810266c:	46bd      	mov	sp, r7
 810266e:	bd80      	pop	{r7, pc}
 8102670:	40015804 	.word	0x40015804
 8102674:	100000fc 	.word	0x100000fc
 8102678:	58024400 	.word	0x58024400
 810267c:	58021000 	.word	0x58021000
 8102680:	58021800 	.word	0x58021800
 8102684:	40015824 	.word	0x40015824

08102688 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8102688:	b480      	push	{r7}
 810268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 810268c:	e7fe      	b.n	810268c <NMI_Handler+0x4>

0810268e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810268e:	b480      	push	{r7}
 8102690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8102692:	e7fe      	b.n	8102692 <HardFault_Handler+0x4>

08102694 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8102694:	b480      	push	{r7}
 8102696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8102698:	e7fe      	b.n	8102698 <MemManage_Handler+0x4>

0810269a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 810269a:	b480      	push	{r7}
 810269c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 810269e:	e7fe      	b.n	810269e <BusFault_Handler+0x4>

081026a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81026a0:	b480      	push	{r7}
 81026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81026a4:	e7fe      	b.n	81026a4 <UsageFault_Handler+0x4>

081026a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 81026a6:	b480      	push	{r7}
 81026a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 81026aa:	bf00      	nop
 81026ac:	46bd      	mov	sp, r7
 81026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026b2:	4770      	bx	lr

081026b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81026b4:	b480      	push	{r7}
 81026b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81026b8:	bf00      	nop
 81026ba:	46bd      	mov	sp, r7
 81026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026c0:	4770      	bx	lr

081026c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81026c2:	b480      	push	{r7}
 81026c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81026c6:	bf00      	nop
 81026c8:	46bd      	mov	sp, r7
 81026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026ce:	4770      	bx	lr

081026d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81026d0:	b580      	push	{r7, lr}
 81026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81026d4:	f000 f8ca 	bl	810286c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81026d8:	bf00      	nop
 81026da:	bd80      	pop	{r7, pc}

081026dc <CEC_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC global interrupt.
  */
void CEC_IRQHandler(void)
{
 81026dc:	b580      	push	{r7, lr}
 81026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_IRQn 0 */

  /* USER CODE END CEC_IRQn 0 */
  HAL_CEC_IRQHandler(&hcec);
 81026e0:	4802      	ldr	r0, [pc, #8]	; (81026ec <CEC_IRQHandler+0x10>)
 81026e2:	f001 fa2d 	bl	8103b40 <HAL_CEC_IRQHandler>
  /* USER CODE BEGIN CEC_IRQn 1 */

  /* USER CODE END CEC_IRQn 1 */
}
 81026e6:	bf00      	nop
 81026e8:	bd80      	pop	{r7, pc}
 81026ea:	bf00      	nop
 81026ec:	10000704 	.word	0x10000704

081026f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 81026f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8102728 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 81026f4:	f7fd ff6c 	bl	81005d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81026f8:	480c      	ldr	r0, [pc, #48]	; (810272c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81026fa:	490d      	ldr	r1, [pc, #52]	; (8102730 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81026fc:	4a0d      	ldr	r2, [pc, #52]	; (8102734 <LoopFillZerobss+0x1a>)
  movs r3, #0
 81026fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8102700:	e002      	b.n	8102708 <LoopCopyDataInit>

08102702 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8102702:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8102704:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8102706:	3304      	adds	r3, #4

08102708 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8102708:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 810270a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 810270c:	d3f9      	bcc.n	8102702 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810270e:	4a0a      	ldr	r2, [pc, #40]	; (8102738 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8102710:	4c0a      	ldr	r4, [pc, #40]	; (810273c <LoopFillZerobss+0x22>)
  movs r3, #0
 8102712:	2300      	movs	r3, #0
  b LoopFillZerobss
 8102714:	e001      	b.n	810271a <LoopFillZerobss>

08102716 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8102716:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8102718:	3204      	adds	r2, #4

0810271a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 810271a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 810271c:	d3fb      	bcc.n	8102716 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 810271e:	f00a f92b 	bl	810c978 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8102722:	f7fd ff71 	bl	8100608 <main>
  bx  lr
 8102726:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8102728:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 810272c:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8102730:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 8102734:	0810ca30 	.word	0x0810ca30
  ldr r2, =_sbss
 8102738:	100000d0 	.word	0x100000d0
  ldr r4, =_ebss
 810273c:	10000c88 	.word	0x10000c88

08102740 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8102740:	e7fe      	b.n	8102740 <ADC3_IRQHandler>
	...

08102744 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8102744:	b580      	push	{r7, lr}
 8102746:	b082      	sub	sp, #8
 8102748:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 810274a:	4b28      	ldr	r3, [pc, #160]	; (81027ec <HAL_Init+0xa8>)
 810274c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102750:	4a26      	ldr	r2, [pc, #152]	; (81027ec <HAL_Init+0xa8>)
 8102752:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8102756:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810275a:	4b24      	ldr	r3, [pc, #144]	; (81027ec <HAL_Init+0xa8>)
 810275c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102760:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102764:	603b      	str	r3, [r7, #0]
 8102766:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8102768:	4b21      	ldr	r3, [pc, #132]	; (81027f0 <HAL_Init+0xac>)
 810276a:	681b      	ldr	r3, [r3, #0]
 810276c:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8102770:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8102774:	4a1e      	ldr	r2, [pc, #120]	; (81027f0 <HAL_Init+0xac>)
 8102776:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 810277a:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 810277c:	4b1c      	ldr	r3, [pc, #112]	; (81027f0 <HAL_Init+0xac>)
 810277e:	681b      	ldr	r3, [r3, #0]
 8102780:	4a1b      	ldr	r2, [pc, #108]	; (81027f0 <HAL_Init+0xac>)
 8102782:	f043 0301 	orr.w	r3, r3, #1
 8102786:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8102788:	2003      	movs	r0, #3
 810278a:	f001 fba5 	bl	8103ed8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810278e:	f002 fd7d 	bl	810528c <HAL_RCC_GetSysClockFreq>
 8102792:	4602      	mov	r2, r0
 8102794:	4b15      	ldr	r3, [pc, #84]	; (81027ec <HAL_Init+0xa8>)
 8102796:	699b      	ldr	r3, [r3, #24]
 8102798:	0a1b      	lsrs	r3, r3, #8
 810279a:	f003 030f 	and.w	r3, r3, #15
 810279e:	4915      	ldr	r1, [pc, #84]	; (81027f4 <HAL_Init+0xb0>)
 81027a0:	5ccb      	ldrb	r3, [r1, r3]
 81027a2:	f003 031f 	and.w	r3, r3, #31
 81027a6:	fa22 f303 	lsr.w	r3, r2, r3
 81027aa:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81027ac:	4b0f      	ldr	r3, [pc, #60]	; (81027ec <HAL_Init+0xa8>)
 81027ae:	699b      	ldr	r3, [r3, #24]
 81027b0:	f003 030f 	and.w	r3, r3, #15
 81027b4:	4a0f      	ldr	r2, [pc, #60]	; (81027f4 <HAL_Init+0xb0>)
 81027b6:	5cd3      	ldrb	r3, [r2, r3]
 81027b8:	f003 031f 	and.w	r3, r3, #31
 81027bc:	687a      	ldr	r2, [r7, #4]
 81027be:	fa22 f303 	lsr.w	r3, r2, r3
 81027c2:	4a0d      	ldr	r2, [pc, #52]	; (81027f8 <HAL_Init+0xb4>)
 81027c4:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81027c6:	4b0c      	ldr	r3, [pc, #48]	; (81027f8 <HAL_Init+0xb4>)
 81027c8:	681b      	ldr	r3, [r3, #0]
 81027ca:	4a0c      	ldr	r2, [pc, #48]	; (81027fc <HAL_Init+0xb8>)
 81027cc:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81027ce:	2000      	movs	r0, #0
 81027d0:	f000 f816 	bl	8102800 <HAL_InitTick>
 81027d4:	4603      	mov	r3, r0
 81027d6:	2b00      	cmp	r3, #0
 81027d8:	d001      	beq.n	81027de <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 81027da:	2301      	movs	r3, #1
 81027dc:	e002      	b.n	81027e4 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 81027de:	f7fe fde1 	bl	81013a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 81027e2:	2300      	movs	r3, #0
}
 81027e4:	4618      	mov	r0, r3
 81027e6:	3708      	adds	r7, #8
 81027e8:	46bd      	mov	sp, r7
 81027ea:	bd80      	pop	{r7, pc}
 81027ec:	58024400 	.word	0x58024400
 81027f0:	40024400 	.word	0x40024400
 81027f4:	0810c9e8 	.word	0x0810c9e8
 81027f8:	10000004 	.word	0x10000004
 81027fc:	10000000 	.word	0x10000000

08102800 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8102800:	b580      	push	{r7, lr}
 8102802:	b082      	sub	sp, #8
 8102804:	af00      	add	r7, sp, #0
 8102806:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8102808:	4b15      	ldr	r3, [pc, #84]	; (8102860 <HAL_InitTick+0x60>)
 810280a:	781b      	ldrb	r3, [r3, #0]
 810280c:	2b00      	cmp	r3, #0
 810280e:	d101      	bne.n	8102814 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8102810:	2301      	movs	r3, #1
 8102812:	e021      	b.n	8102858 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8102814:	4b13      	ldr	r3, [pc, #76]	; (8102864 <HAL_InitTick+0x64>)
 8102816:	681a      	ldr	r2, [r3, #0]
 8102818:	4b11      	ldr	r3, [pc, #68]	; (8102860 <HAL_InitTick+0x60>)
 810281a:	781b      	ldrb	r3, [r3, #0]
 810281c:	4619      	mov	r1, r3
 810281e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8102822:	fbb3 f3f1 	udiv	r3, r3, r1
 8102826:	fbb2 f3f3 	udiv	r3, r2, r3
 810282a:	4618      	mov	r0, r3
 810282c:	f001 fb87 	bl	8103f3e <HAL_SYSTICK_Config>
 8102830:	4603      	mov	r3, r0
 8102832:	2b00      	cmp	r3, #0
 8102834:	d001      	beq.n	810283a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8102836:	2301      	movs	r3, #1
 8102838:	e00e      	b.n	8102858 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 810283a:	687b      	ldr	r3, [r7, #4]
 810283c:	2b0f      	cmp	r3, #15
 810283e:	d80a      	bhi.n	8102856 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8102840:	2200      	movs	r2, #0
 8102842:	6879      	ldr	r1, [r7, #4]
 8102844:	f04f 30ff 	mov.w	r0, #4294967295
 8102848:	f001 fb51 	bl	8103eee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 810284c:	4a06      	ldr	r2, [pc, #24]	; (8102868 <HAL_InitTick+0x68>)
 810284e:	687b      	ldr	r3, [r7, #4]
 8102850:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8102852:	2300      	movs	r3, #0
 8102854:	e000      	b.n	8102858 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8102856:	2301      	movs	r3, #1
}
 8102858:	4618      	mov	r0, r3
 810285a:	3708      	adds	r7, #8
 810285c:	46bd      	mov	sp, r7
 810285e:	bd80      	pop	{r7, pc}
 8102860:	1000000c 	.word	0x1000000c
 8102864:	10000000 	.word	0x10000000
 8102868:	10000008 	.word	0x10000008

0810286c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 810286c:	b480      	push	{r7}
 810286e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8102870:	4b06      	ldr	r3, [pc, #24]	; (810288c <HAL_IncTick+0x20>)
 8102872:	781b      	ldrb	r3, [r3, #0]
 8102874:	461a      	mov	r2, r3
 8102876:	4b06      	ldr	r3, [pc, #24]	; (8102890 <HAL_IncTick+0x24>)
 8102878:	681b      	ldr	r3, [r3, #0]
 810287a:	4413      	add	r3, r2
 810287c:	4a04      	ldr	r2, [pc, #16]	; (8102890 <HAL_IncTick+0x24>)
 810287e:	6013      	str	r3, [r2, #0]
}
 8102880:	bf00      	nop
 8102882:	46bd      	mov	sp, r7
 8102884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102888:	4770      	bx	lr
 810288a:	bf00      	nop
 810288c:	1000000c 	.word	0x1000000c
 8102890:	10000c84 	.word	0x10000c84

08102894 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8102894:	b480      	push	{r7}
 8102896:	af00      	add	r7, sp, #0
  return uwTick;
 8102898:	4b03      	ldr	r3, [pc, #12]	; (81028a8 <HAL_GetTick+0x14>)
 810289a:	681b      	ldr	r3, [r3, #0]
}
 810289c:	4618      	mov	r0, r3
 810289e:	46bd      	mov	sp, r7
 81028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028a4:	4770      	bx	lr
 81028a6:	bf00      	nop
 81028a8:	10000c84 	.word	0x10000c84

081028ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 81028ac:	b580      	push	{r7, lr}
 81028ae:	b084      	sub	sp, #16
 81028b0:	af00      	add	r7, sp, #0
 81028b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 81028b4:	f7ff ffee 	bl	8102894 <HAL_GetTick>
 81028b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 81028ba:	687b      	ldr	r3, [r7, #4]
 81028bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 81028be:	68fb      	ldr	r3, [r7, #12]
 81028c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81028c4:	d005      	beq.n	81028d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 81028c6:	4b0a      	ldr	r3, [pc, #40]	; (81028f0 <HAL_Delay+0x44>)
 81028c8:	781b      	ldrb	r3, [r3, #0]
 81028ca:	461a      	mov	r2, r3
 81028cc:	68fb      	ldr	r3, [r7, #12]
 81028ce:	4413      	add	r3, r2
 81028d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 81028d2:	bf00      	nop
 81028d4:	f7ff ffde 	bl	8102894 <HAL_GetTick>
 81028d8:	4602      	mov	r2, r0
 81028da:	68bb      	ldr	r3, [r7, #8]
 81028dc:	1ad3      	subs	r3, r2, r3
 81028de:	68fa      	ldr	r2, [r7, #12]
 81028e0:	429a      	cmp	r2, r3
 81028e2:	d8f7      	bhi.n	81028d4 <HAL_Delay+0x28>
  {
  }
}
 81028e4:	bf00      	nop
 81028e6:	bf00      	nop
 81028e8:	3710      	adds	r7, #16
 81028ea:	46bd      	mov	sp, r7
 81028ec:	bd80      	pop	{r7, pc}
 81028ee:	bf00      	nop
 81028f0:	1000000c 	.word	0x1000000c

081028f4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 81028f4:	b480      	push	{r7}
 81028f6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 81028f8:	4b03      	ldr	r3, [pc, #12]	; (8102908 <HAL_GetREVID+0x14>)
 81028fa:	681b      	ldr	r3, [r3, #0]
 81028fc:	0c1b      	lsrs	r3, r3, #16
}
 81028fe:	4618      	mov	r0, r3
 8102900:	46bd      	mov	sp, r7
 8102902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102906:	4770      	bx	lr
 8102908:	5c001000 	.word	0x5c001000

0810290c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 810290c:	b480      	push	{r7}
 810290e:	b083      	sub	sp, #12
 8102910:	af00      	add	r7, sp, #0
 8102912:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8102914:	4b06      	ldr	r3, [pc, #24]	; (8102930 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8102916:	685b      	ldr	r3, [r3, #4]
 8102918:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 810291c:	4904      	ldr	r1, [pc, #16]	; (8102930 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 810291e:	687b      	ldr	r3, [r7, #4]
 8102920:	4313      	orrs	r3, r2
 8102922:	604b      	str	r3, [r1, #4]
}
 8102924:	bf00      	nop
 8102926:	370c      	adds	r7, #12
 8102928:	46bd      	mov	sp, r7
 810292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810292e:	4770      	bx	lr
 8102930:	58000400 	.word	0x58000400

08102934 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8102934:	b480      	push	{r7}
 8102936:	b083      	sub	sp, #12
 8102938:	af00      	add	r7, sp, #0
 810293a:	6078      	str	r0, [r7, #4]
 810293c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 810293e:	4b07      	ldr	r3, [pc, #28]	; (810295c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8102940:	685a      	ldr	r2, [r3, #4]
 8102942:	687b      	ldr	r3, [r7, #4]
 8102944:	43db      	mvns	r3, r3
 8102946:	401a      	ands	r2, r3
 8102948:	4904      	ldr	r1, [pc, #16]	; (810295c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 810294a:	683b      	ldr	r3, [r7, #0]
 810294c:	4313      	orrs	r3, r2
 810294e:	604b      	str	r3, [r1, #4]
}
 8102950:	bf00      	nop
 8102952:	370c      	adds	r7, #12
 8102954:	46bd      	mov	sp, r7
 8102956:	f85d 7b04 	ldr.w	r7, [sp], #4
 810295a:	4770      	bx	lr
 810295c:	58000400 	.word	0x58000400

08102960 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8102960:	b480      	push	{r7}
 8102962:	b083      	sub	sp, #12
 8102964:	af00      	add	r7, sp, #0
 8102966:	6078      	str	r0, [r7, #4]
 8102968:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 810296a:	687b      	ldr	r3, [r7, #4]
 810296c:	689b      	ldr	r3, [r3, #8]
 810296e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8102972:	683b      	ldr	r3, [r7, #0]
 8102974:	431a      	orrs	r2, r3
 8102976:	687b      	ldr	r3, [r7, #4]
 8102978:	609a      	str	r2, [r3, #8]
}
 810297a:	bf00      	nop
 810297c:	370c      	adds	r7, #12
 810297e:	46bd      	mov	sp, r7
 8102980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102984:	4770      	bx	lr

08102986 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8102986:	b480      	push	{r7}
 8102988:	b083      	sub	sp, #12
 810298a:	af00      	add	r7, sp, #0
 810298c:	6078      	str	r0, [r7, #4]
 810298e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8102990:	687b      	ldr	r3, [r7, #4]
 8102992:	689b      	ldr	r3, [r3, #8]
 8102994:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8102998:	683b      	ldr	r3, [r7, #0]
 810299a:	431a      	orrs	r2, r3
 810299c:	687b      	ldr	r3, [r7, #4]
 810299e:	609a      	str	r2, [r3, #8]
}
 81029a0:	bf00      	nop
 81029a2:	370c      	adds	r7, #12
 81029a4:	46bd      	mov	sp, r7
 81029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81029aa:	4770      	bx	lr

081029ac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 81029ac:	b480      	push	{r7}
 81029ae:	b083      	sub	sp, #12
 81029b0:	af00      	add	r7, sp, #0
 81029b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 81029b4:	687b      	ldr	r3, [r7, #4]
 81029b6:	689b      	ldr	r3, [r3, #8]
 81029b8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 81029bc:	4618      	mov	r0, r3
 81029be:	370c      	adds	r7, #12
 81029c0:	46bd      	mov	sp, r7
 81029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81029c6:	4770      	bx	lr

081029c8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 81029c8:	b480      	push	{r7}
 81029ca:	b087      	sub	sp, #28
 81029cc:	af00      	add	r7, sp, #0
 81029ce:	60f8      	str	r0, [r7, #12]
 81029d0:	60b9      	str	r1, [r7, #8]
 81029d2:	607a      	str	r2, [r7, #4]
 81029d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 81029d6:	68fb      	ldr	r3, [r7, #12]
 81029d8:	3360      	adds	r3, #96	; 0x60
 81029da:	461a      	mov	r2, r3
 81029dc:	68bb      	ldr	r3, [r7, #8]
 81029de:	009b      	lsls	r3, r3, #2
 81029e0:	4413      	add	r3, r2
 81029e2:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 81029e4:	697b      	ldr	r3, [r7, #20]
 81029e6:	681b      	ldr	r3, [r3, #0]
 81029e8:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 81029ec:	687b      	ldr	r3, [r7, #4]
 81029ee:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 81029f2:	683b      	ldr	r3, [r7, #0]
 81029f4:	430b      	orrs	r3, r1
 81029f6:	431a      	orrs	r2, r3
 81029f8:	697b      	ldr	r3, [r7, #20]
 81029fa:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 81029fc:	bf00      	nop
 81029fe:	371c      	adds	r7, #28
 8102a00:	46bd      	mov	sp, r7
 8102a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a06:	4770      	bx	lr

08102a08 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8102a08:	b480      	push	{r7}
 8102a0a:	b085      	sub	sp, #20
 8102a0c:	af00      	add	r7, sp, #0
 8102a0e:	60f8      	str	r0, [r7, #12]
 8102a10:	60b9      	str	r1, [r7, #8]
 8102a12:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8102a14:	68fb      	ldr	r3, [r7, #12]
 8102a16:	691b      	ldr	r3, [r3, #16]
 8102a18:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8102a1c:	68bb      	ldr	r3, [r7, #8]
 8102a1e:	f003 031f 	and.w	r3, r3, #31
 8102a22:	6879      	ldr	r1, [r7, #4]
 8102a24:	fa01 f303 	lsl.w	r3, r1, r3
 8102a28:	431a      	orrs	r2, r3
 8102a2a:	68fb      	ldr	r3, [r7, #12]
 8102a2c:	611a      	str	r2, [r3, #16]
}
 8102a2e:	bf00      	nop
 8102a30:	3714      	adds	r7, #20
 8102a32:	46bd      	mov	sp, r7
 8102a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a38:	4770      	bx	lr

08102a3a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8102a3a:	b480      	push	{r7}
 8102a3c:	b087      	sub	sp, #28
 8102a3e:	af00      	add	r7, sp, #0
 8102a40:	60f8      	str	r0, [r7, #12]
 8102a42:	60b9      	str	r1, [r7, #8]
 8102a44:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8102a46:	68fb      	ldr	r3, [r7, #12]
 8102a48:	3360      	adds	r3, #96	; 0x60
 8102a4a:	461a      	mov	r2, r3
 8102a4c:	68bb      	ldr	r3, [r7, #8]
 8102a4e:	009b      	lsls	r3, r3, #2
 8102a50:	4413      	add	r3, r2
 8102a52:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8102a54:	697b      	ldr	r3, [r7, #20]
 8102a56:	681b      	ldr	r3, [r3, #0]
 8102a58:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8102a5c:	687b      	ldr	r3, [r7, #4]
 8102a5e:	431a      	orrs	r2, r3
 8102a60:	697b      	ldr	r3, [r7, #20]
 8102a62:	601a      	str	r2, [r3, #0]
  }
}
 8102a64:	bf00      	nop
 8102a66:	371c      	adds	r7, #28
 8102a68:	46bd      	mov	sp, r7
 8102a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a6e:	4770      	bx	lr

08102a70 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8102a70:	b480      	push	{r7}
 8102a72:	b087      	sub	sp, #28
 8102a74:	af00      	add	r7, sp, #0
 8102a76:	60f8      	str	r0, [r7, #12]
 8102a78:	60b9      	str	r1, [r7, #8]
 8102a7a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8102a7c:	68fb      	ldr	r3, [r7, #12]
 8102a7e:	3330      	adds	r3, #48	; 0x30
 8102a80:	461a      	mov	r2, r3
 8102a82:	68bb      	ldr	r3, [r7, #8]
 8102a84:	0a1b      	lsrs	r3, r3, #8
 8102a86:	009b      	lsls	r3, r3, #2
 8102a88:	f003 030c 	and.w	r3, r3, #12
 8102a8c:	4413      	add	r3, r2
 8102a8e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8102a90:	697b      	ldr	r3, [r7, #20]
 8102a92:	681a      	ldr	r2, [r3, #0]
 8102a94:	68bb      	ldr	r3, [r7, #8]
 8102a96:	f003 031f 	and.w	r3, r3, #31
 8102a9a:	211f      	movs	r1, #31
 8102a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8102aa0:	43db      	mvns	r3, r3
 8102aa2:	401a      	ands	r2, r3
 8102aa4:	687b      	ldr	r3, [r7, #4]
 8102aa6:	0e9b      	lsrs	r3, r3, #26
 8102aa8:	f003 011f 	and.w	r1, r3, #31
 8102aac:	68bb      	ldr	r3, [r7, #8]
 8102aae:	f003 031f 	and.w	r3, r3, #31
 8102ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8102ab6:	431a      	orrs	r2, r3
 8102ab8:	697b      	ldr	r3, [r7, #20]
 8102aba:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8102abc:	bf00      	nop
 8102abe:	371c      	adds	r7, #28
 8102ac0:	46bd      	mov	sp, r7
 8102ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102ac6:	4770      	bx	lr

08102ac8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8102ac8:	b480      	push	{r7}
 8102aca:	b087      	sub	sp, #28
 8102acc:	af00      	add	r7, sp, #0
 8102ace:	60f8      	str	r0, [r7, #12]
 8102ad0:	60b9      	str	r1, [r7, #8]
 8102ad2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8102ad4:	68fb      	ldr	r3, [r7, #12]
 8102ad6:	3314      	adds	r3, #20
 8102ad8:	461a      	mov	r2, r3
 8102ada:	68bb      	ldr	r3, [r7, #8]
 8102adc:	0e5b      	lsrs	r3, r3, #25
 8102ade:	009b      	lsls	r3, r3, #2
 8102ae0:	f003 0304 	and.w	r3, r3, #4
 8102ae4:	4413      	add	r3, r2
 8102ae6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8102ae8:	697b      	ldr	r3, [r7, #20]
 8102aea:	681a      	ldr	r2, [r3, #0]
 8102aec:	68bb      	ldr	r3, [r7, #8]
 8102aee:	0d1b      	lsrs	r3, r3, #20
 8102af0:	f003 031f 	and.w	r3, r3, #31
 8102af4:	2107      	movs	r1, #7
 8102af6:	fa01 f303 	lsl.w	r3, r1, r3
 8102afa:	43db      	mvns	r3, r3
 8102afc:	401a      	ands	r2, r3
 8102afe:	68bb      	ldr	r3, [r7, #8]
 8102b00:	0d1b      	lsrs	r3, r3, #20
 8102b02:	f003 031f 	and.w	r3, r3, #31
 8102b06:	6879      	ldr	r1, [r7, #4]
 8102b08:	fa01 f303 	lsl.w	r3, r1, r3
 8102b0c:	431a      	orrs	r2, r3
 8102b0e:	697b      	ldr	r3, [r7, #20]
 8102b10:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8102b12:	bf00      	nop
 8102b14:	371c      	adds	r7, #28
 8102b16:	46bd      	mov	sp, r7
 8102b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b1c:	4770      	bx	lr
	...

08102b20 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8102b20:	b480      	push	{r7}
 8102b22:	b085      	sub	sp, #20
 8102b24:	af00      	add	r7, sp, #0
 8102b26:	60f8      	str	r0, [r7, #12]
 8102b28:	60b9      	str	r1, [r7, #8]
 8102b2a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8102b2c:	68fb      	ldr	r3, [r7, #12]
 8102b2e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8102b32:	68bb      	ldr	r3, [r7, #8]
 8102b34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102b38:	43db      	mvns	r3, r3
 8102b3a:	401a      	ands	r2, r3
 8102b3c:	687b      	ldr	r3, [r7, #4]
 8102b3e:	f003 0318 	and.w	r3, r3, #24
 8102b42:	4908      	ldr	r1, [pc, #32]	; (8102b64 <LL_ADC_SetChannelSingleDiff+0x44>)
 8102b44:	40d9      	lsrs	r1, r3
 8102b46:	68bb      	ldr	r3, [r7, #8]
 8102b48:	400b      	ands	r3, r1
 8102b4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102b4e:	431a      	orrs	r2, r3
 8102b50:	68fb      	ldr	r3, [r7, #12]
 8102b52:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8102b56:	bf00      	nop
 8102b58:	3714      	adds	r7, #20
 8102b5a:	46bd      	mov	sp, r7
 8102b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b60:	4770      	bx	lr
 8102b62:	bf00      	nop
 8102b64:	000fffff 	.word	0x000fffff

08102b68 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8102b68:	b480      	push	{r7}
 8102b6a:	b083      	sub	sp, #12
 8102b6c:	af00      	add	r7, sp, #0
 8102b6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8102b70:	687b      	ldr	r3, [r7, #4]
 8102b72:	689b      	ldr	r3, [r3, #8]
 8102b74:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8102b78:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102b7c:	687a      	ldr	r2, [r7, #4]
 8102b7e:	6093      	str	r3, [r2, #8]
}
 8102b80:	bf00      	nop
 8102b82:	370c      	adds	r7, #12
 8102b84:	46bd      	mov	sp, r7
 8102b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b8a:	4770      	bx	lr

08102b8c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8102b8c:	b480      	push	{r7}
 8102b8e:	b083      	sub	sp, #12
 8102b90:	af00      	add	r7, sp, #0
 8102b92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8102b94:	687b      	ldr	r3, [r7, #4]
 8102b96:	689b      	ldr	r3, [r3, #8]
 8102b98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102b9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102ba0:	d101      	bne.n	8102ba6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8102ba2:	2301      	movs	r3, #1
 8102ba4:	e000      	b.n	8102ba8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8102ba6:	2300      	movs	r3, #0
}
 8102ba8:	4618      	mov	r0, r3
 8102baa:	370c      	adds	r7, #12
 8102bac:	46bd      	mov	sp, r7
 8102bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102bb2:	4770      	bx	lr

08102bb4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8102bb4:	b480      	push	{r7}
 8102bb6:	b083      	sub	sp, #12
 8102bb8:	af00      	add	r7, sp, #0
 8102bba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102bbc:	687b      	ldr	r3, [r7, #4]
 8102bbe:	689b      	ldr	r3, [r3, #8]
 8102bc0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8102bc4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102bc8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8102bcc:	687b      	ldr	r3, [r7, #4]
 8102bce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8102bd0:	bf00      	nop
 8102bd2:	370c      	adds	r7, #12
 8102bd4:	46bd      	mov	sp, r7
 8102bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102bda:	4770      	bx	lr

08102bdc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8102bdc:	b480      	push	{r7}
 8102bde:	b083      	sub	sp, #12
 8102be0:	af00      	add	r7, sp, #0
 8102be2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8102be4:	687b      	ldr	r3, [r7, #4]
 8102be6:	689b      	ldr	r3, [r3, #8]
 8102be8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8102bec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102bf0:	d101      	bne.n	8102bf6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8102bf2:	2301      	movs	r3, #1
 8102bf4:	e000      	b.n	8102bf8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8102bf6:	2300      	movs	r3, #0
}
 8102bf8:	4618      	mov	r0, r3
 8102bfa:	370c      	adds	r7, #12
 8102bfc:	46bd      	mov	sp, r7
 8102bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c02:	4770      	bx	lr

08102c04 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8102c04:	b480      	push	{r7}
 8102c06:	b083      	sub	sp, #12
 8102c08:	af00      	add	r7, sp, #0
 8102c0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8102c0c:	687b      	ldr	r3, [r7, #4]
 8102c0e:	689b      	ldr	r3, [r3, #8]
 8102c10:	f003 0301 	and.w	r3, r3, #1
 8102c14:	2b01      	cmp	r3, #1
 8102c16:	d101      	bne.n	8102c1c <LL_ADC_IsEnabled+0x18>
 8102c18:	2301      	movs	r3, #1
 8102c1a:	e000      	b.n	8102c1e <LL_ADC_IsEnabled+0x1a>
 8102c1c:	2300      	movs	r3, #0
}
 8102c1e:	4618      	mov	r0, r3
 8102c20:	370c      	adds	r7, #12
 8102c22:	46bd      	mov	sp, r7
 8102c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c28:	4770      	bx	lr

08102c2a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8102c2a:	b480      	push	{r7}
 8102c2c:	b083      	sub	sp, #12
 8102c2e:	af00      	add	r7, sp, #0
 8102c30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8102c32:	687b      	ldr	r3, [r7, #4]
 8102c34:	689b      	ldr	r3, [r3, #8]
 8102c36:	f003 0304 	and.w	r3, r3, #4
 8102c3a:	2b04      	cmp	r3, #4
 8102c3c:	d101      	bne.n	8102c42 <LL_ADC_REG_IsConversionOngoing+0x18>
 8102c3e:	2301      	movs	r3, #1
 8102c40:	e000      	b.n	8102c44 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8102c42:	2300      	movs	r3, #0
}
 8102c44:	4618      	mov	r0, r3
 8102c46:	370c      	adds	r7, #12
 8102c48:	46bd      	mov	sp, r7
 8102c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c4e:	4770      	bx	lr

08102c50 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8102c50:	b480      	push	{r7}
 8102c52:	b083      	sub	sp, #12
 8102c54:	af00      	add	r7, sp, #0
 8102c56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8102c58:	687b      	ldr	r3, [r7, #4]
 8102c5a:	689b      	ldr	r3, [r3, #8]
 8102c5c:	f003 0308 	and.w	r3, r3, #8
 8102c60:	2b08      	cmp	r3, #8
 8102c62:	d101      	bne.n	8102c68 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8102c64:	2301      	movs	r3, #1
 8102c66:	e000      	b.n	8102c6a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8102c68:	2300      	movs	r3, #0
}
 8102c6a:	4618      	mov	r0, r3
 8102c6c:	370c      	adds	r7, #12
 8102c6e:	46bd      	mov	sp, r7
 8102c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c74:	4770      	bx	lr
	...

08102c78 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8102c78:	b590      	push	{r4, r7, lr}
 8102c7a:	b089      	sub	sp, #36	; 0x24
 8102c7c:	af00      	add	r7, sp, #0
 8102c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102c80:	2300      	movs	r3, #0
 8102c82:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8102c84:	2300      	movs	r3, #0
 8102c86:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8102c88:	687b      	ldr	r3, [r7, #4]
 8102c8a:	2b00      	cmp	r3, #0
 8102c8c:	d101      	bne.n	8102c92 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8102c8e:	2301      	movs	r3, #1
 8102c90:	e18e      	b.n	8102fb0 <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8102c92:	687b      	ldr	r3, [r7, #4]
 8102c94:	68db      	ldr	r3, [r3, #12]
 8102c96:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8102c98:	687b      	ldr	r3, [r7, #4]
 8102c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102c9c:	2b00      	cmp	r3, #0
 8102c9e:	d109      	bne.n	8102cb4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8102ca0:	6878      	ldr	r0, [r7, #4]
 8102ca2:	f7fe fb99 	bl	81013d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8102ca6:	687b      	ldr	r3, [r7, #4]
 8102ca8:	2200      	movs	r2, #0
 8102caa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8102cac:	687b      	ldr	r3, [r7, #4]
 8102cae:	2200      	movs	r2, #0
 8102cb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8102cb4:	687b      	ldr	r3, [r7, #4]
 8102cb6:	681b      	ldr	r3, [r3, #0]
 8102cb8:	4618      	mov	r0, r3
 8102cba:	f7ff ff67 	bl	8102b8c <LL_ADC_IsDeepPowerDownEnabled>
 8102cbe:	4603      	mov	r3, r0
 8102cc0:	2b00      	cmp	r3, #0
 8102cc2:	d004      	beq.n	8102cce <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8102cc4:	687b      	ldr	r3, [r7, #4]
 8102cc6:	681b      	ldr	r3, [r3, #0]
 8102cc8:	4618      	mov	r0, r3
 8102cca:	f7ff ff4d 	bl	8102b68 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102cce:	687b      	ldr	r3, [r7, #4]
 8102cd0:	681b      	ldr	r3, [r3, #0]
 8102cd2:	4618      	mov	r0, r3
 8102cd4:	f7ff ff82 	bl	8102bdc <LL_ADC_IsInternalRegulatorEnabled>
 8102cd8:	4603      	mov	r3, r0
 8102cda:	2b00      	cmp	r3, #0
 8102cdc:	d114      	bne.n	8102d08 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8102cde:	687b      	ldr	r3, [r7, #4]
 8102ce0:	681b      	ldr	r3, [r3, #0]
 8102ce2:	4618      	mov	r0, r3
 8102ce4:	f7ff ff66 	bl	8102bb4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102ce8:	4b9b      	ldr	r3, [pc, #620]	; (8102f58 <HAL_ADC_Init+0x2e0>)
 8102cea:	681b      	ldr	r3, [r3, #0]
 8102cec:	099b      	lsrs	r3, r3, #6
 8102cee:	4a9b      	ldr	r2, [pc, #620]	; (8102f5c <HAL_ADC_Init+0x2e4>)
 8102cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8102cf4:	099b      	lsrs	r3, r3, #6
 8102cf6:	3301      	adds	r3, #1
 8102cf8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8102cfa:	e002      	b.n	8102d02 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8102cfc:	68bb      	ldr	r3, [r7, #8]
 8102cfe:	3b01      	subs	r3, #1
 8102d00:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8102d02:	68bb      	ldr	r3, [r7, #8]
 8102d04:	2b00      	cmp	r3, #0
 8102d06:	d1f9      	bne.n	8102cfc <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102d08:	687b      	ldr	r3, [r7, #4]
 8102d0a:	681b      	ldr	r3, [r3, #0]
 8102d0c:	4618      	mov	r0, r3
 8102d0e:	f7ff ff65 	bl	8102bdc <LL_ADC_IsInternalRegulatorEnabled>
 8102d12:	4603      	mov	r3, r0
 8102d14:	2b00      	cmp	r3, #0
 8102d16:	d10d      	bne.n	8102d34 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102d18:	687b      	ldr	r3, [r7, #4]
 8102d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102d1c:	f043 0210 	orr.w	r2, r3, #16
 8102d20:	687b      	ldr	r3, [r7, #4]
 8102d22:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102d24:	687b      	ldr	r3, [r7, #4]
 8102d26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102d28:	f043 0201 	orr.w	r2, r3, #1
 8102d2c:	687b      	ldr	r3, [r7, #4]
 8102d2e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8102d30:	2301      	movs	r3, #1
 8102d32:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102d34:	687b      	ldr	r3, [r7, #4]
 8102d36:	681b      	ldr	r3, [r3, #0]
 8102d38:	4618      	mov	r0, r3
 8102d3a:	f7ff ff76 	bl	8102c2a <LL_ADC_REG_IsConversionOngoing>
 8102d3e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8102d40:	687b      	ldr	r3, [r7, #4]
 8102d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102d44:	f003 0310 	and.w	r3, r3, #16
 8102d48:	2b00      	cmp	r3, #0
 8102d4a:	f040 8128 	bne.w	8102f9e <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8102d4e:	697b      	ldr	r3, [r7, #20]
 8102d50:	2b00      	cmp	r3, #0
 8102d52:	f040 8124 	bne.w	8102f9e <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8102d56:	687b      	ldr	r3, [r7, #4]
 8102d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102d5a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8102d5e:	f043 0202 	orr.w	r2, r3, #2
 8102d62:	687b      	ldr	r3, [r7, #4]
 8102d64:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102d66:	687b      	ldr	r3, [r7, #4]
 8102d68:	681b      	ldr	r3, [r3, #0]
 8102d6a:	4618      	mov	r0, r3
 8102d6c:	f7ff ff4a 	bl	8102c04 <LL_ADC_IsEnabled>
 8102d70:	4603      	mov	r3, r0
 8102d72:	2b00      	cmp	r3, #0
 8102d74:	d136      	bne.n	8102de4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102d76:	687b      	ldr	r3, [r7, #4]
 8102d78:	681b      	ldr	r3, [r3, #0]
 8102d7a:	4a79      	ldr	r2, [pc, #484]	; (8102f60 <HAL_ADC_Init+0x2e8>)
 8102d7c:	4293      	cmp	r3, r2
 8102d7e:	d004      	beq.n	8102d8a <HAL_ADC_Init+0x112>
 8102d80:	687b      	ldr	r3, [r7, #4]
 8102d82:	681b      	ldr	r3, [r3, #0]
 8102d84:	4a77      	ldr	r2, [pc, #476]	; (8102f64 <HAL_ADC_Init+0x2ec>)
 8102d86:	4293      	cmp	r3, r2
 8102d88:	d10e      	bne.n	8102da8 <HAL_ADC_Init+0x130>
 8102d8a:	4875      	ldr	r0, [pc, #468]	; (8102f60 <HAL_ADC_Init+0x2e8>)
 8102d8c:	f7ff ff3a 	bl	8102c04 <LL_ADC_IsEnabled>
 8102d90:	4604      	mov	r4, r0
 8102d92:	4874      	ldr	r0, [pc, #464]	; (8102f64 <HAL_ADC_Init+0x2ec>)
 8102d94:	f7ff ff36 	bl	8102c04 <LL_ADC_IsEnabled>
 8102d98:	4603      	mov	r3, r0
 8102d9a:	4323      	orrs	r3, r4
 8102d9c:	2b00      	cmp	r3, #0
 8102d9e:	bf0c      	ite	eq
 8102da0:	2301      	moveq	r3, #1
 8102da2:	2300      	movne	r3, #0
 8102da4:	b2db      	uxtb	r3, r3
 8102da6:	e008      	b.n	8102dba <HAL_ADC_Init+0x142>
 8102da8:	486f      	ldr	r0, [pc, #444]	; (8102f68 <HAL_ADC_Init+0x2f0>)
 8102daa:	f7ff ff2b 	bl	8102c04 <LL_ADC_IsEnabled>
 8102dae:	4603      	mov	r3, r0
 8102db0:	2b00      	cmp	r3, #0
 8102db2:	bf0c      	ite	eq
 8102db4:	2301      	moveq	r3, #1
 8102db6:	2300      	movne	r3, #0
 8102db8:	b2db      	uxtb	r3, r3
 8102dba:	2b00      	cmp	r3, #0
 8102dbc:	d012      	beq.n	8102de4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8102dbe:	687b      	ldr	r3, [r7, #4]
 8102dc0:	681b      	ldr	r3, [r3, #0]
 8102dc2:	4a67      	ldr	r2, [pc, #412]	; (8102f60 <HAL_ADC_Init+0x2e8>)
 8102dc4:	4293      	cmp	r3, r2
 8102dc6:	d004      	beq.n	8102dd2 <HAL_ADC_Init+0x15a>
 8102dc8:	687b      	ldr	r3, [r7, #4]
 8102dca:	681b      	ldr	r3, [r3, #0]
 8102dcc:	4a65      	ldr	r2, [pc, #404]	; (8102f64 <HAL_ADC_Init+0x2ec>)
 8102dce:	4293      	cmp	r3, r2
 8102dd0:	d101      	bne.n	8102dd6 <HAL_ADC_Init+0x15e>
 8102dd2:	4a66      	ldr	r2, [pc, #408]	; (8102f6c <HAL_ADC_Init+0x2f4>)
 8102dd4:	e000      	b.n	8102dd8 <HAL_ADC_Init+0x160>
 8102dd6:	4a66      	ldr	r2, [pc, #408]	; (8102f70 <HAL_ADC_Init+0x2f8>)
 8102dd8:	687b      	ldr	r3, [r7, #4]
 8102dda:	685b      	ldr	r3, [r3, #4]
 8102ddc:	4619      	mov	r1, r3
 8102dde:	4610      	mov	r0, r2
 8102de0:	f7ff fdbe 	bl	8102960 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8102de4:	f7ff fd86 	bl	81028f4 <HAL_GetREVID>
 8102de8:	4603      	mov	r3, r0
 8102dea:	f241 0203 	movw	r2, #4099	; 0x1003
 8102dee:	4293      	cmp	r3, r2
 8102df0:	d914      	bls.n	8102e1c <HAL_ADC_Init+0x1a4>
 8102df2:	687b      	ldr	r3, [r7, #4]
 8102df4:	689b      	ldr	r3, [r3, #8]
 8102df6:	2b10      	cmp	r3, #16
 8102df8:	d110      	bne.n	8102e1c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102dfa:	687b      	ldr	r3, [r7, #4]
 8102dfc:	7d5b      	ldrb	r3, [r3, #21]
 8102dfe:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8102e00:	687b      	ldr	r3, [r7, #4]
 8102e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102e04:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8102e06:	687b      	ldr	r3, [r7, #4]
 8102e08:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102e0a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102e0c:	687b      	ldr	r3, [r7, #4]
 8102e0e:	7f1b      	ldrb	r3, [r3, #28]
 8102e10:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8102e12:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102e14:	f043 030c 	orr.w	r3, r3, #12
 8102e18:	61bb      	str	r3, [r7, #24]
 8102e1a:	e00d      	b.n	8102e38 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102e1c:	687b      	ldr	r3, [r7, #4]
 8102e1e:	7d5b      	ldrb	r3, [r3, #21]
 8102e20:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8102e22:	687b      	ldr	r3, [r7, #4]
 8102e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102e26:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8102e28:	687b      	ldr	r3, [r7, #4]
 8102e2a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102e2c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102e2e:	687b      	ldr	r3, [r7, #4]
 8102e30:	7f1b      	ldrb	r3, [r3, #28]
 8102e32:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102e34:	4313      	orrs	r3, r2
 8102e36:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8102e38:	687b      	ldr	r3, [r7, #4]
 8102e3a:	7f1b      	ldrb	r3, [r3, #28]
 8102e3c:	2b01      	cmp	r3, #1
 8102e3e:	d106      	bne.n	8102e4e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8102e40:	687b      	ldr	r3, [r7, #4]
 8102e42:	6a1b      	ldr	r3, [r3, #32]
 8102e44:	3b01      	subs	r3, #1
 8102e46:	045b      	lsls	r3, r3, #17
 8102e48:	69ba      	ldr	r2, [r7, #24]
 8102e4a:	4313      	orrs	r3, r2
 8102e4c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8102e4e:	687b      	ldr	r3, [r7, #4]
 8102e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102e52:	2b00      	cmp	r3, #0
 8102e54:	d009      	beq.n	8102e6a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102e56:	687b      	ldr	r3, [r7, #4]
 8102e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102e5a:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8102e5e:	687b      	ldr	r3, [r7, #4]
 8102e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102e62:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102e64:	69ba      	ldr	r2, [r7, #24]
 8102e66:	4313      	orrs	r3, r2
 8102e68:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8102e6a:	687b      	ldr	r3, [r7, #4]
 8102e6c:	681b      	ldr	r3, [r3, #0]
 8102e6e:	68da      	ldr	r2, [r3, #12]
 8102e70:	4b40      	ldr	r3, [pc, #256]	; (8102f74 <HAL_ADC_Init+0x2fc>)
 8102e72:	4013      	ands	r3, r2
 8102e74:	687a      	ldr	r2, [r7, #4]
 8102e76:	6812      	ldr	r2, [r2, #0]
 8102e78:	69b9      	ldr	r1, [r7, #24]
 8102e7a:	430b      	orrs	r3, r1
 8102e7c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102e7e:	687b      	ldr	r3, [r7, #4]
 8102e80:	681b      	ldr	r3, [r3, #0]
 8102e82:	4618      	mov	r0, r3
 8102e84:	f7ff fed1 	bl	8102c2a <LL_ADC_REG_IsConversionOngoing>
 8102e88:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8102e8a:	687b      	ldr	r3, [r7, #4]
 8102e8c:	681b      	ldr	r3, [r3, #0]
 8102e8e:	4618      	mov	r0, r3
 8102e90:	f7ff fede 	bl	8102c50 <LL_ADC_INJ_IsConversionOngoing>
 8102e94:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8102e96:	693b      	ldr	r3, [r7, #16]
 8102e98:	2b00      	cmp	r3, #0
 8102e9a:	d14c      	bne.n	8102f36 <HAL_ADC_Init+0x2be>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102e9c:	68fb      	ldr	r3, [r7, #12]
 8102e9e:	2b00      	cmp	r3, #0
 8102ea0:	d149      	bne.n	8102f36 <HAL_ADC_Init+0x2be>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8102ea2:	687b      	ldr	r3, [r7, #4]
 8102ea4:	7d1b      	ldrb	r3, [r3, #20]
 8102ea6:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8102ea8:	687b      	ldr	r3, [r7, #4]
 8102eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8102eac:	4313      	orrs	r3, r2
 8102eae:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8102eb0:	687b      	ldr	r3, [r7, #4]
 8102eb2:	681b      	ldr	r3, [r3, #0]
 8102eb4:	68db      	ldr	r3, [r3, #12]
 8102eb6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8102eba:	f023 0303 	bic.w	r3, r3, #3
 8102ebe:	687a      	ldr	r2, [r7, #4]
 8102ec0:	6812      	ldr	r2, [r2, #0]
 8102ec2:	69b9      	ldr	r1, [r7, #24]
 8102ec4:	430b      	orrs	r3, r1
 8102ec6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8102ec8:	687b      	ldr	r3, [r7, #4]
 8102eca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8102ece:	2b01      	cmp	r3, #1
 8102ed0:	d11b      	bne.n	8102f0a <HAL_ADC_Init+0x292>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8102ed2:	687b      	ldr	r3, [r7, #4]
 8102ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102ed6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8102ed8:	687b      	ldr	r3, [r7, #4]
 8102eda:	681b      	ldr	r3, [r3, #0]
 8102edc:	691a      	ldr	r2, [r3, #16]
 8102ede:	4b26      	ldr	r3, [pc, #152]	; (8102f78 <HAL_ADC_Init+0x300>)
 8102ee0:	4013      	ands	r3, r2
 8102ee2:	687a      	ldr	r2, [r7, #4]
 8102ee4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8102ee6:	3a01      	subs	r2, #1
 8102ee8:	0411      	lsls	r1, r2, #16
 8102eea:	687a      	ldr	r2, [r7, #4]
 8102eec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8102eee:	4311      	orrs	r1, r2
 8102ef0:	687a      	ldr	r2, [r7, #4]
 8102ef2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8102ef4:	4311      	orrs	r1, r2
 8102ef6:	687a      	ldr	r2, [r7, #4]
 8102ef8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8102efa:	430a      	orrs	r2, r1
 8102efc:	431a      	orrs	r2, r3
 8102efe:	687b      	ldr	r3, [r7, #4]
 8102f00:	681b      	ldr	r3, [r3, #0]
 8102f02:	f042 0201 	orr.w	r2, r2, #1
 8102f06:	611a      	str	r2, [r3, #16]
 8102f08:	e007      	b.n	8102f1a <HAL_ADC_Init+0x2a2>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8102f0a:	687b      	ldr	r3, [r7, #4]
 8102f0c:	681b      	ldr	r3, [r3, #0]
 8102f0e:	691a      	ldr	r2, [r3, #16]
 8102f10:	687b      	ldr	r3, [r7, #4]
 8102f12:	681b      	ldr	r3, [r3, #0]
 8102f14:	f022 0201 	bic.w	r2, r2, #1
 8102f18:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8102f1a:	687b      	ldr	r3, [r7, #4]
 8102f1c:	681b      	ldr	r3, [r3, #0]
 8102f1e:	691b      	ldr	r3, [r3, #16]
 8102f20:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8102f24:	687b      	ldr	r3, [r7, #4]
 8102f26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8102f28:	687b      	ldr	r3, [r7, #4]
 8102f2a:	681b      	ldr	r3, [r3, #0]
 8102f2c:	430a      	orrs	r2, r1
 8102f2e:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8102f30:	6878      	ldr	r0, [r7, #4]
 8102f32:	f000 fb91 	bl	8103658 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8102f36:	687b      	ldr	r3, [r7, #4]
 8102f38:	68db      	ldr	r3, [r3, #12]
 8102f3a:	2b01      	cmp	r3, #1
 8102f3c:	d11e      	bne.n	8102f7c <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8102f3e:	687b      	ldr	r3, [r7, #4]
 8102f40:	681b      	ldr	r3, [r3, #0]
 8102f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102f44:	f023 010f 	bic.w	r1, r3, #15
 8102f48:	687b      	ldr	r3, [r7, #4]
 8102f4a:	699b      	ldr	r3, [r3, #24]
 8102f4c:	1e5a      	subs	r2, r3, #1
 8102f4e:	687b      	ldr	r3, [r7, #4]
 8102f50:	681b      	ldr	r3, [r3, #0]
 8102f52:	430a      	orrs	r2, r1
 8102f54:	631a      	str	r2, [r3, #48]	; 0x30
 8102f56:	e019      	b.n	8102f8c <HAL_ADC_Init+0x314>
 8102f58:	10000000 	.word	0x10000000
 8102f5c:	053e2d63 	.word	0x053e2d63
 8102f60:	40022000 	.word	0x40022000
 8102f64:	40022100 	.word	0x40022100
 8102f68:	58026000 	.word	0x58026000
 8102f6c:	40022300 	.word	0x40022300
 8102f70:	58026300 	.word	0x58026300
 8102f74:	fff0c003 	.word	0xfff0c003
 8102f78:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8102f7c:	687b      	ldr	r3, [r7, #4]
 8102f7e:	681b      	ldr	r3, [r3, #0]
 8102f80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8102f82:	687b      	ldr	r3, [r7, #4]
 8102f84:	681b      	ldr	r3, [r3, #0]
 8102f86:	f022 020f 	bic.w	r2, r2, #15
 8102f8a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8102f8c:	687b      	ldr	r3, [r7, #4]
 8102f8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102f90:	f023 0303 	bic.w	r3, r3, #3
 8102f94:	f043 0201 	orr.w	r2, r3, #1
 8102f98:	687b      	ldr	r3, [r7, #4]
 8102f9a:	655a      	str	r2, [r3, #84]	; 0x54
 8102f9c:	e007      	b.n	8102fae <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102f9e:	687b      	ldr	r3, [r7, #4]
 8102fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102fa2:	f043 0210 	orr.w	r2, r3, #16
 8102fa6:	687b      	ldr	r3, [r7, #4]
 8102fa8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8102faa:	2301      	movs	r3, #1
 8102fac:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8102fae:	7ffb      	ldrb	r3, [r7, #31]
}
 8102fb0:	4618      	mov	r0, r3
 8102fb2:	3724      	adds	r7, #36	; 0x24
 8102fb4:	46bd      	mov	sp, r7
 8102fb6:	bd90      	pop	{r4, r7, pc}

08102fb8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8102fb8:	b590      	push	{r4, r7, lr}
 8102fba:	b0a1      	sub	sp, #132	; 0x84
 8102fbc:	af00      	add	r7, sp, #0
 8102fbe:	6078      	str	r0, [r7, #4]
 8102fc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102fc2:	2300      	movs	r3, #0
 8102fc4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8102fc8:	2300      	movs	r3, #0
 8102fca:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8102fcc:	683b      	ldr	r3, [r7, #0]
 8102fce:	68db      	ldr	r3, [r3, #12]
 8102fd0:	4a9d      	ldr	r2, [pc, #628]	; (8103248 <HAL_ADC_ConfigChannel+0x290>)
 8102fd2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8102fd4:	687b      	ldr	r3, [r7, #4]
 8102fd6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8102fda:	2b01      	cmp	r3, #1
 8102fdc:	d101      	bne.n	8102fe2 <HAL_ADC_ConfigChannel+0x2a>
 8102fde:	2302      	movs	r3, #2
 8102fe0:	e321      	b.n	8103626 <HAL_ADC_ConfigChannel+0x66e>
 8102fe2:	687b      	ldr	r3, [r7, #4]
 8102fe4:	2201      	movs	r2, #1
 8102fe6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8102fea:	687b      	ldr	r3, [r7, #4]
 8102fec:	681b      	ldr	r3, [r3, #0]
 8102fee:	4618      	mov	r0, r3
 8102ff0:	f7ff fe1b 	bl	8102c2a <LL_ADC_REG_IsConversionOngoing>
 8102ff4:	4603      	mov	r3, r0
 8102ff6:	2b00      	cmp	r3, #0
 8102ff8:	f040 8306 	bne.w	8103608 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8102ffc:	683b      	ldr	r3, [r7, #0]
 8102ffe:	681b      	ldr	r3, [r3, #0]
 8103000:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8103004:	2b00      	cmp	r3, #0
 8103006:	d108      	bne.n	810301a <HAL_ADC_ConfigChannel+0x62>
 8103008:	683b      	ldr	r3, [r7, #0]
 810300a:	681b      	ldr	r3, [r3, #0]
 810300c:	0e9b      	lsrs	r3, r3, #26
 810300e:	f003 031f 	and.w	r3, r3, #31
 8103012:	2201      	movs	r2, #1
 8103014:	fa02 f303 	lsl.w	r3, r2, r3
 8103018:	e016      	b.n	8103048 <HAL_ADC_ConfigChannel+0x90>
 810301a:	683b      	ldr	r3, [r7, #0]
 810301c:	681b      	ldr	r3, [r3, #0]
 810301e:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8103020:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8103022:	fa93 f3a3 	rbit	r3, r3
 8103026:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8103028:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 810302a:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 810302c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 810302e:	2b00      	cmp	r3, #0
 8103030:	d101      	bne.n	8103036 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8103032:	2320      	movs	r3, #32
 8103034:	e003      	b.n	810303e <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8103036:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8103038:	fab3 f383 	clz	r3, r3
 810303c:	b2db      	uxtb	r3, r3
 810303e:	f003 031f 	and.w	r3, r3, #31
 8103042:	2201      	movs	r2, #1
 8103044:	fa02 f303 	lsl.w	r3, r2, r3
 8103048:	687a      	ldr	r2, [r7, #4]
 810304a:	6812      	ldr	r2, [r2, #0]
 810304c:	69d1      	ldr	r1, [r2, #28]
 810304e:	687a      	ldr	r2, [r7, #4]
 8103050:	6812      	ldr	r2, [r2, #0]
 8103052:	430b      	orrs	r3, r1
 8103054:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8103056:	687b      	ldr	r3, [r7, #4]
 8103058:	6818      	ldr	r0, [r3, #0]
 810305a:	683b      	ldr	r3, [r7, #0]
 810305c:	6859      	ldr	r1, [r3, #4]
 810305e:	683b      	ldr	r3, [r7, #0]
 8103060:	681b      	ldr	r3, [r3, #0]
 8103062:	461a      	mov	r2, r3
 8103064:	f7ff fd04 	bl	8102a70 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8103068:	687b      	ldr	r3, [r7, #4]
 810306a:	681b      	ldr	r3, [r3, #0]
 810306c:	4618      	mov	r0, r3
 810306e:	f7ff fddc 	bl	8102c2a <LL_ADC_REG_IsConversionOngoing>
 8103072:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8103074:	687b      	ldr	r3, [r7, #4]
 8103076:	681b      	ldr	r3, [r3, #0]
 8103078:	4618      	mov	r0, r3
 810307a:	f7ff fde9 	bl	8102c50 <LL_ADC_INJ_IsConversionOngoing>
 810307e:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8103080:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8103082:	2b00      	cmp	r3, #0
 8103084:	f040 80b3 	bne.w	81031ee <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8103088:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 810308a:	2b00      	cmp	r3, #0
 810308c:	f040 80af 	bne.w	81031ee <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8103090:	687b      	ldr	r3, [r7, #4]
 8103092:	6818      	ldr	r0, [r3, #0]
 8103094:	683b      	ldr	r3, [r7, #0]
 8103096:	6819      	ldr	r1, [r3, #0]
 8103098:	683b      	ldr	r3, [r7, #0]
 810309a:	689b      	ldr	r3, [r3, #8]
 810309c:	461a      	mov	r2, r3
 810309e:	f7ff fd13 	bl	8102ac8 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 81030a2:	4b6a      	ldr	r3, [pc, #424]	; (810324c <HAL_ADC_ConfigChannel+0x294>)
 81030a4:	681b      	ldr	r3, [r3, #0]
 81030a6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 81030aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81030ae:	d10b      	bne.n	81030c8 <HAL_ADC_ConfigChannel+0x110>
 81030b0:	683b      	ldr	r3, [r7, #0]
 81030b2:	695a      	ldr	r2, [r3, #20]
 81030b4:	687b      	ldr	r3, [r7, #4]
 81030b6:	681b      	ldr	r3, [r3, #0]
 81030b8:	68db      	ldr	r3, [r3, #12]
 81030ba:	089b      	lsrs	r3, r3, #2
 81030bc:	f003 0307 	and.w	r3, r3, #7
 81030c0:	005b      	lsls	r3, r3, #1
 81030c2:	fa02 f303 	lsl.w	r3, r2, r3
 81030c6:	e01d      	b.n	8103104 <HAL_ADC_ConfigChannel+0x14c>
 81030c8:	687b      	ldr	r3, [r7, #4]
 81030ca:	681b      	ldr	r3, [r3, #0]
 81030cc:	68db      	ldr	r3, [r3, #12]
 81030ce:	f003 0310 	and.w	r3, r3, #16
 81030d2:	2b00      	cmp	r3, #0
 81030d4:	d10b      	bne.n	81030ee <HAL_ADC_ConfigChannel+0x136>
 81030d6:	683b      	ldr	r3, [r7, #0]
 81030d8:	695a      	ldr	r2, [r3, #20]
 81030da:	687b      	ldr	r3, [r7, #4]
 81030dc:	681b      	ldr	r3, [r3, #0]
 81030de:	68db      	ldr	r3, [r3, #12]
 81030e0:	089b      	lsrs	r3, r3, #2
 81030e2:	f003 0307 	and.w	r3, r3, #7
 81030e6:	005b      	lsls	r3, r3, #1
 81030e8:	fa02 f303 	lsl.w	r3, r2, r3
 81030ec:	e00a      	b.n	8103104 <HAL_ADC_ConfigChannel+0x14c>
 81030ee:	683b      	ldr	r3, [r7, #0]
 81030f0:	695a      	ldr	r2, [r3, #20]
 81030f2:	687b      	ldr	r3, [r7, #4]
 81030f4:	681b      	ldr	r3, [r3, #0]
 81030f6:	68db      	ldr	r3, [r3, #12]
 81030f8:	089b      	lsrs	r3, r3, #2
 81030fa:	f003 0304 	and.w	r3, r3, #4
 81030fe:	005b      	lsls	r3, r3, #1
 8103100:	fa02 f303 	lsl.w	r3, r2, r3
 8103104:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8103106:	683b      	ldr	r3, [r7, #0]
 8103108:	691b      	ldr	r3, [r3, #16]
 810310a:	2b04      	cmp	r3, #4
 810310c:	d027      	beq.n	810315e <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 810310e:	687b      	ldr	r3, [r7, #4]
 8103110:	6818      	ldr	r0, [r3, #0]
 8103112:	683b      	ldr	r3, [r7, #0]
 8103114:	6919      	ldr	r1, [r3, #16]
 8103116:	683b      	ldr	r3, [r7, #0]
 8103118:	681a      	ldr	r2, [r3, #0]
 810311a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 810311c:	f7ff fc54 	bl	81029c8 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8103120:	687b      	ldr	r3, [r7, #4]
 8103122:	6818      	ldr	r0, [r3, #0]
 8103124:	683b      	ldr	r3, [r7, #0]
 8103126:	6919      	ldr	r1, [r3, #16]
 8103128:	683b      	ldr	r3, [r7, #0]
 810312a:	7e5b      	ldrb	r3, [r3, #25]
 810312c:	2b01      	cmp	r3, #1
 810312e:	d102      	bne.n	8103136 <HAL_ADC_ConfigChannel+0x17e>
 8103130:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8103134:	e000      	b.n	8103138 <HAL_ADC_ConfigChannel+0x180>
 8103136:	2300      	movs	r3, #0
 8103138:	461a      	mov	r2, r3
 810313a:	f7ff fc7e 	bl	8102a3a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 810313e:	687b      	ldr	r3, [r7, #4]
 8103140:	6818      	ldr	r0, [r3, #0]
 8103142:	683b      	ldr	r3, [r7, #0]
 8103144:	6919      	ldr	r1, [r3, #16]
 8103146:	683b      	ldr	r3, [r7, #0]
 8103148:	7e1b      	ldrb	r3, [r3, #24]
 810314a:	2b01      	cmp	r3, #1
 810314c:	d102      	bne.n	8103154 <HAL_ADC_ConfigChannel+0x19c>
 810314e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8103152:	e000      	b.n	8103156 <HAL_ADC_ConfigChannel+0x19e>
 8103154:	2300      	movs	r3, #0
 8103156:	461a      	mov	r2, r3
 8103158:	f7ff fc56 	bl	8102a08 <LL_ADC_SetDataRightShift>
 810315c:	e047      	b.n	81031ee <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 810315e:	687b      	ldr	r3, [r7, #4]
 8103160:	681b      	ldr	r3, [r3, #0]
 8103162:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103164:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8103168:	683b      	ldr	r3, [r7, #0]
 810316a:	681b      	ldr	r3, [r3, #0]
 810316c:	069b      	lsls	r3, r3, #26
 810316e:	429a      	cmp	r2, r3
 8103170:	d107      	bne.n	8103182 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8103172:	687b      	ldr	r3, [r7, #4]
 8103174:	681b      	ldr	r3, [r3, #0]
 8103176:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8103178:	687b      	ldr	r3, [r7, #4]
 810317a:	681b      	ldr	r3, [r3, #0]
 810317c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8103180:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8103182:	687b      	ldr	r3, [r7, #4]
 8103184:	681b      	ldr	r3, [r3, #0]
 8103186:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103188:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 810318c:	683b      	ldr	r3, [r7, #0]
 810318e:	681b      	ldr	r3, [r3, #0]
 8103190:	069b      	lsls	r3, r3, #26
 8103192:	429a      	cmp	r2, r3
 8103194:	d107      	bne.n	81031a6 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8103196:	687b      	ldr	r3, [r7, #4]
 8103198:	681b      	ldr	r3, [r3, #0]
 810319a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 810319c:	687b      	ldr	r3, [r7, #4]
 810319e:	681b      	ldr	r3, [r3, #0]
 81031a0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 81031a4:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 81031a6:	687b      	ldr	r3, [r7, #4]
 81031a8:	681b      	ldr	r3, [r3, #0]
 81031aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81031ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81031b0:	683b      	ldr	r3, [r7, #0]
 81031b2:	681b      	ldr	r3, [r3, #0]
 81031b4:	069b      	lsls	r3, r3, #26
 81031b6:	429a      	cmp	r2, r3
 81031b8:	d107      	bne.n	81031ca <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 81031ba:	687b      	ldr	r3, [r7, #4]
 81031bc:	681b      	ldr	r3, [r3, #0]
 81031be:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 81031c0:	687b      	ldr	r3, [r7, #4]
 81031c2:	681b      	ldr	r3, [r3, #0]
 81031c4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 81031c8:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 81031ca:	687b      	ldr	r3, [r7, #4]
 81031cc:	681b      	ldr	r3, [r3, #0]
 81031ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81031d0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81031d4:	683b      	ldr	r3, [r7, #0]
 81031d6:	681b      	ldr	r3, [r3, #0]
 81031d8:	069b      	lsls	r3, r3, #26
 81031da:	429a      	cmp	r2, r3
 81031dc:	d107      	bne.n	81031ee <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 81031de:	687b      	ldr	r3, [r7, #4]
 81031e0:	681b      	ldr	r3, [r3, #0]
 81031e2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 81031e4:	687b      	ldr	r3, [r7, #4]
 81031e6:	681b      	ldr	r3, [r3, #0]
 81031e8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 81031ec:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81031ee:	687b      	ldr	r3, [r7, #4]
 81031f0:	681b      	ldr	r3, [r3, #0]
 81031f2:	4618      	mov	r0, r3
 81031f4:	f7ff fd06 	bl	8102c04 <LL_ADC_IsEnabled>
 81031f8:	4603      	mov	r3, r0
 81031fa:	2b00      	cmp	r3, #0
 81031fc:	f040 820d 	bne.w	810361a <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8103200:	687b      	ldr	r3, [r7, #4]
 8103202:	6818      	ldr	r0, [r3, #0]
 8103204:	683b      	ldr	r3, [r7, #0]
 8103206:	6819      	ldr	r1, [r3, #0]
 8103208:	683b      	ldr	r3, [r7, #0]
 810320a:	68db      	ldr	r3, [r3, #12]
 810320c:	461a      	mov	r2, r3
 810320e:	f7ff fc87 	bl	8102b20 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8103212:	683b      	ldr	r3, [r7, #0]
 8103214:	68db      	ldr	r3, [r3, #12]
 8103216:	4a0c      	ldr	r2, [pc, #48]	; (8103248 <HAL_ADC_ConfigChannel+0x290>)
 8103218:	4293      	cmp	r3, r2
 810321a:	f040 8133 	bne.w	8103484 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 810321e:	687b      	ldr	r3, [r7, #4]
 8103220:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8103222:	683b      	ldr	r3, [r7, #0]
 8103224:	681b      	ldr	r3, [r3, #0]
 8103226:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810322a:	2b00      	cmp	r3, #0
 810322c:	d110      	bne.n	8103250 <HAL_ADC_ConfigChannel+0x298>
 810322e:	683b      	ldr	r3, [r7, #0]
 8103230:	681b      	ldr	r3, [r3, #0]
 8103232:	0e9b      	lsrs	r3, r3, #26
 8103234:	3301      	adds	r3, #1
 8103236:	f003 031f 	and.w	r3, r3, #31
 810323a:	2b09      	cmp	r3, #9
 810323c:	bf94      	ite	ls
 810323e:	2301      	movls	r3, #1
 8103240:	2300      	movhi	r3, #0
 8103242:	b2db      	uxtb	r3, r3
 8103244:	e01e      	b.n	8103284 <HAL_ADC_ConfigChannel+0x2cc>
 8103246:	bf00      	nop
 8103248:	47ff0000 	.word	0x47ff0000
 810324c:	5c001000 	.word	0x5c001000
 8103250:	683b      	ldr	r3, [r7, #0]
 8103252:	681b      	ldr	r3, [r3, #0]
 8103254:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8103256:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8103258:	fa93 f3a3 	rbit	r3, r3
 810325c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 810325e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8103260:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8103262:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8103264:	2b00      	cmp	r3, #0
 8103266:	d101      	bne.n	810326c <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8103268:	2320      	movs	r3, #32
 810326a:	e003      	b.n	8103274 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 810326c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 810326e:	fab3 f383 	clz	r3, r3
 8103272:	b2db      	uxtb	r3, r3
 8103274:	3301      	adds	r3, #1
 8103276:	f003 031f 	and.w	r3, r3, #31
 810327a:	2b09      	cmp	r3, #9
 810327c:	bf94      	ite	ls
 810327e:	2301      	movls	r3, #1
 8103280:	2300      	movhi	r3, #0
 8103282:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8103284:	2b00      	cmp	r3, #0
 8103286:	d079      	beq.n	810337c <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8103288:	683b      	ldr	r3, [r7, #0]
 810328a:	681b      	ldr	r3, [r3, #0]
 810328c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8103290:	2b00      	cmp	r3, #0
 8103292:	d107      	bne.n	81032a4 <HAL_ADC_ConfigChannel+0x2ec>
 8103294:	683b      	ldr	r3, [r7, #0]
 8103296:	681b      	ldr	r3, [r3, #0]
 8103298:	0e9b      	lsrs	r3, r3, #26
 810329a:	3301      	adds	r3, #1
 810329c:	069b      	lsls	r3, r3, #26
 810329e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81032a2:	e015      	b.n	81032d0 <HAL_ADC_ConfigChannel+0x318>
 81032a4:	683b      	ldr	r3, [r7, #0]
 81032a6:	681b      	ldr	r3, [r3, #0]
 81032a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81032aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81032ac:	fa93 f3a3 	rbit	r3, r3
 81032b0:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 81032b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 81032b4:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 81032b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 81032b8:	2b00      	cmp	r3, #0
 81032ba:	d101      	bne.n	81032c0 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 81032bc:	2320      	movs	r3, #32
 81032be:	e003      	b.n	81032c8 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 81032c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 81032c2:	fab3 f383 	clz	r3, r3
 81032c6:	b2db      	uxtb	r3, r3
 81032c8:	3301      	adds	r3, #1
 81032ca:	069b      	lsls	r3, r3, #26
 81032cc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81032d0:	683b      	ldr	r3, [r7, #0]
 81032d2:	681b      	ldr	r3, [r3, #0]
 81032d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81032d8:	2b00      	cmp	r3, #0
 81032da:	d109      	bne.n	81032f0 <HAL_ADC_ConfigChannel+0x338>
 81032dc:	683b      	ldr	r3, [r7, #0]
 81032de:	681b      	ldr	r3, [r3, #0]
 81032e0:	0e9b      	lsrs	r3, r3, #26
 81032e2:	3301      	adds	r3, #1
 81032e4:	f003 031f 	and.w	r3, r3, #31
 81032e8:	2101      	movs	r1, #1
 81032ea:	fa01 f303 	lsl.w	r3, r1, r3
 81032ee:	e017      	b.n	8103320 <HAL_ADC_ConfigChannel+0x368>
 81032f0:	683b      	ldr	r3, [r7, #0]
 81032f2:	681b      	ldr	r3, [r3, #0]
 81032f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81032f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81032f8:	fa93 f3a3 	rbit	r3, r3
 81032fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 81032fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8103300:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8103302:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8103304:	2b00      	cmp	r3, #0
 8103306:	d101      	bne.n	810330c <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8103308:	2320      	movs	r3, #32
 810330a:	e003      	b.n	8103314 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 810330c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 810330e:	fab3 f383 	clz	r3, r3
 8103312:	b2db      	uxtb	r3, r3
 8103314:	3301      	adds	r3, #1
 8103316:	f003 031f 	and.w	r3, r3, #31
 810331a:	2101      	movs	r1, #1
 810331c:	fa01 f303 	lsl.w	r3, r1, r3
 8103320:	ea42 0103 	orr.w	r1, r2, r3
 8103324:	683b      	ldr	r3, [r7, #0]
 8103326:	681b      	ldr	r3, [r3, #0]
 8103328:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810332c:	2b00      	cmp	r3, #0
 810332e:	d10a      	bne.n	8103346 <HAL_ADC_ConfigChannel+0x38e>
 8103330:	683b      	ldr	r3, [r7, #0]
 8103332:	681b      	ldr	r3, [r3, #0]
 8103334:	0e9b      	lsrs	r3, r3, #26
 8103336:	3301      	adds	r3, #1
 8103338:	f003 021f 	and.w	r2, r3, #31
 810333c:	4613      	mov	r3, r2
 810333e:	005b      	lsls	r3, r3, #1
 8103340:	4413      	add	r3, r2
 8103342:	051b      	lsls	r3, r3, #20
 8103344:	e018      	b.n	8103378 <HAL_ADC_ConfigChannel+0x3c0>
 8103346:	683b      	ldr	r3, [r7, #0]
 8103348:	681b      	ldr	r3, [r3, #0]
 810334a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 810334c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810334e:	fa93 f3a3 	rbit	r3, r3
 8103352:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8103354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103356:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8103358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810335a:	2b00      	cmp	r3, #0
 810335c:	d101      	bne.n	8103362 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 810335e:	2320      	movs	r3, #32
 8103360:	e003      	b.n	810336a <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8103362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8103364:	fab3 f383 	clz	r3, r3
 8103368:	b2db      	uxtb	r3, r3
 810336a:	3301      	adds	r3, #1
 810336c:	f003 021f 	and.w	r2, r3, #31
 8103370:	4613      	mov	r3, r2
 8103372:	005b      	lsls	r3, r3, #1
 8103374:	4413      	add	r3, r2
 8103376:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8103378:	430b      	orrs	r3, r1
 810337a:	e07e      	b.n	810347a <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 810337c:	683b      	ldr	r3, [r7, #0]
 810337e:	681b      	ldr	r3, [r3, #0]
 8103380:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8103384:	2b00      	cmp	r3, #0
 8103386:	d107      	bne.n	8103398 <HAL_ADC_ConfigChannel+0x3e0>
 8103388:	683b      	ldr	r3, [r7, #0]
 810338a:	681b      	ldr	r3, [r3, #0]
 810338c:	0e9b      	lsrs	r3, r3, #26
 810338e:	3301      	adds	r3, #1
 8103390:	069b      	lsls	r3, r3, #26
 8103392:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8103396:	e015      	b.n	81033c4 <HAL_ADC_ConfigChannel+0x40c>
 8103398:	683b      	ldr	r3, [r7, #0]
 810339a:	681b      	ldr	r3, [r3, #0]
 810339c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 810339e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81033a0:	fa93 f3a3 	rbit	r3, r3
 81033a4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 81033a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81033a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 81033aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81033ac:	2b00      	cmp	r3, #0
 81033ae:	d101      	bne.n	81033b4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 81033b0:	2320      	movs	r3, #32
 81033b2:	e003      	b.n	81033bc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 81033b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81033b6:	fab3 f383 	clz	r3, r3
 81033ba:	b2db      	uxtb	r3, r3
 81033bc:	3301      	adds	r3, #1
 81033be:	069b      	lsls	r3, r3, #26
 81033c0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81033c4:	683b      	ldr	r3, [r7, #0]
 81033c6:	681b      	ldr	r3, [r3, #0]
 81033c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81033cc:	2b00      	cmp	r3, #0
 81033ce:	d109      	bne.n	81033e4 <HAL_ADC_ConfigChannel+0x42c>
 81033d0:	683b      	ldr	r3, [r7, #0]
 81033d2:	681b      	ldr	r3, [r3, #0]
 81033d4:	0e9b      	lsrs	r3, r3, #26
 81033d6:	3301      	adds	r3, #1
 81033d8:	f003 031f 	and.w	r3, r3, #31
 81033dc:	2101      	movs	r1, #1
 81033de:	fa01 f303 	lsl.w	r3, r1, r3
 81033e2:	e017      	b.n	8103414 <HAL_ADC_ConfigChannel+0x45c>
 81033e4:	683b      	ldr	r3, [r7, #0]
 81033e6:	681b      	ldr	r3, [r3, #0]
 81033e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81033ea:	69fb      	ldr	r3, [r7, #28]
 81033ec:	fa93 f3a3 	rbit	r3, r3
 81033f0:	61bb      	str	r3, [r7, #24]
  return result;
 81033f2:	69bb      	ldr	r3, [r7, #24]
 81033f4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 81033f6:	6a3b      	ldr	r3, [r7, #32]
 81033f8:	2b00      	cmp	r3, #0
 81033fa:	d101      	bne.n	8103400 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 81033fc:	2320      	movs	r3, #32
 81033fe:	e003      	b.n	8103408 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8103400:	6a3b      	ldr	r3, [r7, #32]
 8103402:	fab3 f383 	clz	r3, r3
 8103406:	b2db      	uxtb	r3, r3
 8103408:	3301      	adds	r3, #1
 810340a:	f003 031f 	and.w	r3, r3, #31
 810340e:	2101      	movs	r1, #1
 8103410:	fa01 f303 	lsl.w	r3, r1, r3
 8103414:	ea42 0103 	orr.w	r1, r2, r3
 8103418:	683b      	ldr	r3, [r7, #0]
 810341a:	681b      	ldr	r3, [r3, #0]
 810341c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8103420:	2b00      	cmp	r3, #0
 8103422:	d10d      	bne.n	8103440 <HAL_ADC_ConfigChannel+0x488>
 8103424:	683b      	ldr	r3, [r7, #0]
 8103426:	681b      	ldr	r3, [r3, #0]
 8103428:	0e9b      	lsrs	r3, r3, #26
 810342a:	3301      	adds	r3, #1
 810342c:	f003 021f 	and.w	r2, r3, #31
 8103430:	4613      	mov	r3, r2
 8103432:	005b      	lsls	r3, r3, #1
 8103434:	4413      	add	r3, r2
 8103436:	3b1e      	subs	r3, #30
 8103438:	051b      	lsls	r3, r3, #20
 810343a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810343e:	e01b      	b.n	8103478 <HAL_ADC_ConfigChannel+0x4c0>
 8103440:	683b      	ldr	r3, [r7, #0]
 8103442:	681b      	ldr	r3, [r3, #0]
 8103444:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8103446:	693b      	ldr	r3, [r7, #16]
 8103448:	fa93 f3a3 	rbit	r3, r3
 810344c:	60fb      	str	r3, [r7, #12]
  return result;
 810344e:	68fb      	ldr	r3, [r7, #12]
 8103450:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8103452:	697b      	ldr	r3, [r7, #20]
 8103454:	2b00      	cmp	r3, #0
 8103456:	d101      	bne.n	810345c <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8103458:	2320      	movs	r3, #32
 810345a:	e003      	b.n	8103464 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 810345c:	697b      	ldr	r3, [r7, #20]
 810345e:	fab3 f383 	clz	r3, r3
 8103462:	b2db      	uxtb	r3, r3
 8103464:	3301      	adds	r3, #1
 8103466:	f003 021f 	and.w	r2, r3, #31
 810346a:	4613      	mov	r3, r2
 810346c:	005b      	lsls	r3, r3, #1
 810346e:	4413      	add	r3, r2
 8103470:	3b1e      	subs	r3, #30
 8103472:	051b      	lsls	r3, r3, #20
 8103474:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8103478:	430b      	orrs	r3, r1
 810347a:	683a      	ldr	r2, [r7, #0]
 810347c:	6892      	ldr	r2, [r2, #8]
 810347e:	4619      	mov	r1, r3
 8103480:	f7ff fb22 	bl	8102ac8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8103484:	683b      	ldr	r3, [r7, #0]
 8103486:	681b      	ldr	r3, [r3, #0]
 8103488:	2b00      	cmp	r3, #0
 810348a:	f280 80c6 	bge.w	810361a <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 810348e:	687b      	ldr	r3, [r7, #4]
 8103490:	681b      	ldr	r3, [r3, #0]
 8103492:	4a67      	ldr	r2, [pc, #412]	; (8103630 <HAL_ADC_ConfigChannel+0x678>)
 8103494:	4293      	cmp	r3, r2
 8103496:	d004      	beq.n	81034a2 <HAL_ADC_ConfigChannel+0x4ea>
 8103498:	687b      	ldr	r3, [r7, #4]
 810349a:	681b      	ldr	r3, [r3, #0]
 810349c:	4a65      	ldr	r2, [pc, #404]	; (8103634 <HAL_ADC_ConfigChannel+0x67c>)
 810349e:	4293      	cmp	r3, r2
 81034a0:	d101      	bne.n	81034a6 <HAL_ADC_ConfigChannel+0x4ee>
 81034a2:	4b65      	ldr	r3, [pc, #404]	; (8103638 <HAL_ADC_ConfigChannel+0x680>)
 81034a4:	e000      	b.n	81034a8 <HAL_ADC_ConfigChannel+0x4f0>
 81034a6:	4b65      	ldr	r3, [pc, #404]	; (810363c <HAL_ADC_ConfigChannel+0x684>)
 81034a8:	4618      	mov	r0, r3
 81034aa:	f7ff fa7f 	bl	81029ac <LL_ADC_GetCommonPathInternalCh>
 81034ae:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81034b0:	687b      	ldr	r3, [r7, #4]
 81034b2:	681b      	ldr	r3, [r3, #0]
 81034b4:	4a5e      	ldr	r2, [pc, #376]	; (8103630 <HAL_ADC_ConfigChannel+0x678>)
 81034b6:	4293      	cmp	r3, r2
 81034b8:	d004      	beq.n	81034c4 <HAL_ADC_ConfigChannel+0x50c>
 81034ba:	687b      	ldr	r3, [r7, #4]
 81034bc:	681b      	ldr	r3, [r3, #0]
 81034be:	4a5d      	ldr	r2, [pc, #372]	; (8103634 <HAL_ADC_ConfigChannel+0x67c>)
 81034c0:	4293      	cmp	r3, r2
 81034c2:	d10e      	bne.n	81034e2 <HAL_ADC_ConfigChannel+0x52a>
 81034c4:	485a      	ldr	r0, [pc, #360]	; (8103630 <HAL_ADC_ConfigChannel+0x678>)
 81034c6:	f7ff fb9d 	bl	8102c04 <LL_ADC_IsEnabled>
 81034ca:	4604      	mov	r4, r0
 81034cc:	4859      	ldr	r0, [pc, #356]	; (8103634 <HAL_ADC_ConfigChannel+0x67c>)
 81034ce:	f7ff fb99 	bl	8102c04 <LL_ADC_IsEnabled>
 81034d2:	4603      	mov	r3, r0
 81034d4:	4323      	orrs	r3, r4
 81034d6:	2b00      	cmp	r3, #0
 81034d8:	bf0c      	ite	eq
 81034da:	2301      	moveq	r3, #1
 81034dc:	2300      	movne	r3, #0
 81034de:	b2db      	uxtb	r3, r3
 81034e0:	e008      	b.n	81034f4 <HAL_ADC_ConfigChannel+0x53c>
 81034e2:	4857      	ldr	r0, [pc, #348]	; (8103640 <HAL_ADC_ConfigChannel+0x688>)
 81034e4:	f7ff fb8e 	bl	8102c04 <LL_ADC_IsEnabled>
 81034e8:	4603      	mov	r3, r0
 81034ea:	2b00      	cmp	r3, #0
 81034ec:	bf0c      	ite	eq
 81034ee:	2301      	moveq	r3, #1
 81034f0:	2300      	movne	r3, #0
 81034f2:	b2db      	uxtb	r3, r3
 81034f4:	2b00      	cmp	r3, #0
 81034f6:	d07d      	beq.n	81035f4 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 81034f8:	683b      	ldr	r3, [r7, #0]
 81034fa:	681b      	ldr	r3, [r3, #0]
 81034fc:	4a51      	ldr	r2, [pc, #324]	; (8103644 <HAL_ADC_ConfigChannel+0x68c>)
 81034fe:	4293      	cmp	r3, r2
 8103500:	d130      	bne.n	8103564 <HAL_ADC_ConfigChannel+0x5ac>
 8103502:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103504:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8103508:	2b00      	cmp	r3, #0
 810350a:	d12b      	bne.n	8103564 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 810350c:	687b      	ldr	r3, [r7, #4]
 810350e:	681b      	ldr	r3, [r3, #0]
 8103510:	4a4b      	ldr	r2, [pc, #300]	; (8103640 <HAL_ADC_ConfigChannel+0x688>)
 8103512:	4293      	cmp	r3, r2
 8103514:	f040 8081 	bne.w	810361a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8103518:	687b      	ldr	r3, [r7, #4]
 810351a:	681b      	ldr	r3, [r3, #0]
 810351c:	4a44      	ldr	r2, [pc, #272]	; (8103630 <HAL_ADC_ConfigChannel+0x678>)
 810351e:	4293      	cmp	r3, r2
 8103520:	d004      	beq.n	810352c <HAL_ADC_ConfigChannel+0x574>
 8103522:	687b      	ldr	r3, [r7, #4]
 8103524:	681b      	ldr	r3, [r3, #0]
 8103526:	4a43      	ldr	r2, [pc, #268]	; (8103634 <HAL_ADC_ConfigChannel+0x67c>)
 8103528:	4293      	cmp	r3, r2
 810352a:	d101      	bne.n	8103530 <HAL_ADC_ConfigChannel+0x578>
 810352c:	4a42      	ldr	r2, [pc, #264]	; (8103638 <HAL_ADC_ConfigChannel+0x680>)
 810352e:	e000      	b.n	8103532 <HAL_ADC_ConfigChannel+0x57a>
 8103530:	4a42      	ldr	r2, [pc, #264]	; (810363c <HAL_ADC_ConfigChannel+0x684>)
 8103532:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103534:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8103538:	4619      	mov	r1, r3
 810353a:	4610      	mov	r0, r2
 810353c:	f7ff fa23 	bl	8102986 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8103540:	4b41      	ldr	r3, [pc, #260]	; (8103648 <HAL_ADC_ConfigChannel+0x690>)
 8103542:	681b      	ldr	r3, [r3, #0]
 8103544:	099b      	lsrs	r3, r3, #6
 8103546:	4a41      	ldr	r2, [pc, #260]	; (810364c <HAL_ADC_ConfigChannel+0x694>)
 8103548:	fba2 2303 	umull	r2, r3, r2, r3
 810354c:	099b      	lsrs	r3, r3, #6
 810354e:	3301      	adds	r3, #1
 8103550:	005b      	lsls	r3, r3, #1
 8103552:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8103554:	e002      	b.n	810355c <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8103556:	68bb      	ldr	r3, [r7, #8]
 8103558:	3b01      	subs	r3, #1
 810355a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 810355c:	68bb      	ldr	r3, [r7, #8]
 810355e:	2b00      	cmp	r3, #0
 8103560:	d1f9      	bne.n	8103556 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8103562:	e05a      	b.n	810361a <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8103564:	683b      	ldr	r3, [r7, #0]
 8103566:	681b      	ldr	r3, [r3, #0]
 8103568:	4a39      	ldr	r2, [pc, #228]	; (8103650 <HAL_ADC_ConfigChannel+0x698>)
 810356a:	4293      	cmp	r3, r2
 810356c:	d11e      	bne.n	81035ac <HAL_ADC_ConfigChannel+0x5f4>
 810356e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103570:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8103574:	2b00      	cmp	r3, #0
 8103576:	d119      	bne.n	81035ac <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8103578:	687b      	ldr	r3, [r7, #4]
 810357a:	681b      	ldr	r3, [r3, #0]
 810357c:	4a30      	ldr	r2, [pc, #192]	; (8103640 <HAL_ADC_ConfigChannel+0x688>)
 810357e:	4293      	cmp	r3, r2
 8103580:	d14b      	bne.n	810361a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8103582:	687b      	ldr	r3, [r7, #4]
 8103584:	681b      	ldr	r3, [r3, #0]
 8103586:	4a2a      	ldr	r2, [pc, #168]	; (8103630 <HAL_ADC_ConfigChannel+0x678>)
 8103588:	4293      	cmp	r3, r2
 810358a:	d004      	beq.n	8103596 <HAL_ADC_ConfigChannel+0x5de>
 810358c:	687b      	ldr	r3, [r7, #4]
 810358e:	681b      	ldr	r3, [r3, #0]
 8103590:	4a28      	ldr	r2, [pc, #160]	; (8103634 <HAL_ADC_ConfigChannel+0x67c>)
 8103592:	4293      	cmp	r3, r2
 8103594:	d101      	bne.n	810359a <HAL_ADC_ConfigChannel+0x5e2>
 8103596:	4a28      	ldr	r2, [pc, #160]	; (8103638 <HAL_ADC_ConfigChannel+0x680>)
 8103598:	e000      	b.n	810359c <HAL_ADC_ConfigChannel+0x5e4>
 810359a:	4a28      	ldr	r2, [pc, #160]	; (810363c <HAL_ADC_ConfigChannel+0x684>)
 810359c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810359e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 81035a2:	4619      	mov	r1, r3
 81035a4:	4610      	mov	r0, r2
 81035a6:	f7ff f9ee 	bl	8102986 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 81035aa:	e036      	b.n	810361a <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 81035ac:	683b      	ldr	r3, [r7, #0]
 81035ae:	681b      	ldr	r3, [r3, #0]
 81035b0:	4a28      	ldr	r2, [pc, #160]	; (8103654 <HAL_ADC_ConfigChannel+0x69c>)
 81035b2:	4293      	cmp	r3, r2
 81035b4:	d131      	bne.n	810361a <HAL_ADC_ConfigChannel+0x662>
 81035b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81035b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81035bc:	2b00      	cmp	r3, #0
 81035be:	d12c      	bne.n	810361a <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 81035c0:	687b      	ldr	r3, [r7, #4]
 81035c2:	681b      	ldr	r3, [r3, #0]
 81035c4:	4a1e      	ldr	r2, [pc, #120]	; (8103640 <HAL_ADC_ConfigChannel+0x688>)
 81035c6:	4293      	cmp	r3, r2
 81035c8:	d127      	bne.n	810361a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 81035ca:	687b      	ldr	r3, [r7, #4]
 81035cc:	681b      	ldr	r3, [r3, #0]
 81035ce:	4a18      	ldr	r2, [pc, #96]	; (8103630 <HAL_ADC_ConfigChannel+0x678>)
 81035d0:	4293      	cmp	r3, r2
 81035d2:	d004      	beq.n	81035de <HAL_ADC_ConfigChannel+0x626>
 81035d4:	687b      	ldr	r3, [r7, #4]
 81035d6:	681b      	ldr	r3, [r3, #0]
 81035d8:	4a16      	ldr	r2, [pc, #88]	; (8103634 <HAL_ADC_ConfigChannel+0x67c>)
 81035da:	4293      	cmp	r3, r2
 81035dc:	d101      	bne.n	81035e2 <HAL_ADC_ConfigChannel+0x62a>
 81035de:	4a16      	ldr	r2, [pc, #88]	; (8103638 <HAL_ADC_ConfigChannel+0x680>)
 81035e0:	e000      	b.n	81035e4 <HAL_ADC_ConfigChannel+0x62c>
 81035e2:	4a16      	ldr	r2, [pc, #88]	; (810363c <HAL_ADC_ConfigChannel+0x684>)
 81035e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81035e6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 81035ea:	4619      	mov	r1, r3
 81035ec:	4610      	mov	r0, r2
 81035ee:	f7ff f9ca 	bl	8102986 <LL_ADC_SetCommonPathInternalCh>
 81035f2:	e012      	b.n	810361a <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81035f4:	687b      	ldr	r3, [r7, #4]
 81035f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81035f8:	f043 0220 	orr.w	r2, r3, #32
 81035fc:	687b      	ldr	r3, [r7, #4]
 81035fe:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8103600:	2301      	movs	r3, #1
 8103602:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8103606:	e008      	b.n	810361a <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103608:	687b      	ldr	r3, [r7, #4]
 810360a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810360c:	f043 0220 	orr.w	r2, r3, #32
 8103610:	687b      	ldr	r3, [r7, #4]
 8103612:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8103614:	2301      	movs	r3, #1
 8103616:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 810361a:	687b      	ldr	r3, [r7, #4]
 810361c:	2200      	movs	r2, #0
 810361e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8103622:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8103626:	4618      	mov	r0, r3
 8103628:	3784      	adds	r7, #132	; 0x84
 810362a:	46bd      	mov	sp, r7
 810362c:	bd90      	pop	{r4, r7, pc}
 810362e:	bf00      	nop
 8103630:	40022000 	.word	0x40022000
 8103634:	40022100 	.word	0x40022100
 8103638:	40022300 	.word	0x40022300
 810363c:	58026300 	.word	0x58026300
 8103640:	58026000 	.word	0x58026000
 8103644:	cb840000 	.word	0xcb840000
 8103648:	10000000 	.word	0x10000000
 810364c:	053e2d63 	.word	0x053e2d63
 8103650:	c7520000 	.word	0xc7520000
 8103654:	cfb80000 	.word	0xcfb80000

08103658 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8103658:	b580      	push	{r7, lr}
 810365a:	b084      	sub	sp, #16
 810365c:	af00      	add	r7, sp, #0
 810365e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8103660:	687b      	ldr	r3, [r7, #4]
 8103662:	681b      	ldr	r3, [r3, #0]
 8103664:	4a79      	ldr	r2, [pc, #484]	; (810384c <ADC_ConfigureBoostMode+0x1f4>)
 8103666:	4293      	cmp	r3, r2
 8103668:	d004      	beq.n	8103674 <ADC_ConfigureBoostMode+0x1c>
 810366a:	687b      	ldr	r3, [r7, #4]
 810366c:	681b      	ldr	r3, [r3, #0]
 810366e:	4a78      	ldr	r2, [pc, #480]	; (8103850 <ADC_ConfigureBoostMode+0x1f8>)
 8103670:	4293      	cmp	r3, r2
 8103672:	d109      	bne.n	8103688 <ADC_ConfigureBoostMode+0x30>
 8103674:	4b77      	ldr	r3, [pc, #476]	; (8103854 <ADC_ConfigureBoostMode+0x1fc>)
 8103676:	689b      	ldr	r3, [r3, #8]
 8103678:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 810367c:	2b00      	cmp	r3, #0
 810367e:	bf14      	ite	ne
 8103680:	2301      	movne	r3, #1
 8103682:	2300      	moveq	r3, #0
 8103684:	b2db      	uxtb	r3, r3
 8103686:	e008      	b.n	810369a <ADC_ConfigureBoostMode+0x42>
 8103688:	4b73      	ldr	r3, [pc, #460]	; (8103858 <ADC_ConfigureBoostMode+0x200>)
 810368a:	689b      	ldr	r3, [r3, #8]
 810368c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8103690:	2b00      	cmp	r3, #0
 8103692:	bf14      	ite	ne
 8103694:	2301      	movne	r3, #1
 8103696:	2300      	moveq	r3, #0
 8103698:	b2db      	uxtb	r3, r3
 810369a:	2b00      	cmp	r3, #0
 810369c:	d01c      	beq.n	81036d8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 810369e:	f001 ff6f 	bl	8105580 <HAL_RCC_GetHCLKFreq>
 81036a2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 81036a4:	687b      	ldr	r3, [r7, #4]
 81036a6:	685b      	ldr	r3, [r3, #4]
 81036a8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81036ac:	d010      	beq.n	81036d0 <ADC_ConfigureBoostMode+0x78>
 81036ae:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81036b2:	d871      	bhi.n	8103798 <ADC_ConfigureBoostMode+0x140>
 81036b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81036b8:	d002      	beq.n	81036c0 <ADC_ConfigureBoostMode+0x68>
 81036ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81036be:	d16b      	bne.n	8103798 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 81036c0:	687b      	ldr	r3, [r7, #4]
 81036c2:	685b      	ldr	r3, [r3, #4]
 81036c4:	0c1b      	lsrs	r3, r3, #16
 81036c6:	68fa      	ldr	r2, [r7, #12]
 81036c8:	fbb2 f3f3 	udiv	r3, r2, r3
 81036cc:	60fb      	str	r3, [r7, #12]
        break;
 81036ce:	e066      	b.n	810379e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 81036d0:	68fb      	ldr	r3, [r7, #12]
 81036d2:	089b      	lsrs	r3, r3, #2
 81036d4:	60fb      	str	r3, [r7, #12]
        break;
 81036d6:	e062      	b.n	810379e <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 81036d8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 81036dc:	f002 ff1e 	bl	810651c <HAL_RCCEx_GetPeriphCLKFreq>
 81036e0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 81036e2:	687b      	ldr	r3, [r7, #4]
 81036e4:	685b      	ldr	r3, [r3, #4]
 81036e6:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 81036ea:	d051      	beq.n	8103790 <ADC_ConfigureBoostMode+0x138>
 81036ec:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 81036f0:	d854      	bhi.n	810379c <ADC_ConfigureBoostMode+0x144>
 81036f2:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 81036f6:	d047      	beq.n	8103788 <ADC_ConfigureBoostMode+0x130>
 81036f8:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 81036fc:	d84e      	bhi.n	810379c <ADC_ConfigureBoostMode+0x144>
 81036fe:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8103702:	d03d      	beq.n	8103780 <ADC_ConfigureBoostMode+0x128>
 8103704:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8103708:	d848      	bhi.n	810379c <ADC_ConfigureBoostMode+0x144>
 810370a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810370e:	d033      	beq.n	8103778 <ADC_ConfigureBoostMode+0x120>
 8103710:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103714:	d842      	bhi.n	810379c <ADC_ConfigureBoostMode+0x144>
 8103716:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 810371a:	d029      	beq.n	8103770 <ADC_ConfigureBoostMode+0x118>
 810371c:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8103720:	d83c      	bhi.n	810379c <ADC_ConfigureBoostMode+0x144>
 8103722:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8103726:	d01a      	beq.n	810375e <ADC_ConfigureBoostMode+0x106>
 8103728:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 810372c:	d836      	bhi.n	810379c <ADC_ConfigureBoostMode+0x144>
 810372e:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8103732:	d014      	beq.n	810375e <ADC_ConfigureBoostMode+0x106>
 8103734:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8103738:	d830      	bhi.n	810379c <ADC_ConfigureBoostMode+0x144>
 810373a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810373e:	d00e      	beq.n	810375e <ADC_ConfigureBoostMode+0x106>
 8103740:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103744:	d82a      	bhi.n	810379c <ADC_ConfigureBoostMode+0x144>
 8103746:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 810374a:	d008      	beq.n	810375e <ADC_ConfigureBoostMode+0x106>
 810374c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8103750:	d824      	bhi.n	810379c <ADC_ConfigureBoostMode+0x144>
 8103752:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103756:	d002      	beq.n	810375e <ADC_ConfigureBoostMode+0x106>
 8103758:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 810375c:	d11e      	bne.n	810379c <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 810375e:	687b      	ldr	r3, [r7, #4]
 8103760:	685b      	ldr	r3, [r3, #4]
 8103762:	0c9b      	lsrs	r3, r3, #18
 8103764:	005b      	lsls	r3, r3, #1
 8103766:	68fa      	ldr	r2, [r7, #12]
 8103768:	fbb2 f3f3 	udiv	r3, r2, r3
 810376c:	60fb      	str	r3, [r7, #12]
        break;
 810376e:	e016      	b.n	810379e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8103770:	68fb      	ldr	r3, [r7, #12]
 8103772:	091b      	lsrs	r3, r3, #4
 8103774:	60fb      	str	r3, [r7, #12]
        break;
 8103776:	e012      	b.n	810379e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8103778:	68fb      	ldr	r3, [r7, #12]
 810377a:	095b      	lsrs	r3, r3, #5
 810377c:	60fb      	str	r3, [r7, #12]
        break;
 810377e:	e00e      	b.n	810379e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8103780:	68fb      	ldr	r3, [r7, #12]
 8103782:	099b      	lsrs	r3, r3, #6
 8103784:	60fb      	str	r3, [r7, #12]
        break;
 8103786:	e00a      	b.n	810379e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8103788:	68fb      	ldr	r3, [r7, #12]
 810378a:	09db      	lsrs	r3, r3, #7
 810378c:	60fb      	str	r3, [r7, #12]
        break;
 810378e:	e006      	b.n	810379e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8103790:	68fb      	ldr	r3, [r7, #12]
 8103792:	0a1b      	lsrs	r3, r3, #8
 8103794:	60fb      	str	r3, [r7, #12]
        break;
 8103796:	e002      	b.n	810379e <ADC_ConfigureBoostMode+0x146>
        break;
 8103798:	bf00      	nop
 810379a:	e000      	b.n	810379e <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 810379c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 810379e:	f7ff f8a9 	bl	81028f4 <HAL_GetREVID>
 81037a2:	4603      	mov	r3, r0
 81037a4:	f241 0203 	movw	r2, #4099	; 0x1003
 81037a8:	4293      	cmp	r3, r2
 81037aa:	d815      	bhi.n	81037d8 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 81037ac:	68fb      	ldr	r3, [r7, #12]
 81037ae:	4a2b      	ldr	r2, [pc, #172]	; (810385c <ADC_ConfigureBoostMode+0x204>)
 81037b0:	4293      	cmp	r3, r2
 81037b2:	d908      	bls.n	81037c6 <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 81037b4:	687b      	ldr	r3, [r7, #4]
 81037b6:	681b      	ldr	r3, [r3, #0]
 81037b8:	689a      	ldr	r2, [r3, #8]
 81037ba:	687b      	ldr	r3, [r7, #4]
 81037bc:	681b      	ldr	r3, [r3, #0]
 81037be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 81037c2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 81037c4:	e03e      	b.n	8103844 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 81037c6:	687b      	ldr	r3, [r7, #4]
 81037c8:	681b      	ldr	r3, [r3, #0]
 81037ca:	689a      	ldr	r2, [r3, #8]
 81037cc:	687b      	ldr	r3, [r7, #4]
 81037ce:	681b      	ldr	r3, [r3, #0]
 81037d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 81037d4:	609a      	str	r2, [r3, #8]
}
 81037d6:	e035      	b.n	8103844 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 81037d8:	68fb      	ldr	r3, [r7, #12]
 81037da:	085b      	lsrs	r3, r3, #1
 81037dc:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 81037de:	68fb      	ldr	r3, [r7, #12]
 81037e0:	4a1f      	ldr	r2, [pc, #124]	; (8103860 <ADC_ConfigureBoostMode+0x208>)
 81037e2:	4293      	cmp	r3, r2
 81037e4:	d808      	bhi.n	81037f8 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 81037e6:	687b      	ldr	r3, [r7, #4]
 81037e8:	681b      	ldr	r3, [r3, #0]
 81037ea:	689a      	ldr	r2, [r3, #8]
 81037ec:	687b      	ldr	r3, [r7, #4]
 81037ee:	681b      	ldr	r3, [r3, #0]
 81037f0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 81037f4:	609a      	str	r2, [r3, #8]
}
 81037f6:	e025      	b.n	8103844 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 81037f8:	68fb      	ldr	r3, [r7, #12]
 81037fa:	4a1a      	ldr	r2, [pc, #104]	; (8103864 <ADC_ConfigureBoostMode+0x20c>)
 81037fc:	4293      	cmp	r3, r2
 81037fe:	d80a      	bhi.n	8103816 <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8103800:	687b      	ldr	r3, [r7, #4]
 8103802:	681b      	ldr	r3, [r3, #0]
 8103804:	689b      	ldr	r3, [r3, #8]
 8103806:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 810380a:	687b      	ldr	r3, [r7, #4]
 810380c:	681b      	ldr	r3, [r3, #0]
 810380e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8103812:	609a      	str	r2, [r3, #8]
}
 8103814:	e016      	b.n	8103844 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 8103816:	68fb      	ldr	r3, [r7, #12]
 8103818:	4a13      	ldr	r2, [pc, #76]	; (8103868 <ADC_ConfigureBoostMode+0x210>)
 810381a:	4293      	cmp	r3, r2
 810381c:	d80a      	bhi.n	8103834 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 810381e:	687b      	ldr	r3, [r7, #4]
 8103820:	681b      	ldr	r3, [r3, #0]
 8103822:	689b      	ldr	r3, [r3, #8]
 8103824:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103828:	687b      	ldr	r3, [r7, #4]
 810382a:	681b      	ldr	r3, [r3, #0]
 810382c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8103830:	609a      	str	r2, [r3, #8]
}
 8103832:	e007      	b.n	8103844 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8103834:	687b      	ldr	r3, [r7, #4]
 8103836:	681b      	ldr	r3, [r3, #0]
 8103838:	689a      	ldr	r2, [r3, #8]
 810383a:	687b      	ldr	r3, [r7, #4]
 810383c:	681b      	ldr	r3, [r3, #0]
 810383e:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8103842:	609a      	str	r2, [r3, #8]
}
 8103844:	bf00      	nop
 8103846:	3710      	adds	r7, #16
 8103848:	46bd      	mov	sp, r7
 810384a:	bd80      	pop	{r7, pc}
 810384c:	40022000 	.word	0x40022000
 8103850:	40022100 	.word	0x40022100
 8103854:	40022300 	.word	0x40022300
 8103858:	58026300 	.word	0x58026300
 810385c:	01312d00 	.word	0x01312d00
 8103860:	005f5e10 	.word	0x005f5e10
 8103864:	00bebc20 	.word	0x00bebc20
 8103868:	017d7840 	.word	0x017d7840

0810386c <LL_ADC_IsEnabled>:
{
 810386c:	b480      	push	{r7}
 810386e:	b083      	sub	sp, #12
 8103870:	af00      	add	r7, sp, #0
 8103872:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8103874:	687b      	ldr	r3, [r7, #4]
 8103876:	689b      	ldr	r3, [r3, #8]
 8103878:	f003 0301 	and.w	r3, r3, #1
 810387c:	2b01      	cmp	r3, #1
 810387e:	d101      	bne.n	8103884 <LL_ADC_IsEnabled+0x18>
 8103880:	2301      	movs	r3, #1
 8103882:	e000      	b.n	8103886 <LL_ADC_IsEnabled+0x1a>
 8103884:	2300      	movs	r3, #0
}
 8103886:	4618      	mov	r0, r3
 8103888:	370c      	adds	r7, #12
 810388a:	46bd      	mov	sp, r7
 810388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103890:	4770      	bx	lr

08103892 <LL_ADC_REG_IsConversionOngoing>:
{
 8103892:	b480      	push	{r7}
 8103894:	b083      	sub	sp, #12
 8103896:	af00      	add	r7, sp, #0
 8103898:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 810389a:	687b      	ldr	r3, [r7, #4]
 810389c:	689b      	ldr	r3, [r3, #8]
 810389e:	f003 0304 	and.w	r3, r3, #4
 81038a2:	2b04      	cmp	r3, #4
 81038a4:	d101      	bne.n	81038aa <LL_ADC_REG_IsConversionOngoing+0x18>
 81038a6:	2301      	movs	r3, #1
 81038a8:	e000      	b.n	81038ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 81038aa:	2300      	movs	r3, #0
}
 81038ac:	4618      	mov	r0, r3
 81038ae:	370c      	adds	r7, #12
 81038b0:	46bd      	mov	sp, r7
 81038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81038b6:	4770      	bx	lr

081038b8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 81038b8:	b590      	push	{r4, r7, lr}
 81038ba:	b09f      	sub	sp, #124	; 0x7c
 81038bc:	af00      	add	r7, sp, #0
 81038be:	6078      	str	r0, [r7, #4]
 81038c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81038c2:	2300      	movs	r3, #0
 81038c4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 81038c8:	687b      	ldr	r3, [r7, #4]
 81038ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 81038ce:	2b01      	cmp	r3, #1
 81038d0:	d101      	bne.n	81038d6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 81038d2:	2302      	movs	r3, #2
 81038d4:	e0c4      	b.n	8103a60 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
 81038d6:	687b      	ldr	r3, [r7, #4]
 81038d8:	2201      	movs	r2, #1
 81038da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 81038de:	2300      	movs	r3, #0
 81038e0:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 81038e2:	2300      	movs	r3, #0
 81038e4:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 81038e6:	687b      	ldr	r3, [r7, #4]
 81038e8:	681b      	ldr	r3, [r3, #0]
 81038ea:	4a5f      	ldr	r2, [pc, #380]	; (8103a68 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81038ec:	4293      	cmp	r3, r2
 81038ee:	d102      	bne.n	81038f6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 81038f0:	4b5e      	ldr	r3, [pc, #376]	; (8103a6c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81038f2:	60bb      	str	r3, [r7, #8]
 81038f4:	e001      	b.n	81038fa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 81038f6:	2300      	movs	r3, #0
 81038f8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 81038fa:	68bb      	ldr	r3, [r7, #8]
 81038fc:	2b00      	cmp	r3, #0
 81038fe:	d10b      	bne.n	8103918 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103900:	687b      	ldr	r3, [r7, #4]
 8103902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103904:	f043 0220 	orr.w	r2, r3, #32
 8103908:	687b      	ldr	r3, [r7, #4]
 810390a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 810390c:	687b      	ldr	r3, [r7, #4]
 810390e:	2200      	movs	r2, #0
 8103910:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8103914:	2301      	movs	r3, #1
 8103916:	e0a3      	b.n	8103a60 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8103918:	68bb      	ldr	r3, [r7, #8]
 810391a:	4618      	mov	r0, r3
 810391c:	f7ff ffb9 	bl	8103892 <LL_ADC_REG_IsConversionOngoing>
 8103920:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8103922:	687b      	ldr	r3, [r7, #4]
 8103924:	681b      	ldr	r3, [r3, #0]
 8103926:	4618      	mov	r0, r3
 8103928:	f7ff ffb3 	bl	8103892 <LL_ADC_REG_IsConversionOngoing>
 810392c:	4603      	mov	r3, r0
 810392e:	2b00      	cmp	r3, #0
 8103930:	f040 8085 	bne.w	8103a3e <HAL_ADCEx_MultiModeConfigChannel+0x186>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8103934:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8103936:	2b00      	cmp	r3, #0
 8103938:	f040 8081 	bne.w	8103a3e <HAL_ADCEx_MultiModeConfigChannel+0x186>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 810393c:	687b      	ldr	r3, [r7, #4]
 810393e:	681b      	ldr	r3, [r3, #0]
 8103940:	4a49      	ldr	r2, [pc, #292]	; (8103a68 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103942:	4293      	cmp	r3, r2
 8103944:	d004      	beq.n	8103950 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8103946:	687b      	ldr	r3, [r7, #4]
 8103948:	681b      	ldr	r3, [r3, #0]
 810394a:	4a48      	ldr	r2, [pc, #288]	; (8103a6c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 810394c:	4293      	cmp	r3, r2
 810394e:	d101      	bne.n	8103954 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8103950:	4b47      	ldr	r3, [pc, #284]	; (8103a70 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8103952:	e000      	b.n	8103956 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8103954:	4b47      	ldr	r3, [pc, #284]	; (8103a74 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8103956:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103958:	683b      	ldr	r3, [r7, #0]
 810395a:	681b      	ldr	r3, [r3, #0]
 810395c:	2b00      	cmp	r3, #0
 810395e:	d03b      	beq.n	81039d8 <HAL_ADCEx_MultiModeConfigChannel+0x120>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8103960:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103962:	689b      	ldr	r3, [r3, #8]
 8103964:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8103968:	683b      	ldr	r3, [r7, #0]
 810396a:	685b      	ldr	r3, [r3, #4]
 810396c:	431a      	orrs	r2, r3
 810396e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103970:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8103972:	687b      	ldr	r3, [r7, #4]
 8103974:	681b      	ldr	r3, [r3, #0]
 8103976:	4a3c      	ldr	r2, [pc, #240]	; (8103a68 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103978:	4293      	cmp	r3, r2
 810397a:	d004      	beq.n	8103986 <HAL_ADCEx_MultiModeConfigChannel+0xce>
 810397c:	687b      	ldr	r3, [r7, #4]
 810397e:	681b      	ldr	r3, [r3, #0]
 8103980:	4a3a      	ldr	r2, [pc, #232]	; (8103a6c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103982:	4293      	cmp	r3, r2
 8103984:	d10e      	bne.n	81039a4 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8103986:	4838      	ldr	r0, [pc, #224]	; (8103a68 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103988:	f7ff ff70 	bl	810386c <LL_ADC_IsEnabled>
 810398c:	4604      	mov	r4, r0
 810398e:	4837      	ldr	r0, [pc, #220]	; (8103a6c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103990:	f7ff ff6c 	bl	810386c <LL_ADC_IsEnabled>
 8103994:	4603      	mov	r3, r0
 8103996:	4323      	orrs	r3, r4
 8103998:	2b00      	cmp	r3, #0
 810399a:	bf0c      	ite	eq
 810399c:	2301      	moveq	r3, #1
 810399e:	2300      	movne	r3, #0
 81039a0:	b2db      	uxtb	r3, r3
 81039a2:	e008      	b.n	81039b6 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 81039a4:	4834      	ldr	r0, [pc, #208]	; (8103a78 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 81039a6:	f7ff ff61 	bl	810386c <LL_ADC_IsEnabled>
 81039aa:	4603      	mov	r3, r0
 81039ac:	2b00      	cmp	r3, #0
 81039ae:	bf0c      	ite	eq
 81039b0:	2301      	moveq	r3, #1
 81039b2:	2300      	movne	r3, #0
 81039b4:	b2db      	uxtb	r3, r3
 81039b6:	2b00      	cmp	r3, #0
 81039b8:	d04b      	beq.n	8103a52 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 81039ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81039bc:	689b      	ldr	r3, [r3, #8]
 81039be:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 81039c2:	f023 030f 	bic.w	r3, r3, #15
 81039c6:	683a      	ldr	r2, [r7, #0]
 81039c8:	6811      	ldr	r1, [r2, #0]
 81039ca:	683a      	ldr	r2, [r7, #0]
 81039cc:	6892      	ldr	r2, [r2, #8]
 81039ce:	430a      	orrs	r2, r1
 81039d0:	431a      	orrs	r2, r3
 81039d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81039d4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81039d6:	e03c      	b.n	8103a52 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 81039d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81039da:	689b      	ldr	r3, [r3, #8]
 81039dc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 81039e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81039e2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81039e4:	687b      	ldr	r3, [r7, #4]
 81039e6:	681b      	ldr	r3, [r3, #0]
 81039e8:	4a1f      	ldr	r2, [pc, #124]	; (8103a68 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81039ea:	4293      	cmp	r3, r2
 81039ec:	d004      	beq.n	81039f8 <HAL_ADCEx_MultiModeConfigChannel+0x140>
 81039ee:	687b      	ldr	r3, [r7, #4]
 81039f0:	681b      	ldr	r3, [r3, #0]
 81039f2:	4a1e      	ldr	r2, [pc, #120]	; (8103a6c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81039f4:	4293      	cmp	r3, r2
 81039f6:	d10e      	bne.n	8103a16 <HAL_ADCEx_MultiModeConfigChannel+0x15e>
 81039f8:	481b      	ldr	r0, [pc, #108]	; (8103a68 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81039fa:	f7ff ff37 	bl	810386c <LL_ADC_IsEnabled>
 81039fe:	4604      	mov	r4, r0
 8103a00:	481a      	ldr	r0, [pc, #104]	; (8103a6c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103a02:	f7ff ff33 	bl	810386c <LL_ADC_IsEnabled>
 8103a06:	4603      	mov	r3, r0
 8103a08:	4323      	orrs	r3, r4
 8103a0a:	2b00      	cmp	r3, #0
 8103a0c:	bf0c      	ite	eq
 8103a0e:	2301      	moveq	r3, #1
 8103a10:	2300      	movne	r3, #0
 8103a12:	b2db      	uxtb	r3, r3
 8103a14:	e008      	b.n	8103a28 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8103a16:	4818      	ldr	r0, [pc, #96]	; (8103a78 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8103a18:	f7ff ff28 	bl	810386c <LL_ADC_IsEnabled>
 8103a1c:	4603      	mov	r3, r0
 8103a1e:	2b00      	cmp	r3, #0
 8103a20:	bf0c      	ite	eq
 8103a22:	2301      	moveq	r3, #1
 8103a24:	2300      	movne	r3, #0
 8103a26:	b2db      	uxtb	r3, r3
 8103a28:	2b00      	cmp	r3, #0
 8103a2a:	d012      	beq.n	8103a52 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8103a2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103a2e:	689b      	ldr	r3, [r3, #8]
 8103a30:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8103a34:	f023 030f 	bic.w	r3, r3, #15
 8103a38:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8103a3a:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103a3c:	e009      	b.n	8103a52 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103a3e:	687b      	ldr	r3, [r7, #4]
 8103a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103a42:	f043 0220 	orr.w	r2, r3, #32
 8103a46:	687b      	ldr	r3, [r7, #4]
 8103a48:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8103a4a:	2301      	movs	r3, #1
 8103a4c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8103a50:	e000      	b.n	8103a54 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103a52:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8103a54:	687b      	ldr	r3, [r7, #4]
 8103a56:	2200      	movs	r2, #0
 8103a58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8103a5c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8103a60:	4618      	mov	r0, r3
 8103a62:	377c      	adds	r7, #124	; 0x7c
 8103a64:	46bd      	mov	sp, r7
 8103a66:	bd90      	pop	{r4, r7, pc}
 8103a68:	40022000 	.word	0x40022000
 8103a6c:	40022100 	.word	0x40022100
 8103a70:	40022300 	.word	0x40022300
 8103a74:	58026300 	.word	0x58026300
 8103a78:	58026000 	.word	0x58026000

08103a7c <HAL_CEC_Init>:
  *         parameters in the CEC_InitTypeDef and creates the associated handle .
  * @param hcec CEC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CEC_Init(CEC_HandleTypeDef *hcec)
{
 8103a7c:	b580      	push	{r7, lr}
 8103a7e:	b082      	sub	sp, #8
 8103a80:	af00      	add	r7, sp, #0
 8103a82:	6078      	str	r0, [r7, #4]
  /* Check the CEC handle allocation */
  if ((hcec == NULL) || (hcec->Init.RxBuffer == NULL))
 8103a84:	687b      	ldr	r3, [r7, #4]
 8103a86:	2b00      	cmp	r3, #0
 8103a88:	d003      	beq.n	8103a92 <HAL_CEC_Init+0x16>
 8103a8a:	687b      	ldr	r3, [r7, #4]
 8103a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103a8e:	2b00      	cmp	r3, #0
 8103a90:	d101      	bne.n	8103a96 <HAL_CEC_Init+0x1a>
  {
    return HAL_ERROR;
 8103a92:	2301      	movs	r3, #1
 8103a94:	e050      	b.n	8103b38 <HAL_CEC_Init+0xbc>

    /* Init the low level hardware */
    hcec->MspInitCallback(hcec);
  }
#else
  if (hcec->gState == HAL_CEC_STATE_RESET)
 8103a96:	687b      	ldr	r3, [r7, #4]
 8103a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103a9a:	2b00      	cmp	r3, #0
 8103a9c:	d106      	bne.n	8103aac <HAL_CEC_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hcec->Lock = HAL_UNLOCKED;
 8103a9e:	687b      	ldr	r3, [r7, #4]
 8103aa0:	2200      	movs	r2, #0
 8103aa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_CEC_MspInit(hcec);
 8103aa6:	6878      	ldr	r0, [r7, #4]
 8103aa8:	f7fd fe8e 	bl	81017c8 <HAL_CEC_MspInit>
  }
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */

  hcec->gState = HAL_CEC_STATE_BUSY;
 8103aac:	687b      	ldr	r3, [r7, #4]
 8103aae:	2224      	movs	r2, #36	; 0x24
 8103ab0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable the Peripheral */
  __HAL_CEC_DISABLE(hcec);
 8103ab2:	687b      	ldr	r3, [r7, #4]
 8103ab4:	681b      	ldr	r3, [r3, #0]
 8103ab6:	681a      	ldr	r2, [r3, #0]
 8103ab8:	687b      	ldr	r3, [r7, #4]
 8103aba:	681b      	ldr	r3, [r3, #0]
 8103abc:	f022 0201 	bic.w	r2, r2, #1
 8103ac0:	601a      	str	r2, [r3, #0]

  /* Write to CEC Control Register */
  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
 8103ac2:	687b      	ldr	r3, [r7, #4]
 8103ac4:	685a      	ldr	r2, [r3, #4]
 8103ac6:	687b      	ldr	r3, [r7, #4]
 8103ac8:	689b      	ldr	r3, [r3, #8]
 8103aca:	431a      	orrs	r2, r3
 8103acc:	687b      	ldr	r3, [r7, #4]
 8103ace:	68db      	ldr	r3, [r3, #12]
 8103ad0:	431a      	orrs	r2, r3
                         hcec->Init.BREErrorBitGen | hcec->Init.LBPEErrorBitGen | hcec->Init.BroadcastMsgNoErrorBitGen | \
 8103ad2:	687b      	ldr	r3, [r7, #4]
 8103ad4:	691b      	ldr	r3, [r3, #16]
  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
 8103ad6:	431a      	orrs	r2, r3
                         hcec->Init.BREErrorBitGen | hcec->Init.LBPEErrorBitGen | hcec->Init.BroadcastMsgNoErrorBitGen | \
 8103ad8:	687b      	ldr	r3, [r7, #4]
 8103ada:	695b      	ldr	r3, [r3, #20]
 8103adc:	431a      	orrs	r2, r3
 8103ade:	687b      	ldr	r3, [r7, #4]
 8103ae0:	699b      	ldr	r3, [r3, #24]
 8103ae2:	431a      	orrs	r2, r3
                         hcec->Init.SignalFreeTimeOption | ((uint32_t)(hcec->Init.OwnAddress) << 16U) | \
 8103ae4:	687b      	ldr	r3, [r7, #4]
 8103ae6:	69db      	ldr	r3, [r3, #28]
                         hcec->Init.BREErrorBitGen | hcec->Init.LBPEErrorBitGen | hcec->Init.BroadcastMsgNoErrorBitGen | \
 8103ae8:	431a      	orrs	r2, r3
                         hcec->Init.SignalFreeTimeOption | ((uint32_t)(hcec->Init.OwnAddress) << 16U) | \
 8103aea:	687b      	ldr	r3, [r7, #4]
 8103aec:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8103aee:	041b      	lsls	r3, r3, #16
 8103af0:	ea42 0103 	orr.w	r1, r2, r3
                         hcec->Init.ListenMode;
 8103af4:	687b      	ldr	r3, [r7, #4]
 8103af6:	6a1a      	ldr	r2, [r3, #32]
  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
 8103af8:	687b      	ldr	r3, [r7, #4]
 8103afa:	681b      	ldr	r3, [r3, #0]
                         hcec->Init.SignalFreeTimeOption | ((uint32_t)(hcec->Init.OwnAddress) << 16U) | \
 8103afc:	430a      	orrs	r2, r1
  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
 8103afe:	605a      	str	r2, [r3, #4]
    * End of Transmission IT
    * Tx Missing Acknowledge IT
    * Tx-Error IT
    * Tx-Buffer Underrun IT
    * Tx arbitration lost   */
  __HAL_CEC_ENABLE_IT(hcec, CEC_IT_RXBR | CEC_IT_RXEND | CEC_IER_RX_ALL_ERR | CEC_IT_TXBR | CEC_IT_TXEND |
 8103b00:	687b      	ldr	r3, [r7, #4]
 8103b02:	681b      	ldr	r3, [r3, #0]
 8103b04:	695b      	ldr	r3, [r3, #20]
 8103b06:	687a      	ldr	r2, [r7, #4]
 8103b08:	6812      	ldr	r2, [r2, #0]
 8103b0a:	ea6f 3353 	mvn.w	r3, r3, lsr #13
 8103b0e:	ea6f 3343 	mvn.w	r3, r3, lsl #13
 8103b12:	6153      	str	r3, [r2, #20]
                      CEC_IER_TX_ALL_ERR);

  /* Enable the CEC Peripheral */
  __HAL_CEC_ENABLE(hcec);
 8103b14:	687b      	ldr	r3, [r7, #4]
 8103b16:	681b      	ldr	r3, [r3, #0]
 8103b18:	681a      	ldr	r2, [r3, #0]
 8103b1a:	687b      	ldr	r3, [r7, #4]
 8103b1c:	681b      	ldr	r3, [r3, #0]
 8103b1e:	f042 0201 	orr.w	r2, r2, #1
 8103b22:	601a      	str	r2, [r3, #0]

  hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8103b24:	687b      	ldr	r3, [r7, #4]
 8103b26:	2200      	movs	r2, #0
 8103b28:	641a      	str	r2, [r3, #64]	; 0x40
  hcec->gState = HAL_CEC_STATE_READY;
 8103b2a:	687b      	ldr	r3, [r7, #4]
 8103b2c:	2220      	movs	r2, #32
 8103b2e:	639a      	str	r2, [r3, #56]	; 0x38
  hcec->RxState = HAL_CEC_STATE_READY;
 8103b30:	687b      	ldr	r3, [r7, #4]
 8103b32:	2220      	movs	r2, #32
 8103b34:	63da      	str	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8103b36:	2300      	movs	r3, #0
}
 8103b38:	4618      	mov	r0, r3
 8103b3a:	3708      	adds	r7, #8
 8103b3c:	46bd      	mov	sp, r7
 8103b3e:	bd80      	pop	{r7, pc}

08103b40 <HAL_CEC_IRQHandler>:
  * @brief This function handles CEC interrupt requests.
  * @param hcec CEC handle
  * @retval None
  */
void HAL_CEC_IRQHandler(CEC_HandleTypeDef *hcec)
{
 8103b40:	b580      	push	{r7, lr}
 8103b42:	b084      	sub	sp, #16
 8103b44:	af00      	add	r7, sp, #0
 8103b46:	6078      	str	r0, [r7, #4]

  /* save interrupts register for further error or interrupts handling purposes */
  uint32_t reg;
  reg = hcec->Instance->ISR;
 8103b48:	687b      	ldr	r3, [r7, #4]
 8103b4a:	681b      	ldr	r3, [r3, #0]
 8103b4c:	691b      	ldr	r3, [r3, #16]
 8103b4e:	60fb      	str	r3, [r7, #12]


  /* ----------------------------Arbitration Lost Management----------------------------------*/
  /* CEC TX arbitration error interrupt occurred --------------------------------------*/
  if ((reg & CEC_FLAG_ARBLST) != 0U)
 8103b50:	68fb      	ldr	r3, [r7, #12]
 8103b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8103b56:	2b00      	cmp	r3, #0
 8103b58:	d00a      	beq.n	8103b70 <HAL_CEC_IRQHandler+0x30>
  {
    hcec->ErrorCode = HAL_CEC_ERROR_ARBLST;
 8103b5a:	687b      	ldr	r3, [r7, #4]
 8103b5c:	2280      	movs	r2, #128	; 0x80
 8103b5e:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_ARBLST);
 8103b60:	687b      	ldr	r3, [r7, #4]
 8103b62:	681b      	ldr	r3, [r3, #0]
 8103b64:	691a      	ldr	r2, [r3, #16]
 8103b66:	687b      	ldr	r3, [r7, #4]
 8103b68:	681b      	ldr	r3, [r3, #0]
 8103b6a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8103b6e:	611a      	str	r2, [r3, #16]
  }

  /* ----------------------------Rx Management----------------------------------*/
  /* CEC RX byte received interrupt  ---------------------------------------------------*/
  if ((reg & CEC_FLAG_RXBR) != 0U)
 8103b70:	68fb      	ldr	r3, [r7, #12]
 8103b72:	f003 0301 	and.w	r3, r3, #1
 8103b76:	2b00      	cmp	r3, #0
 8103b78:	d01c      	beq.n	8103bb4 <HAL_CEC_IRQHandler+0x74>
  {
    /* reception is starting */
    hcec->RxState = HAL_CEC_STATE_BUSY_RX;
 8103b7a:	687b      	ldr	r3, [r7, #4]
 8103b7c:	2222      	movs	r2, #34	; 0x22
 8103b7e:	63da      	str	r2, [r3, #60]	; 0x3c
    hcec->RxXferSize++;
 8103b80:	687b      	ldr	r3, [r7, #4]
 8103b82:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8103b84:	3301      	adds	r3, #1
 8103b86:	b29a      	uxth	r2, r3
 8103b88:	687b      	ldr	r3, [r7, #4]
 8103b8a:	865a      	strh	r2, [r3, #50]	; 0x32
    /* read received byte */
    *hcec->Init.RxBuffer = (uint8_t) hcec->Instance->RXDR;
 8103b8c:	687b      	ldr	r3, [r7, #4]
 8103b8e:	681b      	ldr	r3, [r3, #0]
 8103b90:	68da      	ldr	r2, [r3, #12]
 8103b92:	687b      	ldr	r3, [r7, #4]
 8103b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103b96:	b2d2      	uxtb	r2, r2
 8103b98:	701a      	strb	r2, [r3, #0]
    hcec->Init.RxBuffer++;
 8103b9a:	687b      	ldr	r3, [r7, #4]
 8103b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103b9e:	1c5a      	adds	r2, r3, #1
 8103ba0:	687b      	ldr	r3, [r7, #4]
 8103ba2:	629a      	str	r2, [r3, #40]	; 0x28
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXBR);
 8103ba4:	687b      	ldr	r3, [r7, #4]
 8103ba6:	681b      	ldr	r3, [r3, #0]
 8103ba8:	691a      	ldr	r2, [r3, #16]
 8103baa:	687b      	ldr	r3, [r7, #4]
 8103bac:	681b      	ldr	r3, [r3, #0]
 8103bae:	f042 0201 	orr.w	r2, r2, #1
 8103bb2:	611a      	str	r2, [r3, #16]
  }

  /* CEC RX end received interrupt  ---------------------------------------------------*/
  if ((reg & CEC_FLAG_RXEND) != 0U)
 8103bb4:	68fb      	ldr	r3, [r7, #12]
 8103bb6:	f003 0302 	and.w	r3, r3, #2
 8103bba:	2b00      	cmp	r3, #0
 8103bbc:	d01e      	beq.n	8103bfc <HAL_CEC_IRQHandler+0xbc>
  {
    /* clear IT */
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXEND);
 8103bbe:	687b      	ldr	r3, [r7, #4]
 8103bc0:	681b      	ldr	r3, [r3, #0]
 8103bc2:	691a      	ldr	r2, [r3, #16]
 8103bc4:	687b      	ldr	r3, [r7, #4]
 8103bc6:	681b      	ldr	r3, [r3, #0]
 8103bc8:	f042 0202 	orr.w	r2, r2, #2
 8103bcc:	611a      	str	r2, [r3, #16]

    /* Rx process is completed, restore hcec->RxState to Ready */
    hcec->RxState = HAL_CEC_STATE_READY;
 8103bce:	687b      	ldr	r3, [r7, #4]
 8103bd0:	2220      	movs	r2, #32
 8103bd2:	63da      	str	r2, [r3, #60]	; 0x3c
    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8103bd4:	687b      	ldr	r3, [r7, #4]
 8103bd6:	2200      	movs	r2, #0
 8103bd8:	641a      	str	r2, [r3, #64]	; 0x40
    hcec->Init.RxBuffer -= hcec->RxXferSize;
 8103bda:	687b      	ldr	r3, [r7, #4]
 8103bdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8103bde:	687b      	ldr	r3, [r7, #4]
 8103be0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8103be2:	425b      	negs	r3, r3
 8103be4:	441a      	add	r2, r3
 8103be6:	687b      	ldr	r3, [r7, #4]
 8103be8:	629a      	str	r2, [r3, #40]	; 0x28
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->RxCpltCallback(hcec, hcec->RxXferSize);
#else
    HAL_CEC_RxCpltCallback(hcec, hcec->RxXferSize);
 8103bea:	687b      	ldr	r3, [r7, #4]
 8103bec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8103bee:	4619      	mov	r1, r3
 8103bf0:	6878      	ldr	r0, [r7, #4]
 8103bf2:	f000 f88c 	bl	8103d0e <HAL_CEC_RxCpltCallback>
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
    hcec->RxXferSize = 0U;
 8103bf6:	687b      	ldr	r3, [r7, #4]
 8103bf8:	2200      	movs	r2, #0
 8103bfa:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* ----------------------------Tx Management----------------------------------*/
  /* CEC TX byte request interrupt ------------------------------------------------*/
  if ((reg & CEC_FLAG_TXBR) != 0U)
 8103bfc:	68fb      	ldr	r3, [r7, #12]
 8103bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103c02:	2b00      	cmp	r3, #0
 8103c04:	d024      	beq.n	8103c50 <HAL_CEC_IRQHandler+0x110>
  {
    --hcec->TxXferCount;
 8103c06:	687b      	ldr	r3, [r7, #4]
 8103c08:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8103c0a:	3b01      	subs	r3, #1
 8103c0c:	b29a      	uxth	r2, r3
 8103c0e:	687b      	ldr	r3, [r7, #4]
 8103c10:	861a      	strh	r2, [r3, #48]	; 0x30
    if (hcec->TxXferCount == 0U)
 8103c12:	687b      	ldr	r3, [r7, #4]
 8103c14:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8103c16:	2b00      	cmp	r3, #0
 8103c18:	d107      	bne.n	8103c2a <HAL_CEC_IRQHandler+0xea>
    {
      /* if this is the last byte transmission, set TX End of Message (TXEOM) bit */
      __HAL_CEC_LAST_BYTE_TX_SET(hcec);
 8103c1a:	687b      	ldr	r3, [r7, #4]
 8103c1c:	681b      	ldr	r3, [r3, #0]
 8103c1e:	681a      	ldr	r2, [r3, #0]
 8103c20:	687b      	ldr	r3, [r7, #4]
 8103c22:	681b      	ldr	r3, [r3, #0]
 8103c24:	f042 0204 	orr.w	r2, r2, #4
 8103c28:	601a      	str	r2, [r3, #0]
    }
    /* In all cases transmit the byte */
    hcec->Instance->TXDR = *hcec->pTxBuffPtr;
 8103c2a:	687b      	ldr	r3, [r7, #4]
 8103c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103c2e:	781a      	ldrb	r2, [r3, #0]
 8103c30:	687b      	ldr	r3, [r7, #4]
 8103c32:	681b      	ldr	r3, [r3, #0]
 8103c34:	609a      	str	r2, [r3, #8]
    hcec->pTxBuffPtr++;
 8103c36:	687b      	ldr	r3, [r7, #4]
 8103c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103c3a:	1c5a      	adds	r2, r3, #1
 8103c3c:	687b      	ldr	r3, [r7, #4]
 8103c3e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* clear Tx-Byte request flag */
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXBR);
 8103c40:	687b      	ldr	r3, [r7, #4]
 8103c42:	681b      	ldr	r3, [r3, #0]
 8103c44:	691a      	ldr	r2, [r3, #16]
 8103c46:	687b      	ldr	r3, [r7, #4]
 8103c48:	681b      	ldr	r3, [r3, #0]
 8103c4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8103c4e:	611a      	str	r2, [r3, #16]
  }

  /* CEC TX end interrupt ------------------------------------------------*/
  if ((reg & CEC_FLAG_TXEND) != 0U)
 8103c50:	68fb      	ldr	r3, [r7, #12]
 8103c52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8103c56:	2b00      	cmp	r3, #0
 8103c58:	d014      	beq.n	8103c84 <HAL_CEC_IRQHandler+0x144>
  {
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXEND);
 8103c5a:	687b      	ldr	r3, [r7, #4]
 8103c5c:	681b      	ldr	r3, [r3, #0]
 8103c5e:	691a      	ldr	r2, [r3, #16]
 8103c60:	687b      	ldr	r3, [r7, #4]
 8103c62:	681b      	ldr	r3, [r3, #0]
 8103c64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8103c68:	611a      	str	r2, [r3, #16]

    /* Tx process is ended, restore hcec->gState to Ready */
    hcec->gState = HAL_CEC_STATE_READY;
 8103c6a:	687b      	ldr	r3, [r7, #4]
 8103c6c:	2220      	movs	r2, #32
 8103c6e:	639a      	str	r2, [r3, #56]	; 0x38
    /* Call the Process Unlocked before calling the Tx call back API to give the possibility to
    start again the Transmission under the Tx call back API */
    __HAL_UNLOCK(hcec);
 8103c70:	687b      	ldr	r3, [r7, #4]
 8103c72:	2200      	movs	r2, #0
 8103c74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8103c78:	687b      	ldr	r3, [r7, #4]
 8103c7a:	2200      	movs	r2, #0
 8103c7c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->TxCpltCallback(hcec);
#else
    HAL_CEC_TxCpltCallback(hcec);
 8103c7e:	6878      	ldr	r0, [r7, #4]
 8103c80:	f000 f83b 	bl	8103cfa <HAL_CEC_TxCpltCallback>
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
  }

  /* ----------------------------Rx/Tx Error Management----------------------------------*/
  if ((reg & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE | CEC_ISR_TXUDR | CEC_ISR_TXERR |
 8103c84:	68fa      	ldr	r2, [r7, #12]
 8103c86:	f641 437c 	movw	r3, #7292	; 0x1c7c
 8103c8a:	4013      	ands	r3, r2
 8103c8c:	2b00      	cmp	r3, #0
 8103c8e:	d030      	beq.n	8103cf2 <HAL_CEC_IRQHandler+0x1b2>
              CEC_ISR_TXACKE)) != 0U)
  {
    hcec->ErrorCode = reg;
 8103c90:	687b      	ldr	r3, [r7, #4]
 8103c92:	68fa      	ldr	r2, [r7, #12]
 8103c94:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_CEC_CLEAR_FLAG(hcec, HAL_CEC_ERROR_RXOVR | HAL_CEC_ERROR_BRE | CEC_FLAG_LBPE | CEC_FLAG_SBPE |
 8103c96:	687b      	ldr	r3, [r7, #4]
 8103c98:	681b      	ldr	r3, [r3, #0]
 8103c9a:	691b      	ldr	r3, [r3, #16]
 8103c9c:	687a      	ldr	r2, [r7, #4]
 8103c9e:	6812      	ldr	r2, [r2, #0]
 8103ca0:	f443 53e3 	orr.w	r3, r3, #7264	; 0x1c60
 8103ca4:	f043 031c 	orr.w	r3, r3, #28
 8103ca8:	6113      	str	r3, [r2, #16]
                         HAL_CEC_ERROR_RXACKE | HAL_CEC_ERROR_TXUDR | HAL_CEC_ERROR_TXERR | HAL_CEC_ERROR_TXACKE);


    if ((reg & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE)) != 0U)
 8103caa:	68fb      	ldr	r3, [r7, #12]
 8103cac:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8103cb0:	2b00      	cmp	r3, #0
 8103cb2:	d00e      	beq.n	8103cd2 <HAL_CEC_IRQHandler+0x192>
    {
      hcec->Init.RxBuffer -= hcec->RxXferSize;
 8103cb4:	687b      	ldr	r3, [r7, #4]
 8103cb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8103cb8:	687b      	ldr	r3, [r7, #4]
 8103cba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8103cbc:	425b      	negs	r3, r3
 8103cbe:	441a      	add	r2, r3
 8103cc0:	687b      	ldr	r3, [r7, #4]
 8103cc2:	629a      	str	r2, [r3, #40]	; 0x28
      hcec->RxXferSize = 0U;
 8103cc4:	687b      	ldr	r3, [r7, #4]
 8103cc6:	2200      	movs	r2, #0
 8103cc8:	865a      	strh	r2, [r3, #50]	; 0x32
      hcec->RxState = HAL_CEC_STATE_READY;
 8103cca:	687b      	ldr	r3, [r7, #4]
 8103ccc:	2220      	movs	r2, #32
 8103cce:	63da      	str	r2, [r3, #60]	; 0x3c
 8103cd0:	e00c      	b.n	8103cec <HAL_CEC_IRQHandler+0x1ac>
    }
    else if (((reg & CEC_ISR_ARBLST) == 0U) && ((reg & (CEC_ISR_TXUDR | CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U))
 8103cd2:	68fb      	ldr	r3, [r7, #12]
 8103cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8103cd8:	2b00      	cmp	r3, #0
 8103cda:	d107      	bne.n	8103cec <HAL_CEC_IRQHandler+0x1ac>
 8103cdc:	68fb      	ldr	r3, [r7, #12]
 8103cde:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8103ce2:	2b00      	cmp	r3, #0
 8103ce4:	d002      	beq.n	8103cec <HAL_CEC_IRQHandler+0x1ac>
    {
      /* Set the CEC state ready to be able to start again the process */
      hcec->gState = HAL_CEC_STATE_READY;
 8103ce6:	687b      	ldr	r3, [r7, #4]
 8103ce8:	2220      	movs	r2, #32
 8103cea:	639a      	str	r2, [r3, #56]	; 0x38
    }
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->ErrorCallback(hcec);
#else
    /* Error  Call Back */
    HAL_CEC_ErrorCallback(hcec);
 8103cec:	6878      	ldr	r0, [r7, #4]
 8103cee:	f000 f819 	bl	8103d24 <HAL_CEC_ErrorCallback>
  }
  else
  {
    /* Nothing todo*/
  }
}
 8103cf2:	bf00      	nop
 8103cf4:	3710      	adds	r7, #16
 8103cf6:	46bd      	mov	sp, r7
 8103cf8:	bd80      	pop	{r7, pc}

08103cfa <HAL_CEC_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hcec CEC handle
  * @retval None
  */
__weak void HAL_CEC_TxCpltCallback(CEC_HandleTypeDef *hcec)
{
 8103cfa:	b480      	push	{r7}
 8103cfc:	b083      	sub	sp, #12
 8103cfe:	af00      	add	r7, sp, #0
 8103d00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcec);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_TxCpltCallback can be implemented in the user file
   */
}
 8103d02:	bf00      	nop
 8103d04:	370c      	adds	r7, #12
 8103d06:	46bd      	mov	sp, r7
 8103d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103d0c:	4770      	bx	lr

08103d0e <HAL_CEC_RxCpltCallback>:
  * @param hcec CEC handle
  * @param RxFrameSize Size of frame
  * @retval None
  */
__weak void HAL_CEC_RxCpltCallback(CEC_HandleTypeDef *hcec, uint32_t RxFrameSize)
{
 8103d0e:	b480      	push	{r7}
 8103d10:	b083      	sub	sp, #12
 8103d12:	af00      	add	r7, sp, #0
 8103d14:	6078      	str	r0, [r7, #4]
 8103d16:	6039      	str	r1, [r7, #0]
  UNUSED(hcec);
  UNUSED(RxFrameSize);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_RxCpltCallback can be implemented in the user file
   */
}
 8103d18:	bf00      	nop
 8103d1a:	370c      	adds	r7, #12
 8103d1c:	46bd      	mov	sp, r7
 8103d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103d22:	4770      	bx	lr

08103d24 <HAL_CEC_ErrorCallback>:
  * @brief CEC error callbacks
  * @param hcec CEC handle
  * @retval None
  */
__weak void HAL_CEC_ErrorCallback(CEC_HandleTypeDef *hcec)
{
 8103d24:	b480      	push	{r7}
 8103d26:	b083      	sub	sp, #12
 8103d28:	af00      	add	r7, sp, #0
 8103d2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcec);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_ErrorCallback can be implemented in the user file
   */
}
 8103d2c:	bf00      	nop
 8103d2e:	370c      	adds	r7, #12
 8103d30:	46bd      	mov	sp, r7
 8103d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103d36:	4770      	bx	lr

08103d38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8103d38:	b480      	push	{r7}
 8103d3a:	b085      	sub	sp, #20
 8103d3c:	af00      	add	r7, sp, #0
 8103d3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8103d40:	687b      	ldr	r3, [r7, #4]
 8103d42:	f003 0307 	and.w	r3, r3, #7
 8103d46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8103d48:	4b0c      	ldr	r3, [pc, #48]	; (8103d7c <__NVIC_SetPriorityGrouping+0x44>)
 8103d4a:	68db      	ldr	r3, [r3, #12]
 8103d4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8103d4e:	68ba      	ldr	r2, [r7, #8]
 8103d50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8103d54:	4013      	ands	r3, r2
 8103d56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8103d58:	68fb      	ldr	r3, [r7, #12]
 8103d5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8103d5c:	68bb      	ldr	r3, [r7, #8]
 8103d5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8103d60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8103d64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103d68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8103d6a:	4a04      	ldr	r2, [pc, #16]	; (8103d7c <__NVIC_SetPriorityGrouping+0x44>)
 8103d6c:	68bb      	ldr	r3, [r7, #8]
 8103d6e:	60d3      	str	r3, [r2, #12]
}
 8103d70:	bf00      	nop
 8103d72:	3714      	adds	r7, #20
 8103d74:	46bd      	mov	sp, r7
 8103d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103d7a:	4770      	bx	lr
 8103d7c:	e000ed00 	.word	0xe000ed00

08103d80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8103d80:	b480      	push	{r7}
 8103d82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8103d84:	4b04      	ldr	r3, [pc, #16]	; (8103d98 <__NVIC_GetPriorityGrouping+0x18>)
 8103d86:	68db      	ldr	r3, [r3, #12]
 8103d88:	0a1b      	lsrs	r3, r3, #8
 8103d8a:	f003 0307 	and.w	r3, r3, #7
}
 8103d8e:	4618      	mov	r0, r3
 8103d90:	46bd      	mov	sp, r7
 8103d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103d96:	4770      	bx	lr
 8103d98:	e000ed00 	.word	0xe000ed00

08103d9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8103d9c:	b480      	push	{r7}
 8103d9e:	b083      	sub	sp, #12
 8103da0:	af00      	add	r7, sp, #0
 8103da2:	4603      	mov	r3, r0
 8103da4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103da6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103daa:	2b00      	cmp	r3, #0
 8103dac:	db0b      	blt.n	8103dc6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8103dae:	88fb      	ldrh	r3, [r7, #6]
 8103db0:	f003 021f 	and.w	r2, r3, #31
 8103db4:	4907      	ldr	r1, [pc, #28]	; (8103dd4 <__NVIC_EnableIRQ+0x38>)
 8103db6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103dba:	095b      	lsrs	r3, r3, #5
 8103dbc:	2001      	movs	r0, #1
 8103dbe:	fa00 f202 	lsl.w	r2, r0, r2
 8103dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8103dc6:	bf00      	nop
 8103dc8:	370c      	adds	r7, #12
 8103dca:	46bd      	mov	sp, r7
 8103dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103dd0:	4770      	bx	lr
 8103dd2:	bf00      	nop
 8103dd4:	e000e100 	.word	0xe000e100

08103dd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8103dd8:	b480      	push	{r7}
 8103dda:	b083      	sub	sp, #12
 8103ddc:	af00      	add	r7, sp, #0
 8103dde:	4603      	mov	r3, r0
 8103de0:	6039      	str	r1, [r7, #0]
 8103de2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103de4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103de8:	2b00      	cmp	r3, #0
 8103dea:	db0a      	blt.n	8103e02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103dec:	683b      	ldr	r3, [r7, #0]
 8103dee:	b2da      	uxtb	r2, r3
 8103df0:	490c      	ldr	r1, [pc, #48]	; (8103e24 <__NVIC_SetPriority+0x4c>)
 8103df2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103df6:	0112      	lsls	r2, r2, #4
 8103df8:	b2d2      	uxtb	r2, r2
 8103dfa:	440b      	add	r3, r1
 8103dfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8103e00:	e00a      	b.n	8103e18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103e02:	683b      	ldr	r3, [r7, #0]
 8103e04:	b2da      	uxtb	r2, r3
 8103e06:	4908      	ldr	r1, [pc, #32]	; (8103e28 <__NVIC_SetPriority+0x50>)
 8103e08:	88fb      	ldrh	r3, [r7, #6]
 8103e0a:	f003 030f 	and.w	r3, r3, #15
 8103e0e:	3b04      	subs	r3, #4
 8103e10:	0112      	lsls	r2, r2, #4
 8103e12:	b2d2      	uxtb	r2, r2
 8103e14:	440b      	add	r3, r1
 8103e16:	761a      	strb	r2, [r3, #24]
}
 8103e18:	bf00      	nop
 8103e1a:	370c      	adds	r7, #12
 8103e1c:	46bd      	mov	sp, r7
 8103e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103e22:	4770      	bx	lr
 8103e24:	e000e100 	.word	0xe000e100
 8103e28:	e000ed00 	.word	0xe000ed00

08103e2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8103e2c:	b480      	push	{r7}
 8103e2e:	b089      	sub	sp, #36	; 0x24
 8103e30:	af00      	add	r7, sp, #0
 8103e32:	60f8      	str	r0, [r7, #12]
 8103e34:	60b9      	str	r1, [r7, #8]
 8103e36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8103e38:	68fb      	ldr	r3, [r7, #12]
 8103e3a:	f003 0307 	and.w	r3, r3, #7
 8103e3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8103e40:	69fb      	ldr	r3, [r7, #28]
 8103e42:	f1c3 0307 	rsb	r3, r3, #7
 8103e46:	2b04      	cmp	r3, #4
 8103e48:	bf28      	it	cs
 8103e4a:	2304      	movcs	r3, #4
 8103e4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8103e4e:	69fb      	ldr	r3, [r7, #28]
 8103e50:	3304      	adds	r3, #4
 8103e52:	2b06      	cmp	r3, #6
 8103e54:	d902      	bls.n	8103e5c <NVIC_EncodePriority+0x30>
 8103e56:	69fb      	ldr	r3, [r7, #28]
 8103e58:	3b03      	subs	r3, #3
 8103e5a:	e000      	b.n	8103e5e <NVIC_EncodePriority+0x32>
 8103e5c:	2300      	movs	r3, #0
 8103e5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8103e60:	f04f 32ff 	mov.w	r2, #4294967295
 8103e64:	69bb      	ldr	r3, [r7, #24]
 8103e66:	fa02 f303 	lsl.w	r3, r2, r3
 8103e6a:	43da      	mvns	r2, r3
 8103e6c:	68bb      	ldr	r3, [r7, #8]
 8103e6e:	401a      	ands	r2, r3
 8103e70:	697b      	ldr	r3, [r7, #20]
 8103e72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8103e74:	f04f 31ff 	mov.w	r1, #4294967295
 8103e78:	697b      	ldr	r3, [r7, #20]
 8103e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8103e7e:	43d9      	mvns	r1, r3
 8103e80:	687b      	ldr	r3, [r7, #4]
 8103e82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8103e84:	4313      	orrs	r3, r2
         );
}
 8103e86:	4618      	mov	r0, r3
 8103e88:	3724      	adds	r7, #36	; 0x24
 8103e8a:	46bd      	mov	sp, r7
 8103e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103e90:	4770      	bx	lr
	...

08103e94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8103e94:	b580      	push	{r7, lr}
 8103e96:	b082      	sub	sp, #8
 8103e98:	af00      	add	r7, sp, #0
 8103e9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8103e9c:	687b      	ldr	r3, [r7, #4]
 8103e9e:	3b01      	subs	r3, #1
 8103ea0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8103ea4:	d301      	bcc.n	8103eaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8103ea6:	2301      	movs	r3, #1
 8103ea8:	e00f      	b.n	8103eca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8103eaa:	4a0a      	ldr	r2, [pc, #40]	; (8103ed4 <SysTick_Config+0x40>)
 8103eac:	687b      	ldr	r3, [r7, #4]
 8103eae:	3b01      	subs	r3, #1
 8103eb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8103eb2:	210f      	movs	r1, #15
 8103eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8103eb8:	f7ff ff8e 	bl	8103dd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8103ebc:	4b05      	ldr	r3, [pc, #20]	; (8103ed4 <SysTick_Config+0x40>)
 8103ebe:	2200      	movs	r2, #0
 8103ec0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8103ec2:	4b04      	ldr	r3, [pc, #16]	; (8103ed4 <SysTick_Config+0x40>)
 8103ec4:	2207      	movs	r2, #7
 8103ec6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8103ec8:	2300      	movs	r3, #0
}
 8103eca:	4618      	mov	r0, r3
 8103ecc:	3708      	adds	r7, #8
 8103ece:	46bd      	mov	sp, r7
 8103ed0:	bd80      	pop	{r7, pc}
 8103ed2:	bf00      	nop
 8103ed4:	e000e010 	.word	0xe000e010

08103ed8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8103ed8:	b580      	push	{r7, lr}
 8103eda:	b082      	sub	sp, #8
 8103edc:	af00      	add	r7, sp, #0
 8103ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8103ee0:	6878      	ldr	r0, [r7, #4]
 8103ee2:	f7ff ff29 	bl	8103d38 <__NVIC_SetPriorityGrouping>
}
 8103ee6:	bf00      	nop
 8103ee8:	3708      	adds	r7, #8
 8103eea:	46bd      	mov	sp, r7
 8103eec:	bd80      	pop	{r7, pc}

08103eee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8103eee:	b580      	push	{r7, lr}
 8103ef0:	b086      	sub	sp, #24
 8103ef2:	af00      	add	r7, sp, #0
 8103ef4:	4603      	mov	r3, r0
 8103ef6:	60b9      	str	r1, [r7, #8]
 8103ef8:	607a      	str	r2, [r7, #4]
 8103efa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8103efc:	f7ff ff40 	bl	8103d80 <__NVIC_GetPriorityGrouping>
 8103f00:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8103f02:	687a      	ldr	r2, [r7, #4]
 8103f04:	68b9      	ldr	r1, [r7, #8]
 8103f06:	6978      	ldr	r0, [r7, #20]
 8103f08:	f7ff ff90 	bl	8103e2c <NVIC_EncodePriority>
 8103f0c:	4602      	mov	r2, r0
 8103f0e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8103f12:	4611      	mov	r1, r2
 8103f14:	4618      	mov	r0, r3
 8103f16:	f7ff ff5f 	bl	8103dd8 <__NVIC_SetPriority>
}
 8103f1a:	bf00      	nop
 8103f1c:	3718      	adds	r7, #24
 8103f1e:	46bd      	mov	sp, r7
 8103f20:	bd80      	pop	{r7, pc}

08103f22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8103f22:	b580      	push	{r7, lr}
 8103f24:	b082      	sub	sp, #8
 8103f26:	af00      	add	r7, sp, #0
 8103f28:	4603      	mov	r3, r0
 8103f2a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8103f2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103f30:	4618      	mov	r0, r3
 8103f32:	f7ff ff33 	bl	8103d9c <__NVIC_EnableIRQ>
}
 8103f36:	bf00      	nop
 8103f38:	3708      	adds	r7, #8
 8103f3a:	46bd      	mov	sp, r7
 8103f3c:	bd80      	pop	{r7, pc}

08103f3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8103f3e:	b580      	push	{r7, lr}
 8103f40:	b082      	sub	sp, #8
 8103f42:	af00      	add	r7, sp, #0
 8103f44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8103f46:	6878      	ldr	r0, [r7, #4]
 8103f48:	f7ff ffa4 	bl	8103e94 <SysTick_Config>
 8103f4c:	4603      	mov	r3, r0
}
 8103f4e:	4618      	mov	r0, r3
 8103f50:	3708      	adds	r7, #8
 8103f52:	46bd      	mov	sp, r7
 8103f54:	bd80      	pop	{r7, pc}
	...

08103f58 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8103f58:	b480      	push	{r7}
 8103f5a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8103f5c:	4b07      	ldr	r3, [pc, #28]	; (8103f7c <HAL_GetCurrentCPUID+0x24>)
 8103f5e:	681b      	ldr	r3, [r3, #0]
 8103f60:	091b      	lsrs	r3, r3, #4
 8103f62:	f003 030f 	and.w	r3, r3, #15
 8103f66:	2b07      	cmp	r3, #7
 8103f68:	d101      	bne.n	8103f6e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8103f6a:	2303      	movs	r3, #3
 8103f6c:	e000      	b.n	8103f70 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8103f6e:	2301      	movs	r3, #1
  }
}
 8103f70:	4618      	mov	r0, r3
 8103f72:	46bd      	mov	sp, r7
 8103f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103f78:	4770      	bx	lr
 8103f7a:	bf00      	nop
 8103f7c:	e000ed00 	.word	0xe000ed00

08103f80 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8103f80:	b580      	push	{r7, lr}
 8103f82:	b086      	sub	sp, #24
 8103f84:	af00      	add	r7, sp, #0
 8103f86:	6078      	str	r0, [r7, #4]
  __IO uint32_t               *channelCounterPtr;
  DFSDM_Channel_HandleTypeDef **channelHandleTable;
  DFSDM_Channel_TypeDef       *channel0Instance;

  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 8103f88:	687b      	ldr	r3, [r7, #4]
 8103f8a:	2b00      	cmp	r3, #0
 8103f8c:	d101      	bne.n	8103f92 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8103f8e:	2301      	movs	r3, #1
 8103f90:	e0b4      	b.n	81040fc <HAL_DFSDM_ChannelInit+0x17c>
    channelCounterPtr  = &v_dfsdm2ChannelCounter;
    channelHandleTable = a_dfsdm2ChannelHandle;
    channel0Instance   = DFSDM2_Channel0;
  }
#else /* DFSDM2_Channel0 */
  channelCounterPtr  = &v_dfsdm1ChannelCounter;
 8103f92:	4b5c      	ldr	r3, [pc, #368]	; (8104104 <HAL_DFSDM_ChannelInit+0x184>)
 8103f94:	617b      	str	r3, [r7, #20]
  channelHandleTable = a_dfsdm1ChannelHandle;
 8103f96:	4b5c      	ldr	r3, [pc, #368]	; (8104108 <HAL_DFSDM_ChannelInit+0x188>)
 8103f98:	613b      	str	r3, [r7, #16]
  channel0Instance   = DFSDM1_Channel0;
 8103f9a:	4b5c      	ldr	r3, [pc, #368]	; (810410c <HAL_DFSDM_ChannelInit+0x18c>)
 8103f9c:	60fb      	str	r3, [r7, #12]
#endif /* DFSDM2_Channel0 */

  /* Check that channel has not been already initialized */
  if (channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8103f9e:	687b      	ldr	r3, [r7, #4]
 8103fa0:	681b      	ldr	r3, [r3, #0]
 8103fa2:	4618      	mov	r0, r3
 8103fa4:	f000 f8b4 	bl	8104110 <DFSDM_GetChannelFromInstance>
 8103fa8:	4603      	mov	r3, r0
 8103faa:	009b      	lsls	r3, r3, #2
 8103fac:	693a      	ldr	r2, [r7, #16]
 8103fae:	4413      	add	r3, r2
 8103fb0:	681b      	ldr	r3, [r3, #0]
 8103fb2:	2b00      	cmp	r3, #0
 8103fb4:	d001      	beq.n	8103fba <HAL_DFSDM_ChannelInit+0x3a>
  {
    return HAL_ERROR;
 8103fb6:	2301      	movs	r3, #1
 8103fb8:	e0a0      	b.n	81040fc <HAL_DFSDM_ChannelInit+0x17c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8103fba:	6878      	ldr	r0, [r7, #4]
 8103fbc:	f7fd faa0 	bl	8101500 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  (*channelCounterPtr)++;
 8103fc0:	697b      	ldr	r3, [r7, #20]
 8103fc2:	681b      	ldr	r3, [r3, #0]
 8103fc4:	1c5a      	adds	r2, r3, #1
 8103fc6:	697b      	ldr	r3, [r7, #20]
 8103fc8:	601a      	str	r2, [r3, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(*channelCounterPtr == 1U)
 8103fca:	697b      	ldr	r3, [r7, #20]
 8103fcc:	681b      	ldr	r3, [r3, #0]
 8103fce:	2b01      	cmp	r3, #1
 8103fd0:	d125      	bne.n	810401e <HAL_DFSDM_ChannelInit+0x9e>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8103fd2:	68fb      	ldr	r3, [r7, #12]
 8103fd4:	681b      	ldr	r3, [r3, #0]
 8103fd6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8103fda:	68fb      	ldr	r3, [r7, #12]
 8103fdc:	601a      	str	r2, [r3, #0]
    channel0Instance->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8103fde:	68fb      	ldr	r3, [r7, #12]
 8103fe0:	681a      	ldr	r2, [r3, #0]
 8103fe2:	687b      	ldr	r3, [r7, #4]
 8103fe4:	689b      	ldr	r3, [r3, #8]
 8103fe6:	431a      	orrs	r2, r3
 8103fe8:	68fb      	ldr	r3, [r7, #12]
 8103fea:	601a      	str	r2, [r3, #0]

    /* Reset clock divider */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8103fec:	68fb      	ldr	r3, [r7, #12]
 8103fee:	681b      	ldr	r3, [r3, #0]
 8103ff0:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8103ff4:	68fb      	ldr	r3, [r7, #12]
 8103ff6:	601a      	str	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8103ff8:	687b      	ldr	r3, [r7, #4]
 8103ffa:	791b      	ldrb	r3, [r3, #4]
 8103ffc:	2b01      	cmp	r3, #1
 8103ffe:	d108      	bne.n	8104012 <HAL_DFSDM_ChannelInit+0x92>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      channel0Instance->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8104000:	68fb      	ldr	r3, [r7, #12]
 8104002:	681a      	ldr	r2, [r3, #0]
 8104004:	687b      	ldr	r3, [r7, #4]
 8104006:	68db      	ldr	r3, [r3, #12]
 8104008:	3b01      	subs	r3, #1
 810400a:	041b      	lsls	r3, r3, #16
 810400c:	431a      	orrs	r2, r3
 810400e:	68fb      	ldr	r3, [r7, #12]
 8104010:	601a      	str	r2, [r3, #0]
                                              DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    channel0Instance->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8104012:	68fb      	ldr	r3, [r7, #12]
 8104014:	681b      	ldr	r3, [r3, #0]
 8104016:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 810401a:	68fb      	ldr	r3, [r7, #12]
 810401c:	601a      	str	r2, [r3, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 810401e:	687b      	ldr	r3, [r7, #4]
 8104020:	681b      	ldr	r3, [r3, #0]
 8104022:	681a      	ldr	r2, [r3, #0]
 8104024:	687b      	ldr	r3, [r7, #4]
 8104026:	681b      	ldr	r3, [r3, #0]
 8104028:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 810402c:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 810402e:	687b      	ldr	r3, [r7, #4]
 8104030:	681b      	ldr	r3, [r3, #0]
 8104032:	6819      	ldr	r1, [r3, #0]
 8104034:	687b      	ldr	r3, [r7, #4]
 8104036:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8104038:	687b      	ldr	r3, [r7, #4]
 810403a:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 810403c:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 810403e:	687b      	ldr	r3, [r7, #4]
 8104040:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8104042:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8104044:	687b      	ldr	r3, [r7, #4]
 8104046:	681b      	ldr	r3, [r3, #0]
 8104048:	430a      	orrs	r2, r1
 810404a:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 810404c:	687b      	ldr	r3, [r7, #4]
 810404e:	681b      	ldr	r3, [r3, #0]
 8104050:	681a      	ldr	r2, [r3, #0]
 8104052:	687b      	ldr	r3, [r7, #4]
 8104054:	681b      	ldr	r3, [r3, #0]
 8104056:	f022 020f 	bic.w	r2, r2, #15
 810405a:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 810405c:	687b      	ldr	r3, [r7, #4]
 810405e:	681b      	ldr	r3, [r3, #0]
 8104060:	6819      	ldr	r1, [r3, #0]
 8104062:	687b      	ldr	r3, [r7, #4]
 8104064:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8104066:	687b      	ldr	r3, [r7, #4]
 8104068:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 810406a:	431a      	orrs	r2, r3
 810406c:	687b      	ldr	r3, [r7, #4]
 810406e:	681b      	ldr	r3, [r3, #0]
 8104070:	430a      	orrs	r2, r1
 8104072:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8104074:	687b      	ldr	r3, [r7, #4]
 8104076:	681b      	ldr	r3, [r3, #0]
 8104078:	689a      	ldr	r2, [r3, #8]
 810407a:	687b      	ldr	r3, [r7, #4]
 810407c:	681b      	ldr	r3, [r3, #0]
 810407e:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8104082:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8104084:	687b      	ldr	r3, [r7, #4]
 8104086:	681b      	ldr	r3, [r3, #0]
 8104088:	6899      	ldr	r1, [r3, #8]
 810408a:	687b      	ldr	r3, [r7, #4]
 810408c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 810408e:	687b      	ldr	r3, [r7, #4]
 8104090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104092:	3b01      	subs	r3, #1
 8104094:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8104096:	431a      	orrs	r2, r3
 8104098:	687b      	ldr	r3, [r7, #4]
 810409a:	681b      	ldr	r3, [r3, #0]
 810409c:	430a      	orrs	r2, r1
 810409e:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 81040a0:	687b      	ldr	r3, [r7, #4]
 81040a2:	681b      	ldr	r3, [r3, #0]
 81040a4:	685a      	ldr	r2, [r3, #4]
 81040a6:	687b      	ldr	r3, [r7, #4]
 81040a8:	681b      	ldr	r3, [r3, #0]
 81040aa:	f002 0207 	and.w	r2, r2, #7
 81040ae:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 81040b0:	687b      	ldr	r3, [r7, #4]
 81040b2:	681b      	ldr	r3, [r3, #0]
 81040b4:	6859      	ldr	r1, [r3, #4]
 81040b6:	687b      	ldr	r3, [r7, #4]
 81040b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81040ba:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 81040bc:	687b      	ldr	r3, [r7, #4]
 81040be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81040c0:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 81040c2:	431a      	orrs	r2, r3
 81040c4:	687b      	ldr	r3, [r7, #4]
 81040c6:	681b      	ldr	r3, [r3, #0]
 81040c8:	430a      	orrs	r2, r1
 81040ca:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 81040cc:	687b      	ldr	r3, [r7, #4]
 81040ce:	681b      	ldr	r3, [r3, #0]
 81040d0:	681a      	ldr	r2, [r3, #0]
 81040d2:	687b      	ldr	r3, [r7, #4]
 81040d4:	681b      	ldr	r3, [r3, #0]
 81040d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 81040da:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 81040dc:	687b      	ldr	r3, [r7, #4]
 81040de:	2201      	movs	r2, #1
 81040e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 81040e4:	687b      	ldr	r3, [r7, #4]
 81040e6:	681b      	ldr	r3, [r3, #0]
 81040e8:	4618      	mov	r0, r3
 81040ea:	f000 f811 	bl	8104110 <DFSDM_GetChannelFromInstance>
 81040ee:	4603      	mov	r3, r0
 81040f0:	009b      	lsls	r3, r3, #2
 81040f2:	693a      	ldr	r2, [r7, #16]
 81040f4:	4413      	add	r3, r2
 81040f6:	687a      	ldr	r2, [r7, #4]
 81040f8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 81040fa:	2300      	movs	r3, #0
}
 81040fc:	4618      	mov	r0, r3
 81040fe:	3718      	adds	r7, #24
 8104100:	46bd      	mov	sp, r7
 8104102:	bd80      	pop	{r7, pc}
 8104104:	10000100 	.word	0x10000100
 8104108:	10000104 	.word	0x10000104
 810410c:	40017000 	.word	0x40017000

08104110 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef* Instance)
{
 8104110:	b480      	push	{r7}
 8104112:	b085      	sub	sp, #20
 8104114:	af00      	add	r7, sp, #0
 8104116:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 8104118:	687b      	ldr	r3, [r7, #4]
 810411a:	4a1c      	ldr	r2, [pc, #112]	; (810418c <DFSDM_GetChannelFromInstance+0x7c>)
 810411c:	4293      	cmp	r3, r2
 810411e:	d102      	bne.n	8104126 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8104120:	2300      	movs	r3, #0
 8104122:	60fb      	str	r3, [r7, #12]
 8104124:	e02b      	b.n	810417e <DFSDM_GetChannelFromInstance+0x6e>
  else if (Instance == DFSDM2_Channel1)
  {
    channel = 1;
  }
#endif /* DFSDM2_Channel0 */
  else if(Instance == DFSDM1_Channel1)
 8104126:	687b      	ldr	r3, [r7, #4]
 8104128:	4a19      	ldr	r2, [pc, #100]	; (8104190 <DFSDM_GetChannelFromInstance+0x80>)
 810412a:	4293      	cmp	r3, r2
 810412c:	d102      	bne.n	8104134 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 810412e:	2301      	movs	r3, #1
 8104130:	60fb      	str	r3, [r7, #12]
 8104132:	e024      	b.n	810417e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel2)
 8104134:	687b      	ldr	r3, [r7, #4]
 8104136:	4a17      	ldr	r2, [pc, #92]	; (8104194 <DFSDM_GetChannelFromInstance+0x84>)
 8104138:	4293      	cmp	r3, r2
 810413a:	d102      	bne.n	8104142 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 810413c:	2302      	movs	r3, #2
 810413e:	60fb      	str	r3, [r7, #12]
 8104140:	e01d      	b.n	810417e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel3)
 8104142:	687b      	ldr	r3, [r7, #4]
 8104144:	4a14      	ldr	r2, [pc, #80]	; (8104198 <DFSDM_GetChannelFromInstance+0x88>)
 8104146:	4293      	cmp	r3, r2
 8104148:	d102      	bne.n	8104150 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 3;
 810414a:	2303      	movs	r3, #3
 810414c:	60fb      	str	r3, [r7, #12]
 810414e:	e016      	b.n	810417e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel4)
 8104150:	687b      	ldr	r3, [r7, #4]
 8104152:	4a12      	ldr	r2, [pc, #72]	; (810419c <DFSDM_GetChannelFromInstance+0x8c>)
 8104154:	4293      	cmp	r3, r2
 8104156:	d102      	bne.n	810415e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 4;
 8104158:	2304      	movs	r3, #4
 810415a:	60fb      	str	r3, [r7, #12]
 810415c:	e00f      	b.n	810417e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel5)
 810415e:	687b      	ldr	r3, [r7, #4]
 8104160:	4a0f      	ldr	r2, [pc, #60]	; (81041a0 <DFSDM_GetChannelFromInstance+0x90>)
 8104162:	4293      	cmp	r3, r2
 8104164:	d102      	bne.n	810416c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 5;
 8104166:	2305      	movs	r3, #5
 8104168:	60fb      	str	r3, [r7, #12]
 810416a:	e008      	b.n	810417e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel6)
 810416c:	687b      	ldr	r3, [r7, #4]
 810416e:	4a0d      	ldr	r2, [pc, #52]	; (81041a4 <DFSDM_GetChannelFromInstance+0x94>)
 8104170:	4293      	cmp	r3, r2
 8104172:	d102      	bne.n	810417a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 6;
 8104174:	2306      	movs	r3, #6
 8104176:	60fb      	str	r3, [r7, #12]
 8104178:	e001      	b.n	810417e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else /* DFSDM1_Channel7 */
  {
    channel = 7;
 810417a:	2307      	movs	r3, #7
 810417c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 810417e:	68fb      	ldr	r3, [r7, #12]
}
 8104180:	4618      	mov	r0, r3
 8104182:	3714      	adds	r7, #20
 8104184:	46bd      	mov	sp, r7
 8104186:	f85d 7b04 	ldr.w	r7, [sp], #4
 810418a:	4770      	bx	lr
 810418c:	40017000 	.word	0x40017000
 8104190:	40017020 	.word	0x40017020
 8104194:	40017040 	.word	0x40017040
 8104198:	40017060 	.word	0x40017060
 810419c:	40017080 	.word	0x40017080
 81041a0:	400170a0 	.word	0x400170a0
 81041a4:	400170c0 	.word	0x400170c0

081041a8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 81041a8:	b580      	push	{r7, lr}
 81041aa:	b084      	sub	sp, #16
 81041ac:	af00      	add	r7, sp, #0
 81041ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 81041b0:	687b      	ldr	r3, [r7, #4]
 81041b2:	2b00      	cmp	r3, #0
 81041b4:	d101      	bne.n	81041ba <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 81041b6:	2301      	movs	r3, #1
 81041b8:	e0c8      	b.n	810434c <HAL_ETH_Init+0x1a4>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 81041ba:	687b      	ldr	r3, [r7, #4]
 81041bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81041be:	2b00      	cmp	r3, #0
 81041c0:	d102      	bne.n	81041c8 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 81041c2:	6878      	ldr	r0, [r7, #4]
 81041c4:	f7fd fa54 	bl	8101670 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 81041c8:	687b      	ldr	r3, [r7, #4]
 81041ca:	2223      	movs	r2, #35	; 0x23
 81041cc:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81041ce:	4b61      	ldr	r3, [pc, #388]	; (8104354 <HAL_ETH_Init+0x1ac>)
 81041d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81041d4:	4a5f      	ldr	r2, [pc, #380]	; (8104354 <HAL_ETH_Init+0x1ac>)
 81041d6:	f043 0302 	orr.w	r3, r3, #2
 81041da:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81041de:	4b5d      	ldr	r3, [pc, #372]	; (8104354 <HAL_ETH_Init+0x1ac>)
 81041e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81041e4:	f003 0302 	and.w	r3, r3, #2
 81041e8:	60bb      	str	r3, [r7, #8]
 81041ea:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 81041ec:	687b      	ldr	r3, [r7, #4]
 81041ee:	7a1b      	ldrb	r3, [r3, #8]
 81041f0:	2b00      	cmp	r3, #0
 81041f2:	d103      	bne.n	81041fc <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 81041f4:	2000      	movs	r0, #0
 81041f6:	f7fe fb89 	bl	810290c <HAL_SYSCFG_ETHInterfaceSelect>
 81041fa:	e003      	b.n	8104204 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 81041fc:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8104200:	f7fe fb84 	bl	810290c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8104204:	687b      	ldr	r3, [r7, #4]
 8104206:	681b      	ldr	r3, [r3, #0]
 8104208:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810420c:	681a      	ldr	r2, [r3, #0]
 810420e:	687b      	ldr	r3, [r7, #4]
 8104210:	681b      	ldr	r3, [r3, #0]
 8104212:	f042 0201 	orr.w	r2, r2, #1
 8104216:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810421a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 810421c:	f7fe fb3a 	bl	8102894 <HAL_GetTick>
 8104220:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8104222:	e00f      	b.n	8104244 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8104224:	f7fe fb36 	bl	8102894 <HAL_GetTick>
 8104228:	4602      	mov	r2, r0
 810422a:	68fb      	ldr	r3, [r7, #12]
 810422c:	1ad3      	subs	r3, r2, r3
 810422e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8104232:	d907      	bls.n	8104244 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8104234:	687b      	ldr	r3, [r7, #4]
 8104236:	2204      	movs	r2, #4
 8104238:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 810423a:	687b      	ldr	r3, [r7, #4]
 810423c:	22e0      	movs	r2, #224	; 0xe0
 810423e:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 8104240:	2301      	movs	r3, #1
 8104242:	e083      	b.n	810434c <HAL_ETH_Init+0x1a4>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8104244:	687b      	ldr	r3, [r7, #4]
 8104246:	681b      	ldr	r3, [r3, #0]
 8104248:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810424c:	681b      	ldr	r3, [r3, #0]
 810424e:	f003 0301 	and.w	r3, r3, #1
 8104252:	2b00      	cmp	r3, #0
 8104254:	d1e6      	bne.n	8104224 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8104256:	6878      	ldr	r0, [r7, #4]
 8104258:	f000 fac0 	bl	81047dc <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 810425c:	f001 f990 	bl	8105580 <HAL_RCC_GetHCLKFreq>
 8104260:	4603      	mov	r3, r0
 8104262:	4a3d      	ldr	r2, [pc, #244]	; (8104358 <HAL_ETH_Init+0x1b0>)
 8104264:	fba2 2303 	umull	r2, r3, r2, r3
 8104268:	0c9a      	lsrs	r2, r3, #18
 810426a:	687b      	ldr	r3, [r7, #4]
 810426c:	681b      	ldr	r3, [r3, #0]
 810426e:	3a01      	subs	r2, #1
 8104270:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8104274:	6878      	ldr	r0, [r7, #4]
 8104276:	f000 fa13 	bl	81046a0 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 810427a:	687b      	ldr	r3, [r7, #4]
 810427c:	681b      	ldr	r3, [r3, #0]
 810427e:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8104282:	681b      	ldr	r3, [r3, #0]
 8104284:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8104288:	687b      	ldr	r3, [r7, #4]
 810428a:	681b      	ldr	r3, [r3, #0]
 810428c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8104290:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8104294:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8104296:	687b      	ldr	r3, [r7, #4]
 8104298:	695b      	ldr	r3, [r3, #20]
 810429a:	f003 0303 	and.w	r3, r3, #3
 810429e:	2b00      	cmp	r3, #0
 81042a0:	d007      	beq.n	81042b2 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 81042a2:	687b      	ldr	r3, [r7, #4]
 81042a4:	2201      	movs	r2, #1
 81042a6:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 81042a8:	687b      	ldr	r3, [r7, #4]
 81042aa:	22e0      	movs	r2, #224	; 0xe0
 81042ac:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 81042ae:	2301      	movs	r3, #1
 81042b0:	e04c      	b.n	810434c <HAL_ETH_Init+0x1a4>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 81042b2:	687b      	ldr	r3, [r7, #4]
 81042b4:	681b      	ldr	r3, [r3, #0]
 81042b6:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81042ba:	3308      	adds	r3, #8
 81042bc:	681b      	ldr	r3, [r3, #0]
 81042be:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 81042c2:	f023 037e 	bic.w	r3, r3, #126	; 0x7e
 81042c6:	687a      	ldr	r2, [r7, #4]
 81042c8:	6952      	ldr	r2, [r2, #20]
 81042ca:	0052      	lsls	r2, r2, #1
 81042cc:	6879      	ldr	r1, [r7, #4]
 81042ce:	6809      	ldr	r1, [r1, #0]
 81042d0:	431a      	orrs	r2, r3
 81042d2:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 81042d6:	3308      	adds	r3, #8
 81042d8:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 81042da:	6878      	ldr	r0, [r7, #4]
 81042dc:	f000 fad6 	bl	810488c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 81042e0:	6878      	ldr	r0, [r7, #4]
 81042e2:	f000 fb1a 	bl	810491a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 81042e6:	687b      	ldr	r3, [r7, #4]
 81042e8:	685b      	ldr	r3, [r3, #4]
 81042ea:	3305      	adds	r3, #5
 81042ec:	781b      	ldrb	r3, [r3, #0]
 81042ee:	021a      	lsls	r2, r3, #8
 81042f0:	687b      	ldr	r3, [r7, #4]
 81042f2:	685b      	ldr	r3, [r3, #4]
 81042f4:	3304      	adds	r3, #4
 81042f6:	781b      	ldrb	r3, [r3, #0]
 81042f8:	4619      	mov	r1, r3
 81042fa:	687b      	ldr	r3, [r7, #4]
 81042fc:	681b      	ldr	r3, [r3, #0]
 81042fe:	430a      	orrs	r2, r1
 8104300:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8104304:	687b      	ldr	r3, [r7, #4]
 8104306:	685b      	ldr	r3, [r3, #4]
 8104308:	3303      	adds	r3, #3
 810430a:	781b      	ldrb	r3, [r3, #0]
 810430c:	061a      	lsls	r2, r3, #24
 810430e:	687b      	ldr	r3, [r7, #4]
 8104310:	685b      	ldr	r3, [r3, #4]
 8104312:	3302      	adds	r3, #2
 8104314:	781b      	ldrb	r3, [r3, #0]
 8104316:	041b      	lsls	r3, r3, #16
 8104318:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 810431a:	687b      	ldr	r3, [r7, #4]
 810431c:	685b      	ldr	r3, [r3, #4]
 810431e:	3301      	adds	r3, #1
 8104320:	781b      	ldrb	r3, [r3, #0]
 8104322:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8104324:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8104326:	687b      	ldr	r3, [r7, #4]
 8104328:	685b      	ldr	r3, [r3, #4]
 810432a:	781b      	ldrb	r3, [r3, #0]
 810432c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 810432e:	687b      	ldr	r3, [r7, #4]
 8104330:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8104332:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8104334:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8104338:	687b      	ldr	r3, [r7, #4]
 810433a:	2200      	movs	r2, #0
 810433c:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 810433e:	687b      	ldr	r3, [r7, #4]
 8104340:	2210      	movs	r2, #16
 8104342:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 8104344:	687b      	ldr	r3, [r7, #4]
 8104346:	2210      	movs	r2, #16
 8104348:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 810434a:	2300      	movs	r3, #0
}
 810434c:	4618      	mov	r0, r3
 810434e:	3710      	adds	r7, #16
 8104350:	46bd      	mov	sp, r7
 8104352:	bd80      	pop	{r7, pc}
 8104354:	58024400 	.word	0x58024400
 8104358:	431bde83 	.word	0x431bde83

0810435c <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 810435c:	b480      	push	{r7}
 810435e:	b085      	sub	sp, #20
 8104360:	af00      	add	r7, sp, #0
 8104362:	6078      	str	r0, [r7, #4]
 8104364:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8104366:	683b      	ldr	r3, [r7, #0]
 8104368:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 810436a:	683b      	ldr	r3, [r7, #0]
 810436c:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 810436e:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8104370:	683b      	ldr	r3, [r7, #0]
 8104372:	791b      	ldrb	r3, [r3, #4]
 8104374:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8104376:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8104378:	683b      	ldr	r3, [r7, #0]
 810437a:	7b1b      	ldrb	r3, [r3, #12]
 810437c:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 810437e:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8104380:	683b      	ldr	r3, [r7, #0]
 8104382:	7b5b      	ldrb	r3, [r3, #13]
 8104384:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8104386:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8104388:	683b      	ldr	r3, [r7, #0]
 810438a:	7b9b      	ldrb	r3, [r3, #14]
 810438c:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 810438e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8104390:	683b      	ldr	r3, [r7, #0]
 8104392:	7bdb      	ldrb	r3, [r3, #15]
 8104394:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8104396:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8104398:	683a      	ldr	r2, [r7, #0]
 810439a:	7c12      	ldrb	r2, [r2, #16]
 810439c:	2a00      	cmp	r2, #0
 810439e:	d102      	bne.n	81043a6 <ETH_SetMACConfig+0x4a>
 81043a0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 81043a4:	e000      	b.n	81043a8 <ETH_SetMACConfig+0x4c>
 81043a6:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 81043a8:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 81043aa:	683a      	ldr	r2, [r7, #0]
 81043ac:	7c52      	ldrb	r2, [r2, #17]
 81043ae:	2a00      	cmp	r2, #0
 81043b0:	d102      	bne.n	81043b8 <ETH_SetMACConfig+0x5c>
 81043b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 81043b6:	e000      	b.n	81043ba <ETH_SetMACConfig+0x5e>
 81043b8:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 81043ba:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 81043bc:	683b      	ldr	r3, [r7, #0]
 81043be:	7c9b      	ldrb	r3, [r3, #18]
 81043c0:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 81043c2:	431a      	orrs	r2, r3
                                macconf->Speed |
 81043c4:	683b      	ldr	r3, [r7, #0]
 81043c6:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 81043c8:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 81043ca:	683b      	ldr	r3, [r7, #0]
 81043cc:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 81043ce:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 81043d0:	683b      	ldr	r3, [r7, #0]
 81043d2:	7f1b      	ldrb	r3, [r3, #28]
 81043d4:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 81043d6:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 81043d8:	683b      	ldr	r3, [r7, #0]
 81043da:	7f5b      	ldrb	r3, [r3, #29]
 81043dc:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 81043de:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 81043e0:	683a      	ldr	r2, [r7, #0]
 81043e2:	7f92      	ldrb	r2, [r2, #30]
 81043e4:	2a00      	cmp	r2, #0
 81043e6:	d102      	bne.n	81043ee <ETH_SetMACConfig+0x92>
 81043e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 81043ec:	e000      	b.n	81043f0 <ETH_SetMACConfig+0x94>
 81043ee:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 81043f0:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 81043f2:	683b      	ldr	r3, [r7, #0]
 81043f4:	7fdb      	ldrb	r3, [r3, #31]
 81043f6:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 81043f8:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 81043fa:	683a      	ldr	r2, [r7, #0]
 81043fc:	f892 2020 	ldrb.w	r2, [r2, #32]
 8104400:	2a00      	cmp	r2, #0
 8104402:	d102      	bne.n	810440a <ETH_SetMACConfig+0xae>
 8104404:	f44f 7280 	mov.w	r2, #256	; 0x100
 8104408:	e000      	b.n	810440c <ETH_SetMACConfig+0xb0>
 810440a:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 810440c:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 810440e:	683b      	ldr	r3, [r7, #0]
 8104410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8104412:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8104414:	683b      	ldr	r3, [r7, #0]
 8104416:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 810441a:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 810441c:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 810441e:	683b      	ldr	r3, [r7, #0]
 8104420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8104422:	4313      	orrs	r3, r2
 8104424:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8104426:	687b      	ldr	r3, [r7, #4]
 8104428:	681b      	ldr	r3, [r3, #0]
 810442a:	681a      	ldr	r2, [r3, #0]
 810442c:	4b57      	ldr	r3, [pc, #348]	; (810458c <ETH_SetMACConfig+0x230>)
 810442e:	4013      	ands	r3, r2
 8104430:	687a      	ldr	r2, [r7, #4]
 8104432:	6812      	ldr	r2, [r2, #0]
 8104434:	68f9      	ldr	r1, [r7, #12]
 8104436:	430b      	orrs	r3, r1
 8104438:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 810443a:	683b      	ldr	r3, [r7, #0]
 810443c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810443e:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8104440:	683b      	ldr	r3, [r7, #0]
 8104442:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8104446:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8104448:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 810444a:	683b      	ldr	r3, [r7, #0]
 810444c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8104450:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8104452:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8104454:	683b      	ldr	r3, [r7, #0]
 8104456:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 810445a:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 810445c:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 810445e:	683a      	ldr	r2, [r7, #0]
 8104460:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8104464:	2a00      	cmp	r2, #0
 8104466:	d102      	bne.n	810446e <ETH_SetMACConfig+0x112>
 8104468:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 810446c:	e000      	b.n	8104470 <ETH_SetMACConfig+0x114>
 810446e:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8104470:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8104472:	683b      	ldr	r3, [r7, #0]
 8104474:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8104476:	4313      	orrs	r3, r2
 8104478:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 810447a:	687b      	ldr	r3, [r7, #4]
 810447c:	681b      	ldr	r3, [r3, #0]
 810447e:	685a      	ldr	r2, [r3, #4]
 8104480:	4b43      	ldr	r3, [pc, #268]	; (8104590 <ETH_SetMACConfig+0x234>)
 8104482:	4013      	ands	r3, r2
 8104484:	687a      	ldr	r2, [r7, #4]
 8104486:	6812      	ldr	r2, [r2, #0]
 8104488:	68f9      	ldr	r1, [r7, #12]
 810448a:	430b      	orrs	r3, r1
 810448c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 810448e:	683b      	ldr	r3, [r7, #0]
 8104490:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8104494:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8104496:	683b      	ldr	r3, [r7, #0]
 8104498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 810449a:	4313      	orrs	r3, r2
 810449c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 810449e:	687b      	ldr	r3, [r7, #4]
 81044a0:	681b      	ldr	r3, [r3, #0]
 81044a2:	68db      	ldr	r3, [r3, #12]
 81044a4:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 81044a8:	f023 0301 	bic.w	r3, r3, #1
 81044ac:	687a      	ldr	r2, [r7, #4]
 81044ae:	6812      	ldr	r2, [r2, #0]
 81044b0:	68f9      	ldr	r1, [r7, #12]
 81044b2:	430b      	orrs	r3, r1
 81044b4:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 81044b6:	683b      	ldr	r3, [r7, #0]
 81044b8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 81044bc:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 81044be:	683b      	ldr	r3, [r7, #0]
 81044c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 81044c2:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 81044c4:	683a      	ldr	r2, [r7, #0]
 81044c6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 81044ca:	2a00      	cmp	r2, #0
 81044cc:	d101      	bne.n	81044d2 <ETH_SetMACConfig+0x176>
 81044ce:	2280      	movs	r2, #128	; 0x80
 81044d0:	e000      	b.n	81044d4 <ETH_SetMACConfig+0x178>
 81044d2:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 81044d4:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 81044d6:	683b      	ldr	r3, [r7, #0]
 81044d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81044da:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 81044dc:	4313      	orrs	r3, r2
 81044de:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 81044e0:	687b      	ldr	r3, [r7, #4]
 81044e2:	681b      	ldr	r3, [r3, #0]
 81044e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 81044e6:	f64f 730d 	movw	r3, #65293	; 0xff0d
 81044ea:	4013      	ands	r3, r2
 81044ec:	687a      	ldr	r2, [r7, #4]
 81044ee:	6812      	ldr	r2, [r2, #0]
 81044f0:	68f9      	ldr	r1, [r7, #12]
 81044f2:	430b      	orrs	r3, r1
 81044f4:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 81044f6:	683b      	ldr	r3, [r7, #0]
 81044f8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 81044fc:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 81044fe:	683b      	ldr	r3, [r7, #0]
 8104500:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8104504:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8104506:	4313      	orrs	r3, r2
 8104508:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 810450a:	687b      	ldr	r3, [r7, #4]
 810450c:	681b      	ldr	r3, [r3, #0]
 810450e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8104512:	f023 0103 	bic.w	r1, r3, #3
 8104516:	687b      	ldr	r3, [r7, #4]
 8104518:	681b      	ldr	r3, [r3, #0]
 810451a:	68fa      	ldr	r2, [r7, #12]
 810451c:	430a      	orrs	r2, r1
 810451e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8104522:	687b      	ldr	r3, [r7, #4]
 8104524:	681b      	ldr	r3, [r3, #0]
 8104526:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 810452a:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 810452e:	683b      	ldr	r3, [r7, #0]
 8104530:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8104532:	687b      	ldr	r3, [r7, #4]
 8104534:	681b      	ldr	r3, [r3, #0]
 8104536:	430a      	orrs	r2, r1
 8104538:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 810453c:	683b      	ldr	r3, [r7, #0]
 810453e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8104540:	683a      	ldr	r2, [r7, #0]
 8104542:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8104546:	2a00      	cmp	r2, #0
 8104548:	d101      	bne.n	810454e <ETH_SetMACConfig+0x1f2>
 810454a:	2240      	movs	r2, #64	; 0x40
 810454c:	e000      	b.n	8104550 <ETH_SetMACConfig+0x1f4>
 810454e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8104550:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8104552:	683b      	ldr	r3, [r7, #0]
 8104554:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8104558:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 810455a:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 810455c:	683b      	ldr	r3, [r7, #0]
 810455e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8104562:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8104564:	4313      	orrs	r3, r2
 8104566:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8104568:	687b      	ldr	r3, [r7, #4]
 810456a:	681b      	ldr	r3, [r3, #0]
 810456c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8104570:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8104574:	687b      	ldr	r3, [r7, #4]
 8104576:	681b      	ldr	r3, [r3, #0]
 8104578:	68fa      	ldr	r2, [r7, #12]
 810457a:	430a      	orrs	r2, r1
 810457c:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8104580:	bf00      	nop
 8104582:	3714      	adds	r7, #20
 8104584:	46bd      	mov	sp, r7
 8104586:	f85d 7b04 	ldr.w	r7, [sp], #4
 810458a:	4770      	bx	lr
 810458c:	00048083 	.word	0x00048083
 8104590:	c0f88000 	.word	0xc0f88000

08104594 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8104594:	b480      	push	{r7}
 8104596:	b085      	sub	sp, #20
 8104598:	af00      	add	r7, sp, #0
 810459a:	6078      	str	r0, [r7, #4]
 810459c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 810459e:	687b      	ldr	r3, [r7, #4]
 81045a0:	681b      	ldr	r3, [r3, #0]
 81045a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81045a6:	681b      	ldr	r3, [r3, #0]
 81045a8:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 81045ac:	f023 0302 	bic.w	r3, r3, #2
 81045b0:	683a      	ldr	r2, [r7, #0]
 81045b2:	6812      	ldr	r2, [r2, #0]
 81045b4:	6879      	ldr	r1, [r7, #4]
 81045b6:	6809      	ldr	r1, [r1, #0]
 81045b8:	431a      	orrs	r2, r3
 81045ba:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 81045be:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 81045c0:	683b      	ldr	r3, [r7, #0]
 81045c2:	791b      	ldrb	r3, [r3, #4]
 81045c4:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 81045c6:	683b      	ldr	r3, [r7, #0]
 81045c8:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 81045ca:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 81045cc:	683b      	ldr	r3, [r7, #0]
 81045ce:	7b1b      	ldrb	r3, [r3, #12]
 81045d0:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 81045d2:	4313      	orrs	r3, r2
 81045d4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 81045d6:	687b      	ldr	r3, [r7, #4]
 81045d8:	681b      	ldr	r3, [r3, #0]
 81045da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81045de:	3304      	adds	r3, #4
 81045e0:	681b      	ldr	r3, [r3, #0]
 81045e2:	f423 4350 	bic.w	r3, r3, #53248	; 0xd000
 81045e6:	f023 0301 	bic.w	r3, r3, #1
 81045ea:	687a      	ldr	r2, [r7, #4]
 81045ec:	6811      	ldr	r1, [r2, #0]
 81045ee:	68fa      	ldr	r2, [r7, #12]
 81045f0:	431a      	orrs	r2, r3
 81045f2:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 81045f6:	3304      	adds	r3, #4
 81045f8:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 81045fa:	683b      	ldr	r3, [r7, #0]
 81045fc:	7b5b      	ldrb	r3, [r3, #13]
 81045fe:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8104600:	683b      	ldr	r3, [r7, #0]
 8104602:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8104604:	4313      	orrs	r3, r2
 8104606:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8104608:	687b      	ldr	r3, [r7, #4]
 810460a:	681b      	ldr	r3, [r3, #0]
 810460c:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8104610:	681a      	ldr	r2, [r3, #0]
 8104612:	4b21      	ldr	r3, [pc, #132]	; (8104698 <ETH_SetDMAConfig+0x104>)
 8104614:	4013      	ands	r3, r2
 8104616:	687a      	ldr	r2, [r7, #4]
 8104618:	6811      	ldr	r1, [r2, #0]
 810461a:	68fa      	ldr	r2, [r7, #12]
 810461c:	431a      	orrs	r2, r3
 810461e:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8104622:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8104624:	683b      	ldr	r3, [r7, #0]
 8104626:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8104628:	683b      	ldr	r3, [r7, #0]
 810462a:	7d1b      	ldrb	r3, [r3, #20]
 810462c:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 810462e:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8104630:	683b      	ldr	r3, [r7, #0]
 8104632:	7f5b      	ldrb	r3, [r3, #29]
 8104634:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8104636:	4313      	orrs	r3, r2
 8104638:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 810463a:	687b      	ldr	r3, [r7, #4]
 810463c:	681b      	ldr	r3, [r3, #0]
 810463e:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8104642:	3304      	adds	r3, #4
 8104644:	681a      	ldr	r2, [r3, #0]
 8104646:	4b15      	ldr	r3, [pc, #84]	; (810469c <ETH_SetDMAConfig+0x108>)
 8104648:	4013      	ands	r3, r2
 810464a:	687a      	ldr	r2, [r7, #4]
 810464c:	6811      	ldr	r1, [r2, #0]
 810464e:	68fa      	ldr	r2, [r7, #12]
 8104650:	431a      	orrs	r2, r3
 8104652:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8104656:	3304      	adds	r3, #4
 8104658:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 810465a:	683b      	ldr	r3, [r7, #0]
 810465c:	7f1b      	ldrb	r3, [r3, #28]
 810465e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8104660:	683b      	ldr	r3, [r7, #0]
 8104662:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8104664:	4313      	orrs	r3, r2
 8104666:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8104668:	687b      	ldr	r3, [r7, #4]
 810466a:	681b      	ldr	r3, [r3, #0]
 810466c:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8104670:	3308      	adds	r3, #8
 8104672:	681b      	ldr	r3, [r3, #0]
 8104674:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8104678:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 810467c:	687a      	ldr	r2, [r7, #4]
 810467e:	6811      	ldr	r1, [r2, #0]
 8104680:	68fa      	ldr	r2, [r7, #12]
 8104682:	431a      	orrs	r2, r3
 8104684:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8104688:	3308      	adds	r3, #8
 810468a:	601a      	str	r2, [r3, #0]
}
 810468c:	bf00      	nop
 810468e:	3714      	adds	r7, #20
 8104690:	46bd      	mov	sp, r7
 8104692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104696:	4770      	bx	lr
 8104698:	fffec000 	.word	0xfffec000
 810469c:	ffc0efef 	.word	0xffc0efef

081046a0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 81046a0:	b580      	push	{r7, lr}
 81046a2:	b0a4      	sub	sp, #144	; 0x90
 81046a4:	af00      	add	r7, sp, #0
 81046a6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 81046a8:	2301      	movs	r3, #1
 81046aa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 81046ae:	2300      	movs	r3, #0
 81046b0:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 81046b2:	2300      	movs	r3, #0
 81046b4:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 81046b8:	2300      	movs	r3, #0
 81046ba:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 81046be:	2301      	movs	r3, #1
 81046c0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 81046c4:	2301      	movs	r3, #1
 81046c6:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 81046ca:	2301      	movs	r3, #1
 81046cc:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 81046d0:	2300      	movs	r3, #0
 81046d2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 81046d6:	2301      	movs	r3, #1
 81046d8:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 81046dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 81046e0:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 81046e2:	2300      	movs	r3, #0
 81046e4:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 81046e8:	2300      	movs	r3, #0
 81046ea:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 81046ec:	2300      	movs	r3, #0
 81046ee:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 81046f2:	2300      	movs	r3, #0
 81046f4:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 81046f8:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 81046fc:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 81046fe:	2300      	movs	r3, #0
 8104700:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8104704:	2300      	movs	r3, #0
 8104706:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8104708:	2301      	movs	r3, #1
 810470a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 810470e:	2300      	movs	r3, #0
 8104710:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8104714:	2300      	movs	r3, #0
 8104716:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 810471a:	2300      	movs	r3, #0
 810471c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 810471e:	2300      	movs	r3, #0
 8104720:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8104722:	2300      	movs	r3, #0
 8104724:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8104726:	2300      	movs	r3, #0
 8104728:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 810472c:	2300      	movs	r3, #0
 810472e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8104732:	2301      	movs	r3, #1
 8104734:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8104738:	2320      	movs	r3, #32
 810473a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 810473e:	2301      	movs	r3, #1
 8104740:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8104744:	2300      	movs	r3, #0
 8104746:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 810474a:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 810474e:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8104750:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8104754:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8104756:	2300      	movs	r3, #0
 8104758:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 810475c:	2302      	movs	r3, #2
 810475e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8104762:	2300      	movs	r3, #0
 8104764:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8104768:	2300      	movs	r3, #0
 810476a:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 810476e:	2300      	movs	r3, #0
 8104770:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8104774:	2301      	movs	r3, #1
 8104776:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 810477a:	2300      	movs	r3, #0
 810477c:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 810477e:	2301      	movs	r3, #1
 8104780:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8104784:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8104788:	4619      	mov	r1, r3
 810478a:	6878      	ldr	r0, [r7, #4]
 810478c:	f7ff fde6 	bl	810435c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8104790:	2301      	movs	r3, #1
 8104792:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8104794:	2301      	movs	r3, #1
 8104796:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8104798:	2300      	movs	r3, #0
 810479a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 810479c:	2300      	movs	r3, #0
 810479e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 81047a2:	2300      	movs	r3, #0
 81047a4:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 81047a6:	2300      	movs	r3, #0
 81047a8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 81047aa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 81047ae:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 81047b0:	2300      	movs	r3, #0
 81047b2:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 81047b4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 81047b8:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 81047ba:	2300      	movs	r3, #0
 81047bc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 81047c0:	f44f 7306 	mov.w	r3, #536	; 0x218
 81047c4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 81047c6:	f107 0308 	add.w	r3, r7, #8
 81047ca:	4619      	mov	r1, r3
 81047cc:	6878      	ldr	r0, [r7, #4]
 81047ce:	f7ff fee1 	bl	8104594 <ETH_SetDMAConfig>
}
 81047d2:	bf00      	nop
 81047d4:	3790      	adds	r7, #144	; 0x90
 81047d6:	46bd      	mov	sp, r7
 81047d8:	bd80      	pop	{r7, pc}
	...

081047dc <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 81047dc:	b580      	push	{r7, lr}
 81047de:	b084      	sub	sp, #16
 81047e0:	af00      	add	r7, sp, #0
 81047e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 81047e4:	687b      	ldr	r3, [r7, #4]
 81047e6:	681b      	ldr	r3, [r3, #0]
 81047e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 81047ec:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 81047ee:	68fb      	ldr	r3, [r7, #12]
 81047f0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81047f4:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 81047f6:	f000 fec3 	bl	8105580 <HAL_RCC_GetHCLKFreq>
 81047fa:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 81047fc:	68bb      	ldr	r3, [r7, #8]
 81047fe:	4a1e      	ldr	r2, [pc, #120]	; (8104878 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8104800:	4293      	cmp	r3, r2
 8104802:	d908      	bls.n	8104816 <ETH_MAC_MDIO_ClkConfig+0x3a>
 8104804:	68bb      	ldr	r3, [r7, #8]
 8104806:	4a1d      	ldr	r2, [pc, #116]	; (810487c <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8104808:	4293      	cmp	r3, r2
 810480a:	d804      	bhi.n	8104816 <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 810480c:	68fb      	ldr	r3, [r7, #12]
 810480e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8104812:	60fb      	str	r3, [r7, #12]
 8104814:	e027      	b.n	8104866 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8104816:	68bb      	ldr	r3, [r7, #8]
 8104818:	4a18      	ldr	r2, [pc, #96]	; (810487c <ETH_MAC_MDIO_ClkConfig+0xa0>)
 810481a:	4293      	cmp	r3, r2
 810481c:	d908      	bls.n	8104830 <ETH_MAC_MDIO_ClkConfig+0x54>
 810481e:	68bb      	ldr	r3, [r7, #8]
 8104820:	4a17      	ldr	r2, [pc, #92]	; (8104880 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8104822:	4293      	cmp	r3, r2
 8104824:	d204      	bcs.n	8104830 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8104826:	68fb      	ldr	r3, [r7, #12]
 8104828:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 810482c:	60fb      	str	r3, [r7, #12]
 810482e:	e01a      	b.n	8104866 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8104830:	68bb      	ldr	r3, [r7, #8]
 8104832:	4a13      	ldr	r2, [pc, #76]	; (8104880 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8104834:	4293      	cmp	r3, r2
 8104836:	d303      	bcc.n	8104840 <ETH_MAC_MDIO_ClkConfig+0x64>
 8104838:	68bb      	ldr	r3, [r7, #8]
 810483a:	4a12      	ldr	r2, [pc, #72]	; (8104884 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 810483c:	4293      	cmp	r3, r2
 810483e:	d911      	bls.n	8104864 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8104840:	68bb      	ldr	r3, [r7, #8]
 8104842:	4a10      	ldr	r2, [pc, #64]	; (8104884 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8104844:	4293      	cmp	r3, r2
 8104846:	d908      	bls.n	810485a <ETH_MAC_MDIO_ClkConfig+0x7e>
 8104848:	68bb      	ldr	r3, [r7, #8]
 810484a:	4a0f      	ldr	r2, [pc, #60]	; (8104888 <ETH_MAC_MDIO_ClkConfig+0xac>)
 810484c:	4293      	cmp	r3, r2
 810484e:	d804      	bhi.n	810485a <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8104850:	68fb      	ldr	r3, [r7, #12]
 8104852:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8104856:	60fb      	str	r3, [r7, #12]
 8104858:	e005      	b.n	8104866 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 810485a:	68fb      	ldr	r3, [r7, #12]
 810485c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8104860:	60fb      	str	r3, [r7, #12]
 8104862:	e000      	b.n	8104866 <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8104864:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8104866:	687b      	ldr	r3, [r7, #4]
 8104868:	681b      	ldr	r3, [r3, #0]
 810486a:	68fa      	ldr	r2, [r7, #12]
 810486c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8104870:	bf00      	nop
 8104872:	3710      	adds	r7, #16
 8104874:	46bd      	mov	sp, r7
 8104876:	bd80      	pop	{r7, pc}
 8104878:	01312cff 	.word	0x01312cff
 810487c:	02160ebf 	.word	0x02160ebf
 8104880:	03938700 	.word	0x03938700
 8104884:	05f5e0ff 	.word	0x05f5e0ff
 8104888:	08f0d17f 	.word	0x08f0d17f

0810488c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 810488c:	b480      	push	{r7}
 810488e:	b085      	sub	sp, #20
 8104890:	af00      	add	r7, sp, #0
 8104892:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8104894:	2300      	movs	r3, #0
 8104896:	60fb      	str	r3, [r7, #12]
 8104898:	e01d      	b.n	81048d6 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 810489a:	687b      	ldr	r3, [r7, #4]
 810489c:	68d9      	ldr	r1, [r3, #12]
 810489e:	68fa      	ldr	r2, [r7, #12]
 81048a0:	4613      	mov	r3, r2
 81048a2:	005b      	lsls	r3, r3, #1
 81048a4:	4413      	add	r3, r2
 81048a6:	00db      	lsls	r3, r3, #3
 81048a8:	440b      	add	r3, r1
 81048aa:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 81048ac:	68bb      	ldr	r3, [r7, #8]
 81048ae:	2200      	movs	r2, #0
 81048b0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 81048b2:	68bb      	ldr	r3, [r7, #8]
 81048b4:	2200      	movs	r2, #0
 81048b6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 81048b8:	68bb      	ldr	r3, [r7, #8]
 81048ba:	2200      	movs	r2, #0
 81048bc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 81048be:	68bb      	ldr	r3, [r7, #8]
 81048c0:	2200      	movs	r2, #0
 81048c2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 81048c4:	68b9      	ldr	r1, [r7, #8]
 81048c6:	687b      	ldr	r3, [r7, #4]
 81048c8:	68fa      	ldr	r2, [r7, #12]
 81048ca:	3206      	adds	r2, #6
 81048cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 81048d0:	68fb      	ldr	r3, [r7, #12]
 81048d2:	3301      	adds	r3, #1
 81048d4:	60fb      	str	r3, [r7, #12]
 81048d6:	68fb      	ldr	r3, [r7, #12]
 81048d8:	2b03      	cmp	r3, #3
 81048da:	d9de      	bls.n	810489a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 81048dc:	687b      	ldr	r3, [r7, #4]
 81048de:	2200      	movs	r2, #0
 81048e0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 81048e2:	687b      	ldr	r3, [r7, #4]
 81048e4:	681b      	ldr	r3, [r3, #0]
 81048e6:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 81048ea:	330c      	adds	r3, #12
 81048ec:	2203      	movs	r2, #3
 81048ee:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 81048f0:	687b      	ldr	r3, [r7, #4]
 81048f2:	68da      	ldr	r2, [r3, #12]
 81048f4:	687b      	ldr	r3, [r7, #4]
 81048f6:	681b      	ldr	r3, [r3, #0]
 81048f8:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81048fc:	3314      	adds	r3, #20
 81048fe:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8104900:	687b      	ldr	r3, [r7, #4]
 8104902:	68da      	ldr	r2, [r3, #12]
 8104904:	687b      	ldr	r3, [r7, #4]
 8104906:	681b      	ldr	r3, [r3, #0]
 8104908:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 810490c:	601a      	str	r2, [r3, #0]
}
 810490e:	bf00      	nop
 8104910:	3714      	adds	r7, #20
 8104912:	46bd      	mov	sp, r7
 8104914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104918:	4770      	bx	lr

0810491a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 810491a:	b480      	push	{r7}
 810491c:	b085      	sub	sp, #20
 810491e:	af00      	add	r7, sp, #0
 8104920:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8104922:	2300      	movs	r3, #0
 8104924:	60fb      	str	r3, [r7, #12]
 8104926:	e024      	b.n	8104972 <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8104928:	687b      	ldr	r3, [r7, #4]
 810492a:	6919      	ldr	r1, [r3, #16]
 810492c:	68fa      	ldr	r2, [r7, #12]
 810492e:	4613      	mov	r3, r2
 8104930:	005b      	lsls	r3, r3, #1
 8104932:	4413      	add	r3, r2
 8104934:	00db      	lsls	r3, r3, #3
 8104936:	440b      	add	r3, r1
 8104938:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 810493a:	68bb      	ldr	r3, [r7, #8]
 810493c:	2200      	movs	r2, #0
 810493e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8104940:	68bb      	ldr	r3, [r7, #8]
 8104942:	2200      	movs	r2, #0
 8104944:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8104946:	68bb      	ldr	r3, [r7, #8]
 8104948:	2200      	movs	r2, #0
 810494a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 810494c:	68bb      	ldr	r3, [r7, #8]
 810494e:	2200      	movs	r2, #0
 8104950:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8104952:	68bb      	ldr	r3, [r7, #8]
 8104954:	2200      	movs	r2, #0
 8104956:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8104958:	68bb      	ldr	r3, [r7, #8]
 810495a:	2200      	movs	r2, #0
 810495c:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 810495e:	68ba      	ldr	r2, [r7, #8]
 8104960:	6879      	ldr	r1, [r7, #4]
 8104962:	68fb      	ldr	r3, [r7, #12]
 8104964:	3310      	adds	r3, #16
 8104966:	009b      	lsls	r3, r3, #2
 8104968:	440b      	add	r3, r1
 810496a:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 810496c:	68fb      	ldr	r3, [r7, #12]
 810496e:	3301      	adds	r3, #1
 8104970:	60fb      	str	r3, [r7, #12]
 8104972:	68fb      	ldr	r3, [r7, #12]
 8104974:	2b03      	cmp	r3, #3
 8104976:	d9d7      	bls.n	8104928 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8104978:	687b      	ldr	r3, [r7, #4]
 810497a:	2200      	movs	r2, #0
 810497c:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 810497e:	687b      	ldr	r3, [r7, #4]
 8104980:	2200      	movs	r2, #0
 8104982:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8104984:	687b      	ldr	r3, [r7, #4]
 8104986:	2200      	movs	r2, #0
 8104988:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 810498a:	687b      	ldr	r3, [r7, #4]
 810498c:	2200      	movs	r2, #0
 810498e:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8104990:	687b      	ldr	r3, [r7, #4]
 8104992:	2200      	movs	r2, #0
 8104994:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8104996:	687b      	ldr	r3, [r7, #4]
 8104998:	681b      	ldr	r3, [r3, #0]
 810499a:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 810499e:	3310      	adds	r3, #16
 81049a0:	2203      	movs	r2, #3
 81049a2:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 81049a4:	687b      	ldr	r3, [r7, #4]
 81049a6:	691a      	ldr	r2, [r3, #16]
 81049a8:	687b      	ldr	r3, [r7, #4]
 81049aa:	681b      	ldr	r3, [r3, #0]
 81049ac:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 81049b0:	331c      	adds	r3, #28
 81049b2:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 81049b4:	687b      	ldr	r3, [r7, #4]
 81049b6:	691b      	ldr	r3, [r3, #16]
 81049b8:	f103 0248 	add.w	r2, r3, #72	; 0x48
 81049bc:	687b      	ldr	r3, [r7, #4]
 81049be:	681b      	ldr	r3, [r3, #0]
 81049c0:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 81049c4:	3308      	adds	r3, #8
 81049c6:	601a      	str	r2, [r3, #0]
}
 81049c8:	bf00      	nop
 81049ca:	3714      	adds	r7, #20
 81049cc:	46bd      	mov	sp, r7
 81049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81049d2:	4770      	bx	lr

081049d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81049d4:	b480      	push	{r7}
 81049d6:	b089      	sub	sp, #36	; 0x24
 81049d8:	af00      	add	r7, sp, #0
 81049da:	6078      	str	r0, [r7, #4]
 81049dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 81049de:	2300      	movs	r3, #0
 81049e0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 81049e2:	4b89      	ldr	r3, [pc, #548]	; (8104c08 <HAL_GPIO_Init+0x234>)
 81049e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81049e6:	e194      	b.n	8104d12 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81049e8:	683b      	ldr	r3, [r7, #0]
 81049ea:	681a      	ldr	r2, [r3, #0]
 81049ec:	2101      	movs	r1, #1
 81049ee:	69fb      	ldr	r3, [r7, #28]
 81049f0:	fa01 f303 	lsl.w	r3, r1, r3
 81049f4:	4013      	ands	r3, r2
 81049f6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 81049f8:	693b      	ldr	r3, [r7, #16]
 81049fa:	2b00      	cmp	r3, #0
 81049fc:	f000 8186 	beq.w	8104d0c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8104a00:	683b      	ldr	r3, [r7, #0]
 8104a02:	685b      	ldr	r3, [r3, #4]
 8104a04:	f003 0303 	and.w	r3, r3, #3
 8104a08:	2b01      	cmp	r3, #1
 8104a0a:	d005      	beq.n	8104a18 <HAL_GPIO_Init+0x44>
 8104a0c:	683b      	ldr	r3, [r7, #0]
 8104a0e:	685b      	ldr	r3, [r3, #4]
 8104a10:	f003 0303 	and.w	r3, r3, #3
 8104a14:	2b02      	cmp	r3, #2
 8104a16:	d130      	bne.n	8104a7a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8104a18:	687b      	ldr	r3, [r7, #4]
 8104a1a:	689b      	ldr	r3, [r3, #8]
 8104a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8104a1e:	69fb      	ldr	r3, [r7, #28]
 8104a20:	005b      	lsls	r3, r3, #1
 8104a22:	2203      	movs	r2, #3
 8104a24:	fa02 f303 	lsl.w	r3, r2, r3
 8104a28:	43db      	mvns	r3, r3
 8104a2a:	69ba      	ldr	r2, [r7, #24]
 8104a2c:	4013      	ands	r3, r2
 8104a2e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8104a30:	683b      	ldr	r3, [r7, #0]
 8104a32:	68da      	ldr	r2, [r3, #12]
 8104a34:	69fb      	ldr	r3, [r7, #28]
 8104a36:	005b      	lsls	r3, r3, #1
 8104a38:	fa02 f303 	lsl.w	r3, r2, r3
 8104a3c:	69ba      	ldr	r2, [r7, #24]
 8104a3e:	4313      	orrs	r3, r2
 8104a40:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8104a42:	687b      	ldr	r3, [r7, #4]
 8104a44:	69ba      	ldr	r2, [r7, #24]
 8104a46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8104a48:	687b      	ldr	r3, [r7, #4]
 8104a4a:	685b      	ldr	r3, [r3, #4]
 8104a4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8104a4e:	2201      	movs	r2, #1
 8104a50:	69fb      	ldr	r3, [r7, #28]
 8104a52:	fa02 f303 	lsl.w	r3, r2, r3
 8104a56:	43db      	mvns	r3, r3
 8104a58:	69ba      	ldr	r2, [r7, #24]
 8104a5a:	4013      	ands	r3, r2
 8104a5c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8104a5e:	683b      	ldr	r3, [r7, #0]
 8104a60:	685b      	ldr	r3, [r3, #4]
 8104a62:	091b      	lsrs	r3, r3, #4
 8104a64:	f003 0201 	and.w	r2, r3, #1
 8104a68:	69fb      	ldr	r3, [r7, #28]
 8104a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8104a6e:	69ba      	ldr	r2, [r7, #24]
 8104a70:	4313      	orrs	r3, r2
 8104a72:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8104a74:	687b      	ldr	r3, [r7, #4]
 8104a76:	69ba      	ldr	r2, [r7, #24]
 8104a78:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8104a7a:	683b      	ldr	r3, [r7, #0]
 8104a7c:	685b      	ldr	r3, [r3, #4]
 8104a7e:	f003 0303 	and.w	r3, r3, #3
 8104a82:	2b03      	cmp	r3, #3
 8104a84:	d017      	beq.n	8104ab6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8104a86:	687b      	ldr	r3, [r7, #4]
 8104a88:	68db      	ldr	r3, [r3, #12]
 8104a8a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8104a8c:	69fb      	ldr	r3, [r7, #28]
 8104a8e:	005b      	lsls	r3, r3, #1
 8104a90:	2203      	movs	r2, #3
 8104a92:	fa02 f303 	lsl.w	r3, r2, r3
 8104a96:	43db      	mvns	r3, r3
 8104a98:	69ba      	ldr	r2, [r7, #24]
 8104a9a:	4013      	ands	r3, r2
 8104a9c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8104a9e:	683b      	ldr	r3, [r7, #0]
 8104aa0:	689a      	ldr	r2, [r3, #8]
 8104aa2:	69fb      	ldr	r3, [r7, #28]
 8104aa4:	005b      	lsls	r3, r3, #1
 8104aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8104aaa:	69ba      	ldr	r2, [r7, #24]
 8104aac:	4313      	orrs	r3, r2
 8104aae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8104ab0:	687b      	ldr	r3, [r7, #4]
 8104ab2:	69ba      	ldr	r2, [r7, #24]
 8104ab4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8104ab6:	683b      	ldr	r3, [r7, #0]
 8104ab8:	685b      	ldr	r3, [r3, #4]
 8104aba:	f003 0303 	and.w	r3, r3, #3
 8104abe:	2b02      	cmp	r3, #2
 8104ac0:	d123      	bne.n	8104b0a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8104ac2:	69fb      	ldr	r3, [r7, #28]
 8104ac4:	08da      	lsrs	r2, r3, #3
 8104ac6:	687b      	ldr	r3, [r7, #4]
 8104ac8:	3208      	adds	r2, #8
 8104aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8104ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8104ad0:	69fb      	ldr	r3, [r7, #28]
 8104ad2:	f003 0307 	and.w	r3, r3, #7
 8104ad6:	009b      	lsls	r3, r3, #2
 8104ad8:	220f      	movs	r2, #15
 8104ada:	fa02 f303 	lsl.w	r3, r2, r3
 8104ade:	43db      	mvns	r3, r3
 8104ae0:	69ba      	ldr	r2, [r7, #24]
 8104ae2:	4013      	ands	r3, r2
 8104ae4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8104ae6:	683b      	ldr	r3, [r7, #0]
 8104ae8:	691a      	ldr	r2, [r3, #16]
 8104aea:	69fb      	ldr	r3, [r7, #28]
 8104aec:	f003 0307 	and.w	r3, r3, #7
 8104af0:	009b      	lsls	r3, r3, #2
 8104af2:	fa02 f303 	lsl.w	r3, r2, r3
 8104af6:	69ba      	ldr	r2, [r7, #24]
 8104af8:	4313      	orrs	r3, r2
 8104afa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8104afc:	69fb      	ldr	r3, [r7, #28]
 8104afe:	08da      	lsrs	r2, r3, #3
 8104b00:	687b      	ldr	r3, [r7, #4]
 8104b02:	3208      	adds	r2, #8
 8104b04:	69b9      	ldr	r1, [r7, #24]
 8104b06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8104b0a:	687b      	ldr	r3, [r7, #4]
 8104b0c:	681b      	ldr	r3, [r3, #0]
 8104b0e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8104b10:	69fb      	ldr	r3, [r7, #28]
 8104b12:	005b      	lsls	r3, r3, #1
 8104b14:	2203      	movs	r2, #3
 8104b16:	fa02 f303 	lsl.w	r3, r2, r3
 8104b1a:	43db      	mvns	r3, r3
 8104b1c:	69ba      	ldr	r2, [r7, #24]
 8104b1e:	4013      	ands	r3, r2
 8104b20:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8104b22:	683b      	ldr	r3, [r7, #0]
 8104b24:	685b      	ldr	r3, [r3, #4]
 8104b26:	f003 0203 	and.w	r2, r3, #3
 8104b2a:	69fb      	ldr	r3, [r7, #28]
 8104b2c:	005b      	lsls	r3, r3, #1
 8104b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8104b32:	69ba      	ldr	r2, [r7, #24]
 8104b34:	4313      	orrs	r3, r2
 8104b36:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8104b38:	687b      	ldr	r3, [r7, #4]
 8104b3a:	69ba      	ldr	r2, [r7, #24]
 8104b3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8104b3e:	683b      	ldr	r3, [r7, #0]
 8104b40:	685b      	ldr	r3, [r3, #4]
 8104b42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8104b46:	2b00      	cmp	r3, #0
 8104b48:	f000 80e0 	beq.w	8104d0c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8104b4c:	4b2f      	ldr	r3, [pc, #188]	; (8104c0c <HAL_GPIO_Init+0x238>)
 8104b4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8104b52:	4a2e      	ldr	r2, [pc, #184]	; (8104c0c <HAL_GPIO_Init+0x238>)
 8104b54:	f043 0302 	orr.w	r3, r3, #2
 8104b58:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8104b5c:	4b2b      	ldr	r3, [pc, #172]	; (8104c0c <HAL_GPIO_Init+0x238>)
 8104b5e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8104b62:	f003 0302 	and.w	r3, r3, #2
 8104b66:	60fb      	str	r3, [r7, #12]
 8104b68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8104b6a:	4a29      	ldr	r2, [pc, #164]	; (8104c10 <HAL_GPIO_Init+0x23c>)
 8104b6c:	69fb      	ldr	r3, [r7, #28]
 8104b6e:	089b      	lsrs	r3, r3, #2
 8104b70:	3302      	adds	r3, #2
 8104b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8104b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8104b78:	69fb      	ldr	r3, [r7, #28]
 8104b7a:	f003 0303 	and.w	r3, r3, #3
 8104b7e:	009b      	lsls	r3, r3, #2
 8104b80:	220f      	movs	r2, #15
 8104b82:	fa02 f303 	lsl.w	r3, r2, r3
 8104b86:	43db      	mvns	r3, r3
 8104b88:	69ba      	ldr	r2, [r7, #24]
 8104b8a:	4013      	ands	r3, r2
 8104b8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8104b8e:	687b      	ldr	r3, [r7, #4]
 8104b90:	4a20      	ldr	r2, [pc, #128]	; (8104c14 <HAL_GPIO_Init+0x240>)
 8104b92:	4293      	cmp	r3, r2
 8104b94:	d052      	beq.n	8104c3c <HAL_GPIO_Init+0x268>
 8104b96:	687b      	ldr	r3, [r7, #4]
 8104b98:	4a1f      	ldr	r2, [pc, #124]	; (8104c18 <HAL_GPIO_Init+0x244>)
 8104b9a:	4293      	cmp	r3, r2
 8104b9c:	d031      	beq.n	8104c02 <HAL_GPIO_Init+0x22e>
 8104b9e:	687b      	ldr	r3, [r7, #4]
 8104ba0:	4a1e      	ldr	r2, [pc, #120]	; (8104c1c <HAL_GPIO_Init+0x248>)
 8104ba2:	4293      	cmp	r3, r2
 8104ba4:	d02b      	beq.n	8104bfe <HAL_GPIO_Init+0x22a>
 8104ba6:	687b      	ldr	r3, [r7, #4]
 8104ba8:	4a1d      	ldr	r2, [pc, #116]	; (8104c20 <HAL_GPIO_Init+0x24c>)
 8104baa:	4293      	cmp	r3, r2
 8104bac:	d025      	beq.n	8104bfa <HAL_GPIO_Init+0x226>
 8104bae:	687b      	ldr	r3, [r7, #4]
 8104bb0:	4a1c      	ldr	r2, [pc, #112]	; (8104c24 <HAL_GPIO_Init+0x250>)
 8104bb2:	4293      	cmp	r3, r2
 8104bb4:	d01f      	beq.n	8104bf6 <HAL_GPIO_Init+0x222>
 8104bb6:	687b      	ldr	r3, [r7, #4]
 8104bb8:	4a1b      	ldr	r2, [pc, #108]	; (8104c28 <HAL_GPIO_Init+0x254>)
 8104bba:	4293      	cmp	r3, r2
 8104bbc:	d019      	beq.n	8104bf2 <HAL_GPIO_Init+0x21e>
 8104bbe:	687b      	ldr	r3, [r7, #4]
 8104bc0:	4a1a      	ldr	r2, [pc, #104]	; (8104c2c <HAL_GPIO_Init+0x258>)
 8104bc2:	4293      	cmp	r3, r2
 8104bc4:	d013      	beq.n	8104bee <HAL_GPIO_Init+0x21a>
 8104bc6:	687b      	ldr	r3, [r7, #4]
 8104bc8:	4a19      	ldr	r2, [pc, #100]	; (8104c30 <HAL_GPIO_Init+0x25c>)
 8104bca:	4293      	cmp	r3, r2
 8104bcc:	d00d      	beq.n	8104bea <HAL_GPIO_Init+0x216>
 8104bce:	687b      	ldr	r3, [r7, #4]
 8104bd0:	4a18      	ldr	r2, [pc, #96]	; (8104c34 <HAL_GPIO_Init+0x260>)
 8104bd2:	4293      	cmp	r3, r2
 8104bd4:	d007      	beq.n	8104be6 <HAL_GPIO_Init+0x212>
 8104bd6:	687b      	ldr	r3, [r7, #4]
 8104bd8:	4a17      	ldr	r2, [pc, #92]	; (8104c38 <HAL_GPIO_Init+0x264>)
 8104bda:	4293      	cmp	r3, r2
 8104bdc:	d101      	bne.n	8104be2 <HAL_GPIO_Init+0x20e>
 8104bde:	2309      	movs	r3, #9
 8104be0:	e02d      	b.n	8104c3e <HAL_GPIO_Init+0x26a>
 8104be2:	230a      	movs	r3, #10
 8104be4:	e02b      	b.n	8104c3e <HAL_GPIO_Init+0x26a>
 8104be6:	2308      	movs	r3, #8
 8104be8:	e029      	b.n	8104c3e <HAL_GPIO_Init+0x26a>
 8104bea:	2307      	movs	r3, #7
 8104bec:	e027      	b.n	8104c3e <HAL_GPIO_Init+0x26a>
 8104bee:	2306      	movs	r3, #6
 8104bf0:	e025      	b.n	8104c3e <HAL_GPIO_Init+0x26a>
 8104bf2:	2305      	movs	r3, #5
 8104bf4:	e023      	b.n	8104c3e <HAL_GPIO_Init+0x26a>
 8104bf6:	2304      	movs	r3, #4
 8104bf8:	e021      	b.n	8104c3e <HAL_GPIO_Init+0x26a>
 8104bfa:	2303      	movs	r3, #3
 8104bfc:	e01f      	b.n	8104c3e <HAL_GPIO_Init+0x26a>
 8104bfe:	2302      	movs	r3, #2
 8104c00:	e01d      	b.n	8104c3e <HAL_GPIO_Init+0x26a>
 8104c02:	2301      	movs	r3, #1
 8104c04:	e01b      	b.n	8104c3e <HAL_GPIO_Init+0x26a>
 8104c06:	bf00      	nop
 8104c08:	580000c0 	.word	0x580000c0
 8104c0c:	58024400 	.word	0x58024400
 8104c10:	58000400 	.word	0x58000400
 8104c14:	58020000 	.word	0x58020000
 8104c18:	58020400 	.word	0x58020400
 8104c1c:	58020800 	.word	0x58020800
 8104c20:	58020c00 	.word	0x58020c00
 8104c24:	58021000 	.word	0x58021000
 8104c28:	58021400 	.word	0x58021400
 8104c2c:	58021800 	.word	0x58021800
 8104c30:	58021c00 	.word	0x58021c00
 8104c34:	58022000 	.word	0x58022000
 8104c38:	58022400 	.word	0x58022400
 8104c3c:	2300      	movs	r3, #0
 8104c3e:	69fa      	ldr	r2, [r7, #28]
 8104c40:	f002 0203 	and.w	r2, r2, #3
 8104c44:	0092      	lsls	r2, r2, #2
 8104c46:	4093      	lsls	r3, r2
 8104c48:	69ba      	ldr	r2, [r7, #24]
 8104c4a:	4313      	orrs	r3, r2
 8104c4c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8104c4e:	4938      	ldr	r1, [pc, #224]	; (8104d30 <HAL_GPIO_Init+0x35c>)
 8104c50:	69fb      	ldr	r3, [r7, #28]
 8104c52:	089b      	lsrs	r3, r3, #2
 8104c54:	3302      	adds	r3, #2
 8104c56:	69ba      	ldr	r2, [r7, #24]
 8104c58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8104c5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8104c60:	681b      	ldr	r3, [r3, #0]
 8104c62:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104c64:	693b      	ldr	r3, [r7, #16]
 8104c66:	43db      	mvns	r3, r3
 8104c68:	69ba      	ldr	r2, [r7, #24]
 8104c6a:	4013      	ands	r3, r2
 8104c6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8104c6e:	683b      	ldr	r3, [r7, #0]
 8104c70:	685b      	ldr	r3, [r3, #4]
 8104c72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8104c76:	2b00      	cmp	r3, #0
 8104c78:	d003      	beq.n	8104c82 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8104c7a:	69ba      	ldr	r2, [r7, #24]
 8104c7c:	693b      	ldr	r3, [r7, #16]
 8104c7e:	4313      	orrs	r3, r2
 8104c80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8104c82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8104c86:	69bb      	ldr	r3, [r7, #24]
 8104c88:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8104c8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8104c8e:	685b      	ldr	r3, [r3, #4]
 8104c90:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104c92:	693b      	ldr	r3, [r7, #16]
 8104c94:	43db      	mvns	r3, r3
 8104c96:	69ba      	ldr	r2, [r7, #24]
 8104c98:	4013      	ands	r3, r2
 8104c9a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8104c9c:	683b      	ldr	r3, [r7, #0]
 8104c9e:	685b      	ldr	r3, [r3, #4]
 8104ca0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8104ca4:	2b00      	cmp	r3, #0
 8104ca6:	d003      	beq.n	8104cb0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8104ca8:	69ba      	ldr	r2, [r7, #24]
 8104caa:	693b      	ldr	r3, [r7, #16]
 8104cac:	4313      	orrs	r3, r2
 8104cae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8104cb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8104cb4:	69bb      	ldr	r3, [r7, #24]
 8104cb6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8104cb8:	697b      	ldr	r3, [r7, #20]
 8104cba:	685b      	ldr	r3, [r3, #4]
 8104cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104cbe:	693b      	ldr	r3, [r7, #16]
 8104cc0:	43db      	mvns	r3, r3
 8104cc2:	69ba      	ldr	r2, [r7, #24]
 8104cc4:	4013      	ands	r3, r2
 8104cc6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8104cc8:	683b      	ldr	r3, [r7, #0]
 8104cca:	685b      	ldr	r3, [r3, #4]
 8104ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8104cd0:	2b00      	cmp	r3, #0
 8104cd2:	d003      	beq.n	8104cdc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8104cd4:	69ba      	ldr	r2, [r7, #24]
 8104cd6:	693b      	ldr	r3, [r7, #16]
 8104cd8:	4313      	orrs	r3, r2
 8104cda:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8104cdc:	697b      	ldr	r3, [r7, #20]
 8104cde:	69ba      	ldr	r2, [r7, #24]
 8104ce0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8104ce2:	697b      	ldr	r3, [r7, #20]
 8104ce4:	681b      	ldr	r3, [r3, #0]
 8104ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104ce8:	693b      	ldr	r3, [r7, #16]
 8104cea:	43db      	mvns	r3, r3
 8104cec:	69ba      	ldr	r2, [r7, #24]
 8104cee:	4013      	ands	r3, r2
 8104cf0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8104cf2:	683b      	ldr	r3, [r7, #0]
 8104cf4:	685b      	ldr	r3, [r3, #4]
 8104cf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8104cfa:	2b00      	cmp	r3, #0
 8104cfc:	d003      	beq.n	8104d06 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8104cfe:	69ba      	ldr	r2, [r7, #24]
 8104d00:	693b      	ldr	r3, [r7, #16]
 8104d02:	4313      	orrs	r3, r2
 8104d04:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8104d06:	697b      	ldr	r3, [r7, #20]
 8104d08:	69ba      	ldr	r2, [r7, #24]
 8104d0a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8104d0c:	69fb      	ldr	r3, [r7, #28]
 8104d0e:	3301      	adds	r3, #1
 8104d10:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104d12:	683b      	ldr	r3, [r7, #0]
 8104d14:	681a      	ldr	r2, [r3, #0]
 8104d16:	69fb      	ldr	r3, [r7, #28]
 8104d18:	fa22 f303 	lsr.w	r3, r2, r3
 8104d1c:	2b00      	cmp	r3, #0
 8104d1e:	f47f ae63 	bne.w	81049e8 <HAL_GPIO_Init+0x14>
  }
}
 8104d22:	bf00      	nop
 8104d24:	bf00      	nop
 8104d26:	3724      	adds	r7, #36	; 0x24
 8104d28:	46bd      	mov	sp, r7
 8104d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104d2e:	4770      	bx	lr
 8104d30:	58000400 	.word	0x58000400

08104d34 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8104d34:	b480      	push	{r7}
 8104d36:	b083      	sub	sp, #12
 8104d38:	af00      	add	r7, sp, #0
 8104d3a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8104d3c:	4b05      	ldr	r3, [pc, #20]	; (8104d54 <HAL_HSEM_ActivateNotification+0x20>)
 8104d3e:	681a      	ldr	r2, [r3, #0]
 8104d40:	4904      	ldr	r1, [pc, #16]	; (8104d54 <HAL_HSEM_ActivateNotification+0x20>)
 8104d42:	687b      	ldr	r3, [r7, #4]
 8104d44:	4313      	orrs	r3, r2
 8104d46:	600b      	str	r3, [r1, #0]
#endif
}
 8104d48:	bf00      	nop
 8104d4a:	370c      	adds	r7, #12
 8104d4c:	46bd      	mov	sp, r7
 8104d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104d52:	4770      	bx	lr
 8104d54:	58026510 	.word	0x58026510

08104d58 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8104d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8104d5a:	b08f      	sub	sp, #60	; 0x3c
 8104d5c:	af0a      	add	r7, sp, #40	; 0x28
 8104d5e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8104d60:	687b      	ldr	r3, [r7, #4]
 8104d62:	2b00      	cmp	r3, #0
 8104d64:	d101      	bne.n	8104d6a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8104d66:	2301      	movs	r3, #1
 8104d68:	e116      	b.n	8104f98 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8104d6a:	687b      	ldr	r3, [r7, #4]
 8104d6c:	681b      	ldr	r3, [r3, #0]
 8104d6e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8104d70:	687b      	ldr	r3, [r7, #4]
 8104d72:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8104d76:	b2db      	uxtb	r3, r3
 8104d78:	2b00      	cmp	r3, #0
 8104d7a:	d106      	bne.n	8104d8a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8104d7c:	687b      	ldr	r3, [r7, #4]
 8104d7e:	2200      	movs	r2, #0
 8104d80:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8104d84:	6878      	ldr	r0, [r7, #4]
 8104d86:	f7fd f9e1 	bl	810214c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8104d8a:	687b      	ldr	r3, [r7, #4]
 8104d8c:	2203      	movs	r2, #3
 8104d8e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8104d92:	68bb      	ldr	r3, [r7, #8]
 8104d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104d9a:	2b00      	cmp	r3, #0
 8104d9c:	d102      	bne.n	8104da4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8104d9e:	687b      	ldr	r3, [r7, #4]
 8104da0:	2200      	movs	r2, #0
 8104da2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8104da4:	687b      	ldr	r3, [r7, #4]
 8104da6:	681b      	ldr	r3, [r3, #0]
 8104da8:	4618      	mov	r0, r3
 8104daa:	f007 fb4f 	bl	810c44c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8104dae:	687b      	ldr	r3, [r7, #4]
 8104db0:	681b      	ldr	r3, [r3, #0]
 8104db2:	603b      	str	r3, [r7, #0]
 8104db4:	687e      	ldr	r6, [r7, #4]
 8104db6:	466d      	mov	r5, sp
 8104db8:	f106 0410 	add.w	r4, r6, #16
 8104dbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104dbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104dc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104dc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104dc4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8104dc8:	e885 0003 	stmia.w	r5, {r0, r1}
 8104dcc:	1d33      	adds	r3, r6, #4
 8104dce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8104dd0:	6838      	ldr	r0, [r7, #0]
 8104dd2:	f007 facd 	bl	810c370 <USB_CoreInit>
 8104dd6:	4603      	mov	r3, r0
 8104dd8:	2b00      	cmp	r3, #0
 8104dda:	d005      	beq.n	8104de8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8104ddc:	687b      	ldr	r3, [r7, #4]
 8104dde:	2202      	movs	r2, #2
 8104de0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8104de4:	2301      	movs	r3, #1
 8104de6:	e0d7      	b.n	8104f98 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8104de8:	687b      	ldr	r3, [r7, #4]
 8104dea:	681b      	ldr	r3, [r3, #0]
 8104dec:	2100      	movs	r1, #0
 8104dee:	4618      	mov	r0, r3
 8104df0:	f007 fb3d 	bl	810c46e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8104df4:	2300      	movs	r3, #0
 8104df6:	73fb      	strb	r3, [r7, #15]
 8104df8:	e04a      	b.n	8104e90 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8104dfa:	7bfa      	ldrb	r2, [r7, #15]
 8104dfc:	6879      	ldr	r1, [r7, #4]
 8104dfe:	4613      	mov	r3, r2
 8104e00:	00db      	lsls	r3, r3, #3
 8104e02:	1a9b      	subs	r3, r3, r2
 8104e04:	009b      	lsls	r3, r3, #2
 8104e06:	440b      	add	r3, r1
 8104e08:	333d      	adds	r3, #61	; 0x3d
 8104e0a:	2201      	movs	r2, #1
 8104e0c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8104e0e:	7bfa      	ldrb	r2, [r7, #15]
 8104e10:	6879      	ldr	r1, [r7, #4]
 8104e12:	4613      	mov	r3, r2
 8104e14:	00db      	lsls	r3, r3, #3
 8104e16:	1a9b      	subs	r3, r3, r2
 8104e18:	009b      	lsls	r3, r3, #2
 8104e1a:	440b      	add	r3, r1
 8104e1c:	333c      	adds	r3, #60	; 0x3c
 8104e1e:	7bfa      	ldrb	r2, [r7, #15]
 8104e20:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8104e22:	7bfa      	ldrb	r2, [r7, #15]
 8104e24:	7bfb      	ldrb	r3, [r7, #15]
 8104e26:	b298      	uxth	r0, r3
 8104e28:	6879      	ldr	r1, [r7, #4]
 8104e2a:	4613      	mov	r3, r2
 8104e2c:	00db      	lsls	r3, r3, #3
 8104e2e:	1a9b      	subs	r3, r3, r2
 8104e30:	009b      	lsls	r3, r3, #2
 8104e32:	440b      	add	r3, r1
 8104e34:	3342      	adds	r3, #66	; 0x42
 8104e36:	4602      	mov	r2, r0
 8104e38:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8104e3a:	7bfa      	ldrb	r2, [r7, #15]
 8104e3c:	6879      	ldr	r1, [r7, #4]
 8104e3e:	4613      	mov	r3, r2
 8104e40:	00db      	lsls	r3, r3, #3
 8104e42:	1a9b      	subs	r3, r3, r2
 8104e44:	009b      	lsls	r3, r3, #2
 8104e46:	440b      	add	r3, r1
 8104e48:	333f      	adds	r3, #63	; 0x3f
 8104e4a:	2200      	movs	r2, #0
 8104e4c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8104e4e:	7bfa      	ldrb	r2, [r7, #15]
 8104e50:	6879      	ldr	r1, [r7, #4]
 8104e52:	4613      	mov	r3, r2
 8104e54:	00db      	lsls	r3, r3, #3
 8104e56:	1a9b      	subs	r3, r3, r2
 8104e58:	009b      	lsls	r3, r3, #2
 8104e5a:	440b      	add	r3, r1
 8104e5c:	3344      	adds	r3, #68	; 0x44
 8104e5e:	2200      	movs	r2, #0
 8104e60:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8104e62:	7bfa      	ldrb	r2, [r7, #15]
 8104e64:	6879      	ldr	r1, [r7, #4]
 8104e66:	4613      	mov	r3, r2
 8104e68:	00db      	lsls	r3, r3, #3
 8104e6a:	1a9b      	subs	r3, r3, r2
 8104e6c:	009b      	lsls	r3, r3, #2
 8104e6e:	440b      	add	r3, r1
 8104e70:	3348      	adds	r3, #72	; 0x48
 8104e72:	2200      	movs	r2, #0
 8104e74:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8104e76:	7bfa      	ldrb	r2, [r7, #15]
 8104e78:	6879      	ldr	r1, [r7, #4]
 8104e7a:	4613      	mov	r3, r2
 8104e7c:	00db      	lsls	r3, r3, #3
 8104e7e:	1a9b      	subs	r3, r3, r2
 8104e80:	009b      	lsls	r3, r3, #2
 8104e82:	440b      	add	r3, r1
 8104e84:	3350      	adds	r3, #80	; 0x50
 8104e86:	2200      	movs	r2, #0
 8104e88:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8104e8a:	7bfb      	ldrb	r3, [r7, #15]
 8104e8c:	3301      	adds	r3, #1
 8104e8e:	73fb      	strb	r3, [r7, #15]
 8104e90:	7bfa      	ldrb	r2, [r7, #15]
 8104e92:	687b      	ldr	r3, [r7, #4]
 8104e94:	685b      	ldr	r3, [r3, #4]
 8104e96:	429a      	cmp	r2, r3
 8104e98:	d3af      	bcc.n	8104dfa <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8104e9a:	2300      	movs	r3, #0
 8104e9c:	73fb      	strb	r3, [r7, #15]
 8104e9e:	e044      	b.n	8104f2a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8104ea0:	7bfa      	ldrb	r2, [r7, #15]
 8104ea2:	6879      	ldr	r1, [r7, #4]
 8104ea4:	4613      	mov	r3, r2
 8104ea6:	00db      	lsls	r3, r3, #3
 8104ea8:	1a9b      	subs	r3, r3, r2
 8104eaa:	009b      	lsls	r3, r3, #2
 8104eac:	440b      	add	r3, r1
 8104eae:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8104eb2:	2200      	movs	r2, #0
 8104eb4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8104eb6:	7bfa      	ldrb	r2, [r7, #15]
 8104eb8:	6879      	ldr	r1, [r7, #4]
 8104eba:	4613      	mov	r3, r2
 8104ebc:	00db      	lsls	r3, r3, #3
 8104ebe:	1a9b      	subs	r3, r3, r2
 8104ec0:	009b      	lsls	r3, r3, #2
 8104ec2:	440b      	add	r3, r1
 8104ec4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8104ec8:	7bfa      	ldrb	r2, [r7, #15]
 8104eca:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8104ecc:	7bfa      	ldrb	r2, [r7, #15]
 8104ece:	6879      	ldr	r1, [r7, #4]
 8104ed0:	4613      	mov	r3, r2
 8104ed2:	00db      	lsls	r3, r3, #3
 8104ed4:	1a9b      	subs	r3, r3, r2
 8104ed6:	009b      	lsls	r3, r3, #2
 8104ed8:	440b      	add	r3, r1
 8104eda:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8104ede:	2200      	movs	r2, #0
 8104ee0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8104ee2:	7bfa      	ldrb	r2, [r7, #15]
 8104ee4:	6879      	ldr	r1, [r7, #4]
 8104ee6:	4613      	mov	r3, r2
 8104ee8:	00db      	lsls	r3, r3, #3
 8104eea:	1a9b      	subs	r3, r3, r2
 8104eec:	009b      	lsls	r3, r3, #2
 8104eee:	440b      	add	r3, r1
 8104ef0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8104ef4:	2200      	movs	r2, #0
 8104ef6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8104ef8:	7bfa      	ldrb	r2, [r7, #15]
 8104efa:	6879      	ldr	r1, [r7, #4]
 8104efc:	4613      	mov	r3, r2
 8104efe:	00db      	lsls	r3, r3, #3
 8104f00:	1a9b      	subs	r3, r3, r2
 8104f02:	009b      	lsls	r3, r3, #2
 8104f04:	440b      	add	r3, r1
 8104f06:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8104f0a:	2200      	movs	r2, #0
 8104f0c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8104f0e:	7bfa      	ldrb	r2, [r7, #15]
 8104f10:	6879      	ldr	r1, [r7, #4]
 8104f12:	4613      	mov	r3, r2
 8104f14:	00db      	lsls	r3, r3, #3
 8104f16:	1a9b      	subs	r3, r3, r2
 8104f18:	009b      	lsls	r3, r3, #2
 8104f1a:	440b      	add	r3, r1
 8104f1c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8104f20:	2200      	movs	r2, #0
 8104f22:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8104f24:	7bfb      	ldrb	r3, [r7, #15]
 8104f26:	3301      	adds	r3, #1
 8104f28:	73fb      	strb	r3, [r7, #15]
 8104f2a:	7bfa      	ldrb	r2, [r7, #15]
 8104f2c:	687b      	ldr	r3, [r7, #4]
 8104f2e:	685b      	ldr	r3, [r3, #4]
 8104f30:	429a      	cmp	r2, r3
 8104f32:	d3b5      	bcc.n	8104ea0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8104f34:	687b      	ldr	r3, [r7, #4]
 8104f36:	681b      	ldr	r3, [r3, #0]
 8104f38:	603b      	str	r3, [r7, #0]
 8104f3a:	687e      	ldr	r6, [r7, #4]
 8104f3c:	466d      	mov	r5, sp
 8104f3e:	f106 0410 	add.w	r4, r6, #16
 8104f42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104f44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104f46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8104f48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104f4a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8104f4e:	e885 0003 	stmia.w	r5, {r0, r1}
 8104f52:	1d33      	adds	r3, r6, #4
 8104f54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8104f56:	6838      	ldr	r0, [r7, #0]
 8104f58:	f007 fad6 	bl	810c508 <USB_DevInit>
 8104f5c:	4603      	mov	r3, r0
 8104f5e:	2b00      	cmp	r3, #0
 8104f60:	d005      	beq.n	8104f6e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8104f62:	687b      	ldr	r3, [r7, #4]
 8104f64:	2202      	movs	r2, #2
 8104f66:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8104f6a:	2301      	movs	r3, #1
 8104f6c:	e014      	b.n	8104f98 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8104f6e:	687b      	ldr	r3, [r7, #4]
 8104f70:	2200      	movs	r2, #0
 8104f72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8104f76:	687b      	ldr	r3, [r7, #4]
 8104f78:	2201      	movs	r2, #1
 8104f7a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8104f7e:	687b      	ldr	r3, [r7, #4]
 8104f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8104f82:	2b01      	cmp	r3, #1
 8104f84:	d102      	bne.n	8104f8c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8104f86:	6878      	ldr	r0, [r7, #4]
 8104f88:	f000 f80a 	bl	8104fa0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8104f8c:	687b      	ldr	r3, [r7, #4]
 8104f8e:	681b      	ldr	r3, [r3, #0]
 8104f90:	4618      	mov	r0, r3
 8104f92:	f007 fc90 	bl	810c8b6 <USB_DevDisconnect>

  return HAL_OK;
 8104f96:	2300      	movs	r3, #0
}
 8104f98:	4618      	mov	r0, r3
 8104f9a:	3714      	adds	r7, #20
 8104f9c:	46bd      	mov	sp, r7
 8104f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08104fa0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8104fa0:	b480      	push	{r7}
 8104fa2:	b085      	sub	sp, #20
 8104fa4:	af00      	add	r7, sp, #0
 8104fa6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8104fa8:	687b      	ldr	r3, [r7, #4]
 8104faa:	681b      	ldr	r3, [r3, #0]
 8104fac:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8104fae:	687b      	ldr	r3, [r7, #4]
 8104fb0:	2201      	movs	r2, #1
 8104fb2:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8104fb6:	687b      	ldr	r3, [r7, #4]
 8104fb8:	2200      	movs	r2, #0
 8104fba:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8104fbe:	68fb      	ldr	r3, [r7, #12]
 8104fc0:	699b      	ldr	r3, [r3, #24]
 8104fc2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8104fc6:	68fb      	ldr	r3, [r7, #12]
 8104fc8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8104fca:	68fb      	ldr	r3, [r7, #12]
 8104fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104fce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8104fd2:	f043 0303 	orr.w	r3, r3, #3
 8104fd6:	68fa      	ldr	r2, [r7, #12]
 8104fd8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8104fda:	2300      	movs	r3, #0
}
 8104fdc:	4618      	mov	r0, r3
 8104fde:	3714      	adds	r7, #20
 8104fe0:	46bd      	mov	sp, r7
 8104fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104fe6:	4770      	bx	lr

08104fe8 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8104fe8:	b580      	push	{r7, lr}
 8104fea:	b084      	sub	sp, #16
 8104fec:	af00      	add	r7, sp, #0
 8104fee:	60f8      	str	r0, [r7, #12]
 8104ff0:	460b      	mov	r3, r1
 8104ff2:	607a      	str	r2, [r7, #4]
 8104ff4:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8104ff6:	4b37      	ldr	r3, [pc, #220]	; (81050d4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104ff8:	681b      	ldr	r3, [r3, #0]
 8104ffa:	f023 0201 	bic.w	r2, r3, #1
 8104ffe:	4935      	ldr	r1, [pc, #212]	; (81050d4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105000:	68fb      	ldr	r3, [r7, #12]
 8105002:	4313      	orrs	r3, r2
 8105004:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8105006:	687b      	ldr	r3, [r7, #4]
 8105008:	2b00      	cmp	r3, #0
 810500a:	d123      	bne.n	8105054 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 810500c:	f7fe ffa4 	bl	8103f58 <HAL_GetCurrentCPUID>
 8105010:	4603      	mov	r3, r0
 8105012:	2b03      	cmp	r3, #3
 8105014:	d158      	bne.n	81050c8 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8105016:	4b2f      	ldr	r3, [pc, #188]	; (81050d4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105018:	691b      	ldr	r3, [r3, #16]
 810501a:	4a2e      	ldr	r2, [pc, #184]	; (81050d4 <HAL_PWREx_EnterSTOPMode+0xec>)
 810501c:	f023 0301 	bic.w	r3, r3, #1
 8105020:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8105022:	4b2d      	ldr	r3, [pc, #180]	; (81050d8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105024:	691b      	ldr	r3, [r3, #16]
 8105026:	4a2c      	ldr	r2, [pc, #176]	; (81050d8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105028:	f043 0304 	orr.w	r3, r3, #4
 810502c:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 810502e:	f3bf 8f4f 	dsb	sy
}
 8105032:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8105034:	f3bf 8f6f 	isb	sy
}
 8105038:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810503a:	7afb      	ldrb	r3, [r7, #11]
 810503c:	2b01      	cmp	r3, #1
 810503e:	d101      	bne.n	8105044 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8105040:	bf30      	wfi
 8105042:	e000      	b.n	8105046 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8105044:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8105046:	4b24      	ldr	r3, [pc, #144]	; (81050d8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105048:	691b      	ldr	r3, [r3, #16]
 810504a:	4a23      	ldr	r2, [pc, #140]	; (81050d8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810504c:	f023 0304 	bic.w	r3, r3, #4
 8105050:	6113      	str	r3, [r2, #16]
 8105052:	e03c      	b.n	81050ce <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8105054:	687b      	ldr	r3, [r7, #4]
 8105056:	2b01      	cmp	r3, #1
 8105058:	d123      	bne.n	81050a2 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810505a:	f7fe ff7d 	bl	8103f58 <HAL_GetCurrentCPUID>
 810505e:	4603      	mov	r3, r0
 8105060:	2b01      	cmp	r3, #1
 8105062:	d133      	bne.n	81050cc <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8105064:	4b1b      	ldr	r3, [pc, #108]	; (81050d4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105066:	695b      	ldr	r3, [r3, #20]
 8105068:	4a1a      	ldr	r2, [pc, #104]	; (81050d4 <HAL_PWREx_EnterSTOPMode+0xec>)
 810506a:	f023 0302 	bic.w	r3, r3, #2
 810506e:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8105070:	4b19      	ldr	r3, [pc, #100]	; (81050d8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105072:	691b      	ldr	r3, [r3, #16]
 8105074:	4a18      	ldr	r2, [pc, #96]	; (81050d8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105076:	f043 0304 	orr.w	r3, r3, #4
 810507a:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 810507c:	f3bf 8f4f 	dsb	sy
}
 8105080:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8105082:	f3bf 8f6f 	isb	sy
}
 8105086:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8105088:	7afb      	ldrb	r3, [r7, #11]
 810508a:	2b01      	cmp	r3, #1
 810508c:	d101      	bne.n	8105092 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810508e:	bf30      	wfi
 8105090:	e000      	b.n	8105094 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8105092:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8105094:	4b10      	ldr	r3, [pc, #64]	; (81050d8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105096:	691b      	ldr	r3, [r3, #16]
 8105098:	4a0f      	ldr	r2, [pc, #60]	; (81050d8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810509a:	f023 0304 	bic.w	r3, r3, #4
 810509e:	6113      	str	r3, [r2, #16]
 81050a0:	e015      	b.n	81050ce <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81050a2:	f7fe ff59 	bl	8103f58 <HAL_GetCurrentCPUID>
 81050a6:	4603      	mov	r3, r0
 81050a8:	2b03      	cmp	r3, #3
 81050aa:	d106      	bne.n	81050ba <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81050ac:	4b09      	ldr	r3, [pc, #36]	; (81050d4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81050ae:	691b      	ldr	r3, [r3, #16]
 81050b0:	4a08      	ldr	r2, [pc, #32]	; (81050d4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81050b2:	f023 0304 	bic.w	r3, r3, #4
 81050b6:	6113      	str	r3, [r2, #16]
 81050b8:	e009      	b.n	81050ce <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81050ba:	4b06      	ldr	r3, [pc, #24]	; (81050d4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81050bc:	695b      	ldr	r3, [r3, #20]
 81050be:	4a05      	ldr	r2, [pc, #20]	; (81050d4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81050c0:	f023 0304 	bic.w	r3, r3, #4
 81050c4:	6153      	str	r3, [r2, #20]
 81050c6:	e002      	b.n	81050ce <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81050c8:	bf00      	nop
 81050ca:	e000      	b.n	81050ce <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81050cc:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81050ce:	3710      	adds	r7, #16
 81050d0:	46bd      	mov	sp, r7
 81050d2:	bd80      	pop	{r7, pc}
 81050d4:	58024800 	.word	0x58024800
 81050d8:	e000ed00 	.word	0xe000ed00

081050dc <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81050dc:	b580      	push	{r7, lr}
 81050de:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81050e0:	f7fe ff3a 	bl	8103f58 <HAL_GetCurrentCPUID>
 81050e4:	4603      	mov	r3, r0
 81050e6:	2b03      	cmp	r3, #3
 81050e8:	d101      	bne.n	81050ee <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81050ea:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81050ec:	e001      	b.n	81050f2 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81050ee:	bf40      	sev
    __WFE ();
 81050f0:	bf20      	wfe
}
 81050f2:	bf00      	nop
 81050f4:	bd80      	pop	{r7, pc}
	...

081050f8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 81050f8:	b480      	push	{r7}
 81050fa:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 81050fc:	4b05      	ldr	r3, [pc, #20]	; (8105114 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 81050fe:	68db      	ldr	r3, [r3, #12]
 8105100:	4a04      	ldr	r2, [pc, #16]	; (8105114 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8105102:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8105106:	60d3      	str	r3, [r2, #12]
}
 8105108:	bf00      	nop
 810510a:	46bd      	mov	sp, r7
 810510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105110:	4770      	bx	lr
 8105112:	bf00      	nop
 8105114:	58024800 	.word	0x58024800

08105118 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8105118:	b580      	push	{r7, lr}
 810511a:	b086      	sub	sp, #24
 810511c:	af02      	add	r7, sp, #8
 810511e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8105120:	f7fd fbb8 	bl	8102894 <HAL_GetTick>
 8105124:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8105126:	687b      	ldr	r3, [r7, #4]
 8105128:	2b00      	cmp	r3, #0
 810512a:	d101      	bne.n	8105130 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 810512c:	2301      	movs	r3, #1
 810512e:	e061      	b.n	81051f4 <HAL_QSPI_Init+0xdc>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8105130:	687b      	ldr	r3, [r7, #4]
 8105132:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8105136:	b2db      	uxtb	r3, r3
 8105138:	2b00      	cmp	r3, #0
 810513a:	d107      	bne.n	810514c <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 810513c:	6878      	ldr	r0, [r7, #4]
 810513e:	f7fc fbb1 	bl	81018a4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8105142:	f241 3188 	movw	r1, #5000	; 0x1388
 8105146:	6878      	ldr	r0, [r7, #4]
 8105148:	f000 f85a 	bl	8105200 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 810514c:	687b      	ldr	r3, [r7, #4]
 810514e:	681b      	ldr	r3, [r3, #0]
 8105150:	681b      	ldr	r3, [r3, #0]
 8105152:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8105156:	687b      	ldr	r3, [r7, #4]
 8105158:	689b      	ldr	r3, [r3, #8]
 810515a:	3b01      	subs	r3, #1
 810515c:	021a      	lsls	r2, r3, #8
 810515e:	687b      	ldr	r3, [r7, #4]
 8105160:	681b      	ldr	r3, [r3, #0]
 8105162:	430a      	orrs	r2, r1
 8105164:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8105166:	687b      	ldr	r3, [r7, #4]
 8105168:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810516a:	9300      	str	r3, [sp, #0]
 810516c:	68fb      	ldr	r3, [r7, #12]
 810516e:	2200      	movs	r2, #0
 8105170:	2120      	movs	r1, #32
 8105172:	6878      	ldr	r0, [r7, #4]
 8105174:	f000 f852 	bl	810521c <QSPI_WaitFlagStateUntilTimeout>
 8105178:	4603      	mov	r3, r0
 810517a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 810517c:	7afb      	ldrb	r3, [r7, #11]
 810517e:	2b00      	cmp	r3, #0
 8105180:	d137      	bne.n	81051f2 <HAL_QSPI_Init+0xda>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8105182:	687b      	ldr	r3, [r7, #4]
 8105184:	681b      	ldr	r3, [r3, #0]
 8105186:	681b      	ldr	r3, [r3, #0]
 8105188:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 810518c:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8105190:	687a      	ldr	r2, [r7, #4]
 8105192:	6852      	ldr	r2, [r2, #4]
 8105194:	0611      	lsls	r1, r2, #24
 8105196:	687a      	ldr	r2, [r7, #4]
 8105198:	68d2      	ldr	r2, [r2, #12]
 810519a:	4311      	orrs	r1, r2
 810519c:	687a      	ldr	r2, [r7, #4]
 810519e:	69d2      	ldr	r2, [r2, #28]
 81051a0:	4311      	orrs	r1, r2
 81051a2:	687a      	ldr	r2, [r7, #4]
 81051a4:	6a12      	ldr	r2, [r2, #32]
 81051a6:	4311      	orrs	r1, r2
 81051a8:	687a      	ldr	r2, [r7, #4]
 81051aa:	6812      	ldr	r2, [r2, #0]
 81051ac:	430b      	orrs	r3, r1
 81051ae:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 81051b0:	687b      	ldr	r3, [r7, #4]
 81051b2:	681b      	ldr	r3, [r3, #0]
 81051b4:	685a      	ldr	r2, [r3, #4]
 81051b6:	4b11      	ldr	r3, [pc, #68]	; (81051fc <HAL_QSPI_Init+0xe4>)
 81051b8:	4013      	ands	r3, r2
 81051ba:	687a      	ldr	r2, [r7, #4]
 81051bc:	6912      	ldr	r2, [r2, #16]
 81051be:	0411      	lsls	r1, r2, #16
 81051c0:	687a      	ldr	r2, [r7, #4]
 81051c2:	6952      	ldr	r2, [r2, #20]
 81051c4:	4311      	orrs	r1, r2
 81051c6:	687a      	ldr	r2, [r7, #4]
 81051c8:	6992      	ldr	r2, [r2, #24]
 81051ca:	4311      	orrs	r1, r2
 81051cc:	687a      	ldr	r2, [r7, #4]
 81051ce:	6812      	ldr	r2, [r2, #0]
 81051d0:	430b      	orrs	r3, r1
 81051d2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 81051d4:	687b      	ldr	r3, [r7, #4]
 81051d6:	681b      	ldr	r3, [r3, #0]
 81051d8:	681a      	ldr	r2, [r3, #0]
 81051da:	687b      	ldr	r3, [r7, #4]
 81051dc:	681b      	ldr	r3, [r3, #0]
 81051de:	f042 0201 	orr.w	r2, r2, #1
 81051e2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 81051e4:	687b      	ldr	r3, [r7, #4]
 81051e6:	2200      	movs	r2, #0
 81051e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 81051ea:	687b      	ldr	r3, [r7, #4]
 81051ec:	2201      	movs	r2, #1
 81051ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 81051f2:	7afb      	ldrb	r3, [r7, #11]
}
 81051f4:	4618      	mov	r0, r3
 81051f6:	3710      	adds	r7, #16
 81051f8:	46bd      	mov	sp, r7
 81051fa:	bd80      	pop	{r7, pc}
 81051fc:	ffe0f8fe 	.word	0xffe0f8fe

08105200 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8105200:	b480      	push	{r7}
 8105202:	b083      	sub	sp, #12
 8105204:	af00      	add	r7, sp, #0
 8105206:	6078      	str	r0, [r7, #4]
 8105208:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 810520a:	687b      	ldr	r3, [r7, #4]
 810520c:	683a      	ldr	r2, [r7, #0]
 810520e:	649a      	str	r2, [r3, #72]	; 0x48
}
 8105210:	bf00      	nop
 8105212:	370c      	adds	r7, #12
 8105214:	46bd      	mov	sp, r7
 8105216:	f85d 7b04 	ldr.w	r7, [sp], #4
 810521a:	4770      	bx	lr

0810521c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 810521c:	b580      	push	{r7, lr}
 810521e:	b084      	sub	sp, #16
 8105220:	af00      	add	r7, sp, #0
 8105222:	60f8      	str	r0, [r7, #12]
 8105224:	60b9      	str	r1, [r7, #8]
 8105226:	603b      	str	r3, [r7, #0]
 8105228:	4613      	mov	r3, r2
 810522a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 810522c:	e01a      	b.n	8105264 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810522e:	69bb      	ldr	r3, [r7, #24]
 8105230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105234:	d016      	beq.n	8105264 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8105236:	f7fd fb2d 	bl	8102894 <HAL_GetTick>
 810523a:	4602      	mov	r2, r0
 810523c:	683b      	ldr	r3, [r7, #0]
 810523e:	1ad3      	subs	r3, r2, r3
 8105240:	69ba      	ldr	r2, [r7, #24]
 8105242:	429a      	cmp	r2, r3
 8105244:	d302      	bcc.n	810524c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8105246:	69bb      	ldr	r3, [r7, #24]
 8105248:	2b00      	cmp	r3, #0
 810524a:	d10b      	bne.n	8105264 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 810524c:	68fb      	ldr	r3, [r7, #12]
 810524e:	2204      	movs	r2, #4
 8105250:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8105254:	68fb      	ldr	r3, [r7, #12]
 8105256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105258:	f043 0201 	orr.w	r2, r3, #1
 810525c:	68fb      	ldr	r3, [r7, #12]
 810525e:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8105260:	2301      	movs	r3, #1
 8105262:	e00e      	b.n	8105282 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8105264:	68fb      	ldr	r3, [r7, #12]
 8105266:	681b      	ldr	r3, [r3, #0]
 8105268:	689a      	ldr	r2, [r3, #8]
 810526a:	68bb      	ldr	r3, [r7, #8]
 810526c:	4013      	ands	r3, r2
 810526e:	2b00      	cmp	r3, #0
 8105270:	bf14      	ite	ne
 8105272:	2301      	movne	r3, #1
 8105274:	2300      	moveq	r3, #0
 8105276:	b2db      	uxtb	r3, r3
 8105278:	461a      	mov	r2, r3
 810527a:	79fb      	ldrb	r3, [r7, #7]
 810527c:	429a      	cmp	r2, r3
 810527e:	d1d6      	bne.n	810522e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8105280:	2300      	movs	r3, #0
}
 8105282:	4618      	mov	r0, r3
 8105284:	3710      	adds	r7, #16
 8105286:	46bd      	mov	sp, r7
 8105288:	bd80      	pop	{r7, pc}
	...

0810528c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 810528c:	b480      	push	{r7}
 810528e:	b089      	sub	sp, #36	; 0x24
 8105290:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8105292:	4bb3      	ldr	r3, [pc, #716]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105294:	691b      	ldr	r3, [r3, #16]
 8105296:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810529a:	2b18      	cmp	r3, #24
 810529c:	f200 8155 	bhi.w	810554a <HAL_RCC_GetSysClockFreq+0x2be>
 81052a0:	a201      	add	r2, pc, #4	; (adr r2, 81052a8 <HAL_RCC_GetSysClockFreq+0x1c>)
 81052a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81052a6:	bf00      	nop
 81052a8:	0810530d 	.word	0x0810530d
 81052ac:	0810554b 	.word	0x0810554b
 81052b0:	0810554b 	.word	0x0810554b
 81052b4:	0810554b 	.word	0x0810554b
 81052b8:	0810554b 	.word	0x0810554b
 81052bc:	0810554b 	.word	0x0810554b
 81052c0:	0810554b 	.word	0x0810554b
 81052c4:	0810554b 	.word	0x0810554b
 81052c8:	08105333 	.word	0x08105333
 81052cc:	0810554b 	.word	0x0810554b
 81052d0:	0810554b 	.word	0x0810554b
 81052d4:	0810554b 	.word	0x0810554b
 81052d8:	0810554b 	.word	0x0810554b
 81052dc:	0810554b 	.word	0x0810554b
 81052e0:	0810554b 	.word	0x0810554b
 81052e4:	0810554b 	.word	0x0810554b
 81052e8:	08105339 	.word	0x08105339
 81052ec:	0810554b 	.word	0x0810554b
 81052f0:	0810554b 	.word	0x0810554b
 81052f4:	0810554b 	.word	0x0810554b
 81052f8:	0810554b 	.word	0x0810554b
 81052fc:	0810554b 	.word	0x0810554b
 8105300:	0810554b 	.word	0x0810554b
 8105304:	0810554b 	.word	0x0810554b
 8105308:	0810533f 	.word	0x0810533f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810530c:	4b94      	ldr	r3, [pc, #592]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810530e:	681b      	ldr	r3, [r3, #0]
 8105310:	f003 0320 	and.w	r3, r3, #32
 8105314:	2b00      	cmp	r3, #0
 8105316:	d009      	beq.n	810532c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105318:	4b91      	ldr	r3, [pc, #580]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810531a:	681b      	ldr	r3, [r3, #0]
 810531c:	08db      	lsrs	r3, r3, #3
 810531e:	f003 0303 	and.w	r3, r3, #3
 8105322:	4a90      	ldr	r2, [pc, #576]	; (8105564 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8105324:	fa22 f303 	lsr.w	r3, r2, r3
 8105328:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 810532a:	e111      	b.n	8105550 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 810532c:	4b8d      	ldr	r3, [pc, #564]	; (8105564 <HAL_RCC_GetSysClockFreq+0x2d8>)
 810532e:	61bb      	str	r3, [r7, #24]
    break;
 8105330:	e10e      	b.n	8105550 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8105332:	4b8d      	ldr	r3, [pc, #564]	; (8105568 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8105334:	61bb      	str	r3, [r7, #24]
    break;
 8105336:	e10b      	b.n	8105550 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8105338:	4b8c      	ldr	r3, [pc, #560]	; (810556c <HAL_RCC_GetSysClockFreq+0x2e0>)
 810533a:	61bb      	str	r3, [r7, #24]
    break;
 810533c:	e108      	b.n	8105550 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810533e:	4b88      	ldr	r3, [pc, #544]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105342:	f003 0303 	and.w	r3, r3, #3
 8105346:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8105348:	4b85      	ldr	r3, [pc, #532]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810534a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810534c:	091b      	lsrs	r3, r3, #4
 810534e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105352:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8105354:	4b82      	ldr	r3, [pc, #520]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105358:	f003 0301 	and.w	r3, r3, #1
 810535c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 810535e:	4b80      	ldr	r3, [pc, #512]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105360:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8105362:	08db      	lsrs	r3, r3, #3
 8105364:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105368:	68fa      	ldr	r2, [r7, #12]
 810536a:	fb02 f303 	mul.w	r3, r2, r3
 810536e:	ee07 3a90 	vmov	s15, r3
 8105372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105376:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 810537a:	693b      	ldr	r3, [r7, #16]
 810537c:	2b00      	cmp	r3, #0
 810537e:	f000 80e1 	beq.w	8105544 <HAL_RCC_GetSysClockFreq+0x2b8>
 8105382:	697b      	ldr	r3, [r7, #20]
 8105384:	2b02      	cmp	r3, #2
 8105386:	f000 8083 	beq.w	8105490 <HAL_RCC_GetSysClockFreq+0x204>
 810538a:	697b      	ldr	r3, [r7, #20]
 810538c:	2b02      	cmp	r3, #2
 810538e:	f200 80a1 	bhi.w	81054d4 <HAL_RCC_GetSysClockFreq+0x248>
 8105392:	697b      	ldr	r3, [r7, #20]
 8105394:	2b00      	cmp	r3, #0
 8105396:	d003      	beq.n	81053a0 <HAL_RCC_GetSysClockFreq+0x114>
 8105398:	697b      	ldr	r3, [r7, #20]
 810539a:	2b01      	cmp	r3, #1
 810539c:	d056      	beq.n	810544c <HAL_RCC_GetSysClockFreq+0x1c0>
 810539e:	e099      	b.n	81054d4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81053a0:	4b6f      	ldr	r3, [pc, #444]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81053a2:	681b      	ldr	r3, [r3, #0]
 81053a4:	f003 0320 	and.w	r3, r3, #32
 81053a8:	2b00      	cmp	r3, #0
 81053aa:	d02d      	beq.n	8105408 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81053ac:	4b6c      	ldr	r3, [pc, #432]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81053ae:	681b      	ldr	r3, [r3, #0]
 81053b0:	08db      	lsrs	r3, r3, #3
 81053b2:	f003 0303 	and.w	r3, r3, #3
 81053b6:	4a6b      	ldr	r2, [pc, #428]	; (8105564 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81053b8:	fa22 f303 	lsr.w	r3, r2, r3
 81053bc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81053be:	687b      	ldr	r3, [r7, #4]
 81053c0:	ee07 3a90 	vmov	s15, r3
 81053c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81053c8:	693b      	ldr	r3, [r7, #16]
 81053ca:	ee07 3a90 	vmov	s15, r3
 81053ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81053d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81053d6:	4b62      	ldr	r3, [pc, #392]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81053d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81053da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81053de:	ee07 3a90 	vmov	s15, r3
 81053e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81053e6:	ed97 6a02 	vldr	s12, [r7, #8]
 81053ea:	eddf 5a61 	vldr	s11, [pc, #388]	; 8105570 <HAL_RCC_GetSysClockFreq+0x2e4>
 81053ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81053f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81053f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81053fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81053fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105402:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8105406:	e087      	b.n	8105518 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8105408:	693b      	ldr	r3, [r7, #16]
 810540a:	ee07 3a90 	vmov	s15, r3
 810540e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105412:	eddf 6a58 	vldr	s13, [pc, #352]	; 8105574 <HAL_RCC_GetSysClockFreq+0x2e8>
 8105416:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810541a:	4b51      	ldr	r3, [pc, #324]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810541c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810541e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105422:	ee07 3a90 	vmov	s15, r3
 8105426:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810542a:	ed97 6a02 	vldr	s12, [r7, #8]
 810542e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8105570 <HAL_RCC_GetSysClockFreq+0x2e4>
 8105432:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105436:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810543a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810543e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105446:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810544a:	e065      	b.n	8105518 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810544c:	693b      	ldr	r3, [r7, #16]
 810544e:	ee07 3a90 	vmov	s15, r3
 8105452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105456:	eddf 6a48 	vldr	s13, [pc, #288]	; 8105578 <HAL_RCC_GetSysClockFreq+0x2ec>
 810545a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810545e:	4b40      	ldr	r3, [pc, #256]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105462:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105466:	ee07 3a90 	vmov	s15, r3
 810546a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810546e:	ed97 6a02 	vldr	s12, [r7, #8]
 8105472:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8105570 <HAL_RCC_GetSysClockFreq+0x2e4>
 8105476:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810547a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810547e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105486:	ee67 7a27 	vmul.f32	s15, s14, s15
 810548a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810548e:	e043      	b.n	8105518 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8105490:	693b      	ldr	r3, [r7, #16]
 8105492:	ee07 3a90 	vmov	s15, r3
 8105496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810549a:	eddf 6a38 	vldr	s13, [pc, #224]	; 810557c <HAL_RCC_GetSysClockFreq+0x2f0>
 810549e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81054a2:	4b2f      	ldr	r3, [pc, #188]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81054a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81054a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81054aa:	ee07 3a90 	vmov	s15, r3
 81054ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81054b2:	ed97 6a02 	vldr	s12, [r7, #8]
 81054b6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8105570 <HAL_RCC_GetSysClockFreq+0x2e4>
 81054ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81054be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81054c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81054c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81054ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 81054ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81054d2:	e021      	b.n	8105518 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81054d4:	693b      	ldr	r3, [r7, #16]
 81054d6:	ee07 3a90 	vmov	s15, r3
 81054da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81054de:	eddf 6a26 	vldr	s13, [pc, #152]	; 8105578 <HAL_RCC_GetSysClockFreq+0x2ec>
 81054e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81054e6:	4b1e      	ldr	r3, [pc, #120]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81054e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81054ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81054ee:	ee07 3a90 	vmov	s15, r3
 81054f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81054f6:	ed97 6a02 	vldr	s12, [r7, #8]
 81054fa:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8105570 <HAL_RCC_GetSysClockFreq+0x2e4>
 81054fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105502:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105506:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810550a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810550e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105512:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105516:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8105518:	4b11      	ldr	r3, [pc, #68]	; (8105560 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810551a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810551c:	0a5b      	lsrs	r3, r3, #9
 810551e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105522:	3301      	adds	r3, #1
 8105524:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8105526:	683b      	ldr	r3, [r7, #0]
 8105528:	ee07 3a90 	vmov	s15, r3
 810552c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8105530:	edd7 6a07 	vldr	s13, [r7, #28]
 8105534:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105538:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810553c:	ee17 3a90 	vmov	r3, s15
 8105540:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8105542:	e005      	b.n	8105550 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8105544:	2300      	movs	r3, #0
 8105546:	61bb      	str	r3, [r7, #24]
    break;
 8105548:	e002      	b.n	8105550 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 810554a:	4b07      	ldr	r3, [pc, #28]	; (8105568 <HAL_RCC_GetSysClockFreq+0x2dc>)
 810554c:	61bb      	str	r3, [r7, #24]
    break;
 810554e:	bf00      	nop
  }

  return sysclockfreq;
 8105550:	69bb      	ldr	r3, [r7, #24]
}
 8105552:	4618      	mov	r0, r3
 8105554:	3724      	adds	r7, #36	; 0x24
 8105556:	46bd      	mov	sp, r7
 8105558:	f85d 7b04 	ldr.w	r7, [sp], #4
 810555c:	4770      	bx	lr
 810555e:	bf00      	nop
 8105560:	58024400 	.word	0x58024400
 8105564:	03d09000 	.word	0x03d09000
 8105568:	003d0900 	.word	0x003d0900
 810556c:	017d7840 	.word	0x017d7840
 8105570:	46000000 	.word	0x46000000
 8105574:	4c742400 	.word	0x4c742400
 8105578:	4a742400 	.word	0x4a742400
 810557c:	4bbebc20 	.word	0x4bbebc20

08105580 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8105580:	b580      	push	{r7, lr}
 8105582:	b082      	sub	sp, #8
 8105584:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8105586:	f7ff fe81 	bl	810528c <HAL_RCC_GetSysClockFreq>
 810558a:	4602      	mov	r2, r0
 810558c:	4b11      	ldr	r3, [pc, #68]	; (81055d4 <HAL_RCC_GetHCLKFreq+0x54>)
 810558e:	699b      	ldr	r3, [r3, #24]
 8105590:	0a1b      	lsrs	r3, r3, #8
 8105592:	f003 030f 	and.w	r3, r3, #15
 8105596:	4910      	ldr	r1, [pc, #64]	; (81055d8 <HAL_RCC_GetHCLKFreq+0x58>)
 8105598:	5ccb      	ldrb	r3, [r1, r3]
 810559a:	f003 031f 	and.w	r3, r3, #31
 810559e:	fa22 f303 	lsr.w	r3, r2, r3
 81055a2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81055a4:	4b0b      	ldr	r3, [pc, #44]	; (81055d4 <HAL_RCC_GetHCLKFreq+0x54>)
 81055a6:	699b      	ldr	r3, [r3, #24]
 81055a8:	f003 030f 	and.w	r3, r3, #15
 81055ac:	4a0a      	ldr	r2, [pc, #40]	; (81055d8 <HAL_RCC_GetHCLKFreq+0x58>)
 81055ae:	5cd3      	ldrb	r3, [r2, r3]
 81055b0:	f003 031f 	and.w	r3, r3, #31
 81055b4:	687a      	ldr	r2, [r7, #4]
 81055b6:	fa22 f303 	lsr.w	r3, r2, r3
 81055ba:	4a08      	ldr	r2, [pc, #32]	; (81055dc <HAL_RCC_GetHCLKFreq+0x5c>)
 81055bc:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81055be:	4b07      	ldr	r3, [pc, #28]	; (81055dc <HAL_RCC_GetHCLKFreq+0x5c>)
 81055c0:	681b      	ldr	r3, [r3, #0]
 81055c2:	4a07      	ldr	r2, [pc, #28]	; (81055e0 <HAL_RCC_GetHCLKFreq+0x60>)
 81055c4:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 81055c6:	4b05      	ldr	r3, [pc, #20]	; (81055dc <HAL_RCC_GetHCLKFreq+0x5c>)
 81055c8:	681b      	ldr	r3, [r3, #0]
}
 81055ca:	4618      	mov	r0, r3
 81055cc:	3708      	adds	r7, #8
 81055ce:	46bd      	mov	sp, r7
 81055d0:	bd80      	pop	{r7, pc}
 81055d2:	bf00      	nop
 81055d4:	58024400 	.word	0x58024400
 81055d8:	0810c9e8 	.word	0x0810c9e8
 81055dc:	10000004 	.word	0x10000004
 81055e0:	10000000 	.word	0x10000000

081055e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 81055e4:	b580      	push	{r7, lr}
 81055e6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 81055e8:	f7ff ffca 	bl	8105580 <HAL_RCC_GetHCLKFreq>
 81055ec:	4602      	mov	r2, r0
 81055ee:	4b06      	ldr	r3, [pc, #24]	; (8105608 <HAL_RCC_GetPCLK1Freq+0x24>)
 81055f0:	69db      	ldr	r3, [r3, #28]
 81055f2:	091b      	lsrs	r3, r3, #4
 81055f4:	f003 0307 	and.w	r3, r3, #7
 81055f8:	4904      	ldr	r1, [pc, #16]	; (810560c <HAL_RCC_GetPCLK1Freq+0x28>)
 81055fa:	5ccb      	ldrb	r3, [r1, r3]
 81055fc:	f003 031f 	and.w	r3, r3, #31
 8105600:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8105604:	4618      	mov	r0, r3
 8105606:	bd80      	pop	{r7, pc}
 8105608:	58024400 	.word	0x58024400
 810560c:	0810c9e8 	.word	0x0810c9e8

08105610 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8105610:	b580      	push	{r7, lr}
 8105612:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8105614:	f7ff ffb4 	bl	8105580 <HAL_RCC_GetHCLKFreq>
 8105618:	4602      	mov	r2, r0
 810561a:	4b06      	ldr	r3, [pc, #24]	; (8105634 <HAL_RCC_GetPCLK2Freq+0x24>)
 810561c:	69db      	ldr	r3, [r3, #28]
 810561e:	0a1b      	lsrs	r3, r3, #8
 8105620:	f003 0307 	and.w	r3, r3, #7
 8105624:	4904      	ldr	r1, [pc, #16]	; (8105638 <HAL_RCC_GetPCLK2Freq+0x28>)
 8105626:	5ccb      	ldrb	r3, [r1, r3]
 8105628:	f003 031f 	and.w	r3, r3, #31
 810562c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8105630:	4618      	mov	r0, r3
 8105632:	bd80      	pop	{r7, pc}
 8105634:	58024400 	.word	0x58024400
 8105638:	0810c9e8 	.word	0x0810c9e8

0810563c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 810563c:	b580      	push	{r7, lr}
 810563e:	b086      	sub	sp, #24
 8105640:	af00      	add	r7, sp, #0
 8105642:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8105644:	2300      	movs	r3, #0
 8105646:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8105648:	2300      	movs	r3, #0
 810564a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 810564c:	687b      	ldr	r3, [r7, #4]
 810564e:	681b      	ldr	r3, [r3, #0]
 8105650:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105654:	2b00      	cmp	r3, #0
 8105656:	d03f      	beq.n	81056d8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8105658:	687b      	ldr	r3, [r7, #4]
 810565a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810565c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8105660:	d02a      	beq.n	81056b8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8105662:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8105666:	d824      	bhi.n	81056b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8105668:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810566c:	d018      	beq.n	81056a0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 810566e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8105672:	d81e      	bhi.n	81056b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8105674:	2b00      	cmp	r3, #0
 8105676:	d003      	beq.n	8105680 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8105678:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810567c:	d007      	beq.n	810568e <HAL_RCCEx_PeriphCLKConfig+0x52>
 810567e:	e018      	b.n	81056b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105680:	4bab      	ldr	r3, [pc, #684]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8105682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105684:	4aaa      	ldr	r2, [pc, #680]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8105686:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810568a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 810568c:	e015      	b.n	81056ba <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810568e:	687b      	ldr	r3, [r7, #4]
 8105690:	3304      	adds	r3, #4
 8105692:	2102      	movs	r1, #2
 8105694:	4618      	mov	r0, r3
 8105696:	f002 f823 	bl	81076e0 <RCCEx_PLL2_Config>
 810569a:	4603      	mov	r3, r0
 810569c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 810569e:	e00c      	b.n	81056ba <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81056a0:	687b      	ldr	r3, [r7, #4]
 81056a2:	3324      	adds	r3, #36	; 0x24
 81056a4:	2102      	movs	r1, #2
 81056a6:	4618      	mov	r0, r3
 81056a8:	f002 f8cc 	bl	8107844 <RCCEx_PLL3_Config>
 81056ac:	4603      	mov	r3, r0
 81056ae:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 81056b0:	e003      	b.n	81056ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81056b2:	2301      	movs	r3, #1
 81056b4:	75fb      	strb	r3, [r7, #23]
      break;
 81056b6:	e000      	b.n	81056ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 81056b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 81056ba:	7dfb      	ldrb	r3, [r7, #23]
 81056bc:	2b00      	cmp	r3, #0
 81056be:	d109      	bne.n	81056d4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 81056c0:	4b9b      	ldr	r3, [pc, #620]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81056c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81056c4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 81056c8:	687b      	ldr	r3, [r7, #4]
 81056ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81056cc:	4998      	ldr	r1, [pc, #608]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81056ce:	4313      	orrs	r3, r2
 81056d0:	650b      	str	r3, [r1, #80]	; 0x50
 81056d2:	e001      	b.n	81056d8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81056d4:	7dfb      	ldrb	r3, [r7, #23]
 81056d6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81056d8:	687b      	ldr	r3, [r7, #4]
 81056da:	681b      	ldr	r3, [r3, #0]
 81056dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81056e0:	2b00      	cmp	r3, #0
 81056e2:	d03d      	beq.n	8105760 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 81056e4:	687b      	ldr	r3, [r7, #4]
 81056e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81056e8:	2b04      	cmp	r3, #4
 81056ea:	d826      	bhi.n	810573a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 81056ec:	a201      	add	r2, pc, #4	; (adr r2, 81056f4 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 81056ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81056f2:	bf00      	nop
 81056f4:	08105709 	.word	0x08105709
 81056f8:	08105717 	.word	0x08105717
 81056fc:	08105729 	.word	0x08105729
 8105700:	08105741 	.word	0x08105741
 8105704:	08105741 	.word	0x08105741
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105708:	4b89      	ldr	r3, [pc, #548]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810570a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810570c:	4a88      	ldr	r2, [pc, #544]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810570e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105712:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8105714:	e015      	b.n	8105742 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8105716:	687b      	ldr	r3, [r7, #4]
 8105718:	3304      	adds	r3, #4
 810571a:	2100      	movs	r1, #0
 810571c:	4618      	mov	r0, r3
 810571e:	f001 ffdf 	bl	81076e0 <RCCEx_PLL2_Config>
 8105722:	4603      	mov	r3, r0
 8105724:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8105726:	e00c      	b.n	8105742 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8105728:	687b      	ldr	r3, [r7, #4]
 810572a:	3324      	adds	r3, #36	; 0x24
 810572c:	2100      	movs	r1, #0
 810572e:	4618      	mov	r0, r3
 8105730:	f002 f888 	bl	8107844 <RCCEx_PLL3_Config>
 8105734:	4603      	mov	r3, r0
 8105736:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8105738:	e003      	b.n	8105742 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810573a:	2301      	movs	r3, #1
 810573c:	75fb      	strb	r3, [r7, #23]
      break;
 810573e:	e000      	b.n	8105742 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8105740:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105742:	7dfb      	ldrb	r3, [r7, #23]
 8105744:	2b00      	cmp	r3, #0
 8105746:	d109      	bne.n	810575c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8105748:	4b79      	ldr	r3, [pc, #484]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810574a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810574c:	f023 0207 	bic.w	r2, r3, #7
 8105750:	687b      	ldr	r3, [r7, #4]
 8105752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105754:	4976      	ldr	r1, [pc, #472]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8105756:	4313      	orrs	r3, r2
 8105758:	650b      	str	r3, [r1, #80]	; 0x50
 810575a:	e001      	b.n	8105760 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810575c:	7dfb      	ldrb	r3, [r7, #23]
 810575e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8105760:	687b      	ldr	r3, [r7, #4]
 8105762:	681b      	ldr	r3, [r3, #0]
 8105764:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8105768:	2b00      	cmp	r3, #0
 810576a:	d042      	beq.n	81057f2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 810576c:	687b      	ldr	r3, [r7, #4]
 810576e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105770:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105774:	d02b      	beq.n	81057ce <HAL_RCCEx_PeriphCLKConfig+0x192>
 8105776:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810577a:	d825      	bhi.n	81057c8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 810577c:	2bc0      	cmp	r3, #192	; 0xc0
 810577e:	d028      	beq.n	81057d2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8105780:	2bc0      	cmp	r3, #192	; 0xc0
 8105782:	d821      	bhi.n	81057c8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8105784:	2b80      	cmp	r3, #128	; 0x80
 8105786:	d016      	beq.n	81057b6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8105788:	2b80      	cmp	r3, #128	; 0x80
 810578a:	d81d      	bhi.n	81057c8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 810578c:	2b00      	cmp	r3, #0
 810578e:	d002      	beq.n	8105796 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8105790:	2b40      	cmp	r3, #64	; 0x40
 8105792:	d007      	beq.n	81057a4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8105794:	e018      	b.n	81057c8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105796:	4b66      	ldr	r3, [pc, #408]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8105798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810579a:	4a65      	ldr	r2, [pc, #404]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810579c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81057a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 81057a2:	e017      	b.n	81057d4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81057a4:	687b      	ldr	r3, [r7, #4]
 81057a6:	3304      	adds	r3, #4
 81057a8:	2100      	movs	r1, #0
 81057aa:	4618      	mov	r0, r3
 81057ac:	f001 ff98 	bl	81076e0 <RCCEx_PLL2_Config>
 81057b0:	4603      	mov	r3, r0
 81057b2:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 81057b4:	e00e      	b.n	81057d4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81057b6:	687b      	ldr	r3, [r7, #4]
 81057b8:	3324      	adds	r3, #36	; 0x24
 81057ba:	2100      	movs	r1, #0
 81057bc:	4618      	mov	r0, r3
 81057be:	f002 f841 	bl	8107844 <RCCEx_PLL3_Config>
 81057c2:	4603      	mov	r3, r0
 81057c4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 81057c6:	e005      	b.n	81057d4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81057c8:	2301      	movs	r3, #1
 81057ca:	75fb      	strb	r3, [r7, #23]
      break;
 81057cc:	e002      	b.n	81057d4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 81057ce:	bf00      	nop
 81057d0:	e000      	b.n	81057d4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 81057d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81057d4:	7dfb      	ldrb	r3, [r7, #23]
 81057d6:	2b00      	cmp	r3, #0
 81057d8:	d109      	bne.n	81057ee <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 81057da:	4b55      	ldr	r3, [pc, #340]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81057dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81057de:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 81057e2:	687b      	ldr	r3, [r7, #4]
 81057e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81057e6:	4952      	ldr	r1, [pc, #328]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81057e8:	4313      	orrs	r3, r2
 81057ea:	650b      	str	r3, [r1, #80]	; 0x50
 81057ec:	e001      	b.n	81057f2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81057ee:	7dfb      	ldrb	r3, [r7, #23]
 81057f0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 81057f2:	687b      	ldr	r3, [r7, #4]
 81057f4:	681b      	ldr	r3, [r3, #0]
 81057f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 81057fa:	2b00      	cmp	r3, #0
 81057fc:	d049      	beq.n	8105892 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 81057fe:	687b      	ldr	r3, [r7, #4]
 8105800:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8105804:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8105808:	d030      	beq.n	810586c <HAL_RCCEx_PeriphCLKConfig+0x230>
 810580a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 810580e:	d82a      	bhi.n	8105866 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8105810:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105814:	d02c      	beq.n	8105870 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8105816:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 810581a:	d824      	bhi.n	8105866 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 810581c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105820:	d018      	beq.n	8105854 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8105822:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105826:	d81e      	bhi.n	8105866 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8105828:	2b00      	cmp	r3, #0
 810582a:	d003      	beq.n	8105834 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 810582c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8105830:	d007      	beq.n	8105842 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8105832:	e018      	b.n	8105866 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105834:	4b3e      	ldr	r3, [pc, #248]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8105836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105838:	4a3d      	ldr	r2, [pc, #244]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810583a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810583e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8105840:	e017      	b.n	8105872 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8105842:	687b      	ldr	r3, [r7, #4]
 8105844:	3304      	adds	r3, #4
 8105846:	2100      	movs	r1, #0
 8105848:	4618      	mov	r0, r3
 810584a:	f001 ff49 	bl	81076e0 <RCCEx_PLL2_Config>
 810584e:	4603      	mov	r3, r0
 8105850:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8105852:	e00e      	b.n	8105872 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8105854:	687b      	ldr	r3, [r7, #4]
 8105856:	3324      	adds	r3, #36	; 0x24
 8105858:	2100      	movs	r1, #0
 810585a:	4618      	mov	r0, r3
 810585c:	f001 fff2 	bl	8107844 <RCCEx_PLL3_Config>
 8105860:	4603      	mov	r3, r0
 8105862:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8105864:	e005      	b.n	8105872 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8105866:	2301      	movs	r3, #1
 8105868:	75fb      	strb	r3, [r7, #23]
      break;
 810586a:	e002      	b.n	8105872 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 810586c:	bf00      	nop
 810586e:	e000      	b.n	8105872 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8105870:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105872:	7dfb      	ldrb	r3, [r7, #23]
 8105874:	2b00      	cmp	r3, #0
 8105876:	d10a      	bne.n	810588e <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8105878:	4b2d      	ldr	r3, [pc, #180]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810587a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810587c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8105880:	687b      	ldr	r3, [r7, #4]
 8105882:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8105886:	492a      	ldr	r1, [pc, #168]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8105888:	4313      	orrs	r3, r2
 810588a:	658b      	str	r3, [r1, #88]	; 0x58
 810588c:	e001      	b.n	8105892 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810588e:	7dfb      	ldrb	r3, [r7, #23]
 8105890:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8105892:	687b      	ldr	r3, [r7, #4]
 8105894:	681b      	ldr	r3, [r3, #0]
 8105896:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810589a:	2b00      	cmp	r3, #0
 810589c:	d04c      	beq.n	8105938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 810589e:	687b      	ldr	r3, [r7, #4]
 81058a0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81058a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81058a8:	d030      	beq.n	810590c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 81058aa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81058ae:	d82a      	bhi.n	8105906 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81058b0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81058b4:	d02c      	beq.n	8105910 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 81058b6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81058ba:	d824      	bhi.n	8105906 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81058bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81058c0:	d018      	beq.n	81058f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 81058c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81058c6:	d81e      	bhi.n	8105906 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81058c8:	2b00      	cmp	r3, #0
 81058ca:	d003      	beq.n	81058d4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 81058cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81058d0:	d007      	beq.n	81058e2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 81058d2:	e018      	b.n	8105906 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81058d4:	4b16      	ldr	r3, [pc, #88]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81058d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81058d8:	4a15      	ldr	r2, [pc, #84]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 81058da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81058de:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81058e0:	e017      	b.n	8105912 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81058e2:	687b      	ldr	r3, [r7, #4]
 81058e4:	3304      	adds	r3, #4
 81058e6:	2100      	movs	r1, #0
 81058e8:	4618      	mov	r0, r3
 81058ea:	f001 fef9 	bl	81076e0 <RCCEx_PLL2_Config>
 81058ee:	4603      	mov	r3, r0
 81058f0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 81058f2:	e00e      	b.n	8105912 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81058f4:	687b      	ldr	r3, [r7, #4]
 81058f6:	3324      	adds	r3, #36	; 0x24
 81058f8:	2100      	movs	r1, #0
 81058fa:	4618      	mov	r0, r3
 81058fc:	f001 ffa2 	bl	8107844 <RCCEx_PLL3_Config>
 8105900:	4603      	mov	r3, r0
 8105902:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8105904:	e005      	b.n	8105912 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8105906:	2301      	movs	r3, #1
 8105908:	75fb      	strb	r3, [r7, #23]
      break;
 810590a:	e002      	b.n	8105912 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 810590c:	bf00      	nop
 810590e:	e000      	b.n	8105912 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8105910:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105912:	7dfb      	ldrb	r3, [r7, #23]
 8105914:	2b00      	cmp	r3, #0
 8105916:	d10d      	bne.n	8105934 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8105918:	4b05      	ldr	r3, [pc, #20]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 810591a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810591c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8105920:	687b      	ldr	r3, [r7, #4]
 8105922:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8105926:	4902      	ldr	r1, [pc, #8]	; (8105930 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8105928:	4313      	orrs	r3, r2
 810592a:	658b      	str	r3, [r1, #88]	; 0x58
 810592c:	e004      	b.n	8105938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 810592e:	bf00      	nop
 8105930:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105934:	7dfb      	ldrb	r3, [r7, #23]
 8105936:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8105938:	687b      	ldr	r3, [r7, #4]
 810593a:	681b      	ldr	r3, [r3, #0]
 810593c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105940:	2b00      	cmp	r3, #0
 8105942:	d032      	beq.n	81059aa <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8105944:	687b      	ldr	r3, [r7, #4]
 8105946:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8105948:	2b30      	cmp	r3, #48	; 0x30
 810594a:	d01c      	beq.n	8105986 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 810594c:	2b30      	cmp	r3, #48	; 0x30
 810594e:	d817      	bhi.n	8105980 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8105950:	2b20      	cmp	r3, #32
 8105952:	d00c      	beq.n	810596e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8105954:	2b20      	cmp	r3, #32
 8105956:	d813      	bhi.n	8105980 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8105958:	2b00      	cmp	r3, #0
 810595a:	d016      	beq.n	810598a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 810595c:	2b10      	cmp	r3, #16
 810595e:	d10f      	bne.n	8105980 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105960:	4bb1      	ldr	r3, [pc, #708]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105964:	4ab0      	ldr	r2, [pc, #704]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105966:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810596a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 810596c:	e00e      	b.n	810598c <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810596e:	687b      	ldr	r3, [r7, #4]
 8105970:	3304      	adds	r3, #4
 8105972:	2102      	movs	r1, #2
 8105974:	4618      	mov	r0, r3
 8105976:	f001 feb3 	bl	81076e0 <RCCEx_PLL2_Config>
 810597a:	4603      	mov	r3, r0
 810597c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 810597e:	e005      	b.n	810598c <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8105980:	2301      	movs	r3, #1
 8105982:	75fb      	strb	r3, [r7, #23]
      break;
 8105984:	e002      	b.n	810598c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8105986:	bf00      	nop
 8105988:	e000      	b.n	810598c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 810598a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810598c:	7dfb      	ldrb	r3, [r7, #23]
 810598e:	2b00      	cmp	r3, #0
 8105990:	d109      	bne.n	81059a6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8105992:	4ba5      	ldr	r3, [pc, #660]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105996:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 810599a:	687b      	ldr	r3, [r7, #4]
 810599c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810599e:	49a2      	ldr	r1, [pc, #648]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 81059a0:	4313      	orrs	r3, r2
 81059a2:	64cb      	str	r3, [r1, #76]	; 0x4c
 81059a4:	e001      	b.n	81059aa <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81059a6:	7dfb      	ldrb	r3, [r7, #23]
 81059a8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 81059aa:	687b      	ldr	r3, [r7, #4]
 81059ac:	681b      	ldr	r3, [r3, #0]
 81059ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81059b2:	2b00      	cmp	r3, #0
 81059b4:	d047      	beq.n	8105a46 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 81059b6:	687b      	ldr	r3, [r7, #4]
 81059b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81059ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81059be:	d030      	beq.n	8105a22 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 81059c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81059c4:	d82a      	bhi.n	8105a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81059c6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81059ca:	d02c      	beq.n	8105a26 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 81059cc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81059d0:	d824      	bhi.n	8105a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81059d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81059d6:	d018      	beq.n	8105a0a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 81059d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81059dc:	d81e      	bhi.n	8105a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 81059de:	2b00      	cmp	r3, #0
 81059e0:	d003      	beq.n	81059ea <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 81059e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81059e6:	d007      	beq.n	81059f8 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 81059e8:	e018      	b.n	8105a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81059ea:	4b8f      	ldr	r3, [pc, #572]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 81059ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81059ee:	4a8e      	ldr	r2, [pc, #568]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 81059f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81059f4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81059f6:	e017      	b.n	8105a28 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81059f8:	687b      	ldr	r3, [r7, #4]
 81059fa:	3304      	adds	r3, #4
 81059fc:	2100      	movs	r1, #0
 81059fe:	4618      	mov	r0, r3
 8105a00:	f001 fe6e 	bl	81076e0 <RCCEx_PLL2_Config>
 8105a04:	4603      	mov	r3, r0
 8105a06:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8105a08:	e00e      	b.n	8105a28 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8105a0a:	687b      	ldr	r3, [r7, #4]
 8105a0c:	3324      	adds	r3, #36	; 0x24
 8105a0e:	2100      	movs	r1, #0
 8105a10:	4618      	mov	r0, r3
 8105a12:	f001 ff17 	bl	8107844 <RCCEx_PLL3_Config>
 8105a16:	4603      	mov	r3, r0
 8105a18:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8105a1a:	e005      	b.n	8105a28 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105a1c:	2301      	movs	r3, #1
 8105a1e:	75fb      	strb	r3, [r7, #23]
      break;
 8105a20:	e002      	b.n	8105a28 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8105a22:	bf00      	nop
 8105a24:	e000      	b.n	8105a28 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8105a26:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105a28:	7dfb      	ldrb	r3, [r7, #23]
 8105a2a:	2b00      	cmp	r3, #0
 8105a2c:	d109      	bne.n	8105a42 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8105a2e:	4b7e      	ldr	r3, [pc, #504]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105a30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105a32:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8105a36:	687b      	ldr	r3, [r7, #4]
 8105a38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8105a3a:	497b      	ldr	r1, [pc, #492]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105a3c:	4313      	orrs	r3, r2
 8105a3e:	650b      	str	r3, [r1, #80]	; 0x50
 8105a40:	e001      	b.n	8105a46 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105a42:	7dfb      	ldrb	r3, [r7, #23]
 8105a44:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8105a46:	687b      	ldr	r3, [r7, #4]
 8105a48:	681b      	ldr	r3, [r3, #0]
 8105a4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8105a4e:	2b00      	cmp	r3, #0
 8105a50:	d049      	beq.n	8105ae6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8105a52:	687b      	ldr	r3, [r7, #4]
 8105a54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105a56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8105a5a:	d02e      	beq.n	8105aba <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8105a5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8105a60:	d828      	bhi.n	8105ab4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8105a62:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8105a66:	d02a      	beq.n	8105abe <HAL_RCCEx_PeriphCLKConfig+0x482>
 8105a68:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8105a6c:	d822      	bhi.n	8105ab4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8105a6e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8105a72:	d026      	beq.n	8105ac2 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8105a74:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8105a78:	d81c      	bhi.n	8105ab4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8105a7a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105a7e:	d010      	beq.n	8105aa2 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8105a80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105a84:	d816      	bhi.n	8105ab4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8105a86:	2b00      	cmp	r3, #0
 8105a88:	d01d      	beq.n	8105ac6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8105a8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105a8e:	d111      	bne.n	8105ab4 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105a90:	687b      	ldr	r3, [r7, #4]
 8105a92:	3304      	adds	r3, #4
 8105a94:	2101      	movs	r1, #1
 8105a96:	4618      	mov	r0, r3
 8105a98:	f001 fe22 	bl	81076e0 <RCCEx_PLL2_Config>
 8105a9c:	4603      	mov	r3, r0
 8105a9e:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8105aa0:	e012      	b.n	8105ac8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105aa2:	687b      	ldr	r3, [r7, #4]
 8105aa4:	3324      	adds	r3, #36	; 0x24
 8105aa6:	2101      	movs	r1, #1
 8105aa8:	4618      	mov	r0, r3
 8105aaa:	f001 fecb 	bl	8107844 <RCCEx_PLL3_Config>
 8105aae:	4603      	mov	r3, r0
 8105ab0:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8105ab2:	e009      	b.n	8105ac8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105ab4:	2301      	movs	r3, #1
 8105ab6:	75fb      	strb	r3, [r7, #23]
      break;
 8105ab8:	e006      	b.n	8105ac8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8105aba:	bf00      	nop
 8105abc:	e004      	b.n	8105ac8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8105abe:	bf00      	nop
 8105ac0:	e002      	b.n	8105ac8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8105ac2:	bf00      	nop
 8105ac4:	e000      	b.n	8105ac8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8105ac6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105ac8:	7dfb      	ldrb	r3, [r7, #23]
 8105aca:	2b00      	cmp	r3, #0
 8105acc:	d109      	bne.n	8105ae2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8105ace:	4b56      	ldr	r3, [pc, #344]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105ad0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105ad2:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8105ad6:	687b      	ldr	r3, [r7, #4]
 8105ad8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8105ada:	4953      	ldr	r1, [pc, #332]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105adc:	4313      	orrs	r3, r2
 8105ade:	650b      	str	r3, [r1, #80]	; 0x50
 8105ae0:	e001      	b.n	8105ae6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105ae2:	7dfb      	ldrb	r3, [r7, #23]
 8105ae4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8105ae6:	687b      	ldr	r3, [r7, #4]
 8105ae8:	681b      	ldr	r3, [r3, #0]
 8105aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8105aee:	2b00      	cmp	r3, #0
 8105af0:	d04b      	beq.n	8105b8a <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8105af2:	687b      	ldr	r3, [r7, #4]
 8105af4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105af8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8105afc:	d02e      	beq.n	8105b5c <HAL_RCCEx_PeriphCLKConfig+0x520>
 8105afe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8105b02:	d828      	bhi.n	8105b56 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8105b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8105b08:	d02a      	beq.n	8105b60 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8105b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8105b0e:	d822      	bhi.n	8105b56 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8105b10:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8105b14:	d026      	beq.n	8105b64 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8105b16:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8105b1a:	d81c      	bhi.n	8105b56 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8105b1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105b20:	d010      	beq.n	8105b44 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8105b22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105b26:	d816      	bhi.n	8105b56 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8105b28:	2b00      	cmp	r3, #0
 8105b2a:	d01d      	beq.n	8105b68 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8105b2c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105b30:	d111      	bne.n	8105b56 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105b32:	687b      	ldr	r3, [r7, #4]
 8105b34:	3304      	adds	r3, #4
 8105b36:	2101      	movs	r1, #1
 8105b38:	4618      	mov	r0, r3
 8105b3a:	f001 fdd1 	bl	81076e0 <RCCEx_PLL2_Config>
 8105b3e:	4603      	mov	r3, r0
 8105b40:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8105b42:	e012      	b.n	8105b6a <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105b44:	687b      	ldr	r3, [r7, #4]
 8105b46:	3324      	adds	r3, #36	; 0x24
 8105b48:	2101      	movs	r1, #1
 8105b4a:	4618      	mov	r0, r3
 8105b4c:	f001 fe7a 	bl	8107844 <RCCEx_PLL3_Config>
 8105b50:	4603      	mov	r3, r0
 8105b52:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8105b54:	e009      	b.n	8105b6a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8105b56:	2301      	movs	r3, #1
 8105b58:	75fb      	strb	r3, [r7, #23]
      break;
 8105b5a:	e006      	b.n	8105b6a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8105b5c:	bf00      	nop
 8105b5e:	e004      	b.n	8105b6a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8105b60:	bf00      	nop
 8105b62:	e002      	b.n	8105b6a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8105b64:	bf00      	nop
 8105b66:	e000      	b.n	8105b6a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8105b68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105b6a:	7dfb      	ldrb	r3, [r7, #23]
 8105b6c:	2b00      	cmp	r3, #0
 8105b6e:	d10a      	bne.n	8105b86 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8105b70:	4b2d      	ldr	r3, [pc, #180]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105b72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105b74:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8105b78:	687b      	ldr	r3, [r7, #4]
 8105b7a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105b7e:	492a      	ldr	r1, [pc, #168]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105b80:	4313      	orrs	r3, r2
 8105b82:	658b      	str	r3, [r1, #88]	; 0x58
 8105b84:	e001      	b.n	8105b8a <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105b86:	7dfb      	ldrb	r3, [r7, #23]
 8105b88:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8105b8a:	687b      	ldr	r3, [r7, #4]
 8105b8c:	681b      	ldr	r3, [r3, #0]
 8105b8e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8105b92:	2b00      	cmp	r3, #0
 8105b94:	d022      	beq.n	8105bdc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    switch(PeriphClkInit->DsiClockSelection)
 8105b96:	687b      	ldr	r3, [r7, #4]
 8105b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105b9a:	2b00      	cmp	r3, #0
 8105b9c:	d00e      	beq.n	8105bbc <HAL_RCCEx_PeriphCLKConfig+0x580>
 8105b9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105ba2:	d108      	bne.n	8105bb6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
    {

    case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105ba4:	687b      	ldr	r3, [r7, #4]
 8105ba6:	3304      	adds	r3, #4
 8105ba8:	2101      	movs	r1, #1
 8105baa:	4618      	mov	r0, r3
 8105bac:	f001 fd98 	bl	81076e0 <RCCEx_PLL2_Config>
 8105bb0:	4603      	mov	r3, r0
 8105bb2:	75fb      	strb	r3, [r7, #23]

      /* DSI clock source configuration done later after clock selection check */
      break;
 8105bb4:	e003      	b.n	8105bbe <HAL_RCCEx_PeriphCLKConfig+0x582>
      /* PHY is used as clock source for DSI*/
      /* DSI clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105bb6:	2301      	movs	r3, #1
 8105bb8:	75fb      	strb	r3, [r7, #23]
      break;
 8105bba:	e000      	b.n	8105bbe <HAL_RCCEx_PeriphCLKConfig+0x582>
      break;
 8105bbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105bbe:	7dfb      	ldrb	r3, [r7, #23]
 8105bc0:	2b00      	cmp	r3, #0
 8105bc2:	d109      	bne.n	8105bd8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8105bc4:	4b18      	ldr	r3, [pc, #96]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105bc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105bc8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8105bcc:	687b      	ldr	r3, [r7, #4]
 8105bce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105bd0:	4915      	ldr	r1, [pc, #84]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105bd2:	4313      	orrs	r3, r2
 8105bd4:	64cb      	str	r3, [r1, #76]	; 0x4c
 8105bd6:	e001      	b.n	8105bdc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105bd8:	7dfb      	ldrb	r3, [r7, #23]
 8105bda:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8105bdc:	687b      	ldr	r3, [r7, #4]
 8105bde:	681b      	ldr	r3, [r3, #0]
 8105be0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8105be4:	2b00      	cmp	r3, #0
 8105be6:	d031      	beq.n	8105c4c <HAL_RCCEx_PeriphCLKConfig+0x610>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8105be8:	687b      	ldr	r3, [r7, #4]
 8105bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105bec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105bf0:	d00e      	beq.n	8105c10 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8105bf2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105bf6:	d814      	bhi.n	8105c22 <HAL_RCCEx_PeriphCLKConfig+0x5e6>
 8105bf8:	2b00      	cmp	r3, #0
 8105bfa:	d017      	beq.n	8105c2c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
 8105bfc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105c00:	d10f      	bne.n	8105c22 <HAL_RCCEx_PeriphCLKConfig+0x5e6>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105c02:	4b09      	ldr	r3, [pc, #36]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105c06:	4a08      	ldr	r2, [pc, #32]	; (8105c28 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8105c08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105c0c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8105c0e:	e00e      	b.n	8105c2e <HAL_RCCEx_PeriphCLKConfig+0x5f2>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105c10:	687b      	ldr	r3, [r7, #4]
 8105c12:	3304      	adds	r3, #4
 8105c14:	2101      	movs	r1, #1
 8105c16:	4618      	mov	r0, r3
 8105c18:	f001 fd62 	bl	81076e0 <RCCEx_PLL2_Config>
 8105c1c:	4603      	mov	r3, r0
 8105c1e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8105c20:	e005      	b.n	8105c2e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105c22:	2301      	movs	r3, #1
 8105c24:	75fb      	strb	r3, [r7, #23]
      break;
 8105c26:	e002      	b.n	8105c2e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
 8105c28:	58024400 	.word	0x58024400
      break;
 8105c2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105c2e:	7dfb      	ldrb	r3, [r7, #23]
 8105c30:	2b00      	cmp	r3, #0
 8105c32:	d109      	bne.n	8105c48 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8105c34:	4bb8      	ldr	r3, [pc, #736]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105c36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105c38:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8105c3c:	687b      	ldr	r3, [r7, #4]
 8105c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105c40:	49b5      	ldr	r1, [pc, #724]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105c42:	4313      	orrs	r3, r2
 8105c44:	650b      	str	r3, [r1, #80]	; 0x50
 8105c46:	e001      	b.n	8105c4c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105c48:	7dfb      	ldrb	r3, [r7, #23]
 8105c4a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8105c4c:	687b      	ldr	r3, [r7, #4]
 8105c4e:	681b      	ldr	r3, [r3, #0]
 8105c50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8105c54:	2b00      	cmp	r3, #0
 8105c56:	d032      	beq.n	8105cbe <HAL_RCCEx_PeriphCLKConfig+0x682>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8105c58:	687b      	ldr	r3, [r7, #4]
 8105c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105c5c:	2b03      	cmp	r3, #3
 8105c5e:	d81b      	bhi.n	8105c98 <HAL_RCCEx_PeriphCLKConfig+0x65c>
 8105c60:	a201      	add	r2, pc, #4	; (adr r2, 8105c68 <HAL_RCCEx_PeriphCLKConfig+0x62c>)
 8105c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105c66:	bf00      	nop
 8105c68:	08105c9f 	.word	0x08105c9f
 8105c6c:	08105c79 	.word	0x08105c79
 8105c70:	08105c87 	.word	0x08105c87
 8105c74:	08105c9f 	.word	0x08105c9f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105c78:	4ba7      	ldr	r3, [pc, #668]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105c7c:	4aa6      	ldr	r2, [pc, #664]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105c7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105c82:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8105c84:	e00c      	b.n	8105ca0 <HAL_RCCEx_PeriphCLKConfig+0x664>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8105c86:	687b      	ldr	r3, [r7, #4]
 8105c88:	3304      	adds	r3, #4
 8105c8a:	2102      	movs	r1, #2
 8105c8c:	4618      	mov	r0, r3
 8105c8e:	f001 fd27 	bl	81076e0 <RCCEx_PLL2_Config>
 8105c92:	4603      	mov	r3, r0
 8105c94:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8105c96:	e003      	b.n	8105ca0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8105c98:	2301      	movs	r3, #1
 8105c9a:	75fb      	strb	r3, [r7, #23]
      break;
 8105c9c:	e000      	b.n	8105ca0 <HAL_RCCEx_PeriphCLKConfig+0x664>
      break;
 8105c9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105ca0:	7dfb      	ldrb	r3, [r7, #23]
 8105ca2:	2b00      	cmp	r3, #0
 8105ca4:	d109      	bne.n	8105cba <HAL_RCCEx_PeriphCLKConfig+0x67e>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8105ca6:	4b9c      	ldr	r3, [pc, #624]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105caa:	f023 0203 	bic.w	r2, r3, #3
 8105cae:	687b      	ldr	r3, [r7, #4]
 8105cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105cb2:	4999      	ldr	r1, [pc, #612]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105cb4:	4313      	orrs	r3, r2
 8105cb6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8105cb8:	e001      	b.n	8105cbe <HAL_RCCEx_PeriphCLKConfig+0x682>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105cba:	7dfb      	ldrb	r3, [r7, #23]
 8105cbc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8105cbe:	687b      	ldr	r3, [r7, #4]
 8105cc0:	681b      	ldr	r3, [r3, #0]
 8105cc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8105cc6:	2b00      	cmp	r3, #0
 8105cc8:	f000 8088 	beq.w	8105ddc <HAL_RCCEx_PeriphCLKConfig+0x7a0>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8105ccc:	4b93      	ldr	r3, [pc, #588]	; (8105f1c <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8105cce:	681b      	ldr	r3, [r3, #0]
 8105cd0:	4a92      	ldr	r2, [pc, #584]	; (8105f1c <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8105cd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8105cd6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8105cd8:	f7fc fddc 	bl	8102894 <HAL_GetTick>
 8105cdc:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8105cde:	e009      	b.n	8105cf4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8105ce0:	f7fc fdd8 	bl	8102894 <HAL_GetTick>
 8105ce4:	4602      	mov	r2, r0
 8105ce6:	693b      	ldr	r3, [r7, #16]
 8105ce8:	1ad3      	subs	r3, r2, r3
 8105cea:	2b64      	cmp	r3, #100	; 0x64
 8105cec:	d902      	bls.n	8105cf4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
      {
        ret = HAL_TIMEOUT;
 8105cee:	2303      	movs	r3, #3
 8105cf0:	75fb      	strb	r3, [r7, #23]
        break;
 8105cf2:	e005      	b.n	8105d00 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8105cf4:	4b89      	ldr	r3, [pc, #548]	; (8105f1c <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8105cf6:	681b      	ldr	r3, [r3, #0]
 8105cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105cfc:	2b00      	cmp	r3, #0
 8105cfe:	d0ef      	beq.n	8105ce0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      }
    }

    if(ret == HAL_OK)
 8105d00:	7dfb      	ldrb	r3, [r7, #23]
 8105d02:	2b00      	cmp	r3, #0
 8105d04:	d168      	bne.n	8105dd8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8105d06:	4b84      	ldr	r3, [pc, #528]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105d08:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8105d0a:	687b      	ldr	r3, [r7, #4]
 8105d0c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8105d10:	4053      	eors	r3, r2
 8105d12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8105d16:	2b00      	cmp	r3, #0
 8105d18:	d013      	beq.n	8105d42 <HAL_RCCEx_PeriphCLKConfig+0x706>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8105d1a:	4b7f      	ldr	r3, [pc, #508]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105d1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8105d22:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8105d24:	4b7c      	ldr	r3, [pc, #496]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105d28:	4a7b      	ldr	r2, [pc, #492]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105d2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8105d2e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8105d30:	4b79      	ldr	r3, [pc, #484]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105d32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105d34:	4a78      	ldr	r2, [pc, #480]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105d36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8105d3a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8105d3c:	4a76      	ldr	r2, [pc, #472]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105d3e:	68fb      	ldr	r3, [r7, #12]
 8105d40:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8105d42:	687b      	ldr	r3, [r7, #4]
 8105d44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8105d48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105d4c:	d115      	bne.n	8105d7a <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8105d4e:	f7fc fda1 	bl	8102894 <HAL_GetTick>
 8105d52:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8105d54:	e00b      	b.n	8105d6e <HAL_RCCEx_PeriphCLKConfig+0x732>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8105d56:	f7fc fd9d 	bl	8102894 <HAL_GetTick>
 8105d5a:	4602      	mov	r2, r0
 8105d5c:	693b      	ldr	r3, [r7, #16]
 8105d5e:	1ad3      	subs	r3, r2, r3
 8105d60:	f241 3288 	movw	r2, #5000	; 0x1388
 8105d64:	4293      	cmp	r3, r2
 8105d66:	d902      	bls.n	8105d6e <HAL_RCCEx_PeriphCLKConfig+0x732>
          {
            ret = HAL_TIMEOUT;
 8105d68:	2303      	movs	r3, #3
 8105d6a:	75fb      	strb	r3, [r7, #23]
            break;
 8105d6c:	e005      	b.n	8105d7a <HAL_RCCEx_PeriphCLKConfig+0x73e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8105d6e:	4b6a      	ldr	r3, [pc, #424]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105d72:	f003 0302 	and.w	r3, r3, #2
 8105d76:	2b00      	cmp	r3, #0
 8105d78:	d0ed      	beq.n	8105d56 <HAL_RCCEx_PeriphCLKConfig+0x71a>
          }
        }
      }

      if(ret == HAL_OK)
 8105d7a:	7dfb      	ldrb	r3, [r7, #23]
 8105d7c:	2b00      	cmp	r3, #0
 8105d7e:	d128      	bne.n	8105dd2 <HAL_RCCEx_PeriphCLKConfig+0x796>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8105d80:	687b      	ldr	r3, [r7, #4]
 8105d82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8105d86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8105d8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8105d8e:	d10f      	bne.n	8105db0 <HAL_RCCEx_PeriphCLKConfig+0x774>
 8105d90:	4b61      	ldr	r3, [pc, #388]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105d92:	691b      	ldr	r3, [r3, #16]
 8105d94:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8105d98:	687b      	ldr	r3, [r7, #4]
 8105d9a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8105d9e:	091b      	lsrs	r3, r3, #4
 8105da0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8105da4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8105da8:	495b      	ldr	r1, [pc, #364]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105daa:	4313      	orrs	r3, r2
 8105dac:	610b      	str	r3, [r1, #16]
 8105dae:	e005      	b.n	8105dbc <HAL_RCCEx_PeriphCLKConfig+0x780>
 8105db0:	4b59      	ldr	r3, [pc, #356]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105db2:	691b      	ldr	r3, [r3, #16]
 8105db4:	4a58      	ldr	r2, [pc, #352]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105db6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8105dba:	6113      	str	r3, [r2, #16]
 8105dbc:	4b56      	ldr	r3, [pc, #344]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105dbe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8105dc0:	687b      	ldr	r3, [r7, #4]
 8105dc2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8105dc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8105dca:	4953      	ldr	r1, [pc, #332]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105dcc:	4313      	orrs	r3, r2
 8105dce:	670b      	str	r3, [r1, #112]	; 0x70
 8105dd0:	e004      	b.n	8105ddc <HAL_RCCEx_PeriphCLKConfig+0x7a0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8105dd2:	7dfb      	ldrb	r3, [r7, #23]
 8105dd4:	75bb      	strb	r3, [r7, #22]
 8105dd6:	e001      	b.n	8105ddc <HAL_RCCEx_PeriphCLKConfig+0x7a0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105dd8:	7dfb      	ldrb	r3, [r7, #23]
 8105dda:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8105ddc:	687b      	ldr	r3, [r7, #4]
 8105dde:	681b      	ldr	r3, [r3, #0]
 8105de0:	f003 0301 	and.w	r3, r3, #1
 8105de4:	2b00      	cmp	r3, #0
 8105de6:	d07e      	beq.n	8105ee6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8105de8:	687b      	ldr	r3, [r7, #4]
 8105dea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8105dec:	2b28      	cmp	r3, #40	; 0x28
 8105dee:	d867      	bhi.n	8105ec0 <HAL_RCCEx_PeriphCLKConfig+0x884>
 8105df0:	a201      	add	r2, pc, #4	; (adr r2, 8105df8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8105df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105df6:	bf00      	nop
 8105df8:	08105ec7 	.word	0x08105ec7
 8105dfc:	08105ec1 	.word	0x08105ec1
 8105e00:	08105ec1 	.word	0x08105ec1
 8105e04:	08105ec1 	.word	0x08105ec1
 8105e08:	08105ec1 	.word	0x08105ec1
 8105e0c:	08105ec1 	.word	0x08105ec1
 8105e10:	08105ec1 	.word	0x08105ec1
 8105e14:	08105ec1 	.word	0x08105ec1
 8105e18:	08105e9d 	.word	0x08105e9d
 8105e1c:	08105ec1 	.word	0x08105ec1
 8105e20:	08105ec1 	.word	0x08105ec1
 8105e24:	08105ec1 	.word	0x08105ec1
 8105e28:	08105ec1 	.word	0x08105ec1
 8105e2c:	08105ec1 	.word	0x08105ec1
 8105e30:	08105ec1 	.word	0x08105ec1
 8105e34:	08105ec1 	.word	0x08105ec1
 8105e38:	08105eaf 	.word	0x08105eaf
 8105e3c:	08105ec1 	.word	0x08105ec1
 8105e40:	08105ec1 	.word	0x08105ec1
 8105e44:	08105ec1 	.word	0x08105ec1
 8105e48:	08105ec1 	.word	0x08105ec1
 8105e4c:	08105ec1 	.word	0x08105ec1
 8105e50:	08105ec1 	.word	0x08105ec1
 8105e54:	08105ec1 	.word	0x08105ec1
 8105e58:	08105ec7 	.word	0x08105ec7
 8105e5c:	08105ec1 	.word	0x08105ec1
 8105e60:	08105ec1 	.word	0x08105ec1
 8105e64:	08105ec1 	.word	0x08105ec1
 8105e68:	08105ec1 	.word	0x08105ec1
 8105e6c:	08105ec1 	.word	0x08105ec1
 8105e70:	08105ec1 	.word	0x08105ec1
 8105e74:	08105ec1 	.word	0x08105ec1
 8105e78:	08105ec7 	.word	0x08105ec7
 8105e7c:	08105ec1 	.word	0x08105ec1
 8105e80:	08105ec1 	.word	0x08105ec1
 8105e84:	08105ec1 	.word	0x08105ec1
 8105e88:	08105ec1 	.word	0x08105ec1
 8105e8c:	08105ec1 	.word	0x08105ec1
 8105e90:	08105ec1 	.word	0x08105ec1
 8105e94:	08105ec1 	.word	0x08105ec1
 8105e98:	08105ec7 	.word	0x08105ec7
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105e9c:	687b      	ldr	r3, [r7, #4]
 8105e9e:	3304      	adds	r3, #4
 8105ea0:	2101      	movs	r1, #1
 8105ea2:	4618      	mov	r0, r3
 8105ea4:	f001 fc1c 	bl	81076e0 <RCCEx_PLL2_Config>
 8105ea8:	4603      	mov	r3, r0
 8105eaa:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8105eac:	e00c      	b.n	8105ec8 <HAL_RCCEx_PeriphCLKConfig+0x88c>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105eae:	687b      	ldr	r3, [r7, #4]
 8105eb0:	3324      	adds	r3, #36	; 0x24
 8105eb2:	2101      	movs	r1, #1
 8105eb4:	4618      	mov	r0, r3
 8105eb6:	f001 fcc5 	bl	8107844 <RCCEx_PLL3_Config>
 8105eba:	4603      	mov	r3, r0
 8105ebc:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8105ebe:	e003      	b.n	8105ec8 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105ec0:	2301      	movs	r3, #1
 8105ec2:	75fb      	strb	r3, [r7, #23]
      break;
 8105ec4:	e000      	b.n	8105ec8 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      break;
 8105ec6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105ec8:	7dfb      	ldrb	r3, [r7, #23]
 8105eca:	2b00      	cmp	r3, #0
 8105ecc:	d109      	bne.n	8105ee2 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8105ece:	4b12      	ldr	r3, [pc, #72]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105ed2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8105ed6:	687b      	ldr	r3, [r7, #4]
 8105ed8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8105eda:	490f      	ldr	r1, [pc, #60]	; (8105f18 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8105edc:	4313      	orrs	r3, r2
 8105ede:	654b      	str	r3, [r1, #84]	; 0x54
 8105ee0:	e001      	b.n	8105ee6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105ee2:	7dfb      	ldrb	r3, [r7, #23]
 8105ee4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8105ee6:	687b      	ldr	r3, [r7, #4]
 8105ee8:	681b      	ldr	r3, [r3, #0]
 8105eea:	f003 0302 	and.w	r3, r3, #2
 8105eee:	2b00      	cmp	r3, #0
 8105ef0:	d03b      	beq.n	8105f6a <HAL_RCCEx_PeriphCLKConfig+0x92e>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8105ef2:	687b      	ldr	r3, [r7, #4]
 8105ef4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8105ef6:	2b05      	cmp	r3, #5
 8105ef8:	d824      	bhi.n	8105f44 <HAL_RCCEx_PeriphCLKConfig+0x908>
 8105efa:	a201      	add	r2, pc, #4	; (adr r2, 8105f00 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8105efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105f00:	08105f4b 	.word	0x08105f4b
 8105f04:	08105f21 	.word	0x08105f21
 8105f08:	08105f33 	.word	0x08105f33
 8105f0c:	08105f4b 	.word	0x08105f4b
 8105f10:	08105f4b 	.word	0x08105f4b
 8105f14:	08105f4b 	.word	0x08105f4b
 8105f18:	58024400 	.word	0x58024400
 8105f1c:	58024800 	.word	0x58024800
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105f20:	687b      	ldr	r3, [r7, #4]
 8105f22:	3304      	adds	r3, #4
 8105f24:	2101      	movs	r1, #1
 8105f26:	4618      	mov	r0, r3
 8105f28:	f001 fbda 	bl	81076e0 <RCCEx_PLL2_Config>
 8105f2c:	4603      	mov	r3, r0
 8105f2e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8105f30:	e00c      	b.n	8105f4c <HAL_RCCEx_PeriphCLKConfig+0x910>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105f32:	687b      	ldr	r3, [r7, #4]
 8105f34:	3324      	adds	r3, #36	; 0x24
 8105f36:	2101      	movs	r1, #1
 8105f38:	4618      	mov	r0, r3
 8105f3a:	f001 fc83 	bl	8107844 <RCCEx_PLL3_Config>
 8105f3e:	4603      	mov	r3, r0
 8105f40:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8105f42:	e003      	b.n	8105f4c <HAL_RCCEx_PeriphCLKConfig+0x910>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105f44:	2301      	movs	r3, #1
 8105f46:	75fb      	strb	r3, [r7, #23]
      break;
 8105f48:	e000      	b.n	8105f4c <HAL_RCCEx_PeriphCLKConfig+0x910>
      break;
 8105f4a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105f4c:	7dfb      	ldrb	r3, [r7, #23]
 8105f4e:	2b00      	cmp	r3, #0
 8105f50:	d109      	bne.n	8105f66 <HAL_RCCEx_PeriphCLKConfig+0x92a>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8105f52:	4ba0      	ldr	r3, [pc, #640]	; (81061d4 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
 8105f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105f56:	f023 0207 	bic.w	r2, r3, #7
 8105f5a:	687b      	ldr	r3, [r7, #4]
 8105f5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8105f5e:	499d      	ldr	r1, [pc, #628]	; (81061d4 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
 8105f60:	4313      	orrs	r3, r2
 8105f62:	654b      	str	r3, [r1, #84]	; 0x54
 8105f64:	e001      	b.n	8105f6a <HAL_RCCEx_PeriphCLKConfig+0x92e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105f66:	7dfb      	ldrb	r3, [r7, #23]
 8105f68:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8105f6a:	687b      	ldr	r3, [r7, #4]
 8105f6c:	681b      	ldr	r3, [r3, #0]
 8105f6e:	f003 0304 	and.w	r3, r3, #4
 8105f72:	2b00      	cmp	r3, #0
 8105f74:	d03a      	beq.n	8105fec <HAL_RCCEx_PeriphCLKConfig+0x9b0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8105f76:	687b      	ldr	r3, [r7, #4]
 8105f78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8105f7c:	2b05      	cmp	r3, #5
 8105f7e:	d821      	bhi.n	8105fc4 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8105f80:	a201      	add	r2, pc, #4	; (adr r2, 8105f88 <HAL_RCCEx_PeriphCLKConfig+0x94c>)
 8105f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105f86:	bf00      	nop
 8105f88:	08105fcb 	.word	0x08105fcb
 8105f8c:	08105fa1 	.word	0x08105fa1
 8105f90:	08105fb3 	.word	0x08105fb3
 8105f94:	08105fcb 	.word	0x08105fcb
 8105f98:	08105fcb 	.word	0x08105fcb
 8105f9c:	08105fcb 	.word	0x08105fcb
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105fa0:	687b      	ldr	r3, [r7, #4]
 8105fa2:	3304      	adds	r3, #4
 8105fa4:	2101      	movs	r1, #1
 8105fa6:	4618      	mov	r0, r3
 8105fa8:	f001 fb9a 	bl	81076e0 <RCCEx_PLL2_Config>
 8105fac:	4603      	mov	r3, r0
 8105fae:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8105fb0:	e00c      	b.n	8105fcc <HAL_RCCEx_PeriphCLKConfig+0x990>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105fb2:	687b      	ldr	r3, [r7, #4]
 8105fb4:	3324      	adds	r3, #36	; 0x24
 8105fb6:	2101      	movs	r1, #1
 8105fb8:	4618      	mov	r0, r3
 8105fba:	f001 fc43 	bl	8107844 <RCCEx_PLL3_Config>
 8105fbe:	4603      	mov	r3, r0
 8105fc0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8105fc2:	e003      	b.n	8105fcc <HAL_RCCEx_PeriphCLKConfig+0x990>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105fc4:	2301      	movs	r3, #1
 8105fc6:	75fb      	strb	r3, [r7, #23]
      break;
 8105fc8:	e000      	b.n	8105fcc <HAL_RCCEx_PeriphCLKConfig+0x990>
      break;
 8105fca:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105fcc:	7dfb      	ldrb	r3, [r7, #23]
 8105fce:	2b00      	cmp	r3, #0
 8105fd0:	d10a      	bne.n	8105fe8 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8105fd2:	4b80      	ldr	r3, [pc, #512]	; (81061d4 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
 8105fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105fd6:	f023 0207 	bic.w	r2, r3, #7
 8105fda:	687b      	ldr	r3, [r7, #4]
 8105fdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8105fe0:	497c      	ldr	r1, [pc, #496]	; (81061d4 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
 8105fe2:	4313      	orrs	r3, r2
 8105fe4:	658b      	str	r3, [r1, #88]	; 0x58
 8105fe6:	e001      	b.n	8105fec <HAL_RCCEx_PeriphCLKConfig+0x9b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105fe8:	7dfb      	ldrb	r3, [r7, #23]
 8105fea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8105fec:	687b      	ldr	r3, [r7, #4]
 8105fee:	681b      	ldr	r3, [r3, #0]
 8105ff0:	f003 0320 	and.w	r3, r3, #32
 8105ff4:	2b00      	cmp	r3, #0
 8105ff6:	d04b      	beq.n	8106090 <HAL_RCCEx_PeriphCLKConfig+0xa54>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8105ff8:	687b      	ldr	r3, [r7, #4]
 8105ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8105ffe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8106002:	d02e      	beq.n	8106062 <HAL_RCCEx_PeriphCLKConfig+0xa26>
 8106004:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8106008:	d828      	bhi.n	810605c <HAL_RCCEx_PeriphCLKConfig+0xa20>
 810600a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810600e:	d02a      	beq.n	8106066 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
 8106010:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106014:	d822      	bhi.n	810605c <HAL_RCCEx_PeriphCLKConfig+0xa20>
 8106016:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810601a:	d026      	beq.n	810606a <HAL_RCCEx_PeriphCLKConfig+0xa2e>
 810601c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8106020:	d81c      	bhi.n	810605c <HAL_RCCEx_PeriphCLKConfig+0xa20>
 8106022:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106026:	d010      	beq.n	810604a <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8106028:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810602c:	d816      	bhi.n	810605c <HAL_RCCEx_PeriphCLKConfig+0xa20>
 810602e:	2b00      	cmp	r3, #0
 8106030:	d01d      	beq.n	810606e <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8106032:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106036:	d111      	bne.n	810605c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8106038:	687b      	ldr	r3, [r7, #4]
 810603a:	3304      	adds	r3, #4
 810603c:	2100      	movs	r1, #0
 810603e:	4618      	mov	r0, r3
 8106040:	f001 fb4e 	bl	81076e0 <RCCEx_PLL2_Config>
 8106044:	4603      	mov	r3, r0
 8106046:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8106048:	e012      	b.n	8106070 <HAL_RCCEx_PeriphCLKConfig+0xa34>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810604a:	687b      	ldr	r3, [r7, #4]
 810604c:	3324      	adds	r3, #36	; 0x24
 810604e:	2102      	movs	r1, #2
 8106050:	4618      	mov	r0, r3
 8106052:	f001 fbf7 	bl	8107844 <RCCEx_PLL3_Config>
 8106056:	4603      	mov	r3, r0
 8106058:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 810605a:	e009      	b.n	8106070 <HAL_RCCEx_PeriphCLKConfig+0xa34>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810605c:	2301      	movs	r3, #1
 810605e:	75fb      	strb	r3, [r7, #23]
      break;
 8106060:	e006      	b.n	8106070 <HAL_RCCEx_PeriphCLKConfig+0xa34>
      break;
 8106062:	bf00      	nop
 8106064:	e004      	b.n	8106070 <HAL_RCCEx_PeriphCLKConfig+0xa34>
      break;
 8106066:	bf00      	nop
 8106068:	e002      	b.n	8106070 <HAL_RCCEx_PeriphCLKConfig+0xa34>
      break;
 810606a:	bf00      	nop
 810606c:	e000      	b.n	8106070 <HAL_RCCEx_PeriphCLKConfig+0xa34>
      break;
 810606e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8106070:	7dfb      	ldrb	r3, [r7, #23]
 8106072:	2b00      	cmp	r3, #0
 8106074:	d10a      	bne.n	810608c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8106076:	4b57      	ldr	r3, [pc, #348]	; (81061d4 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
 8106078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810607a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 810607e:	687b      	ldr	r3, [r7, #4]
 8106080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8106084:	4953      	ldr	r1, [pc, #332]	; (81061d4 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
 8106086:	4313      	orrs	r3, r2
 8106088:	654b      	str	r3, [r1, #84]	; 0x54
 810608a:	e001      	b.n	8106090 <HAL_RCCEx_PeriphCLKConfig+0xa54>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810608c:	7dfb      	ldrb	r3, [r7, #23]
 810608e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8106090:	687b      	ldr	r3, [r7, #4]
 8106092:	681b      	ldr	r3, [r3, #0]
 8106094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8106098:	2b00      	cmp	r3, #0
 810609a:	d04b      	beq.n	8106134 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 810609c:	687b      	ldr	r3, [r7, #4]
 810609e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81060a2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81060a6:	d02e      	beq.n	8106106 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 81060a8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81060ac:	d828      	bhi.n	8106100 <HAL_RCCEx_PeriphCLKConfig+0xac4>
 81060ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81060b2:	d02a      	beq.n	810610a <HAL_RCCEx_PeriphCLKConfig+0xace>
 81060b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81060b8:	d822      	bhi.n	8106100 <HAL_RCCEx_PeriphCLKConfig+0xac4>
 81060ba:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81060be:	d026      	beq.n	810610e <HAL_RCCEx_PeriphCLKConfig+0xad2>
 81060c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81060c4:	d81c      	bhi.n	8106100 <HAL_RCCEx_PeriphCLKConfig+0xac4>
 81060c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81060ca:	d010      	beq.n	81060ee <HAL_RCCEx_PeriphCLKConfig+0xab2>
 81060cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81060d0:	d816      	bhi.n	8106100 <HAL_RCCEx_PeriphCLKConfig+0xac4>
 81060d2:	2b00      	cmp	r3, #0
 81060d4:	d01d      	beq.n	8106112 <HAL_RCCEx_PeriphCLKConfig+0xad6>
 81060d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 81060da:	d111      	bne.n	8106100 <HAL_RCCEx_PeriphCLKConfig+0xac4>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81060dc:	687b      	ldr	r3, [r7, #4]
 81060de:	3304      	adds	r3, #4
 81060e0:	2100      	movs	r1, #0
 81060e2:	4618      	mov	r0, r3
 81060e4:	f001 fafc 	bl	81076e0 <RCCEx_PLL2_Config>
 81060e8:	4603      	mov	r3, r0
 81060ea:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 81060ec:	e012      	b.n	8106114 <HAL_RCCEx_PeriphCLKConfig+0xad8>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81060ee:	687b      	ldr	r3, [r7, #4]
 81060f0:	3324      	adds	r3, #36	; 0x24
 81060f2:	2102      	movs	r1, #2
 81060f4:	4618      	mov	r0, r3
 81060f6:	f001 fba5 	bl	8107844 <RCCEx_PLL3_Config>
 81060fa:	4603      	mov	r3, r0
 81060fc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 81060fe:	e009      	b.n	8106114 <HAL_RCCEx_PeriphCLKConfig+0xad8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8106100:	2301      	movs	r3, #1
 8106102:	75fb      	strb	r3, [r7, #23]
      break;
 8106104:	e006      	b.n	8106114 <HAL_RCCEx_PeriphCLKConfig+0xad8>
      break;
 8106106:	bf00      	nop
 8106108:	e004      	b.n	8106114 <HAL_RCCEx_PeriphCLKConfig+0xad8>
      break;
 810610a:	bf00      	nop
 810610c:	e002      	b.n	8106114 <HAL_RCCEx_PeriphCLKConfig+0xad8>
      break;
 810610e:	bf00      	nop
 8106110:	e000      	b.n	8106114 <HAL_RCCEx_PeriphCLKConfig+0xad8>
      break;
 8106112:	bf00      	nop
    }

    if(ret == HAL_OK)
 8106114:	7dfb      	ldrb	r3, [r7, #23]
 8106116:	2b00      	cmp	r3, #0
 8106118:	d10a      	bne.n	8106130 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 810611a:	4b2e      	ldr	r3, [pc, #184]	; (81061d4 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
 810611c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810611e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8106122:	687b      	ldr	r3, [r7, #4]
 8106124:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8106128:	492a      	ldr	r1, [pc, #168]	; (81061d4 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
 810612a:	4313      	orrs	r3, r2
 810612c:	658b      	str	r3, [r1, #88]	; 0x58
 810612e:	e001      	b.n	8106134 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106130:	7dfb      	ldrb	r3, [r7, #23]
 8106132:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8106134:	687b      	ldr	r3, [r7, #4]
 8106136:	681b      	ldr	r3, [r3, #0]
 8106138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810613c:	2b00      	cmp	r3, #0
 810613e:	d04d      	beq.n	81061dc <HAL_RCCEx_PeriphCLKConfig+0xba0>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8106140:	687b      	ldr	r3, [r7, #4]
 8106142:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8106146:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 810614a:	d02e      	beq.n	81061aa <HAL_RCCEx_PeriphCLKConfig+0xb6e>
 810614c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8106150:	d828      	bhi.n	81061a4 <HAL_RCCEx_PeriphCLKConfig+0xb68>
 8106152:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8106156:	d02a      	beq.n	81061ae <HAL_RCCEx_PeriphCLKConfig+0xb72>
 8106158:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810615c:	d822      	bhi.n	81061a4 <HAL_RCCEx_PeriphCLKConfig+0xb68>
 810615e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8106162:	d026      	beq.n	81061b2 <HAL_RCCEx_PeriphCLKConfig+0xb76>
 8106164:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8106168:	d81c      	bhi.n	81061a4 <HAL_RCCEx_PeriphCLKConfig+0xb68>
 810616a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810616e:	d010      	beq.n	8106192 <HAL_RCCEx_PeriphCLKConfig+0xb56>
 8106170:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8106174:	d816      	bhi.n	81061a4 <HAL_RCCEx_PeriphCLKConfig+0xb68>
 8106176:	2b00      	cmp	r3, #0
 8106178:	d01d      	beq.n	81061b6 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
 810617a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810617e:	d111      	bne.n	81061a4 <HAL_RCCEx_PeriphCLKConfig+0xb68>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8106180:	687b      	ldr	r3, [r7, #4]
 8106182:	3304      	adds	r3, #4
 8106184:	2100      	movs	r1, #0
 8106186:	4618      	mov	r0, r3
 8106188:	f001 faaa 	bl	81076e0 <RCCEx_PLL2_Config>
 810618c:	4603      	mov	r3, r0
 810618e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8106190:	e012      	b.n	81061b8 <HAL_RCCEx_PeriphCLKConfig+0xb7c>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8106192:	687b      	ldr	r3, [r7, #4]
 8106194:	3324      	adds	r3, #36	; 0x24
 8106196:	2102      	movs	r1, #2
 8106198:	4618      	mov	r0, r3
 810619a:	f001 fb53 	bl	8107844 <RCCEx_PLL3_Config>
 810619e:	4603      	mov	r3, r0
 81061a0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81061a2:	e009      	b.n	81061b8 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81061a4:	2301      	movs	r3, #1
 81061a6:	75fb      	strb	r3, [r7, #23]
      break;
 81061a8:	e006      	b.n	81061b8 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
      break;
 81061aa:	bf00      	nop
 81061ac:	e004      	b.n	81061b8 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
      break;
 81061ae:	bf00      	nop
 81061b0:	e002      	b.n	81061b8 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
      break;
 81061b2:	bf00      	nop
 81061b4:	e000      	b.n	81061b8 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
      break;
 81061b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81061b8:	7dfb      	ldrb	r3, [r7, #23]
 81061ba:	2b00      	cmp	r3, #0
 81061bc:	d10c      	bne.n	81061d8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81061be:	4b05      	ldr	r3, [pc, #20]	; (81061d4 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
 81061c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81061c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 81061c6:	687b      	ldr	r3, [r7, #4]
 81061c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81061cc:	4901      	ldr	r1, [pc, #4]	; (81061d4 <HAL_RCCEx_PeriphCLKConfig+0xb98>)
 81061ce:	4313      	orrs	r3, r2
 81061d0:	658b      	str	r3, [r1, #88]	; 0x58
 81061d2:	e003      	b.n	81061dc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 81061d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81061d8:	7dfb      	ldrb	r3, [r7, #23]
 81061da:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 81061dc:	687b      	ldr	r3, [r7, #4]
 81061de:	681b      	ldr	r3, [r3, #0]
 81061e0:	f003 0308 	and.w	r3, r3, #8
 81061e4:	2b00      	cmp	r3, #0
 81061e6:	d01a      	beq.n	810621e <HAL_RCCEx_PeriphCLKConfig+0xbe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 81061e8:	687b      	ldr	r3, [r7, #4]
 81061ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81061ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81061f2:	d10a      	bne.n	810620a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 81061f4:	687b      	ldr	r3, [r7, #4]
 81061f6:	3324      	adds	r3, #36	; 0x24
 81061f8:	2102      	movs	r1, #2
 81061fa:	4618      	mov	r0, r3
 81061fc:	f001 fb22 	bl	8107844 <RCCEx_PLL3_Config>
 8106200:	4603      	mov	r3, r0
 8106202:	2b00      	cmp	r3, #0
 8106204:	d001      	beq.n	810620a <HAL_RCCEx_PeriphCLKConfig+0xbce>
        {
          status = HAL_ERROR;
 8106206:	2301      	movs	r3, #1
 8106208:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 810620a:	4b8c      	ldr	r3, [pc, #560]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 810620c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810620e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8106212:	687b      	ldr	r3, [r7, #4]
 8106214:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8106218:	4988      	ldr	r1, [pc, #544]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 810621a:	4313      	orrs	r3, r2
 810621c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 810621e:	687b      	ldr	r3, [r7, #4]
 8106220:	681b      	ldr	r3, [r3, #0]
 8106222:	f003 0310 	and.w	r3, r3, #16
 8106226:	2b00      	cmp	r3, #0
 8106228:	d01a      	beq.n	8106260 <HAL_RCCEx_PeriphCLKConfig+0xc24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 810622a:	687b      	ldr	r3, [r7, #4]
 810622c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8106230:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106234:	d10a      	bne.n	810624c <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8106236:	687b      	ldr	r3, [r7, #4]
 8106238:	3324      	adds	r3, #36	; 0x24
 810623a:	2102      	movs	r1, #2
 810623c:	4618      	mov	r0, r3
 810623e:	f001 fb01 	bl	8107844 <RCCEx_PLL3_Config>
 8106242:	4603      	mov	r3, r0
 8106244:	2b00      	cmp	r3, #0
 8106246:	d001      	beq.n	810624c <HAL_RCCEx_PeriphCLKConfig+0xc10>
      {
        status = HAL_ERROR;
 8106248:	2301      	movs	r3, #1
 810624a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 810624c:	4b7b      	ldr	r3, [pc, #492]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 810624e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106250:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8106254:	687b      	ldr	r3, [r7, #4]
 8106256:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 810625a:	4978      	ldr	r1, [pc, #480]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 810625c:	4313      	orrs	r3, r2
 810625e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8106260:	687b      	ldr	r3, [r7, #4]
 8106262:	681b      	ldr	r3, [r3, #0]
 8106264:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8106268:	2b00      	cmp	r3, #0
 810626a:	d034      	beq.n	81062d6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 810626c:	687b      	ldr	r3, [r7, #4]
 810626e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8106272:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106276:	d01d      	beq.n	81062b4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8106278:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810627c:	d817      	bhi.n	81062ae <HAL_RCCEx_PeriphCLKConfig+0xc72>
 810627e:	2b00      	cmp	r3, #0
 8106280:	d003      	beq.n	810628a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8106282:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106286:	d009      	beq.n	810629c <HAL_RCCEx_PeriphCLKConfig+0xc60>
 8106288:	e011      	b.n	81062ae <HAL_RCCEx_PeriphCLKConfig+0xc72>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810628a:	687b      	ldr	r3, [r7, #4]
 810628c:	3304      	adds	r3, #4
 810628e:	2100      	movs	r1, #0
 8106290:	4618      	mov	r0, r3
 8106292:	f001 fa25 	bl	81076e0 <RCCEx_PLL2_Config>
 8106296:	4603      	mov	r3, r0
 8106298:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 810629a:	e00c      	b.n	81062b6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810629c:	687b      	ldr	r3, [r7, #4]
 810629e:	3324      	adds	r3, #36	; 0x24
 81062a0:	2102      	movs	r1, #2
 81062a2:	4618      	mov	r0, r3
 81062a4:	f001 face 	bl	8107844 <RCCEx_PLL3_Config>
 81062a8:	4603      	mov	r3, r0
 81062aa:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 81062ac:	e003      	b.n	81062b6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81062ae:	2301      	movs	r3, #1
 81062b0:	75fb      	strb	r3, [r7, #23]
      break;
 81062b2:	e000      	b.n	81062b6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
      break;
 81062b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81062b6:	7dfb      	ldrb	r3, [r7, #23]
 81062b8:	2b00      	cmp	r3, #0
 81062ba:	d10a      	bne.n	81062d2 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 81062bc:	4b5f      	ldr	r3, [pc, #380]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 81062be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81062c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 81062c4:	687b      	ldr	r3, [r7, #4]
 81062c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81062ca:	495c      	ldr	r1, [pc, #368]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 81062cc:	4313      	orrs	r3, r2
 81062ce:	658b      	str	r3, [r1, #88]	; 0x58
 81062d0:	e001      	b.n	81062d6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81062d2:	7dfb      	ldrb	r3, [r7, #23]
 81062d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 81062d6:	687b      	ldr	r3, [r7, #4]
 81062d8:	681b      	ldr	r3, [r3, #0]
 81062da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81062de:	2b00      	cmp	r3, #0
 81062e0:	d033      	beq.n	810634a <HAL_RCCEx_PeriphCLKConfig+0xd0e>
  {

    switch(PeriphClkInit->UsbClockSelection)
 81062e2:	687b      	ldr	r3, [r7, #4]
 81062e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81062e8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81062ec:	d01c      	beq.n	8106328 <HAL_RCCEx_PeriphCLKConfig+0xcec>
 81062ee:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81062f2:	d816      	bhi.n	8106322 <HAL_RCCEx_PeriphCLKConfig+0xce6>
 81062f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81062f8:	d003      	beq.n	8106302 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 81062fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81062fe:	d007      	beq.n	8106310 <HAL_RCCEx_PeriphCLKConfig+0xcd4>
 8106300:	e00f      	b.n	8106322 <HAL_RCCEx_PeriphCLKConfig+0xce6>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106302:	4b4e      	ldr	r3, [pc, #312]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 8106304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106306:	4a4d      	ldr	r2, [pc, #308]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 8106308:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810630c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 810630e:	e00c      	b.n	810632a <HAL_RCCEx_PeriphCLKConfig+0xcee>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8106310:	687b      	ldr	r3, [r7, #4]
 8106312:	3324      	adds	r3, #36	; 0x24
 8106314:	2101      	movs	r1, #1
 8106316:	4618      	mov	r0, r3
 8106318:	f001 fa94 	bl	8107844 <RCCEx_PLL3_Config>
 810631c:	4603      	mov	r3, r0
 810631e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8106320:	e003      	b.n	810632a <HAL_RCCEx_PeriphCLKConfig+0xcee>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8106322:	2301      	movs	r3, #1
 8106324:	75fb      	strb	r3, [r7, #23]
      break;
 8106326:	e000      	b.n	810632a <HAL_RCCEx_PeriphCLKConfig+0xcee>
      break;
 8106328:	bf00      	nop
    }

    if(ret == HAL_OK)
 810632a:	7dfb      	ldrb	r3, [r7, #23]
 810632c:	2b00      	cmp	r3, #0
 810632e:	d10a      	bne.n	8106346 <HAL_RCCEx_PeriphCLKConfig+0xd0a>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8106330:	4b42      	ldr	r3, [pc, #264]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 8106332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106334:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8106338:	687b      	ldr	r3, [r7, #4]
 810633a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810633e:	493f      	ldr	r1, [pc, #252]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 8106340:	4313      	orrs	r3, r2
 8106342:	654b      	str	r3, [r1, #84]	; 0x54
 8106344:	e001      	b.n	810634a <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106346:	7dfb      	ldrb	r3, [r7, #23]
 8106348:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 810634a:	687b      	ldr	r3, [r7, #4]
 810634c:	681b      	ldr	r3, [r3, #0]
 810634e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8106352:	2b00      	cmp	r3, #0
 8106354:	d029      	beq.n	81063aa <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8106356:	687b      	ldr	r3, [r7, #4]
 8106358:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810635a:	2b00      	cmp	r3, #0
 810635c:	d003      	beq.n	8106366 <HAL_RCCEx_PeriphCLKConfig+0xd2a>
 810635e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106362:	d007      	beq.n	8106374 <HAL_RCCEx_PeriphCLKConfig+0xd38>
 8106364:	e00f      	b.n	8106386 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106366:	4b35      	ldr	r3, [pc, #212]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 8106368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810636a:	4a34      	ldr	r2, [pc, #208]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 810636c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8106370:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8106372:	e00b      	b.n	810638c <HAL_RCCEx_PeriphCLKConfig+0xd50>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8106374:	687b      	ldr	r3, [r7, #4]
 8106376:	3304      	adds	r3, #4
 8106378:	2102      	movs	r1, #2
 810637a:	4618      	mov	r0, r3
 810637c:	f001 f9b0 	bl	81076e0 <RCCEx_PLL2_Config>
 8106380:	4603      	mov	r3, r0
 8106382:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8106384:	e002      	b.n	810638c <HAL_RCCEx_PeriphCLKConfig+0xd50>

    default:
      ret = HAL_ERROR;
 8106386:	2301      	movs	r3, #1
 8106388:	75fb      	strb	r3, [r7, #23]
      break;
 810638a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810638c:	7dfb      	ldrb	r3, [r7, #23]
 810638e:	2b00      	cmp	r3, #0
 8106390:	d109      	bne.n	81063a6 <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8106392:	4b2a      	ldr	r3, [pc, #168]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 8106394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106396:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810639a:	687b      	ldr	r3, [r7, #4]
 810639c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810639e:	4927      	ldr	r1, [pc, #156]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 81063a0:	4313      	orrs	r3, r2
 81063a2:	64cb      	str	r3, [r1, #76]	; 0x4c
 81063a4:	e001      	b.n	81063aa <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81063a6:	7dfb      	ldrb	r3, [r7, #23]
 81063a8:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 81063aa:	687b      	ldr	r3, [r7, #4]
 81063ac:	681b      	ldr	r3, [r3, #0]
 81063ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81063b2:	2b00      	cmp	r3, #0
 81063b4:	d00a      	beq.n	81063cc <HAL_RCCEx_PeriphCLKConfig+0xd90>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 81063b6:	687b      	ldr	r3, [r7, #4]
 81063b8:	3324      	adds	r3, #36	; 0x24
 81063ba:	2102      	movs	r1, #2
 81063bc:	4618      	mov	r0, r3
 81063be:	f001 fa41 	bl	8107844 <RCCEx_PLL3_Config>
 81063c2:	4603      	mov	r3, r0
 81063c4:	2b00      	cmp	r3, #0
 81063c6:	d001      	beq.n	81063cc <HAL_RCCEx_PeriphCLKConfig+0xd90>
    {
      status=HAL_ERROR;
 81063c8:	2301      	movs	r3, #1
 81063ca:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 81063cc:	687b      	ldr	r3, [r7, #4]
 81063ce:	681b      	ldr	r3, [r3, #0]
 81063d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81063d4:	2b00      	cmp	r3, #0
 81063d6:	d035      	beq.n	8106444 <HAL_RCCEx_PeriphCLKConfig+0xe08>
  {

    switch(PeriphClkInit->RngClockSelection)
 81063d8:	687b      	ldr	r3, [r7, #4]
 81063da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81063de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81063e2:	d017      	beq.n	8106414 <HAL_RCCEx_PeriphCLKConfig+0xdd8>
 81063e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81063e8:	d811      	bhi.n	810640e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81063ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81063ee:	d013      	beq.n	8106418 <HAL_RCCEx_PeriphCLKConfig+0xddc>
 81063f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81063f4:	d80b      	bhi.n	810640e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81063f6:	2b00      	cmp	r3, #0
 81063f8:	d010      	beq.n	810641c <HAL_RCCEx_PeriphCLKConfig+0xde0>
 81063fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81063fe:	d106      	bne.n	810640e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106400:	4b0e      	ldr	r3, [pc, #56]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 8106402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106404:	4a0d      	ldr	r2, [pc, #52]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 8106406:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810640a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 810640c:	e007      	b.n	810641e <HAL_RCCEx_PeriphCLKConfig+0xde2>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810640e:	2301      	movs	r3, #1
 8106410:	75fb      	strb	r3, [r7, #23]
      break;
 8106412:	e004      	b.n	810641e <HAL_RCCEx_PeriphCLKConfig+0xde2>
      break;
 8106414:	bf00      	nop
 8106416:	e002      	b.n	810641e <HAL_RCCEx_PeriphCLKConfig+0xde2>
      break;
 8106418:	bf00      	nop
 810641a:	e000      	b.n	810641e <HAL_RCCEx_PeriphCLKConfig+0xde2>
      break;
 810641c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810641e:	7dfb      	ldrb	r3, [r7, #23]
 8106420:	2b00      	cmp	r3, #0
 8106422:	d10d      	bne.n	8106440 <HAL_RCCEx_PeriphCLKConfig+0xe04>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8106424:	4b05      	ldr	r3, [pc, #20]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 8106426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106428:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 810642c:	687b      	ldr	r3, [r7, #4]
 810642e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8106432:	4902      	ldr	r1, [pc, #8]	; (810643c <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 8106434:	4313      	orrs	r3, r2
 8106436:	654b      	str	r3, [r1, #84]	; 0x54
 8106438:	e004      	b.n	8106444 <HAL_RCCEx_PeriphCLKConfig+0xe08>
 810643a:	bf00      	nop
 810643c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106440:	7dfb      	ldrb	r3, [r7, #23]
 8106442:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8106444:	687b      	ldr	r3, [r7, #4]
 8106446:	681b      	ldr	r3, [r3, #0]
 8106448:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 810644c:	2b00      	cmp	r3, #0
 810644e:	d008      	beq.n	8106462 <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8106450:	4b31      	ldr	r3, [pc, #196]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 8106452:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106454:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8106458:	687b      	ldr	r3, [r7, #4]
 810645a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810645c:	492e      	ldr	r1, [pc, #184]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 810645e:	4313      	orrs	r3, r2
 8106460:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8106462:	687b      	ldr	r3, [r7, #4]
 8106464:	681b      	ldr	r3, [r3, #0]
 8106466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810646a:	2b00      	cmp	r3, #0
 810646c:	d009      	beq.n	8106482 <HAL_RCCEx_PeriphCLKConfig+0xe46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 810646e:	4b2a      	ldr	r3, [pc, #168]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 8106470:	691b      	ldr	r3, [r3, #16]
 8106472:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8106476:	687b      	ldr	r3, [r7, #4]
 8106478:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 810647c:	4926      	ldr	r1, [pc, #152]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 810647e:	4313      	orrs	r3, r2
 8106480:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8106482:	687b      	ldr	r3, [r7, #4]
 8106484:	681b      	ldr	r3, [r3, #0]
 8106486:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810648a:	2b00      	cmp	r3, #0
 810648c:	d008      	beq.n	81064a0 <HAL_RCCEx_PeriphCLKConfig+0xe64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 810648e:	4b22      	ldr	r3, [pc, #136]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 8106490:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106492:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8106496:	687b      	ldr	r3, [r7, #4]
 8106498:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810649a:	491f      	ldr	r1, [pc, #124]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 810649c:	4313      	orrs	r3, r2
 810649e:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 81064a0:	687b      	ldr	r3, [r7, #4]
 81064a2:	681b      	ldr	r3, [r3, #0]
 81064a4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 81064a8:	2b00      	cmp	r3, #0
 81064aa:	d00d      	beq.n	81064c8 <HAL_RCCEx_PeriphCLKConfig+0xe8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 81064ac:	4b1a      	ldr	r3, [pc, #104]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 81064ae:	691b      	ldr	r3, [r3, #16]
 81064b0:	4a19      	ldr	r2, [pc, #100]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 81064b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 81064b6:	6113      	str	r3, [r2, #16]
 81064b8:	4b17      	ldr	r3, [pc, #92]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 81064ba:	691a      	ldr	r2, [r3, #16]
 81064bc:	687b      	ldr	r3, [r7, #4]
 81064be:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 81064c2:	4915      	ldr	r1, [pc, #84]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 81064c4:	4313      	orrs	r3, r2
 81064c6:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 81064c8:	687b      	ldr	r3, [r7, #4]
 81064ca:	681b      	ldr	r3, [r3, #0]
 81064cc:	2b00      	cmp	r3, #0
 81064ce:	da08      	bge.n	81064e2 <HAL_RCCEx_PeriphCLKConfig+0xea6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 81064d0:	4b11      	ldr	r3, [pc, #68]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 81064d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81064d4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 81064d8:	687b      	ldr	r3, [r7, #4]
 81064da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81064dc:	490e      	ldr	r1, [pc, #56]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 81064de:	4313      	orrs	r3, r2
 81064e0:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 81064e2:	687b      	ldr	r3, [r7, #4]
 81064e4:	681b      	ldr	r3, [r3, #0]
 81064e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 81064ea:	2b00      	cmp	r3, #0
 81064ec:	d009      	beq.n	8106502 <HAL_RCCEx_PeriphCLKConfig+0xec6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 81064ee:	4b0a      	ldr	r3, [pc, #40]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 81064f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81064f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 81064f6:	687b      	ldr	r3, [r7, #4]
 81064f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81064fc:	4906      	ldr	r1, [pc, #24]	; (8106518 <HAL_RCCEx_PeriphCLKConfig+0xedc>)
 81064fe:	4313      	orrs	r3, r2
 8106500:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8106502:	7dbb      	ldrb	r3, [r7, #22]
 8106504:	2b00      	cmp	r3, #0
 8106506:	d101      	bne.n	810650c <HAL_RCCEx_PeriphCLKConfig+0xed0>
  {
    return HAL_OK;
 8106508:	2300      	movs	r3, #0
 810650a:	e000      	b.n	810650e <HAL_RCCEx_PeriphCLKConfig+0xed2>
  }
  return HAL_ERROR;
 810650c:	2301      	movs	r3, #1
}
 810650e:	4618      	mov	r0, r3
 8106510:	3718      	adds	r7, #24
 8106512:	46bd      	mov	sp, r7
 8106514:	bd80      	pop	{r7, pc}
 8106516:	bf00      	nop
 8106518:	58024400 	.word	0x58024400

0810651c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 810651c:	b580      	push	{r7, lr}
 810651e:	b090      	sub	sp, #64	; 0x40
 8106520:	af00      	add	r7, sp, #0
 8106522:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8106524:	687b      	ldr	r3, [r7, #4]
 8106526:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810652a:	f040 8095 	bne.w	8106658 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 810652e:	4bae      	ldr	r3, [pc, #696]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8106530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106532:	f003 0307 	and.w	r3, r3, #7
 8106536:	633b      	str	r3, [r7, #48]	; 0x30
 8106538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810653a:	2b04      	cmp	r3, #4
 810653c:	f200 8088 	bhi.w	8106650 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8106540:	a201      	add	r2, pc, #4	; (adr r2, 8106548 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8106542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106546:	bf00      	nop
 8106548:	0810655d 	.word	0x0810655d
 810654c:	08106585 	.word	0x08106585
 8106550:	081065ad 	.word	0x081065ad
 8106554:	08106649 	.word	0x08106649
 8106558:	081065d5 	.word	0x081065d5

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810655c:	4ba2      	ldr	r3, [pc, #648]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 810655e:	681b      	ldr	r3, [r3, #0]
 8106560:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8106564:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106568:	d108      	bne.n	810657c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810656a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810656e:	4618      	mov	r0, r3
 8106570:	f000 ff64 	bl	810743c <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8106574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106576:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106578:	f000 bc95 	b.w	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 810657c:	2300      	movs	r3, #0
 810657e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106580:	f000 bc91 	b.w	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106584:	4b98      	ldr	r3, [pc, #608]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8106586:	681b      	ldr	r3, [r3, #0]
 8106588:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810658c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106590:	d108      	bne.n	81065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106592:	f107 0318 	add.w	r3, r7, #24
 8106596:	4618      	mov	r0, r3
 8106598:	f000 fca8 	bl	8106eec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810659c:	69bb      	ldr	r3, [r7, #24]
 810659e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81065a0:	f000 bc81 	b.w	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 81065a4:	2300      	movs	r3, #0
 81065a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81065a8:	f000 bc7d 	b.w	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81065ac:	4b8e      	ldr	r3, [pc, #568]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 81065ae:	681b      	ldr	r3, [r3, #0]
 81065b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81065b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81065b8:	d108      	bne.n	81065cc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81065ba:	f107 030c 	add.w	r3, r7, #12
 81065be:	4618      	mov	r0, r3
 81065c0:	f000 fde8 	bl	8107194 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81065c4:	68fb      	ldr	r3, [r7, #12]
 81065c6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81065c8:	f000 bc6d 	b.w	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 81065cc:	2300      	movs	r3, #0
 81065ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81065d0:	f000 bc69 	b.w	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 81065d4:	4b84      	ldr	r3, [pc, #528]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 81065d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81065d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81065dc:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81065de:	4b82      	ldr	r3, [pc, #520]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 81065e0:	681b      	ldr	r3, [r3, #0]
 81065e2:	f003 0304 	and.w	r3, r3, #4
 81065e6:	2b04      	cmp	r3, #4
 81065e8:	d10c      	bne.n	8106604 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 81065ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81065ec:	2b00      	cmp	r3, #0
 81065ee:	d109      	bne.n	8106604 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81065f0:	4b7d      	ldr	r3, [pc, #500]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 81065f2:	681b      	ldr	r3, [r3, #0]
 81065f4:	08db      	lsrs	r3, r3, #3
 81065f6:	f003 0303 	and.w	r3, r3, #3
 81065fa:	4a7c      	ldr	r2, [pc, #496]	; (81067ec <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 81065fc:	fa22 f303 	lsr.w	r3, r2, r3
 8106600:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106602:	e01f      	b.n	8106644 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106604:	4b78      	ldr	r3, [pc, #480]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8106606:	681b      	ldr	r3, [r3, #0]
 8106608:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810660c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106610:	d106      	bne.n	8106620 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8106612:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106614:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106618:	d102      	bne.n	8106620 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 810661a:	4b75      	ldr	r3, [pc, #468]	; (81067f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 810661c:	63fb      	str	r3, [r7, #60]	; 0x3c
 810661e:	e011      	b.n	8106644 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8106620:	4b71      	ldr	r3, [pc, #452]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8106622:	681b      	ldr	r3, [r3, #0]
 8106624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106628:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810662c:	d106      	bne.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 810662e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106630:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106634:	d102      	bne.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8106636:	4b6f      	ldr	r3, [pc, #444]	; (81067f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8106638:	63fb      	str	r3, [r7, #60]	; 0x3c
 810663a:	e003      	b.n	8106644 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 810663c:	2300      	movs	r3, #0
 810663e:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8106640:	f000 bc31 	b.w	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8106644:	f000 bc2f 	b.w	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8106648:	4b6b      	ldr	r3, [pc, #428]	; (81067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 810664a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810664c:	f000 bc2b 	b.w	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8106650:	2300      	movs	r3, #0
 8106652:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106654:	f000 bc27 	b.w	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8106658:	687b      	ldr	r3, [r7, #4]
 810665a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810665e:	f040 8095 	bne.w	810678c <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8106662:	4b61      	ldr	r3, [pc, #388]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8106664:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106666:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 810666a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 810666c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810666e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106672:	d04d      	beq.n	8106710 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8106674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106676:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810667a:	f200 8084 	bhi.w	8106786 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 810667e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106680:	2bc0      	cmp	r3, #192	; 0xc0
 8106682:	d07d      	beq.n	8106780 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8106684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106686:	2bc0      	cmp	r3, #192	; 0xc0
 8106688:	d87d      	bhi.n	8106786 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 810668a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810668c:	2b80      	cmp	r3, #128	; 0x80
 810668e:	d02d      	beq.n	81066ec <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8106690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106692:	2b80      	cmp	r3, #128	; 0x80
 8106694:	d877      	bhi.n	8106786 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8106696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106698:	2b00      	cmp	r3, #0
 810669a:	d003      	beq.n	81066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 810669c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810669e:	2b40      	cmp	r3, #64	; 0x40
 81066a0:	d012      	beq.n	81066c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 81066a2:	e070      	b.n	8106786 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81066a4:	4b50      	ldr	r3, [pc, #320]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 81066a6:	681b      	ldr	r3, [r3, #0]
 81066a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81066ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81066b0:	d107      	bne.n	81066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81066b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81066b6:	4618      	mov	r0, r3
 81066b8:	f000 fec0 	bl	810743c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81066bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81066be:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81066c0:	e3f1      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 81066c2:	2300      	movs	r3, #0
 81066c4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81066c6:	e3ee      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81066c8:	4b47      	ldr	r3, [pc, #284]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 81066ca:	681b      	ldr	r3, [r3, #0]
 81066cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81066d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81066d4:	d107      	bne.n	81066e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81066d6:	f107 0318 	add.w	r3, r7, #24
 81066da:	4618      	mov	r0, r3
 81066dc:	f000 fc06 	bl	8106eec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81066e0:	69bb      	ldr	r3, [r7, #24]
 81066e2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81066e4:	e3df      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 81066e6:	2300      	movs	r3, #0
 81066e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81066ea:	e3dc      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81066ec:	4b3e      	ldr	r3, [pc, #248]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 81066ee:	681b      	ldr	r3, [r3, #0]
 81066f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81066f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81066f8:	d107      	bne.n	810670a <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81066fa:	f107 030c 	add.w	r3, r7, #12
 81066fe:	4618      	mov	r0, r3
 8106700:	f000 fd48 	bl	8107194 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8106704:	68fb      	ldr	r3, [r7, #12]
 8106706:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106708:	e3cd      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 810670a:	2300      	movs	r3, #0
 810670c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810670e:	e3ca      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8106710:	4b35      	ldr	r3, [pc, #212]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8106712:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106714:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8106718:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810671a:	4b33      	ldr	r3, [pc, #204]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 810671c:	681b      	ldr	r3, [r3, #0]
 810671e:	f003 0304 	and.w	r3, r3, #4
 8106722:	2b04      	cmp	r3, #4
 8106724:	d10c      	bne.n	8106740 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 8106726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106728:	2b00      	cmp	r3, #0
 810672a:	d109      	bne.n	8106740 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810672c:	4b2e      	ldr	r3, [pc, #184]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 810672e:	681b      	ldr	r3, [r3, #0]
 8106730:	08db      	lsrs	r3, r3, #3
 8106732:	f003 0303 	and.w	r3, r3, #3
 8106736:	4a2d      	ldr	r2, [pc, #180]	; (81067ec <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8106738:	fa22 f303 	lsr.w	r3, r2, r3
 810673c:	63fb      	str	r3, [r7, #60]	; 0x3c
 810673e:	e01e      	b.n	810677e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106740:	4b29      	ldr	r3, [pc, #164]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8106742:	681b      	ldr	r3, [r3, #0]
 8106744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106748:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810674c:	d106      	bne.n	810675c <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 810674e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106750:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106754:	d102      	bne.n	810675c <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8106756:	4b26      	ldr	r3, [pc, #152]	; (81067f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8106758:	63fb      	str	r3, [r7, #60]	; 0x3c
 810675a:	e010      	b.n	810677e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810675c:	4b22      	ldr	r3, [pc, #136]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 810675e:	681b      	ldr	r3, [r3, #0]
 8106760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106764:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106768:	d106      	bne.n	8106778 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 810676a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810676c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106770:	d102      	bne.n	8106778 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8106772:	4b20      	ldr	r3, [pc, #128]	; (81067f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8106774:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106776:	e002      	b.n	810677e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8106778:	2300      	movs	r3, #0
 810677a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 810677c:	e393      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 810677e:	e392      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8106780:	4b1d      	ldr	r3, [pc, #116]	; (81067f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8106782:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106784:	e38f      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8106786:	2300      	movs	r3, #0
 8106788:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810678a:	e38c      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 810678c:	687b      	ldr	r3, [r7, #4]
 810678e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8106792:	f040 80a7 	bne.w	81068e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8106796:	4b14      	ldr	r3, [pc, #80]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8106798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810679a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 810679e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 81067a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81067a2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81067a6:	d05f      	beq.n	8106868 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 81067a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81067aa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81067ae:	f200 8096 	bhi.w	81068de <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 81067b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81067b4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81067b8:	f000 808e 	beq.w	81068d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 81067bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81067be:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81067c2:	f200 808c 	bhi.w	81068de <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 81067c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81067c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81067cc:	d03a      	beq.n	8106844 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 81067ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81067d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81067d4:	f200 8083 	bhi.w	81068de <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 81067d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81067da:	2b00      	cmp	r3, #0
 81067dc:	d00e      	beq.n	81067fc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 81067de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81067e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81067e4:	d01c      	beq.n	8106820 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 81067e6:	e07a      	b.n	81068de <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 81067e8:	58024400 	.word	0x58024400
 81067ec:	03d09000 	.word	0x03d09000
 81067f0:	003d0900 	.word	0x003d0900
 81067f4:	017d7840 	.word	0x017d7840
 81067f8:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81067fc:	4baa      	ldr	r3, [pc, #680]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 81067fe:	681b      	ldr	r3, [r3, #0]
 8106800:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8106804:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106808:	d107      	bne.n	810681a <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810680a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810680e:	4618      	mov	r0, r3
 8106810:	f000 fe14 	bl	810743c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106816:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106818:	e345      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 810681a:	2300      	movs	r3, #0
 810681c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810681e:	e342      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106820:	4ba1      	ldr	r3, [pc, #644]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8106822:	681b      	ldr	r3, [r3, #0]
 8106824:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106828:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810682c:	d107      	bne.n	810683e <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810682e:	f107 0318 	add.w	r3, r7, #24
 8106832:	4618      	mov	r0, r3
 8106834:	f000 fb5a 	bl	8106eec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106838:	69bb      	ldr	r3, [r7, #24]
 810683a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810683c:	e333      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 810683e:	2300      	movs	r3, #0
 8106840:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106842:	e330      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106844:	4b98      	ldr	r3, [pc, #608]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8106846:	681b      	ldr	r3, [r3, #0]
 8106848:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810684c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106850:	d107      	bne.n	8106862 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106852:	f107 030c 	add.w	r3, r7, #12
 8106856:	4618      	mov	r0, r3
 8106858:	f000 fc9c 	bl	8107194 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810685c:	68fb      	ldr	r3, [r7, #12]
 810685e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106860:	e321      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8106862:	2300      	movs	r3, #0
 8106864:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106866:	e31e      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8106868:	4b8f      	ldr	r3, [pc, #572]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 810686a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810686c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8106870:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106872:	4b8d      	ldr	r3, [pc, #564]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8106874:	681b      	ldr	r3, [r3, #0]
 8106876:	f003 0304 	and.w	r3, r3, #4
 810687a:	2b04      	cmp	r3, #4
 810687c:	d10c      	bne.n	8106898 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 810687e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106880:	2b00      	cmp	r3, #0
 8106882:	d109      	bne.n	8106898 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106884:	4b88      	ldr	r3, [pc, #544]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8106886:	681b      	ldr	r3, [r3, #0]
 8106888:	08db      	lsrs	r3, r3, #3
 810688a:	f003 0303 	and.w	r3, r3, #3
 810688e:	4a87      	ldr	r2, [pc, #540]	; (8106aac <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8106890:	fa22 f303 	lsr.w	r3, r2, r3
 8106894:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106896:	e01e      	b.n	81068d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106898:	4b83      	ldr	r3, [pc, #524]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 810689a:	681b      	ldr	r3, [r3, #0]
 810689c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81068a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81068a4:	d106      	bne.n	81068b4 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 81068a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81068a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81068ac:	d102      	bne.n	81068b4 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81068ae:	4b80      	ldr	r3, [pc, #512]	; (8106ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 81068b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 81068b2:	e010      	b.n	81068d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81068b4:	4b7c      	ldr	r3, [pc, #496]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 81068b6:	681b      	ldr	r3, [r3, #0]
 81068b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81068bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81068c0:	d106      	bne.n	81068d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 81068c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81068c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81068c8:	d102      	bne.n	81068d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81068ca:	4b7a      	ldr	r3, [pc, #488]	; (8106ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 81068cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 81068ce:	e002      	b.n	81068d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81068d0:	2300      	movs	r3, #0
 81068d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81068d4:	e2e7      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 81068d6:	e2e6      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 81068d8:	4b77      	ldr	r3, [pc, #476]	; (8106ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 81068da:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81068dc:	e2e3      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 81068de:	2300      	movs	r3, #0
 81068e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81068e2:	e2e0      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 81068e4:	687b      	ldr	r3, [r7, #4]
 81068e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81068ea:	f040 809c 	bne.w	8106a26 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 81068ee:	4b6e      	ldr	r3, [pc, #440]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 81068f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81068f2:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 81068f6:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 81068f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81068fa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81068fe:	d054      	beq.n	81069aa <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8106900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106902:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8106906:	f200 808b 	bhi.w	8106a20 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 810690a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810690c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8106910:	f000 8083 	beq.w	8106a1a <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8106914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106916:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810691a:	f200 8081 	bhi.w	8106a20 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 810691e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106920:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106924:	d02f      	beq.n	8106986 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8106926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106928:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810692c:	d878      	bhi.n	8106a20 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 810692e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106930:	2b00      	cmp	r3, #0
 8106932:	d004      	beq.n	810693e <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8106934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106936:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 810693a:	d012      	beq.n	8106962 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 810693c:	e070      	b.n	8106a20 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810693e:	4b5a      	ldr	r3, [pc, #360]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8106940:	681b      	ldr	r3, [r3, #0]
 8106942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8106946:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810694a:	d107      	bne.n	810695c <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810694c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8106950:	4618      	mov	r0, r3
 8106952:	f000 fd73 	bl	810743c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106958:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810695a:	e2a4      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 810695c:	2300      	movs	r3, #0
 810695e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106960:	e2a1      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106962:	4b51      	ldr	r3, [pc, #324]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8106964:	681b      	ldr	r3, [r3, #0]
 8106966:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810696a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810696e:	d107      	bne.n	8106980 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106970:	f107 0318 	add.w	r3, r7, #24
 8106974:	4618      	mov	r0, r3
 8106976:	f000 fab9 	bl	8106eec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810697a:	69bb      	ldr	r3, [r7, #24]
 810697c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 810697e:	e292      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8106980:	2300      	movs	r3, #0
 8106982:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106984:	e28f      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106986:	4b48      	ldr	r3, [pc, #288]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8106988:	681b      	ldr	r3, [r3, #0]
 810698a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810698e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106992:	d107      	bne.n	81069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106994:	f107 030c 	add.w	r3, r7, #12
 8106998:	4618      	mov	r0, r3
 810699a:	f000 fbfb 	bl	8107194 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810699e:	68fb      	ldr	r3, [r7, #12]
 81069a0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81069a2:	e280      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 81069a4:	2300      	movs	r3, #0
 81069a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81069a8:	e27d      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 81069aa:	4b3f      	ldr	r3, [pc, #252]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 81069ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81069ae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81069b2:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81069b4:	4b3c      	ldr	r3, [pc, #240]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 81069b6:	681b      	ldr	r3, [r3, #0]
 81069b8:	f003 0304 	and.w	r3, r3, #4
 81069bc:	2b04      	cmp	r3, #4
 81069be:	d10c      	bne.n	81069da <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 81069c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81069c2:	2b00      	cmp	r3, #0
 81069c4:	d109      	bne.n	81069da <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81069c6:	4b38      	ldr	r3, [pc, #224]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 81069c8:	681b      	ldr	r3, [r3, #0]
 81069ca:	08db      	lsrs	r3, r3, #3
 81069cc:	f003 0303 	and.w	r3, r3, #3
 81069d0:	4a36      	ldr	r2, [pc, #216]	; (8106aac <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 81069d2:	fa22 f303 	lsr.w	r3, r2, r3
 81069d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 81069d8:	e01e      	b.n	8106a18 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81069da:	4b33      	ldr	r3, [pc, #204]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 81069dc:	681b      	ldr	r3, [r3, #0]
 81069de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81069e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81069e6:	d106      	bne.n	81069f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 81069e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81069ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81069ee:	d102      	bne.n	81069f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81069f0:	4b2f      	ldr	r3, [pc, #188]	; (8106ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 81069f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 81069f4:	e010      	b.n	8106a18 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81069f6:	4b2c      	ldr	r3, [pc, #176]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 81069f8:	681b      	ldr	r3, [r3, #0]
 81069fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81069fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106a02:	d106      	bne.n	8106a12 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8106a04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106a06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106a0a:	d102      	bne.n	8106a12 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8106a0c:	4b29      	ldr	r3, [pc, #164]	; (8106ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8106a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106a10:	e002      	b.n	8106a18 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8106a12:	2300      	movs	r3, #0
 8106a14:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8106a16:	e246      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8106a18:	e245      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8106a1a:	4b27      	ldr	r3, [pc, #156]	; (8106ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8106a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106a1e:	e242      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8106a20:	2300      	movs	r3, #0
 8106a22:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106a24:	e23f      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8106a26:	687b      	ldr	r3, [r7, #4]
 8106a28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8106a2c:	f040 80a8 	bne.w	8106b80 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8106a30:	4b1d      	ldr	r3, [pc, #116]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8106a32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106a34:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8106a38:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8106a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106a3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8106a40:	d060      	beq.n	8106b04 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 8106a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106a44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8106a48:	f200 8097 	bhi.w	8106b7a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8106a4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106a4e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8106a52:	f000 808f 	beq.w	8106b74 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8106a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106a58:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8106a5c:	f200 808d 	bhi.w	8106b7a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8106a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106a62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8106a66:	d03b      	beq.n	8106ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 8106a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106a6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8106a6e:	f200 8084 	bhi.w	8106b7a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8106a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106a74:	2b00      	cmp	r3, #0
 8106a76:	d004      	beq.n	8106a82 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 8106a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106a7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8106a7e:	d01d      	beq.n	8106abc <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 8106a80:	e07b      	b.n	8106b7a <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106a82:	4b09      	ldr	r3, [pc, #36]	; (8106aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8106a84:	681b      	ldr	r3, [r3, #0]
 8106a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8106a8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106a8e:	d107      	bne.n	8106aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106a90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8106a94:	4618      	mov	r0, r3
 8106a96:	f000 fcd1 	bl	810743c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106a9c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106a9e:	e202      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8106aa0:	2300      	movs	r3, #0
 8106aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106aa4:	e1ff      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8106aa6:	bf00      	nop
 8106aa8:	58024400 	.word	0x58024400
 8106aac:	03d09000 	.word	0x03d09000
 8106ab0:	003d0900 	.word	0x003d0900
 8106ab4:	017d7840 	.word	0x017d7840
 8106ab8:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106abc:	4ba3      	ldr	r3, [pc, #652]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106abe:	681b      	ldr	r3, [r3, #0]
 8106ac0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106ac4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106ac8:	d107      	bne.n	8106ada <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106aca:	f107 0318 	add.w	r3, r7, #24
 8106ace:	4618      	mov	r0, r3
 8106ad0:	f000 fa0c 	bl	8106eec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106ad4:	69bb      	ldr	r3, [r7, #24]
 8106ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106ad8:	e1e5      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8106ada:	2300      	movs	r3, #0
 8106adc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106ade:	e1e2      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106ae0:	4b9a      	ldr	r3, [pc, #616]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106ae2:	681b      	ldr	r3, [r3, #0]
 8106ae4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106ae8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106aec:	d107      	bne.n	8106afe <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106aee:	f107 030c 	add.w	r3, r7, #12
 8106af2:	4618      	mov	r0, r3
 8106af4:	f000 fb4e 	bl	8107194 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8106af8:	68fb      	ldr	r3, [r7, #12]
 8106afa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106afc:	e1d3      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8106afe:	2300      	movs	r3, #0
 8106b00:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106b02:	e1d0      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8106b04:	4b91      	ldr	r3, [pc, #580]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106b08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8106b0c:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106b0e:	4b8f      	ldr	r3, [pc, #572]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106b10:	681b      	ldr	r3, [r3, #0]
 8106b12:	f003 0304 	and.w	r3, r3, #4
 8106b16:	2b04      	cmp	r3, #4
 8106b18:	d10c      	bne.n	8106b34 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 8106b1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106b1c:	2b00      	cmp	r3, #0
 8106b1e:	d109      	bne.n	8106b34 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106b20:	4b8a      	ldr	r3, [pc, #552]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106b22:	681b      	ldr	r3, [r3, #0]
 8106b24:	08db      	lsrs	r3, r3, #3
 8106b26:	f003 0303 	and.w	r3, r3, #3
 8106b2a:	4a89      	ldr	r2, [pc, #548]	; (8106d50 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8106b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8106b30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106b32:	e01e      	b.n	8106b72 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106b34:	4b85      	ldr	r3, [pc, #532]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106b36:	681b      	ldr	r3, [r3, #0]
 8106b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106b3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106b40:	d106      	bne.n	8106b50 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 8106b42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106b44:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106b48:	d102      	bne.n	8106b50 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8106b4a:	4b82      	ldr	r3, [pc, #520]	; (8106d54 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8106b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106b4e:	e010      	b.n	8106b72 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8106b50:	4b7e      	ldr	r3, [pc, #504]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106b52:	681b      	ldr	r3, [r3, #0]
 8106b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106b58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106b5c:	d106      	bne.n	8106b6c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8106b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106b60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106b64:	d102      	bne.n	8106b6c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8106b66:	4b7c      	ldr	r3, [pc, #496]	; (8106d58 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8106b68:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106b6a:	e002      	b.n	8106b72 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8106b6c:	2300      	movs	r3, #0
 8106b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8106b70:	e199      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8106b72:	e198      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8106b74:	4b79      	ldr	r3, [pc, #484]	; (8106d5c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8106b76:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106b78:	e195      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8106b7a:	2300      	movs	r3, #0
 8106b7c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106b7e:	e192      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8106b80:	687b      	ldr	r3, [r7, #4]
 8106b82:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8106b86:	d173      	bne.n	8106c70 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8106b88:	4b70      	ldr	r3, [pc, #448]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106b8c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8106b90:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8106b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106b94:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106b98:	d02f      	beq.n	8106bfa <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8106b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106b9c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106ba0:	d863      	bhi.n	8106c6a <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 8106ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106ba4:	2b00      	cmp	r3, #0
 8106ba6:	d004      	beq.n	8106bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8106ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106baa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106bae:	d012      	beq.n	8106bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 8106bb0:	e05b      	b.n	8106c6a <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106bb2:	4b66      	ldr	r3, [pc, #408]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106bb4:	681b      	ldr	r3, [r3, #0]
 8106bb6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106bba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106bbe:	d107      	bne.n	8106bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106bc0:	f107 0318 	add.w	r3, r7, #24
 8106bc4:	4618      	mov	r0, r3
 8106bc6:	f000 f991 	bl	8106eec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106bca:	69bb      	ldr	r3, [r7, #24]
 8106bcc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106bce:	e16a      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8106bd0:	2300      	movs	r3, #0
 8106bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106bd4:	e167      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106bd6:	4b5d      	ldr	r3, [pc, #372]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106bd8:	681b      	ldr	r3, [r3, #0]
 8106bda:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106bde:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106be2:	d107      	bne.n	8106bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106be4:	f107 030c 	add.w	r3, r7, #12
 8106be8:	4618      	mov	r0, r3
 8106bea:	f000 fad3 	bl	8107194 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8106bee:	697b      	ldr	r3, [r7, #20]
 8106bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106bf2:	e158      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8106bf4:	2300      	movs	r3, #0
 8106bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106bf8:	e155      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8106bfa:	4b54      	ldr	r3, [pc, #336]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106bfe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8106c02:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106c04:	4b51      	ldr	r3, [pc, #324]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106c06:	681b      	ldr	r3, [r3, #0]
 8106c08:	f003 0304 	and.w	r3, r3, #4
 8106c0c:	2b04      	cmp	r3, #4
 8106c0e:	d10c      	bne.n	8106c2a <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 8106c10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106c12:	2b00      	cmp	r3, #0
 8106c14:	d109      	bne.n	8106c2a <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106c16:	4b4d      	ldr	r3, [pc, #308]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106c18:	681b      	ldr	r3, [r3, #0]
 8106c1a:	08db      	lsrs	r3, r3, #3
 8106c1c:	f003 0303 	and.w	r3, r3, #3
 8106c20:	4a4b      	ldr	r2, [pc, #300]	; (8106d50 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8106c22:	fa22 f303 	lsr.w	r3, r2, r3
 8106c26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106c28:	e01e      	b.n	8106c68 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106c2a:	4b48      	ldr	r3, [pc, #288]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106c2c:	681b      	ldr	r3, [r3, #0]
 8106c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106c32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106c36:	d106      	bne.n	8106c46 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 8106c38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106c3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106c3e:	d102      	bne.n	8106c46 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8106c40:	4b44      	ldr	r3, [pc, #272]	; (8106d54 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8106c42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106c44:	e010      	b.n	8106c68 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8106c46:	4b41      	ldr	r3, [pc, #260]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106c48:	681b      	ldr	r3, [r3, #0]
 8106c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106c4e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106c52:	d106      	bne.n	8106c62 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 8106c54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106c56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106c5a:	d102      	bne.n	8106c62 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8106c5c:	4b3e      	ldr	r3, [pc, #248]	; (8106d58 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8106c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106c60:	e002      	b.n	8106c68 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8106c62:	2300      	movs	r3, #0
 8106c64:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8106c66:	e11e      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8106c68:	e11d      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8106c6a:	2300      	movs	r3, #0
 8106c6c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106c6e:	e11a      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8106c70:	687b      	ldr	r3, [r7, #4]
 8106c72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106c76:	d133      	bne.n	8106ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8106c78:	4b34      	ldr	r3, [pc, #208]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106c7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106c7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8106c80:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8106c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106c84:	2b00      	cmp	r3, #0
 8106c86:	d004      	beq.n	8106c92 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 8106c88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106c8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106c8e:	d012      	beq.n	8106cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 8106c90:	e023      	b.n	8106cda <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106c92:	4b2e      	ldr	r3, [pc, #184]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106c94:	681b      	ldr	r3, [r3, #0]
 8106c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8106c9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106c9e:	d107      	bne.n	8106cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106ca0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8106ca4:	4618      	mov	r0, r3
 8106ca6:	f000 fbc9 	bl	810743c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106cac:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106cae:	e0fa      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8106cb0:	2300      	movs	r3, #0
 8106cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106cb4:	e0f7      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106cb6:	4b25      	ldr	r3, [pc, #148]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106cb8:	681b      	ldr	r3, [r3, #0]
 8106cba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106cbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106cc2:	d107      	bne.n	8106cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106cc4:	f107 0318 	add.w	r3, r7, #24
 8106cc8:	4618      	mov	r0, r3
 8106cca:	f000 f90f 	bl	8106eec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8106cce:	6a3b      	ldr	r3, [r7, #32]
 8106cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106cd2:	e0e8      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8106cd4:	2300      	movs	r3, #0
 8106cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106cd8:	e0e5      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8106cda:	2300      	movs	r3, #0
 8106cdc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106cde:	e0e2      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8106ce0:	687b      	ldr	r3, [r7, #4]
 8106ce2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8106ce6:	f040 808f 	bne.w	8106e08 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8106cea:	4b18      	ldr	r3, [pc, #96]	; (8106d4c <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8106cec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106cee:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8106cf2:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8106cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106cf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8106cfa:	d075      	beq.n	8106de8 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 8106cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106cfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8106d02:	d87e      	bhi.n	8106e02 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8106d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106d06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106d0a:	d060      	beq.n	8106dce <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8106d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106d12:	d876      	bhi.n	8106e02 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8106d14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106d16:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8106d1a:	d045      	beq.n	8106da8 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 8106d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106d1e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8106d22:	d86e      	bhi.n	8106e02 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8106d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106d26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106d2a:	d02b      	beq.n	8106d84 <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 8106d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106d2e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106d32:	d866      	bhi.n	8106e02 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8106d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106d36:	2b00      	cmp	r3, #0
 8106d38:	d004      	beq.n	8106d44 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 8106d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106d3c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106d40:	d00e      	beq.n	8106d60 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8106d42:	e05e      	b.n	8106e02 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8106d44:	f000 f8bc 	bl	8106ec0 <HAL_RCCEx_GetD3PCLK1Freq>
 8106d48:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8106d4a:	e0ac      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8106d4c:	58024400 	.word	0x58024400
 8106d50:	03d09000 	.word	0x03d09000
 8106d54:	003d0900 	.word	0x003d0900
 8106d58:	017d7840 	.word	0x017d7840
 8106d5c:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106d60:	4b53      	ldr	r3, [pc, #332]	; (8106eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106d62:	681b      	ldr	r3, [r3, #0]
 8106d64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106d68:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106d6c:	d107      	bne.n	8106d7e <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106d6e:	f107 0318 	add.w	r3, r7, #24
 8106d72:	4618      	mov	r0, r3
 8106d74:	f000 f8ba 	bl	8106eec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8106d78:	69fb      	ldr	r3, [r7, #28]
 8106d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106d7c:	e093      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8106d7e:	2300      	movs	r3, #0
 8106d80:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106d82:	e090      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106d84:	4b4a      	ldr	r3, [pc, #296]	; (8106eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106d86:	681b      	ldr	r3, [r3, #0]
 8106d88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106d8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106d90:	d107      	bne.n	8106da2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106d92:	f107 030c 	add.w	r3, r7, #12
 8106d96:	4618      	mov	r0, r3
 8106d98:	f000 f9fc 	bl	8107194 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8106d9c:	693b      	ldr	r3, [r7, #16]
 8106d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106da0:	e081      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8106da2:	2300      	movs	r3, #0
 8106da4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106da6:	e07e      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8106da8:	4b41      	ldr	r3, [pc, #260]	; (8106eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106daa:	681b      	ldr	r3, [r3, #0]
 8106dac:	f003 0304 	and.w	r3, r3, #4
 8106db0:	2b04      	cmp	r3, #4
 8106db2:	d109      	bne.n	8106dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106db4:	4b3e      	ldr	r3, [pc, #248]	; (8106eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106db6:	681b      	ldr	r3, [r3, #0]
 8106db8:	08db      	lsrs	r3, r3, #3
 8106dba:	f003 0303 	and.w	r3, r3, #3
 8106dbe:	4a3d      	ldr	r2, [pc, #244]	; (8106eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8106dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8106dc4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106dc6:	e06e      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8106dc8:	2300      	movs	r3, #0
 8106dca:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106dcc:	e06b      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8106dce:	4b38      	ldr	r3, [pc, #224]	; (8106eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106dd0:	681b      	ldr	r3, [r3, #0]
 8106dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106dd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106dda:	d102      	bne.n	8106de2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 8106ddc:	4b36      	ldr	r3, [pc, #216]	; (8106eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8106dde:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106de0:	e061      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8106de2:	2300      	movs	r3, #0
 8106de4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106de6:	e05e      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8106de8:	4b31      	ldr	r3, [pc, #196]	; (8106eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106dea:	681b      	ldr	r3, [r3, #0]
 8106dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106df0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106df4:	d102      	bne.n	8106dfc <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 8106df6:	4b31      	ldr	r3, [pc, #196]	; (8106ebc <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8106df8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106dfa:	e054      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8106dfc:	2300      	movs	r3, #0
 8106dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106e00:	e051      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8106e02:	2300      	movs	r3, #0
 8106e04:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106e06:	e04e      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8106e08:	687b      	ldr	r3, [r7, #4]
 8106e0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8106e0e:	d148      	bne.n	8106ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8106e10:	4b27      	ldr	r3, [pc, #156]	; (8106eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106e14:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8106e18:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8106e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106e1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106e20:	d02a      	beq.n	8106e78 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8106e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106e24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106e28:	d838      	bhi.n	8106e9c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8106e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106e2c:	2b00      	cmp	r3, #0
 8106e2e:	d004      	beq.n	8106e3a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8106e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106e32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106e36:	d00d      	beq.n	8106e54 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8106e38:	e030      	b.n	8106e9c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8106e3a:	4b1d      	ldr	r3, [pc, #116]	; (8106eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106e3c:	681b      	ldr	r3, [r3, #0]
 8106e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106e42:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106e46:	d102      	bne.n	8106e4e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 8106e48:	4b1c      	ldr	r3, [pc, #112]	; (8106ebc <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8106e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106e4c:	e02b      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8106e4e:	2300      	movs	r3, #0
 8106e50:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106e52:	e028      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106e54:	4b16      	ldr	r3, [pc, #88]	; (8106eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106e56:	681b      	ldr	r3, [r3, #0]
 8106e58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8106e5c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106e60:	d107      	bne.n	8106e72 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106e62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8106e66:	4618      	mov	r0, r3
 8106e68:	f000 fae8 	bl	810743c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106e70:	e019      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8106e72:	2300      	movs	r3, #0
 8106e74:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106e76:	e016      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106e78:	4b0d      	ldr	r3, [pc, #52]	; (8106eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106e7a:	681b      	ldr	r3, [r3, #0]
 8106e7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106e80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106e84:	d107      	bne.n	8106e96 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106e86:	f107 0318 	add.w	r3, r7, #24
 8106e8a:	4618      	mov	r0, r3
 8106e8c:	f000 f82e 	bl	8106eec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8106e90:	69fb      	ldr	r3, [r7, #28]
 8106e92:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106e94:	e007      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8106e96:	2300      	movs	r3, #0
 8106e98:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106e9a:	e004      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8106e9c:	2300      	movs	r3, #0
 8106e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106ea0:	e001      	b.n	8106ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 8106ea2:	2300      	movs	r3, #0
 8106ea4:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8106ea6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8106ea8:	4618      	mov	r0, r3
 8106eaa:	3740      	adds	r7, #64	; 0x40
 8106eac:	46bd      	mov	sp, r7
 8106eae:	bd80      	pop	{r7, pc}
 8106eb0:	58024400 	.word	0x58024400
 8106eb4:	03d09000 	.word	0x03d09000
 8106eb8:	003d0900 	.word	0x003d0900
 8106ebc:	017d7840 	.word	0x017d7840

08106ec0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8106ec0:	b580      	push	{r7, lr}
 8106ec2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8106ec4:	f7fe fb5c 	bl	8105580 <HAL_RCC_GetHCLKFreq>
 8106ec8:	4602      	mov	r2, r0
 8106eca:	4b06      	ldr	r3, [pc, #24]	; (8106ee4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8106ecc:	6a1b      	ldr	r3, [r3, #32]
 8106ece:	091b      	lsrs	r3, r3, #4
 8106ed0:	f003 0307 	and.w	r3, r3, #7
 8106ed4:	4904      	ldr	r1, [pc, #16]	; (8106ee8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8106ed6:	5ccb      	ldrb	r3, [r1, r3]
 8106ed8:	f003 031f 	and.w	r3, r3, #31
 8106edc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8106ee0:	4618      	mov	r0, r3
 8106ee2:	bd80      	pop	{r7, pc}
 8106ee4:	58024400 	.word	0x58024400
 8106ee8:	0810c9e8 	.word	0x0810c9e8

08106eec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8106eec:	b480      	push	{r7}
 8106eee:	b089      	sub	sp, #36	; 0x24
 8106ef0:	af00      	add	r7, sp, #0
 8106ef2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106ef4:	4ba1      	ldr	r3, [pc, #644]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106ef8:	f003 0303 	and.w	r3, r3, #3
 8106efc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8106efe:	4b9f      	ldr	r3, [pc, #636]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106f02:	0b1b      	lsrs	r3, r3, #12
 8106f04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106f08:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8106f0a:	4b9c      	ldr	r3, [pc, #624]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106f0e:	091b      	lsrs	r3, r3, #4
 8106f10:	f003 0301 	and.w	r3, r3, #1
 8106f14:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8106f16:	4b99      	ldr	r3, [pc, #612]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8106f1a:	08db      	lsrs	r3, r3, #3
 8106f1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106f20:	693a      	ldr	r2, [r7, #16]
 8106f22:	fb02 f303 	mul.w	r3, r2, r3
 8106f26:	ee07 3a90 	vmov	s15, r3
 8106f2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106f2e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8106f32:	697b      	ldr	r3, [r7, #20]
 8106f34:	2b00      	cmp	r3, #0
 8106f36:	f000 8111 	beq.w	810715c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8106f3a:	69bb      	ldr	r3, [r7, #24]
 8106f3c:	2b02      	cmp	r3, #2
 8106f3e:	f000 8083 	beq.w	8107048 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8106f42:	69bb      	ldr	r3, [r7, #24]
 8106f44:	2b02      	cmp	r3, #2
 8106f46:	f200 80a1 	bhi.w	810708c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8106f4a:	69bb      	ldr	r3, [r7, #24]
 8106f4c:	2b00      	cmp	r3, #0
 8106f4e:	d003      	beq.n	8106f58 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8106f50:	69bb      	ldr	r3, [r7, #24]
 8106f52:	2b01      	cmp	r3, #1
 8106f54:	d056      	beq.n	8107004 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8106f56:	e099      	b.n	810708c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106f58:	4b88      	ldr	r3, [pc, #544]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106f5a:	681b      	ldr	r3, [r3, #0]
 8106f5c:	f003 0320 	and.w	r3, r3, #32
 8106f60:	2b00      	cmp	r3, #0
 8106f62:	d02d      	beq.n	8106fc0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106f64:	4b85      	ldr	r3, [pc, #532]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106f66:	681b      	ldr	r3, [r3, #0]
 8106f68:	08db      	lsrs	r3, r3, #3
 8106f6a:	f003 0303 	and.w	r3, r3, #3
 8106f6e:	4a84      	ldr	r2, [pc, #528]	; (8107180 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8106f70:	fa22 f303 	lsr.w	r3, r2, r3
 8106f74:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106f76:	68bb      	ldr	r3, [r7, #8]
 8106f78:	ee07 3a90 	vmov	s15, r3
 8106f7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106f80:	697b      	ldr	r3, [r7, #20]
 8106f82:	ee07 3a90 	vmov	s15, r3
 8106f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106f8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106f8e:	4b7b      	ldr	r3, [pc, #492]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106f92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106f96:	ee07 3a90 	vmov	s15, r3
 8106f9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106f9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8106fa2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8107184 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106fa6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106faa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106fae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106fb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106fb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106fba:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8106fbe:	e087      	b.n	81070d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106fc0:	697b      	ldr	r3, [r7, #20]
 8106fc2:	ee07 3a90 	vmov	s15, r3
 8106fc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106fca:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8107188 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8106fce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106fd2:	4b6a      	ldr	r3, [pc, #424]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106fd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106fda:	ee07 3a90 	vmov	s15, r3
 8106fde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106fe2:	ed97 6a03 	vldr	s12, [r7, #12]
 8106fe6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8107184 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106fea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106fee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106ff2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106ff6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106ffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106ffe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8107002:	e065      	b.n	81070d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8107004:	697b      	ldr	r3, [r7, #20]
 8107006:	ee07 3a90 	vmov	s15, r3
 810700a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810700e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 810718c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8107012:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107016:	4b59      	ldr	r3, [pc, #356]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810701a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810701e:	ee07 3a90 	vmov	s15, r3
 8107022:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107026:	ed97 6a03 	vldr	s12, [r7, #12]
 810702a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8107184 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810702e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107032:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107036:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810703a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810703e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107042:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8107046:	e043      	b.n	81070d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8107048:	697b      	ldr	r3, [r7, #20]
 810704a:	ee07 3a90 	vmov	s15, r3
 810704e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107052:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8107190 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8107056:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810705a:	4b48      	ldr	r3, [pc, #288]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810705c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810705e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107062:	ee07 3a90 	vmov	s15, r3
 8107066:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810706a:	ed97 6a03 	vldr	s12, [r7, #12]
 810706e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8107184 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8107072:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107076:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810707a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810707e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107082:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107086:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810708a:	e021      	b.n	81070d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 810708c:	697b      	ldr	r3, [r7, #20]
 810708e:	ee07 3a90 	vmov	s15, r3
 8107092:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107096:	eddf 6a3d 	vldr	s13, [pc, #244]	; 810718c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810709a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810709e:	4b37      	ldr	r3, [pc, #220]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81070a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81070a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81070a6:	ee07 3a90 	vmov	s15, r3
 81070aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81070ae:	ed97 6a03 	vldr	s12, [r7, #12]
 81070b2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8107184 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81070b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81070ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81070be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81070c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81070c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81070ca:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81070ce:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 81070d0:	4b2a      	ldr	r3, [pc, #168]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81070d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81070d4:	0a5b      	lsrs	r3, r3, #9
 81070d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81070da:	ee07 3a90 	vmov	s15, r3
 81070de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81070e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81070e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 81070ea:	edd7 6a07 	vldr	s13, [r7, #28]
 81070ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81070f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81070f6:	ee17 2a90 	vmov	r2, s15
 81070fa:	687b      	ldr	r3, [r7, #4]
 81070fc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 81070fe:	4b1f      	ldr	r3, [pc, #124]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8107102:	0c1b      	lsrs	r3, r3, #16
 8107104:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8107108:	ee07 3a90 	vmov	s15, r3
 810710c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107110:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8107114:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107118:	edd7 6a07 	vldr	s13, [r7, #28]
 810711c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107120:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107124:	ee17 2a90 	vmov	r2, s15
 8107128:	687b      	ldr	r3, [r7, #4]
 810712a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 810712c:	4b13      	ldr	r3, [pc, #76]	; (810717c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810712e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8107130:	0e1b      	lsrs	r3, r3, #24
 8107132:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8107136:	ee07 3a90 	vmov	s15, r3
 810713a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810713e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8107142:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107146:	edd7 6a07 	vldr	s13, [r7, #28]
 810714a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810714e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107152:	ee17 2a90 	vmov	r2, s15
 8107156:	687b      	ldr	r3, [r7, #4]
 8107158:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 810715a:	e008      	b.n	810716e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 810715c:	687b      	ldr	r3, [r7, #4]
 810715e:	2200      	movs	r2, #0
 8107160:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8107162:	687b      	ldr	r3, [r7, #4]
 8107164:	2200      	movs	r2, #0
 8107166:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8107168:	687b      	ldr	r3, [r7, #4]
 810716a:	2200      	movs	r2, #0
 810716c:	609a      	str	r2, [r3, #8]
}
 810716e:	bf00      	nop
 8107170:	3724      	adds	r7, #36	; 0x24
 8107172:	46bd      	mov	sp, r7
 8107174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107178:	4770      	bx	lr
 810717a:	bf00      	nop
 810717c:	58024400 	.word	0x58024400
 8107180:	03d09000 	.word	0x03d09000
 8107184:	46000000 	.word	0x46000000
 8107188:	4c742400 	.word	0x4c742400
 810718c:	4a742400 	.word	0x4a742400
 8107190:	4bbebc20 	.word	0x4bbebc20

08107194 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8107194:	b480      	push	{r7}
 8107196:	b089      	sub	sp, #36	; 0x24
 8107198:	af00      	add	r7, sp, #0
 810719a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810719c:	4ba1      	ldr	r3, [pc, #644]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810719e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81071a0:	f003 0303 	and.w	r3, r3, #3
 81071a4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 81071a6:	4b9f      	ldr	r3, [pc, #636]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81071a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81071aa:	0d1b      	lsrs	r3, r3, #20
 81071ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81071b0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 81071b2:	4b9c      	ldr	r3, [pc, #624]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81071b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81071b6:	0a1b      	lsrs	r3, r3, #8
 81071b8:	f003 0301 	and.w	r3, r3, #1
 81071bc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 81071be:	4b99      	ldr	r3, [pc, #612]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81071c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81071c2:	08db      	lsrs	r3, r3, #3
 81071c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81071c8:	693a      	ldr	r2, [r7, #16]
 81071ca:	fb02 f303 	mul.w	r3, r2, r3
 81071ce:	ee07 3a90 	vmov	s15, r3
 81071d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81071d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 81071da:	697b      	ldr	r3, [r7, #20]
 81071dc:	2b00      	cmp	r3, #0
 81071de:	f000 8111 	beq.w	8107404 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 81071e2:	69bb      	ldr	r3, [r7, #24]
 81071e4:	2b02      	cmp	r3, #2
 81071e6:	f000 8083 	beq.w	81072f0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 81071ea:	69bb      	ldr	r3, [r7, #24]
 81071ec:	2b02      	cmp	r3, #2
 81071ee:	f200 80a1 	bhi.w	8107334 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 81071f2:	69bb      	ldr	r3, [r7, #24]
 81071f4:	2b00      	cmp	r3, #0
 81071f6:	d003      	beq.n	8107200 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 81071f8:	69bb      	ldr	r3, [r7, #24]
 81071fa:	2b01      	cmp	r3, #1
 81071fc:	d056      	beq.n	81072ac <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 81071fe:	e099      	b.n	8107334 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107200:	4b88      	ldr	r3, [pc, #544]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107202:	681b      	ldr	r3, [r3, #0]
 8107204:	f003 0320 	and.w	r3, r3, #32
 8107208:	2b00      	cmp	r3, #0
 810720a:	d02d      	beq.n	8107268 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810720c:	4b85      	ldr	r3, [pc, #532]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810720e:	681b      	ldr	r3, [r3, #0]
 8107210:	08db      	lsrs	r3, r3, #3
 8107212:	f003 0303 	and.w	r3, r3, #3
 8107216:	4a84      	ldr	r2, [pc, #528]	; (8107428 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8107218:	fa22 f303 	lsr.w	r3, r2, r3
 810721c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 810721e:	68bb      	ldr	r3, [r7, #8]
 8107220:	ee07 3a90 	vmov	s15, r3
 8107224:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107228:	697b      	ldr	r3, [r7, #20]
 810722a:	ee07 3a90 	vmov	s15, r3
 810722e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107232:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107236:	4b7b      	ldr	r3, [pc, #492]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810723a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810723e:	ee07 3a90 	vmov	s15, r3
 8107242:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107246:	ed97 6a03 	vldr	s12, [r7, #12]
 810724a:	eddf 5a78 	vldr	s11, [pc, #480]	; 810742c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810724e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107252:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107256:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810725a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810725e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107262:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8107266:	e087      	b.n	8107378 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8107268:	697b      	ldr	r3, [r7, #20]
 810726a:	ee07 3a90 	vmov	s15, r3
 810726e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107272:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8107430 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8107276:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810727a:	4b6a      	ldr	r3, [pc, #424]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810727c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810727e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107282:	ee07 3a90 	vmov	s15, r3
 8107286:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810728a:	ed97 6a03 	vldr	s12, [r7, #12]
 810728e:	eddf 5a67 	vldr	s11, [pc, #412]	; 810742c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8107292:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107296:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810729a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810729e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81072a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81072a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81072aa:	e065      	b.n	8107378 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81072ac:	697b      	ldr	r3, [r7, #20]
 81072ae:	ee07 3a90 	vmov	s15, r3
 81072b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81072b6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8107434 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81072ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81072be:	4b59      	ldr	r3, [pc, #356]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81072c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81072c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81072c6:	ee07 3a90 	vmov	s15, r3
 81072ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81072ce:	ed97 6a03 	vldr	s12, [r7, #12]
 81072d2:	eddf 5a56 	vldr	s11, [pc, #344]	; 810742c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81072d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81072da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81072de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81072e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81072e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81072ea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81072ee:	e043      	b.n	8107378 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81072f0:	697b      	ldr	r3, [r7, #20]
 81072f2:	ee07 3a90 	vmov	s15, r3
 81072f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81072fa:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8107438 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81072fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107302:	4b48      	ldr	r3, [pc, #288]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8107306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810730a:	ee07 3a90 	vmov	s15, r3
 810730e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107312:	ed97 6a03 	vldr	s12, [r7, #12]
 8107316:	eddf 5a45 	vldr	s11, [pc, #276]	; 810742c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810731a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810731e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107322:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8107326:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810732a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810732e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8107332:	e021      	b.n	8107378 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8107334:	697b      	ldr	r3, [r7, #20]
 8107336:	ee07 3a90 	vmov	s15, r3
 810733a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810733e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8107434 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8107342:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107346:	4b37      	ldr	r3, [pc, #220]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810734a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810734e:	ee07 3a90 	vmov	s15, r3
 8107352:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107356:	ed97 6a03 	vldr	s12, [r7, #12]
 810735a:	eddf 5a34 	vldr	s11, [pc, #208]	; 810742c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810735e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107362:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107366:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810736a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810736e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107372:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8107376:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8107378:	4b2a      	ldr	r3, [pc, #168]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810737a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810737c:	0a5b      	lsrs	r3, r3, #9
 810737e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8107382:	ee07 3a90 	vmov	s15, r3
 8107386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810738a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810738e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107392:	edd7 6a07 	vldr	s13, [r7, #28]
 8107396:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810739a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810739e:	ee17 2a90 	vmov	r2, s15
 81073a2:	687b      	ldr	r3, [r7, #4]
 81073a4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 81073a6:	4b1f      	ldr	r3, [pc, #124]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81073a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81073aa:	0c1b      	lsrs	r3, r3, #16
 81073ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81073b0:	ee07 3a90 	vmov	s15, r3
 81073b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81073b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81073bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 81073c0:	edd7 6a07 	vldr	s13, [r7, #28]
 81073c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81073c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81073cc:	ee17 2a90 	vmov	r2, s15
 81073d0:	687b      	ldr	r3, [r7, #4]
 81073d2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 81073d4:	4b13      	ldr	r3, [pc, #76]	; (8107424 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81073d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81073d8:	0e1b      	lsrs	r3, r3, #24
 81073da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81073de:	ee07 3a90 	vmov	s15, r3
 81073e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81073e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81073ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 81073ee:	edd7 6a07 	vldr	s13, [r7, #28]
 81073f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81073f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81073fa:	ee17 2a90 	vmov	r2, s15
 81073fe:	687b      	ldr	r3, [r7, #4]
 8107400:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8107402:	e008      	b.n	8107416 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8107404:	687b      	ldr	r3, [r7, #4]
 8107406:	2200      	movs	r2, #0
 8107408:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 810740a:	687b      	ldr	r3, [r7, #4]
 810740c:	2200      	movs	r2, #0
 810740e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8107410:	687b      	ldr	r3, [r7, #4]
 8107412:	2200      	movs	r2, #0
 8107414:	609a      	str	r2, [r3, #8]
}
 8107416:	bf00      	nop
 8107418:	3724      	adds	r7, #36	; 0x24
 810741a:	46bd      	mov	sp, r7
 810741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107420:	4770      	bx	lr
 8107422:	bf00      	nop
 8107424:	58024400 	.word	0x58024400
 8107428:	03d09000 	.word	0x03d09000
 810742c:	46000000 	.word	0x46000000
 8107430:	4c742400 	.word	0x4c742400
 8107434:	4a742400 	.word	0x4a742400
 8107438:	4bbebc20 	.word	0x4bbebc20

0810743c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 810743c:	b480      	push	{r7}
 810743e:	b089      	sub	sp, #36	; 0x24
 8107440:	af00      	add	r7, sp, #0
 8107442:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8107444:	4ba0      	ldr	r3, [pc, #640]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107448:	f003 0303 	and.w	r3, r3, #3
 810744c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 810744e:	4b9e      	ldr	r3, [pc, #632]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107452:	091b      	lsrs	r3, r3, #4
 8107454:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8107458:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 810745a:	4b9b      	ldr	r3, [pc, #620]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810745c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810745e:	f003 0301 	and.w	r3, r3, #1
 8107462:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8107464:	4b98      	ldr	r3, [pc, #608]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8107468:	08db      	lsrs	r3, r3, #3
 810746a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810746e:	693a      	ldr	r2, [r7, #16]
 8107470:	fb02 f303 	mul.w	r3, r2, r3
 8107474:	ee07 3a90 	vmov	s15, r3
 8107478:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810747c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8107480:	697b      	ldr	r3, [r7, #20]
 8107482:	2b00      	cmp	r3, #0
 8107484:	f000 8111 	beq.w	81076aa <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8107488:	69bb      	ldr	r3, [r7, #24]
 810748a:	2b02      	cmp	r3, #2
 810748c:	f000 8083 	beq.w	8107596 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8107490:	69bb      	ldr	r3, [r7, #24]
 8107492:	2b02      	cmp	r3, #2
 8107494:	f200 80a1 	bhi.w	81075da <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8107498:	69bb      	ldr	r3, [r7, #24]
 810749a:	2b00      	cmp	r3, #0
 810749c:	d003      	beq.n	81074a6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 810749e:	69bb      	ldr	r3, [r7, #24]
 81074a0:	2b01      	cmp	r3, #1
 81074a2:	d056      	beq.n	8107552 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 81074a4:	e099      	b.n	81075da <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81074a6:	4b88      	ldr	r3, [pc, #544]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81074a8:	681b      	ldr	r3, [r3, #0]
 81074aa:	f003 0320 	and.w	r3, r3, #32
 81074ae:	2b00      	cmp	r3, #0
 81074b0:	d02d      	beq.n	810750e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81074b2:	4b85      	ldr	r3, [pc, #532]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81074b4:	681b      	ldr	r3, [r3, #0]
 81074b6:	08db      	lsrs	r3, r3, #3
 81074b8:	f003 0303 	and.w	r3, r3, #3
 81074bc:	4a83      	ldr	r2, [pc, #524]	; (81076cc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 81074be:	fa22 f303 	lsr.w	r3, r2, r3
 81074c2:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81074c4:	68bb      	ldr	r3, [r7, #8]
 81074c6:	ee07 3a90 	vmov	s15, r3
 81074ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81074ce:	697b      	ldr	r3, [r7, #20]
 81074d0:	ee07 3a90 	vmov	s15, r3
 81074d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81074d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81074dc:	4b7a      	ldr	r3, [pc, #488]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81074de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81074e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81074e4:	ee07 3a90 	vmov	s15, r3
 81074e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81074ec:	ed97 6a03 	vldr	s12, [r7, #12]
 81074f0:	eddf 5a77 	vldr	s11, [pc, #476]	; 81076d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81074f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81074f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81074fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8107500:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107504:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107508:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 810750c:	e087      	b.n	810761e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810750e:	697b      	ldr	r3, [r7, #20]
 8107510:	ee07 3a90 	vmov	s15, r3
 8107514:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107518:	eddf 6a6e 	vldr	s13, [pc, #440]	; 81076d4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 810751c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107520:	4b69      	ldr	r3, [pc, #420]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107528:	ee07 3a90 	vmov	s15, r3
 810752c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107530:	ed97 6a03 	vldr	s12, [r7, #12]
 8107534:	eddf 5a66 	vldr	s11, [pc, #408]	; 81076d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8107538:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810753c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107540:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8107544:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107548:	ee67 7a27 	vmul.f32	s15, s14, s15
 810754c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8107550:	e065      	b.n	810761e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8107552:	697b      	ldr	r3, [r7, #20]
 8107554:	ee07 3a90 	vmov	s15, r3
 8107558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810755c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 81076d8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8107560:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107564:	4b58      	ldr	r3, [pc, #352]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107568:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810756c:	ee07 3a90 	vmov	s15, r3
 8107570:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107574:	ed97 6a03 	vldr	s12, [r7, #12]
 8107578:	eddf 5a55 	vldr	s11, [pc, #340]	; 81076d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 810757c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107580:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107584:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8107588:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810758c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107590:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8107594:	e043      	b.n	810761e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8107596:	697b      	ldr	r3, [r7, #20]
 8107598:	ee07 3a90 	vmov	s15, r3
 810759c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81075a0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 81076dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 81075a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81075a8:	4b47      	ldr	r3, [pc, #284]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81075aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81075ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81075b0:	ee07 3a90 	vmov	s15, r3
 81075b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81075b8:	ed97 6a03 	vldr	s12, [r7, #12]
 81075bc:	eddf 5a44 	vldr	s11, [pc, #272]	; 81076d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81075c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81075c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81075c8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81075cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81075d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81075d4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81075d8:	e021      	b.n	810761e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81075da:	697b      	ldr	r3, [r7, #20]
 81075dc:	ee07 3a90 	vmov	s15, r3
 81075e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81075e4:	eddf 6a3b 	vldr	s13, [pc, #236]	; 81076d4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 81075e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81075ec:	4b36      	ldr	r3, [pc, #216]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81075ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81075f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81075f4:	ee07 3a90 	vmov	s15, r3
 81075f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81075fc:	ed97 6a03 	vldr	s12, [r7, #12]
 8107600:	eddf 5a33 	vldr	s11, [pc, #204]	; 81076d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8107604:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107608:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810760c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8107610:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107614:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107618:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810761c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 810761e:	4b2a      	ldr	r3, [pc, #168]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107622:	0a5b      	lsrs	r3, r3, #9
 8107624:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8107628:	ee07 3a90 	vmov	s15, r3
 810762c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107630:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8107634:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107638:	edd7 6a07 	vldr	s13, [r7, #28]
 810763c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107640:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107644:	ee17 2a90 	vmov	r2, s15
 8107648:	687b      	ldr	r3, [r7, #4]
 810764a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 810764c:	4b1e      	ldr	r3, [pc, #120]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810764e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8107650:	0c1b      	lsrs	r3, r3, #16
 8107652:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8107656:	ee07 3a90 	vmov	s15, r3
 810765a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810765e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8107662:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107666:	edd7 6a07 	vldr	s13, [r7, #28]
 810766a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810766e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107672:	ee17 2a90 	vmov	r2, s15
 8107676:	687b      	ldr	r3, [r7, #4]
 8107678:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 810767a:	4b13      	ldr	r3, [pc, #76]	; (81076c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810767c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810767e:	0e1b      	lsrs	r3, r3, #24
 8107680:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8107684:	ee07 3a90 	vmov	s15, r3
 8107688:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810768c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8107690:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107694:	edd7 6a07 	vldr	s13, [r7, #28]
 8107698:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810769c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81076a0:	ee17 2a90 	vmov	r2, s15
 81076a4:	687b      	ldr	r3, [r7, #4]
 81076a6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 81076a8:	e008      	b.n	81076bc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 81076aa:	687b      	ldr	r3, [r7, #4]
 81076ac:	2200      	movs	r2, #0
 81076ae:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 81076b0:	687b      	ldr	r3, [r7, #4]
 81076b2:	2200      	movs	r2, #0
 81076b4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 81076b6:	687b      	ldr	r3, [r7, #4]
 81076b8:	2200      	movs	r2, #0
 81076ba:	609a      	str	r2, [r3, #8]
}
 81076bc:	bf00      	nop
 81076be:	3724      	adds	r7, #36	; 0x24
 81076c0:	46bd      	mov	sp, r7
 81076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81076c6:	4770      	bx	lr
 81076c8:	58024400 	.word	0x58024400
 81076cc:	03d09000 	.word	0x03d09000
 81076d0:	46000000 	.word	0x46000000
 81076d4:	4c742400 	.word	0x4c742400
 81076d8:	4a742400 	.word	0x4a742400
 81076dc:	4bbebc20 	.word	0x4bbebc20

081076e0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81076e0:	b580      	push	{r7, lr}
 81076e2:	b084      	sub	sp, #16
 81076e4:	af00      	add	r7, sp, #0
 81076e6:	6078      	str	r0, [r7, #4]
 81076e8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81076ea:	2300      	movs	r3, #0
 81076ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81076ee:	4b54      	ldr	r3, [pc, #336]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81076f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81076f2:	f003 0303 	and.w	r3, r3, #3
 81076f6:	2b03      	cmp	r3, #3
 81076f8:	d101      	bne.n	81076fe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 81076fa:	2301      	movs	r3, #1
 81076fc:	e09b      	b.n	8107836 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 81076fe:	4b50      	ldr	r3, [pc, #320]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 8107700:	681b      	ldr	r3, [r3, #0]
 8107702:	4a4f      	ldr	r2, [pc, #316]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 8107704:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8107708:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810770a:	f7fb f8c3 	bl	8102894 <HAL_GetTick>
 810770e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8107710:	e008      	b.n	8107724 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8107712:	f7fb f8bf 	bl	8102894 <HAL_GetTick>
 8107716:	4602      	mov	r2, r0
 8107718:	68bb      	ldr	r3, [r7, #8]
 810771a:	1ad3      	subs	r3, r2, r3
 810771c:	2b02      	cmp	r3, #2
 810771e:	d901      	bls.n	8107724 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8107720:	2303      	movs	r3, #3
 8107722:	e088      	b.n	8107836 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8107724:	4b46      	ldr	r3, [pc, #280]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 8107726:	681b      	ldr	r3, [r3, #0]
 8107728:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810772c:	2b00      	cmp	r3, #0
 810772e:	d1f0      	bne.n	8107712 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8107730:	4b43      	ldr	r3, [pc, #268]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 8107732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107734:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8107738:	687b      	ldr	r3, [r7, #4]
 810773a:	681b      	ldr	r3, [r3, #0]
 810773c:	031b      	lsls	r3, r3, #12
 810773e:	4940      	ldr	r1, [pc, #256]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 8107740:	4313      	orrs	r3, r2
 8107742:	628b      	str	r3, [r1, #40]	; 0x28
 8107744:	687b      	ldr	r3, [r7, #4]
 8107746:	685b      	ldr	r3, [r3, #4]
 8107748:	3b01      	subs	r3, #1
 810774a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810774e:	687b      	ldr	r3, [r7, #4]
 8107750:	689b      	ldr	r3, [r3, #8]
 8107752:	3b01      	subs	r3, #1
 8107754:	025b      	lsls	r3, r3, #9
 8107756:	b29b      	uxth	r3, r3
 8107758:	431a      	orrs	r2, r3
 810775a:	687b      	ldr	r3, [r7, #4]
 810775c:	68db      	ldr	r3, [r3, #12]
 810775e:	3b01      	subs	r3, #1
 8107760:	041b      	lsls	r3, r3, #16
 8107762:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8107766:	431a      	orrs	r2, r3
 8107768:	687b      	ldr	r3, [r7, #4]
 810776a:	691b      	ldr	r3, [r3, #16]
 810776c:	3b01      	subs	r3, #1
 810776e:	061b      	lsls	r3, r3, #24
 8107770:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8107774:	4932      	ldr	r1, [pc, #200]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 8107776:	4313      	orrs	r3, r2
 8107778:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 810777a:	4b31      	ldr	r3, [pc, #196]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 810777c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810777e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8107782:	687b      	ldr	r3, [r7, #4]
 8107784:	695b      	ldr	r3, [r3, #20]
 8107786:	492e      	ldr	r1, [pc, #184]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 8107788:	4313      	orrs	r3, r2
 810778a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 810778c:	4b2c      	ldr	r3, [pc, #176]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 810778e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107790:	f023 0220 	bic.w	r2, r3, #32
 8107794:	687b      	ldr	r3, [r7, #4]
 8107796:	699b      	ldr	r3, [r3, #24]
 8107798:	4929      	ldr	r1, [pc, #164]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 810779a:	4313      	orrs	r3, r2
 810779c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 810779e:	4b28      	ldr	r3, [pc, #160]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81077a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81077a2:	4a27      	ldr	r2, [pc, #156]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81077a4:	f023 0310 	bic.w	r3, r3, #16
 81077a8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81077aa:	4b25      	ldr	r3, [pc, #148]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81077ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81077ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81077b2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81077b6:	687a      	ldr	r2, [r7, #4]
 81077b8:	69d2      	ldr	r2, [r2, #28]
 81077ba:	00d2      	lsls	r2, r2, #3
 81077bc:	4920      	ldr	r1, [pc, #128]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81077be:	4313      	orrs	r3, r2
 81077c0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81077c2:	4b1f      	ldr	r3, [pc, #124]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81077c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81077c6:	4a1e      	ldr	r2, [pc, #120]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81077c8:	f043 0310 	orr.w	r3, r3, #16
 81077cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 81077ce:	683b      	ldr	r3, [r7, #0]
 81077d0:	2b00      	cmp	r3, #0
 81077d2:	d106      	bne.n	81077e2 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 81077d4:	4b1a      	ldr	r3, [pc, #104]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81077d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81077d8:	4a19      	ldr	r2, [pc, #100]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81077da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 81077de:	62d3      	str	r3, [r2, #44]	; 0x2c
 81077e0:	e00f      	b.n	8107802 <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 81077e2:	683b      	ldr	r3, [r7, #0]
 81077e4:	2b01      	cmp	r3, #1
 81077e6:	d106      	bne.n	81077f6 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 81077e8:	4b15      	ldr	r3, [pc, #84]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81077ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81077ec:	4a14      	ldr	r2, [pc, #80]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81077ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 81077f2:	62d3      	str	r3, [r2, #44]	; 0x2c
 81077f4:	e005      	b.n	8107802 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 81077f6:	4b12      	ldr	r3, [pc, #72]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81077f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81077fa:	4a11      	ldr	r2, [pc, #68]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 81077fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8107800:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8107802:	4b0f      	ldr	r3, [pc, #60]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 8107804:	681b      	ldr	r3, [r3, #0]
 8107806:	4a0e      	ldr	r2, [pc, #56]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 8107808:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 810780c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810780e:	f7fb f841 	bl	8102894 <HAL_GetTick>
 8107812:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8107814:	e008      	b.n	8107828 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8107816:	f7fb f83d 	bl	8102894 <HAL_GetTick>
 810781a:	4602      	mov	r2, r0
 810781c:	68bb      	ldr	r3, [r7, #8]
 810781e:	1ad3      	subs	r3, r2, r3
 8107820:	2b02      	cmp	r3, #2
 8107822:	d901      	bls.n	8107828 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8107824:	2303      	movs	r3, #3
 8107826:	e006      	b.n	8107836 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8107828:	4b05      	ldr	r3, [pc, #20]	; (8107840 <RCCEx_PLL2_Config+0x160>)
 810782a:	681b      	ldr	r3, [r3, #0]
 810782c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8107830:	2b00      	cmp	r3, #0
 8107832:	d0f0      	beq.n	8107816 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8107834:	7bfb      	ldrb	r3, [r7, #15]
}
 8107836:	4618      	mov	r0, r3
 8107838:	3710      	adds	r7, #16
 810783a:	46bd      	mov	sp, r7
 810783c:	bd80      	pop	{r7, pc}
 810783e:	bf00      	nop
 8107840:	58024400 	.word	0x58024400

08107844 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8107844:	b580      	push	{r7, lr}
 8107846:	b084      	sub	sp, #16
 8107848:	af00      	add	r7, sp, #0
 810784a:	6078      	str	r0, [r7, #4]
 810784c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810784e:	2300      	movs	r3, #0
 8107850:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8107852:	4b54      	ldr	r3, [pc, #336]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 8107854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107856:	f003 0303 	and.w	r3, r3, #3
 810785a:	2b03      	cmp	r3, #3
 810785c:	d101      	bne.n	8107862 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 810785e:	2301      	movs	r3, #1
 8107860:	e09b      	b.n	810799a <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8107862:	4b50      	ldr	r3, [pc, #320]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 8107864:	681b      	ldr	r3, [r3, #0]
 8107866:	4a4f      	ldr	r2, [pc, #316]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 8107868:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 810786c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810786e:	f7fb f811 	bl	8102894 <HAL_GetTick>
 8107872:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8107874:	e008      	b.n	8107888 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8107876:	f7fb f80d 	bl	8102894 <HAL_GetTick>
 810787a:	4602      	mov	r2, r0
 810787c:	68bb      	ldr	r3, [r7, #8]
 810787e:	1ad3      	subs	r3, r2, r3
 8107880:	2b02      	cmp	r3, #2
 8107882:	d901      	bls.n	8107888 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8107884:	2303      	movs	r3, #3
 8107886:	e088      	b.n	810799a <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8107888:	4b46      	ldr	r3, [pc, #280]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 810788a:	681b      	ldr	r3, [r3, #0]
 810788c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8107890:	2b00      	cmp	r3, #0
 8107892:	d1f0      	bne.n	8107876 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8107894:	4b43      	ldr	r3, [pc, #268]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 8107896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107898:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 810789c:	687b      	ldr	r3, [r7, #4]
 810789e:	681b      	ldr	r3, [r3, #0]
 81078a0:	051b      	lsls	r3, r3, #20
 81078a2:	4940      	ldr	r1, [pc, #256]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 81078a4:	4313      	orrs	r3, r2
 81078a6:	628b      	str	r3, [r1, #40]	; 0x28
 81078a8:	687b      	ldr	r3, [r7, #4]
 81078aa:	685b      	ldr	r3, [r3, #4]
 81078ac:	3b01      	subs	r3, #1
 81078ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81078b2:	687b      	ldr	r3, [r7, #4]
 81078b4:	689b      	ldr	r3, [r3, #8]
 81078b6:	3b01      	subs	r3, #1
 81078b8:	025b      	lsls	r3, r3, #9
 81078ba:	b29b      	uxth	r3, r3
 81078bc:	431a      	orrs	r2, r3
 81078be:	687b      	ldr	r3, [r7, #4]
 81078c0:	68db      	ldr	r3, [r3, #12]
 81078c2:	3b01      	subs	r3, #1
 81078c4:	041b      	lsls	r3, r3, #16
 81078c6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81078ca:	431a      	orrs	r2, r3
 81078cc:	687b      	ldr	r3, [r7, #4]
 81078ce:	691b      	ldr	r3, [r3, #16]
 81078d0:	3b01      	subs	r3, #1
 81078d2:	061b      	lsls	r3, r3, #24
 81078d4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81078d8:	4932      	ldr	r1, [pc, #200]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 81078da:	4313      	orrs	r3, r2
 81078dc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81078de:	4b31      	ldr	r3, [pc, #196]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 81078e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81078e2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 81078e6:	687b      	ldr	r3, [r7, #4]
 81078e8:	695b      	ldr	r3, [r3, #20]
 81078ea:	492e      	ldr	r1, [pc, #184]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 81078ec:	4313      	orrs	r3, r2
 81078ee:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 81078f0:	4b2c      	ldr	r3, [pc, #176]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 81078f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81078f4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 81078f8:	687b      	ldr	r3, [r7, #4]
 81078fa:	699b      	ldr	r3, [r3, #24]
 81078fc:	4929      	ldr	r1, [pc, #164]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 81078fe:	4313      	orrs	r3, r2
 8107900:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8107902:	4b28      	ldr	r3, [pc, #160]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 8107904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107906:	4a27      	ldr	r2, [pc, #156]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 8107908:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 810790c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810790e:	4b25      	ldr	r3, [pc, #148]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 8107910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8107912:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8107916:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 810791a:	687a      	ldr	r2, [r7, #4]
 810791c:	69d2      	ldr	r2, [r2, #28]
 810791e:	00d2      	lsls	r2, r2, #3
 8107920:	4920      	ldr	r1, [pc, #128]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 8107922:	4313      	orrs	r3, r2
 8107924:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8107926:	4b1f      	ldr	r3, [pc, #124]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 8107928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810792a:	4a1e      	ldr	r2, [pc, #120]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 810792c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8107930:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8107932:	683b      	ldr	r3, [r7, #0]
 8107934:	2b00      	cmp	r3, #0
 8107936:	d106      	bne.n	8107946 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8107938:	4b1a      	ldr	r3, [pc, #104]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 810793a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810793c:	4a19      	ldr	r2, [pc, #100]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 810793e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8107942:	62d3      	str	r3, [r2, #44]	; 0x2c
 8107944:	e00f      	b.n	8107966 <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8107946:	683b      	ldr	r3, [r7, #0]
 8107948:	2b01      	cmp	r3, #1
 810794a:	d106      	bne.n	810795a <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810794c:	4b15      	ldr	r3, [pc, #84]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 810794e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107950:	4a14      	ldr	r2, [pc, #80]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 8107952:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8107956:	62d3      	str	r3, [r2, #44]	; 0x2c
 8107958:	e005      	b.n	8107966 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810795a:	4b12      	ldr	r3, [pc, #72]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 810795c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810795e:	4a11      	ldr	r2, [pc, #68]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 8107960:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8107964:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8107966:	4b0f      	ldr	r3, [pc, #60]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 8107968:	681b      	ldr	r3, [r3, #0]
 810796a:	4a0e      	ldr	r2, [pc, #56]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 810796c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8107970:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8107972:	f7fa ff8f 	bl	8102894 <HAL_GetTick>
 8107976:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8107978:	e008      	b.n	810798c <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 810797a:	f7fa ff8b 	bl	8102894 <HAL_GetTick>
 810797e:	4602      	mov	r2, r0
 8107980:	68bb      	ldr	r3, [r7, #8]
 8107982:	1ad3      	subs	r3, r2, r3
 8107984:	2b02      	cmp	r3, #2
 8107986:	d901      	bls.n	810798c <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8107988:	2303      	movs	r3, #3
 810798a:	e006      	b.n	810799a <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810798c:	4b05      	ldr	r3, [pc, #20]	; (81079a4 <RCCEx_PLL3_Config+0x160>)
 810798e:	681b      	ldr	r3, [r3, #0]
 8107990:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8107994:	2b00      	cmp	r3, #0
 8107996:	d0f0      	beq.n	810797a <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8107998:	7bfb      	ldrb	r3, [r7, #15]
}
 810799a:	4618      	mov	r0, r3
 810799c:	3710      	adds	r7, #16
 810799e:	46bd      	mov	sp, r7
 81079a0:	bd80      	pop	{r7, pc}
 81079a2:	bf00      	nop
 81079a4:	58024400 	.word	0x58024400

081079a8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 81079a8:	b580      	push	{r7, lr}
 81079aa:	b084      	sub	sp, #16
 81079ac:	af00      	add	r7, sp, #0
 81079ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 81079b0:	2301      	movs	r3, #1
 81079b2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 81079b4:	687b      	ldr	r3, [r7, #4]
 81079b6:	2b00      	cmp	r3, #0
 81079b8:	d069      	beq.n	8107a8e <HAL_RTC_Init+0xe6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 81079ba:	687b      	ldr	r3, [r7, #4]
 81079bc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 81079c0:	b2db      	uxtb	r3, r3
 81079c2:	2b00      	cmp	r3, #0
 81079c4:	d106      	bne.n	81079d4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 81079c6:	687b      	ldr	r3, [r7, #4]
 81079c8:	2200      	movs	r2, #0
 81079ca:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 81079ce:	6878      	ldr	r0, [r7, #4]
 81079d0:	f7fa f892 	bl	8101af8 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 81079d4:	687b      	ldr	r3, [r7, #4]
 81079d6:	2202      	movs	r2, #2
 81079d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 81079dc:	687b      	ldr	r3, [r7, #4]
 81079de:	681b      	ldr	r3, [r3, #0]
 81079e0:	22ca      	movs	r2, #202	; 0xca
 81079e2:	625a      	str	r2, [r3, #36]	; 0x24
 81079e4:	687b      	ldr	r3, [r7, #4]
 81079e6:	681b      	ldr	r3, [r3, #0]
 81079e8:	2253      	movs	r2, #83	; 0x53
 81079ea:	625a      	str	r2, [r3, #36]	; 0x24

   /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 81079ec:	6878      	ldr	r0, [r7, #4]
 81079ee:	f000 f879 	bl	8107ae4 <RTC_EnterInitMode>
 81079f2:	4603      	mov	r3, r0
 81079f4:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 81079f6:	7bfb      	ldrb	r3, [r7, #15]
 81079f8:	2b00      	cmp	r3, #0
 81079fa:	d13d      	bne.n	8107a78 <HAL_RTC_Init+0xd0>
#if defined(RTC_CR_TAMPOE)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else  /* RTC_CR_TAMPOE */
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 81079fc:	687b      	ldr	r3, [r7, #4]
 81079fe:	681b      	ldr	r3, [r3, #0]
 8107a00:	689b      	ldr	r3, [r3, #8]
 8107a02:	687a      	ldr	r2, [r7, #4]
 8107a04:	6812      	ldr	r2, [r2, #0]
 8107a06:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8107a0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8107a0e:	6093      	str	r3, [r2, #8]
#endif /* RTC_CR_TAMPOE */

      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8107a10:	687b      	ldr	r3, [r7, #4]
 8107a12:	681b      	ldr	r3, [r3, #0]
 8107a14:	6899      	ldr	r1, [r3, #8]
 8107a16:	687b      	ldr	r3, [r7, #4]
 8107a18:	685a      	ldr	r2, [r3, #4]
 8107a1a:	687b      	ldr	r3, [r7, #4]
 8107a1c:	691b      	ldr	r3, [r3, #16]
 8107a1e:	431a      	orrs	r2, r3
 8107a20:	687b      	ldr	r3, [r7, #4]
 8107a22:	699b      	ldr	r3, [r3, #24]
 8107a24:	431a      	orrs	r2, r3
 8107a26:	687b      	ldr	r3, [r7, #4]
 8107a28:	681b      	ldr	r3, [r3, #0]
 8107a2a:	430a      	orrs	r2, r1
 8107a2c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8107a2e:	687b      	ldr	r3, [r7, #4]
 8107a30:	689b      	ldr	r3, [r3, #8]
 8107a32:	0419      	lsls	r1, r3, #16
 8107a34:	687b      	ldr	r3, [r7, #4]
 8107a36:	68da      	ldr	r2, [r3, #12]
 8107a38:	687b      	ldr	r3, [r7, #4]
 8107a3a:	681b      	ldr	r3, [r3, #0]
 8107a3c:	430a      	orrs	r2, r1
 8107a3e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8107a40:	6878      	ldr	r0, [r7, #4]
 8107a42:	f000 f883 	bl	8107b4c <RTC_ExitInitMode>
 8107a46:	4603      	mov	r3, r0
 8107a48:	73fb      	strb	r3, [r7, #15]

      if(status == HAL_OK)
 8107a4a:	7bfb      	ldrb	r3, [r7, #15]
 8107a4c:	2b00      	cmp	r3, #0
 8107a4e:	d113      	bne.n	8107a78 <HAL_RTC_Init+0xd0>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* RTC_CR_TAMPALRM_TYPE && RTC_CR_OUT2EN && RTC_CR_TAMPALRM_PU */

#if defined(RTC_OR_ALARMOUTTYPE) && defined(RTC_OR_OUT_RMP)
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8107a50:	687b      	ldr	r3, [r7, #4]
 8107a52:	681b      	ldr	r3, [r3, #0]
 8107a54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8107a56:	687b      	ldr	r3, [r7, #4]
 8107a58:	681b      	ldr	r3, [r3, #0]
 8107a5a:	f022 0203 	bic.w	r2, r2, #3
 8107a5e:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8107a60:	687b      	ldr	r3, [r7, #4]
 8107a62:	681b      	ldr	r3, [r3, #0]
 8107a64:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8107a66:	687b      	ldr	r3, [r7, #4]
 8107a68:	69da      	ldr	r2, [r3, #28]
 8107a6a:	687b      	ldr	r3, [r7, #4]
 8107a6c:	695b      	ldr	r3, [r3, #20]
 8107a6e:	431a      	orrs	r2, r3
 8107a70:	687b      	ldr	r3, [r7, #4]
 8107a72:	681b      	ldr	r3, [r3, #0]
 8107a74:	430a      	orrs	r2, r1
 8107a76:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* ALARMOUTTYPE && RTC_OR_OUT_RMP */
      }
    }
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8107a78:	687b      	ldr	r3, [r7, #4]
 8107a7a:	681b      	ldr	r3, [r3, #0]
 8107a7c:	22ff      	movs	r2, #255	; 0xff
 8107a7e:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 8107a80:	7bfb      	ldrb	r3, [r7, #15]
 8107a82:	2b00      	cmp	r3, #0
 8107a84:	d103      	bne.n	8107a8e <HAL_RTC_Init+0xe6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8107a86:	687b      	ldr	r3, [r7, #4]
 8107a88:	2201      	movs	r2, #1
 8107a8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 8107a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8107a90:	4618      	mov	r0, r3
 8107a92:	3710      	adds	r7, #16
 8107a94:	46bd      	mov	sp, r7
 8107a96:	bd80      	pop	{r7, pc}

08107a98 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8107a98:	b580      	push	{r7, lr}
 8107a9a:	b084      	sub	sp, #16
 8107a9c:	af00      	add	r7, sp, #0
 8107a9e:	6078      	str	r0, [r7, #4]
  /* Clear RSF flag */
#if defined(RTC_ICSR_RSF)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8107aa0:	687b      	ldr	r3, [r7, #4]
 8107aa2:	681b      	ldr	r3, [r3, #0]
 8107aa4:	68da      	ldr	r2, [r3, #12]
 8107aa6:	687b      	ldr	r3, [r7, #4]
 8107aa8:	681b      	ldr	r3, [r3, #0]
 8107aaa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8107aae:	60da      	str	r2, [r3, #12]
#endif /* RTC_ISR_RSF */

  tickstart = HAL_GetTick();
 8107ab0:	f7fa fef0 	bl	8102894 <HAL_GetTick>
 8107ab4:	60f8      	str	r0, [r7, #12]
  /* Wait the registers to be synchronised */
#if defined(RTC_ICSR_RSF)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8107ab6:	e009      	b.n	8107acc <HAL_RTC_WaitForSynchro+0x34>
#endif /* RTC_ISR_RSF */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8107ab8:	f7fa feec 	bl	8102894 <HAL_GetTick>
 8107abc:	4602      	mov	r2, r0
 8107abe:	68fb      	ldr	r3, [r7, #12]
 8107ac0:	1ad3      	subs	r3, r2, r3
 8107ac2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8107ac6:	d901      	bls.n	8107acc <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 8107ac8:	2303      	movs	r3, #3
 8107aca:	e007      	b.n	8107adc <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8107acc:	687b      	ldr	r3, [r7, #4]
 8107ace:	681b      	ldr	r3, [r3, #0]
 8107ad0:	68db      	ldr	r3, [r3, #12]
 8107ad2:	f003 0320 	and.w	r3, r3, #32
 8107ad6:	2b00      	cmp	r3, #0
 8107ad8:	d0ee      	beq.n	8107ab8 <HAL_RTC_WaitForSynchro+0x20>
      }
    }

  return HAL_OK;
 8107ada:	2300      	movs	r3, #0
}
 8107adc:	4618      	mov	r0, r3
 8107ade:	3710      	adds	r7, #16
 8107ae0:	46bd      	mov	sp, r7
 8107ae2:	bd80      	pop	{r7, pc}

08107ae4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8107ae4:	b580      	push	{r7, lr}
 8107ae6:	b084      	sub	sp, #16
 8107ae8:	af00      	add	r7, sp, #0
 8107aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8107aec:	2300      	movs	r3, #0
 8107aee:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* RTC_ICSR_INITF */
#if defined(RTC_ISR_INITF)
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8107af0:	687b      	ldr	r3, [r7, #4]
 8107af2:	681b      	ldr	r3, [r3, #0]
 8107af4:	68db      	ldr	r3, [r3, #12]
 8107af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8107afa:	2b00      	cmp	r3, #0
 8107afc:	d120      	bne.n	8107b40 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8107afe:	687b      	ldr	r3, [r7, #4]
 8107b00:	681b      	ldr	r3, [r3, #0]
 8107b02:	f04f 32ff 	mov.w	r2, #4294967295
 8107b06:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8107b08:	f7fa fec4 	bl	8102894 <HAL_GetTick>
 8107b0c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8107b0e:	e00d      	b.n	8107b2c <RTC_EnterInitMode+0x48>
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8107b10:	f7fa fec0 	bl	8102894 <HAL_GetTick>
 8107b14:	4602      	mov	r2, r0
 8107b16:	68bb      	ldr	r3, [r7, #8]
 8107b18:	1ad3      	subs	r3, r2, r3
 8107b1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8107b1e:	d905      	bls.n	8107b2c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8107b20:	2303      	movs	r3, #3
 8107b22:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8107b24:	687b      	ldr	r3, [r7, #4]
 8107b26:	2203      	movs	r2, #3
 8107b28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8107b2c:	687b      	ldr	r3, [r7, #4]
 8107b2e:	681b      	ldr	r3, [r3, #0]
 8107b30:	68db      	ldr	r3, [r3, #12]
 8107b32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8107b36:	2b00      	cmp	r3, #0
 8107b38:	d102      	bne.n	8107b40 <RTC_EnterInitMode+0x5c>
 8107b3a:	7bfb      	ldrb	r3, [r7, #15]
 8107b3c:	2b03      	cmp	r3, #3
 8107b3e:	d1e7      	bne.n	8107b10 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* RTC_ISR_INITF */

  return status;
 8107b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8107b42:	4618      	mov	r0, r3
 8107b44:	3710      	adds	r7, #16
 8107b46:	46bd      	mov	sp, r7
 8107b48:	bd80      	pop	{r7, pc}
	...

08107b4c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8107b4c:	b580      	push	{r7, lr}
 8107b4e:	b084      	sub	sp, #16
 8107b50:	af00      	add	r7, sp, #0
 8107b52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8107b54:	2300      	movs	r3, #0
 8107b56:	73fb      	strb	r3, [r7, #15]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);

#elif defined(RTC_ISR_INITF)

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 8107b58:	4b1a      	ldr	r3, [pc, #104]	; (8107bc4 <RTC_ExitInitMode+0x78>)
 8107b5a:	68db      	ldr	r3, [r3, #12]
 8107b5c:	4a19      	ldr	r2, [pc, #100]	; (8107bc4 <RTC_ExitInitMode+0x78>)
 8107b5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8107b62:	60d3      	str	r3, [r2, #12]

#endif /* RTC_ISR_INITF */
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8107b64:	4b17      	ldr	r3, [pc, #92]	; (8107bc4 <RTC_ExitInitMode+0x78>)
 8107b66:	689b      	ldr	r3, [r3, #8]
 8107b68:	f003 0320 	and.w	r3, r3, #32
 8107b6c:	2b00      	cmp	r3, #0
 8107b6e:	d10c      	bne.n	8107b8a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8107b70:	6878      	ldr	r0, [r7, #4]
 8107b72:	f7ff ff91 	bl	8107a98 <HAL_RTC_WaitForSynchro>
 8107b76:	4603      	mov	r3, r0
 8107b78:	2b00      	cmp	r3, #0
 8107b7a:	d01e      	beq.n	8107bba <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8107b7c:	687b      	ldr	r3, [r7, #4]
 8107b7e:	2203      	movs	r2, #3
 8107b80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8107b84:	2303      	movs	r3, #3
 8107b86:	73fb      	strb	r3, [r7, #15]
 8107b88:	e017      	b.n	8107bba <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8107b8a:	4b0e      	ldr	r3, [pc, #56]	; (8107bc4 <RTC_ExitInitMode+0x78>)
 8107b8c:	689b      	ldr	r3, [r3, #8]
 8107b8e:	4a0d      	ldr	r2, [pc, #52]	; (8107bc4 <RTC_ExitInitMode+0x78>)
 8107b90:	f023 0320 	bic.w	r3, r3, #32
 8107b94:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8107b96:	6878      	ldr	r0, [r7, #4]
 8107b98:	f7ff ff7e 	bl	8107a98 <HAL_RTC_WaitForSynchro>
 8107b9c:	4603      	mov	r3, r0
 8107b9e:	2b00      	cmp	r3, #0
 8107ba0:	d005      	beq.n	8107bae <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8107ba2:	687b      	ldr	r3, [r7, #4]
 8107ba4:	2203      	movs	r2, #3
 8107ba6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8107baa:	2303      	movs	r3, #3
 8107bac:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8107bae:	4b05      	ldr	r3, [pc, #20]	; (8107bc4 <RTC_ExitInitMode+0x78>)
 8107bb0:	689b      	ldr	r3, [r3, #8]
 8107bb2:	4a04      	ldr	r2, [pc, #16]	; (8107bc4 <RTC_ExitInitMode+0x78>)
 8107bb4:	f043 0320 	orr.w	r3, r3, #32
 8107bb8:	6093      	str	r3, [r2, #8]
  }

  return status;
 8107bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8107bbc:	4618      	mov	r0, r3
 8107bbe:	3710      	adds	r7, #16
 8107bc0:	46bd      	mov	sp, r7
 8107bc2:	bd80      	pop	{r7, pc}
 8107bc4:	58004000 	.word	0x58004000

08107bc8 <HAL_RTCEx_SetTamper>:
  * @param  hrtc RTC handle
  * @param  sTamper Pointer to Tamper Structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef * hrtc, RTC_TamperTypeDef * sTamper)
{
 8107bc8:	b480      	push	{r7}
 8107bca:	b085      	sub	sp, #20
 8107bcc:	af00      	add	r7, sp, #0
 8107bce:	6078      	str	r0, [r7, #4]
 8107bd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp));
  assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection));
  assert_param(IS_RTC_TAMPER_FILTER_CONFIG_CORRECT(sTamper->Filter, sTamper->Trigger));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8107bd2:	687b      	ldr	r3, [r7, #4]
 8107bd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8107bd8:	2b01      	cmp	r3, #1
 8107bda:	d101      	bne.n	8107be0 <HAL_RTCEx_SetTamper+0x18>
 8107bdc:	2302      	movs	r3, #2
 8107bde:	e0cc      	b.n	8107d7a <HAL_RTCEx_SetTamper+0x1b2>
 8107be0:	687b      	ldr	r3, [r7, #4]
 8107be2:	2201      	movs	r2, #1
 8107be4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8107be8:	687b      	ldr	r3, [r7, #4]
 8107bea:	2202      	movs	r2, #2
 8107bec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Copy control register into temporary variable */
  tmpreg = hrtc->Instance->TAMPCR;
 8107bf0:	687b      	ldr	r3, [r7, #4]
 8107bf2:	681b      	ldr	r3, [r3, #0]
 8107bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8107bf6:	60fb      	str	r3, [r7, #12]

  /* Enable selected tamper */
  tmpreg |= (sTamper->Tamper);
 8107bf8:	683b      	ldr	r3, [r7, #0]
 8107bfa:	681b      	ldr	r3, [r3, #0]
 8107bfc:	68fa      	ldr	r2, [r7, #12]
 8107bfe:	4313      	orrs	r3, r2
 8107c00:	60fb      	str	r3, [r7, #12]

  /* Configure the bit (located just next to the tamper enable bit) */
  if ((sTamper->Trigger == RTC_TAMPERTRIGGER_HIGHLEVEL) || (sTamper->Trigger == RTC_TAMPERTRIGGER_FALLINGEDGE))
 8107c02:	683b      	ldr	r3, [r7, #0]
 8107c04:	689b      	ldr	r3, [r3, #8]
 8107c06:	2b08      	cmp	r3, #8
 8107c08:	d003      	beq.n	8107c12 <HAL_RTCEx_SetTamper+0x4a>
 8107c0a:	683b      	ldr	r3, [r7, #0]
 8107c0c:	689b      	ldr	r3, [r3, #8]
 8107c0e:	2b02      	cmp	r3, #2
 8107c10:	d106      	bne.n	8107c20 <HAL_RTCEx_SetTamper+0x58>
  {
    /* Set the tamper trigger bit */
    tmpreg |= (uint32_t)(sTamper->Tamper << 1U);
 8107c12:	683b      	ldr	r3, [r7, #0]
 8107c14:	681b      	ldr	r3, [r3, #0]
 8107c16:	005b      	lsls	r3, r3, #1
 8107c18:	68fa      	ldr	r2, [r7, #12]
 8107c1a:	4313      	orrs	r3, r2
 8107c1c:	60fb      	str	r3, [r7, #12]
 8107c1e:	e006      	b.n	8107c2e <HAL_RTCEx_SetTamper+0x66>
  }
  else
  {
    /* Clear the tamper trigger bit */
    tmpreg &= (uint32_t)~(sTamper->Tamper << 1U);
 8107c20:	683b      	ldr	r3, [r7, #0]
 8107c22:	681b      	ldr	r3, [r3, #0]
 8107c24:	005b      	lsls	r3, r3, #1
 8107c26:	43db      	mvns	r3, r3
 8107c28:	68fa      	ldr	r2, [r7, #12]
 8107c2a:	4013      	ands	r3, r2
 8107c2c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the tamper backup registers erasure bit */
  if (sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE)
 8107c2e:	683b      	ldr	r3, [r7, #0]
 8107c30:	68db      	ldr	r3, [r3, #12]
 8107c32:	2b00      	cmp	r3, #0
 8107c34:	d01e      	beq.n	8107c74 <HAL_RTCEx_SetTamper+0xac>
  {
#if defined(RTC_TAMPCR_TAMP1E)
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8107c36:	683b      	ldr	r3, [r7, #0]
 8107c38:	681b      	ldr	r3, [r3, #0]
 8107c3a:	f003 0301 	and.w	r3, r3, #1
 8107c3e:	2b00      	cmp	r3, #0
 8107c40:	d003      	beq.n	8107c4a <HAL_RTCEx_SetTamper+0x82>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP1NOERASE);
 8107c42:	68fb      	ldr	r3, [r7, #12]
 8107c44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8107c48:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPCR_TAMP1E */
#if defined(RTC_TAMPCR_TAMP2E)
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8107c4a:	683b      	ldr	r3, [r7, #0]
 8107c4c:	681b      	ldr	r3, [r3, #0]
 8107c4e:	f003 0308 	and.w	r3, r3, #8
 8107c52:	2b00      	cmp	r3, #0
 8107c54:	d003      	beq.n	8107c5e <HAL_RTCEx_SetTamper+0x96>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP2NOERASE);
 8107c56:	68fb      	ldr	r3, [r7, #12]
 8107c58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8107c5c:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPCR_TAMP2E */
#if defined(RTC_TAMPCR_TAMP3E)
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8107c5e:	683b      	ldr	r3, [r7, #0]
 8107c60:	681b      	ldr	r3, [r3, #0]
 8107c62:	f003 0320 	and.w	r3, r3, #32
 8107c66:	2b00      	cmp	r3, #0
 8107c68:	d022      	beq.n	8107cb0 <HAL_RTCEx_SetTamper+0xe8>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP3NOERASE);
 8107c6a:	68fb      	ldr	r3, [r7, #12]
 8107c6c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8107c70:	60fb      	str	r3, [r7, #12]
 8107c72:	e01d      	b.n	8107cb0 <HAL_RTCEx_SetTamper+0xe8>
#endif /* RTC_TAMPCR_TAMP3E */
  }
  else
  {
#if defined(RTC_TAMPCR_TAMP1E)
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8107c74:	683b      	ldr	r3, [r7, #0]
 8107c76:	681b      	ldr	r3, [r3, #0]
 8107c78:	f003 0301 	and.w	r3, r3, #1
 8107c7c:	2b00      	cmp	r3, #0
 8107c7e:	d003      	beq.n	8107c88 <HAL_RTCEx_SetTamper+0xc0>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP1NOERASE);
 8107c80:	68fb      	ldr	r3, [r7, #12]
 8107c82:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8107c86:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPCR_TAMP1E */
#if defined(RTC_TAMPCR_TAMP2E)
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8107c88:	683b      	ldr	r3, [r7, #0]
 8107c8a:	681b      	ldr	r3, [r3, #0]
 8107c8c:	f003 0308 	and.w	r3, r3, #8
 8107c90:	2b00      	cmp	r3, #0
 8107c92:	d003      	beq.n	8107c9c <HAL_RTCEx_SetTamper+0xd4>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP2NOERASE);
 8107c94:	68fb      	ldr	r3, [r7, #12]
 8107c96:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8107c9a:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPCR_TAMP2E */
#if defined(RTC_TAMPCR_TAMP3E)
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8107c9c:	683b      	ldr	r3, [r7, #0]
 8107c9e:	681b      	ldr	r3, [r3, #0]
 8107ca0:	f003 0320 	and.w	r3, r3, #32
 8107ca4:	2b00      	cmp	r3, #0
 8107ca6:	d003      	beq.n	8107cb0 <HAL_RTCEx_SetTamper+0xe8>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP3NOERASE);
 8107ca8:	68fb      	ldr	r3, [r7, #12]
 8107caa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8107cae:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPCR_TAMP3E */
  }

  /* Configure the tamper flags masking bit */
  if (sTamper->MaskFlag != RTC_TAMPERMASK_FLAG_DISABLE)
 8107cb0:	683b      	ldr	r3, [r7, #0]
 8107cb2:	691b      	ldr	r3, [r3, #16]
 8107cb4:	2b00      	cmp	r3, #0
 8107cb6:	d01e      	beq.n	8107cf6 <HAL_RTCEx_SetTamper+0x12e>
  {
#if defined(RTC_TAMPCR_TAMP1E)
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8107cb8:	683b      	ldr	r3, [r7, #0]
 8107cba:	681b      	ldr	r3, [r3, #0]
 8107cbc:	f003 0301 	and.w	r3, r3, #1
 8107cc0:	2b00      	cmp	r3, #0
 8107cc2:	d003      	beq.n	8107ccc <HAL_RTCEx_SetTamper+0x104>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP1MF);
 8107cc4:	68fb      	ldr	r3, [r7, #12]
 8107cc6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8107cca:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPCR_TAMP1E */
#if defined(RTC_TAMPCR_TAMP2E)
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8107ccc:	683b      	ldr	r3, [r7, #0]
 8107cce:	681b      	ldr	r3, [r3, #0]
 8107cd0:	f003 0308 	and.w	r3, r3, #8
 8107cd4:	2b00      	cmp	r3, #0
 8107cd6:	d003      	beq.n	8107ce0 <HAL_RTCEx_SetTamper+0x118>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP2MF);
 8107cd8:	68fb      	ldr	r3, [r7, #12]
 8107cda:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8107cde:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPCR_TAMP2E */
#if defined(RTC_TAMPCR_TAMP3E)
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8107ce0:	683b      	ldr	r3, [r7, #0]
 8107ce2:	681b      	ldr	r3, [r3, #0]
 8107ce4:	f003 0320 	and.w	r3, r3, #32
 8107ce8:	2b00      	cmp	r3, #0
 8107cea:	d022      	beq.n	8107d32 <HAL_RTCEx_SetTamper+0x16a>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP3MF);
 8107cec:	68fb      	ldr	r3, [r7, #12]
 8107cee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8107cf2:	60fb      	str	r3, [r7, #12]
 8107cf4:	e01d      	b.n	8107d32 <HAL_RTCEx_SetTamper+0x16a>
#endif /* RTC_TAMPCR_TAMP3E */
  }
  else
  {
#if defined(RTC_TAMPCR_TAMP1E)
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8107cf6:	683b      	ldr	r3, [r7, #0]
 8107cf8:	681b      	ldr	r3, [r3, #0]
 8107cfa:	f003 0301 	and.w	r3, r3, #1
 8107cfe:	2b00      	cmp	r3, #0
 8107d00:	d003      	beq.n	8107d0a <HAL_RTCEx_SetTamper+0x142>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP1MF);
 8107d02:	68fb      	ldr	r3, [r7, #12]
 8107d04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8107d08:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPCR_TAMP1E */
#if defined(RTC_TAMPCR_TAMP2E)
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8107d0a:	683b      	ldr	r3, [r7, #0]
 8107d0c:	681b      	ldr	r3, [r3, #0]
 8107d0e:	f003 0308 	and.w	r3, r3, #8
 8107d12:	2b00      	cmp	r3, #0
 8107d14:	d003      	beq.n	8107d1e <HAL_RTCEx_SetTamper+0x156>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP2MF);
 8107d16:	68fb      	ldr	r3, [r7, #12]
 8107d18:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8107d1c:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPCR_TAMP2E */
#if defined(RTC_TAMPCR_TAMP3E)
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8107d1e:	683b      	ldr	r3, [r7, #0]
 8107d20:	681b      	ldr	r3, [r3, #0]
 8107d22:	f003 0320 	and.w	r3, r3, #32
 8107d26:	2b00      	cmp	r3, #0
 8107d28:	d003      	beq.n	8107d32 <HAL_RTCEx_SetTamper+0x16a>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP3MF);
 8107d2a:	68fb      	ldr	r3, [r7, #12]
 8107d2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8107d30:	60fb      	str	r3, [r7, #12]
    }
#endif /* RTC_TAMPCR_TAMP3E */
  }

  /* Clearing remaining fields before setting them */
  tmpreg &= ~(RTC_TAMPERFILTER_MASK            | RTC_TAMPERSAMPLINGFREQ_RTCCLK_MASK | \
 8107d32:	68fb      	ldr	r3, [r7, #12]
 8107d34:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8107d38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8107d3c:	60fb      	str	r3, [r7, #12]
              RTC_TAMPERPRECHARGEDURATION_MASK | RTC_TAMPER_PULLUP_MASK             | \
              RTC_TIMESTAMPONTAMPERDETECTION_MASK);

  /* Set remaining parameters of desired configuration into temporary variable */
  tmpreg |= ((uint32_t)sTamper->Filter            | \
 8107d3e:	683b      	ldr	r3, [r7, #0]
 8107d40:	695a      	ldr	r2, [r3, #20]
             (uint32_t)sTamper->SamplingFrequency | \
 8107d42:	683b      	ldr	r3, [r7, #0]
 8107d44:	699b      	ldr	r3, [r3, #24]
  tmpreg |= ((uint32_t)sTamper->Filter            | \
 8107d46:	431a      	orrs	r2, r3
             (uint32_t)sTamper->PrechargeDuration | \
 8107d48:	683b      	ldr	r3, [r7, #0]
 8107d4a:	69db      	ldr	r3, [r3, #28]
             (uint32_t)sTamper->SamplingFrequency | \
 8107d4c:	431a      	orrs	r2, r3
             (uint32_t)sTamper->TamperPullUp      | \
 8107d4e:	683b      	ldr	r3, [r7, #0]
 8107d50:	6a1b      	ldr	r3, [r3, #32]
             (uint32_t)sTamper->PrechargeDuration | \
 8107d52:	431a      	orrs	r2, r3
             (uint32_t)sTamper->TimeStampOnTamperDetection);
 8107d54:	683b      	ldr	r3, [r7, #0]
 8107d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
             (uint32_t)sTamper->TamperPullUp      | \
 8107d58:	4313      	orrs	r3, r2
  tmpreg |= ((uint32_t)sTamper->Filter            | \
 8107d5a:	68fa      	ldr	r2, [r7, #12]
 8107d5c:	4313      	orrs	r3, r2
 8107d5e:	60fb      	str	r3, [r7, #12]

  /* Copy desired configuration into configuration register */
  hrtc->Instance->TAMPCR = tmpreg;
 8107d60:	687b      	ldr	r3, [r7, #4]
 8107d62:	681b      	ldr	r3, [r3, #0]
 8107d64:	68fa      	ldr	r2, [r7, #12]
 8107d66:	641a      	str	r2, [r3, #64]	; 0x40

  hrtc->State = HAL_RTC_STATE_READY;
 8107d68:	687b      	ldr	r3, [r7, #4]
 8107d6a:	2201      	movs	r2, #1
 8107d6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8107d70:	687b      	ldr	r3, [r7, #4]
 8107d72:	2200      	movs	r2, #0
 8107d74:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8107d78:	2300      	movs	r3, #0
}
 8107d7a:	4618      	mov	r0, r3
 8107d7c:	3714      	adds	r7, #20
 8107d7e:	46bd      	mov	sp, r7
 8107d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107d84:	4770      	bx	lr
	...

08107d88 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8107d88:	b580      	push	{r7, lr}
 8107d8a:	b08a      	sub	sp, #40	; 0x28
 8107d8c:	af00      	add	r7, sp, #0
 8107d8e:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8107d90:	687b      	ldr	r3, [r7, #4]
 8107d92:	2b00      	cmp	r3, #0
 8107d94:	d101      	bne.n	8107d9a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8107d96:	2301      	movs	r3, #1
 8107d98:	e285      	b.n	81082a6 <HAL_SAI_Init+0x51e>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X) 
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8107d9a:	f7fa fdab 	bl	81028f4 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8107d9e:	687b      	ldr	r3, [r7, #4]
 8107da0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8107da4:	2b01      	cmp	r3, #1
 8107da6:	d113      	bne.n	8107dd0 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8107da8:	687b      	ldr	r3, [r7, #4]
 8107daa:	681b      	ldr	r3, [r3, #0]
 8107dac:	4a94      	ldr	r2, [pc, #592]	; (8108000 <HAL_SAI_Init+0x278>)
 8107dae:	4293      	cmp	r3, r2
 8107db0:	d004      	beq.n	8107dbc <HAL_SAI_Init+0x34>
 8107db2:	687b      	ldr	r3, [r7, #4]
 8107db4:	681b      	ldr	r3, [r3, #0]
 8107db6:	4a93      	ldr	r2, [pc, #588]	; (8108004 <HAL_SAI_Init+0x27c>)
 8107db8:	4293      	cmp	r3, r2
 8107dba:	d107      	bne.n	8107dcc <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8107dbc:	687b      	ldr	r3, [r7, #4]
 8107dbe:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8107dc0:	2b01      	cmp	r3, #1
 8107dc2:	d103      	bne.n	8107dcc <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8107dc4:	687b      	ldr	r3, [r7, #4]
 8107dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8107dc8:	2b00      	cmp	r3, #0
 8107dca:	d001      	beq.n	8107dd0 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8107dcc:	2301      	movs	r3, #1
 8107dce:	e26a      	b.n	81082a6 <HAL_SAI_Init+0x51e>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8107dd0:	687b      	ldr	r3, [r7, #4]
 8107dd2:	681b      	ldr	r3, [r3, #0]
 8107dd4:	4a8a      	ldr	r2, [pc, #552]	; (8108000 <HAL_SAI_Init+0x278>)
 8107dd6:	4293      	cmp	r3, r2
 8107dd8:	d004      	beq.n	8107de4 <HAL_SAI_Init+0x5c>
 8107dda:	687b      	ldr	r3, [r7, #4]
 8107ddc:	681b      	ldr	r3, [r3, #0]
 8107dde:	4a8a      	ldr	r2, [pc, #552]	; (8108008 <HAL_SAI_Init+0x280>)
 8107de0:	4293      	cmp	r3, r2
 8107de2:	d102      	bne.n	8107dea <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8107de4:	4b89      	ldr	r3, [pc, #548]	; (810800c <HAL_SAI_Init+0x284>)
 8107de6:	61bb      	str	r3, [r7, #24]
 8107de8:	e028      	b.n	8107e3c <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8107dea:	687b      	ldr	r3, [r7, #4]
 8107dec:	681b      	ldr	r3, [r3, #0]
 8107dee:	4a88      	ldr	r2, [pc, #544]	; (8108010 <HAL_SAI_Init+0x288>)
 8107df0:	4293      	cmp	r3, r2
 8107df2:	d004      	beq.n	8107dfe <HAL_SAI_Init+0x76>
 8107df4:	687b      	ldr	r3, [r7, #4]
 8107df6:	681b      	ldr	r3, [r3, #0]
 8107df8:	4a86      	ldr	r2, [pc, #536]	; (8108014 <HAL_SAI_Init+0x28c>)
 8107dfa:	4293      	cmp	r3, r2
 8107dfc:	d102      	bne.n	8107e04 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 8107dfe:	4b86      	ldr	r3, [pc, #536]	; (8108018 <HAL_SAI_Init+0x290>)
 8107e00:	61bb      	str	r3, [r7, #24]
 8107e02:	e01b      	b.n	8107e3c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8107e04:	687b      	ldr	r3, [r7, #4]
 8107e06:	681b      	ldr	r3, [r3, #0]
 8107e08:	4a84      	ldr	r2, [pc, #528]	; (810801c <HAL_SAI_Init+0x294>)
 8107e0a:	4293      	cmp	r3, r2
 8107e0c:	d004      	beq.n	8107e18 <HAL_SAI_Init+0x90>
 8107e0e:	687b      	ldr	r3, [r7, #4]
 8107e10:	681b      	ldr	r3, [r3, #0]
 8107e12:	4a83      	ldr	r2, [pc, #524]	; (8108020 <HAL_SAI_Init+0x298>)
 8107e14:	4293      	cmp	r3, r2
 8107e16:	d102      	bne.n	8107e1e <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8107e18:	4b82      	ldr	r3, [pc, #520]	; (8108024 <HAL_SAI_Init+0x29c>)
 8107e1a:	61bb      	str	r3, [r7, #24]
 8107e1c:	e00e      	b.n	8107e3c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8107e1e:	687b      	ldr	r3, [r7, #4]
 8107e20:	681b      	ldr	r3, [r3, #0]
 8107e22:	4a78      	ldr	r2, [pc, #480]	; (8108004 <HAL_SAI_Init+0x27c>)
 8107e24:	4293      	cmp	r3, r2
 8107e26:	d004      	beq.n	8107e32 <HAL_SAI_Init+0xaa>
 8107e28:	687b      	ldr	r3, [r7, #4]
 8107e2a:	681b      	ldr	r3, [r3, #0]
 8107e2c:	4a7e      	ldr	r2, [pc, #504]	; (8108028 <HAL_SAI_Init+0x2a0>)
 8107e2e:	4293      	cmp	r3, r2
 8107e30:	d102      	bne.n	8107e38 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8107e32:	4b7e      	ldr	r3, [pc, #504]	; (810802c <HAL_SAI_Init+0x2a4>)
 8107e34:	61bb      	str	r3, [r7, #24]
 8107e36:	e001      	b.n	8107e3c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8107e38:	2301      	movs	r3, #1
 8107e3a:	e234      	b.n	81082a6 <HAL_SAI_Init+0x51e>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8107e3c:	687b      	ldr	r3, [r7, #4]
 8107e3e:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8107e42:	b2db      	uxtb	r3, r3
 8107e44:	2b00      	cmp	r3, #0
 8107e46:	d106      	bne.n	8107e56 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8107e48:	687b      	ldr	r3, [r7, #4]
 8107e4a:	2200      	movs	r2, #0
 8107e4c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8107e50:	6878      	ldr	r0, [r7, #4]
 8107e52:	f7fa fb67 	bl	8102524 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8107e56:	6878      	ldr	r0, [r7, #4]
 8107e58:	f000 fa36 	bl	81082c8 <SAI_Disable>
 8107e5c:	4603      	mov	r3, r0
 8107e5e:	2b00      	cmp	r3, #0
 8107e60:	d001      	beq.n	8107e66 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 8107e62:	2301      	movs	r3, #1
 8107e64:	e21f      	b.n	81082a6 <HAL_SAI_Init+0x51e>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8107e66:	687b      	ldr	r3, [r7, #4]
 8107e68:	2202      	movs	r2, #2
 8107e6a:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8107e6e:	687b      	ldr	r3, [r7, #4]
 8107e70:	68db      	ldr	r3, [r3, #12]
 8107e72:	2b02      	cmp	r3, #2
 8107e74:	d00c      	beq.n	8107e90 <HAL_SAI_Init+0x108>
 8107e76:	2b02      	cmp	r3, #2
 8107e78:	d80d      	bhi.n	8107e96 <HAL_SAI_Init+0x10e>
 8107e7a:	2b00      	cmp	r3, #0
 8107e7c:	d002      	beq.n	8107e84 <HAL_SAI_Init+0xfc>
 8107e7e:	2b01      	cmp	r3, #1
 8107e80:	d003      	beq.n	8107e8a <HAL_SAI_Init+0x102>
 8107e82:	e008      	b.n	8107e96 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8107e84:	2300      	movs	r3, #0
 8107e86:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8107e88:	e008      	b.n	8107e9c <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8107e8a:	2310      	movs	r3, #16
 8107e8c:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8107e8e:	e005      	b.n	8107e9c <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8107e90:	2320      	movs	r3, #32
 8107e92:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8107e94:	e002      	b.n	8107e9c <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8107e96:	2300      	movs	r3, #0
 8107e98:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8107e9a:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8107e9c:	687b      	ldr	r3, [r7, #4]
 8107e9e:	689b      	ldr	r3, [r3, #8]
 8107ea0:	2b05      	cmp	r3, #5
 8107ea2:	d832      	bhi.n	8107f0a <HAL_SAI_Init+0x182>
 8107ea4:	a201      	add	r2, pc, #4	; (adr r2, 8107eac <HAL_SAI_Init+0x124>)
 8107ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107eaa:	bf00      	nop
 8107eac:	08107ec5 	.word	0x08107ec5
 8107eb0:	08107ecb 	.word	0x08107ecb
 8107eb4:	08107ed3 	.word	0x08107ed3
 8107eb8:	08107edb 	.word	0x08107edb
 8107ebc:	08107eeb 	.word	0x08107eeb
 8107ec0:	08107efb 	.word	0x08107efb
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8107ec4:	2300      	movs	r3, #0
 8107ec6:	61fb      	str	r3, [r7, #28]
      break;
 8107ec8:	e022      	b.n	8107f10 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8107eca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8107ece:	61fb      	str	r3, [r7, #28]
      break;
 8107ed0:	e01e      	b.n	8107f10 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8107ed2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8107ed6:	61fb      	str	r3, [r7, #28]
      break;
 8107ed8:	e01a      	b.n	8107f10 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8107eda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8107ede:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8107ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107ee2:	f043 0301 	orr.w	r3, r3, #1
 8107ee6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8107ee8:	e012      	b.n	8107f10 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8107eea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8107eee:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8107ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107ef2:	f043 0302 	orr.w	r3, r3, #2
 8107ef6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8107ef8:	e00a      	b.n	8107f10 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8107efa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8107efe:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8107f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8107f02:	f043 0303 	orr.w	r3, r3, #3
 8107f06:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8107f08:	e002      	b.n	8107f10 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8107f0a:	2300      	movs	r3, #0
 8107f0c:	61fb      	str	r3, [r7, #28]
      break;
 8107f0e:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8107f10:	69bb      	ldr	r3, [r7, #24]
 8107f12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8107f14:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8107f16:	687b      	ldr	r3, [r7, #4]
 8107f18:	6a1b      	ldr	r3, [r3, #32]
 8107f1a:	2b00      	cmp	r3, #0
 8107f1c:	f000 80ba 	beq.w	8108094 <HAL_SAI_Init+0x30c>
  {
    uint32_t freq = 0;
 8107f20:	2300      	movs	r3, #0
 8107f22:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8107f24:	687b      	ldr	r3, [r7, #4]
 8107f26:	681b      	ldr	r3, [r3, #0]
 8107f28:	4a35      	ldr	r2, [pc, #212]	; (8108000 <HAL_SAI_Init+0x278>)
 8107f2a:	4293      	cmp	r3, r2
 8107f2c:	d004      	beq.n	8107f38 <HAL_SAI_Init+0x1b0>
 8107f2e:	687b      	ldr	r3, [r7, #4]
 8107f30:	681b      	ldr	r3, [r3, #0]
 8107f32:	4a35      	ldr	r2, [pc, #212]	; (8108008 <HAL_SAI_Init+0x280>)
 8107f34:	4293      	cmp	r3, r2
 8107f36:	d104      	bne.n	8107f42 <HAL_SAI_Init+0x1ba>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8107f38:	f44f 7080 	mov.w	r0, #256	; 0x100
 8107f3c:	f7fe faee 	bl	810651c <HAL_RCCEx_GetPeriphCLKFreq>
 8107f40:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8107f42:	687b      	ldr	r3, [r7, #4]
 8107f44:	681b      	ldr	r3, [r3, #0]
 8107f46:	4a32      	ldr	r2, [pc, #200]	; (8108010 <HAL_SAI_Init+0x288>)
 8107f48:	4293      	cmp	r3, r2
 8107f4a:	d004      	beq.n	8107f56 <HAL_SAI_Init+0x1ce>
 8107f4c:	687b      	ldr	r3, [r7, #4]
 8107f4e:	681b      	ldr	r3, [r3, #0]
 8107f50:	4a30      	ldr	r2, [pc, #192]	; (8108014 <HAL_SAI_Init+0x28c>)
 8107f52:	4293      	cmp	r3, r2
 8107f54:	d104      	bne.n	8107f60 <HAL_SAI_Init+0x1d8>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8107f56:	f44f 7000 	mov.w	r0, #512	; 0x200
 8107f5a:	f7fe fadf 	bl	810651c <HAL_RCCEx_GetPeriphCLKFreq>
 8107f5e:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8107f60:	687b      	ldr	r3, [r7, #4]
 8107f62:	681b      	ldr	r3, [r3, #0]
 8107f64:	4a2d      	ldr	r2, [pc, #180]	; (810801c <HAL_SAI_Init+0x294>)
 8107f66:	4293      	cmp	r3, r2
 8107f68:	d004      	beq.n	8107f74 <HAL_SAI_Init+0x1ec>
 8107f6a:	687b      	ldr	r3, [r7, #4]
 8107f6c:	681b      	ldr	r3, [r3, #0]
 8107f6e:	4a2c      	ldr	r2, [pc, #176]	; (8108020 <HAL_SAI_Init+0x298>)
 8107f70:	4293      	cmp	r3, r2
 8107f72:	d104      	bne.n	8107f7e <HAL_SAI_Init+0x1f6>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8107f74:	f44f 7000 	mov.w	r0, #512	; 0x200
 8107f78:	f7fe fad0 	bl	810651c <HAL_RCCEx_GetPeriphCLKFreq>
 8107f7c:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8107f7e:	687b      	ldr	r3, [r7, #4]
 8107f80:	681b      	ldr	r3, [r3, #0]
 8107f82:	4a20      	ldr	r2, [pc, #128]	; (8108004 <HAL_SAI_Init+0x27c>)
 8107f84:	4293      	cmp	r3, r2
 8107f86:	d104      	bne.n	8107f92 <HAL_SAI_Init+0x20a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8107f88:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8107f8c:	f7fe fac6 	bl	810651c <HAL_RCCEx_GetPeriphCLKFreq>
 8107f90:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 8107f92:	687b      	ldr	r3, [r7, #4]
 8107f94:	681b      	ldr	r3, [r3, #0]
 8107f96:	4a24      	ldr	r2, [pc, #144]	; (8108028 <HAL_SAI_Init+0x2a0>)
 8107f98:	4293      	cmp	r3, r2
 8107f9a:	d104      	bne.n	8107fa6 <HAL_SAI_Init+0x21e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8107f9c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8107fa0:	f7fe fabc 	bl	810651c <HAL_RCCEx_GetPeriphCLKFreq>
 8107fa4:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8107fa6:	687b      	ldr	r3, [r7, #4]
 8107fa8:	699b      	ldr	r3, [r3, #24]
 8107faa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8107fae:	d120      	bne.n	8107ff2 <HAL_SAI_Init+0x26a>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8107fb0:	687b      	ldr	r3, [r7, #4]
 8107fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8107fb4:	2b04      	cmp	r3, #4
 8107fb6:	d102      	bne.n	8107fbe <HAL_SAI_Init+0x236>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 8107fb8:	2340      	movs	r3, #64	; 0x40
 8107fba:	60fb      	str	r3, [r7, #12]
 8107fbc:	e00a      	b.n	8107fd4 <HAL_SAI_Init+0x24c>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8107fbe:	687b      	ldr	r3, [r7, #4]
 8107fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8107fc2:	2b08      	cmp	r3, #8
 8107fc4:	d103      	bne.n	8107fce <HAL_SAI_Init+0x246>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 8107fc6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8107fca:	60fb      	str	r3, [r7, #12]
 8107fcc:	e002      	b.n	8107fd4 <HAL_SAI_Init+0x24c>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8107fce:	687b      	ldr	r3, [r7, #4]
 8107fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107fd2:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8107fd4:	697a      	ldr	r2, [r7, #20]
 8107fd6:	4613      	mov	r3, r2
 8107fd8:	009b      	lsls	r3, r3, #2
 8107fda:	4413      	add	r3, r2
 8107fdc:	005b      	lsls	r3, r3, #1
 8107fde:	4619      	mov	r1, r3
 8107fe0:	687b      	ldr	r3, [r7, #4]
 8107fe2:	6a1b      	ldr	r3, [r3, #32]
 8107fe4:	68fa      	ldr	r2, [r7, #12]
 8107fe6:	fb02 f303 	mul.w	r3, r2, r3
 8107fea:	fbb1 f3f3 	udiv	r3, r1, r3
 8107fee:	613b      	str	r3, [r7, #16]
 8107ff0:	e02f      	b.n	8108052 <HAL_SAI_Init+0x2ca>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8107ff2:	687b      	ldr	r3, [r7, #4]
 8107ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107ff6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8107ffa:	d119      	bne.n	8108030 <HAL_SAI_Init+0x2a8>
 8107ffc:	2302      	movs	r3, #2
 8107ffe:	e018      	b.n	8108032 <HAL_SAI_Init+0x2aa>
 8108000:	40015804 	.word	0x40015804
 8108004:	58005404 	.word	0x58005404
 8108008:	40015824 	.word	0x40015824
 810800c:	40015800 	.word	0x40015800
 8108010:	40015c04 	.word	0x40015c04
 8108014:	40015c24 	.word	0x40015c24
 8108018:	40015c00 	.word	0x40015c00
 810801c:	40016004 	.word	0x40016004
 8108020:	40016024 	.word	0x40016024
 8108024:	40016000 	.word	0x40016000
 8108028:	58005424 	.word	0x58005424
 810802c:	58005400 	.word	0x58005400
 8108030:	2301      	movs	r3, #1
 8108032:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8108034:	697a      	ldr	r2, [r7, #20]
 8108036:	4613      	mov	r3, r2
 8108038:	009b      	lsls	r3, r3, #2
 810803a:	4413      	add	r3, r2
 810803c:	005b      	lsls	r3, r3, #1
 810803e:	4619      	mov	r1, r3
 8108040:	687b      	ldr	r3, [r7, #4]
 8108042:	6a1b      	ldr	r3, [r3, #32]
 8108044:	68ba      	ldr	r2, [r7, #8]
 8108046:	fb02 f303 	mul.w	r3, r2, r3
 810804a:	021b      	lsls	r3, r3, #8
 810804c:	fbb1 f3f3 	udiv	r3, r1, r3
 8108050:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8108052:	693b      	ldr	r3, [r7, #16]
 8108054:	4a96      	ldr	r2, [pc, #600]	; (81082b0 <HAL_SAI_Init+0x528>)
 8108056:	fba2 2303 	umull	r2, r3, r2, r3
 810805a:	08da      	lsrs	r2, r3, #3
 810805c:	687b      	ldr	r3, [r7, #4]
 810805e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8108060:	6939      	ldr	r1, [r7, #16]
 8108062:	4b93      	ldr	r3, [pc, #588]	; (81082b0 <HAL_SAI_Init+0x528>)
 8108064:	fba3 2301 	umull	r2, r3, r3, r1
 8108068:	08da      	lsrs	r2, r3, #3
 810806a:	4613      	mov	r3, r2
 810806c:	009b      	lsls	r3, r3, #2
 810806e:	4413      	add	r3, r2
 8108070:	005b      	lsls	r3, r3, #1
 8108072:	1aca      	subs	r2, r1, r3
 8108074:	2a08      	cmp	r2, #8
 8108076:	d904      	bls.n	8108082 <HAL_SAI_Init+0x2fa>
    {
      hsai->Init.Mckdiv += 1U;
 8108078:	687b      	ldr	r3, [r7, #4]
 810807a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810807c:	1c5a      	adds	r2, r3, #1
 810807e:	687b      	ldr	r3, [r7, #4]
 8108080:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8108082:	687b      	ldr	r3, [r7, #4]
 8108084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108086:	2b04      	cmp	r3, #4
 8108088:	d104      	bne.n	8108094 <HAL_SAI_Init+0x30c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 810808a:	687b      	ldr	r3, [r7, #4]
 810808c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810808e:	085a      	lsrs	r2, r3, #1
 8108090:	687b      	ldr	r3, [r7, #4]
 8108092:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8108094:	687b      	ldr	r3, [r7, #4]
 8108096:	685b      	ldr	r3, [r3, #4]
 8108098:	2b00      	cmp	r3, #0
 810809a:	d003      	beq.n	81080a4 <HAL_SAI_Init+0x31c>
 810809c:	687b      	ldr	r3, [r7, #4]
 810809e:	685b      	ldr	r3, [r3, #4]
 81080a0:	2b02      	cmp	r3, #2
 81080a2:	d109      	bne.n	81080b8 <HAL_SAI_Init+0x330>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 81080a4:	687b      	ldr	r3, [r7, #4]
 81080a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81080a8:	2b01      	cmp	r3, #1
 81080aa:	d101      	bne.n	81080b0 <HAL_SAI_Init+0x328>
 81080ac:	2300      	movs	r3, #0
 81080ae:	e001      	b.n	81080b4 <HAL_SAI_Init+0x32c>
 81080b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 81080b4:	623b      	str	r3, [r7, #32]
 81080b6:	e008      	b.n	81080ca <HAL_SAI_Init+0x342>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 81080b8:	687b      	ldr	r3, [r7, #4]
 81080ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81080bc:	2b01      	cmp	r3, #1
 81080be:	d102      	bne.n	81080c6 <HAL_SAI_Init+0x33e>
 81080c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 81080c4:	e000      	b.n	81080c8 <HAL_SAI_Init+0x340>
 81080c6:	2300      	movs	r3, #0
 81080c8:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 81080ca:	f7fa fc13 	bl	81028f4 <HAL_GetREVID>
 81080ce:	4603      	mov	r3, r0
 81080d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81080d4:	d331      	bcc.n	810813a <HAL_SAI_Init+0x3b2>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 81080d6:	687b      	ldr	r3, [r7, #4]
 81080d8:	681b      	ldr	r3, [r3, #0]
 81080da:	6819      	ldr	r1, [r3, #0]
 81080dc:	687b      	ldr	r3, [r7, #4]
 81080de:	681a      	ldr	r2, [r3, #0]
 81080e0:	4b74      	ldr	r3, [pc, #464]	; (81082b4 <HAL_SAI_Init+0x52c>)
 81080e2:	400b      	ands	r3, r1
 81080e4:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81080e6:	687b      	ldr	r3, [r7, #4]
 81080e8:	681b      	ldr	r3, [r3, #0]
 81080ea:	6819      	ldr	r1, [r3, #0]
 81080ec:	687b      	ldr	r3, [r7, #4]
 81080ee:	685a      	ldr	r2, [r3, #4]
 81080f0:	687b      	ldr	r3, [r7, #4]
 81080f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81080f4:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 81080f6:	687b      	ldr	r3, [r7, #4]
 81080f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81080fa:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 81080fc:	687b      	ldr	r3, [r7, #4]
 81080fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8108100:	431a      	orrs	r2, r3
 8108102:	6a3b      	ldr	r3, [r7, #32]
 8108104:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8108106:	69fb      	ldr	r3, [r7, #28]
 8108108:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 810810a:	687b      	ldr	r3, [r7, #4]
 810810c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 810810e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8108110:	687b      	ldr	r3, [r7, #4]
 8108112:	695b      	ldr	r3, [r3, #20]
 8108114:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8108116:	687b      	ldr	r3, [r7, #4]
 8108118:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 810811a:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 810811c:	687b      	ldr	r3, [r7, #4]
 810811e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108120:	051b      	lsls	r3, r3, #20
 8108122:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8108124:	687b      	ldr	r3, [r7, #4]
 8108126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8108128:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 810812a:	687b      	ldr	r3, [r7, #4]
 810812c:	691b      	ldr	r3, [r3, #16]
 810812e:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8108130:	687b      	ldr	r3, [r7, #4]
 8108132:	681b      	ldr	r3, [r3, #0]
 8108134:	430a      	orrs	r2, r1
 8108136:	601a      	str	r2, [r3, #0]
 8108138:	e02d      	b.n	8108196 <HAL_SAI_Init+0x40e>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 810813a:	687b      	ldr	r3, [r7, #4]
 810813c:	681b      	ldr	r3, [r3, #0]
 810813e:	6819      	ldr	r1, [r3, #0]
 8108140:	687b      	ldr	r3, [r7, #4]
 8108142:	681a      	ldr	r2, [r3, #0]
 8108144:	4b5c      	ldr	r3, [pc, #368]	; (81082b8 <HAL_SAI_Init+0x530>)
 8108146:	400b      	ands	r3, r1
 8108148:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 810814a:	687b      	ldr	r3, [r7, #4]
 810814c:	681b      	ldr	r3, [r3, #0]
 810814e:	6819      	ldr	r1, [r3, #0]
 8108150:	687b      	ldr	r3, [r7, #4]
 8108152:	685a      	ldr	r2, [r3, #4]
 8108154:	687b      	ldr	r3, [r7, #4]
 8108156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108158:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 810815a:	687b      	ldr	r3, [r7, #4]
 810815c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 810815e:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8108160:	687b      	ldr	r3, [r7, #4]
 8108162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8108164:	431a      	orrs	r2, r3
 8108166:	6a3b      	ldr	r3, [r7, #32]
 8108168:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 810816a:	69fb      	ldr	r3, [r7, #28]
 810816c:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 810816e:	687b      	ldr	r3, [r7, #4]
 8108170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 8108172:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8108174:	687b      	ldr	r3, [r7, #4]
 8108176:	695b      	ldr	r3, [r3, #20]
 8108178:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 810817a:	687b      	ldr	r3, [r7, #4]
 810817c:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 810817e:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8108180:	687b      	ldr	r3, [r7, #4]
 8108182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108184:	051b      	lsls	r3, r3, #20
 8108186:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 8108188:	687b      	ldr	r3, [r7, #4]
 810818a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 810818c:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 810818e:	687b      	ldr	r3, [r7, #4]
 8108190:	681b      	ldr	r3, [r3, #0]
 8108192:	430a      	orrs	r2, r1
 8108194:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8108196:	687b      	ldr	r3, [r7, #4]
 8108198:	681b      	ldr	r3, [r3, #0]
 810819a:	685b      	ldr	r3, [r3, #4]
 810819c:	687a      	ldr	r2, [r7, #4]
 810819e:	6812      	ldr	r2, [r2, #0]
 81081a0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 81081a4:	f023 030f 	bic.w	r3, r3, #15
 81081a8:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 81081aa:	687b      	ldr	r3, [r7, #4]
 81081ac:	681b      	ldr	r3, [r3, #0]
 81081ae:	6859      	ldr	r1, [r3, #4]
 81081b0:	687b      	ldr	r3, [r7, #4]
 81081b2:	69da      	ldr	r2, [r3, #28]
 81081b4:	687b      	ldr	r3, [r7, #4]
 81081b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81081b8:	431a      	orrs	r2, r3
 81081ba:	687b      	ldr	r3, [r7, #4]
 81081bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81081be:	431a      	orrs	r2, r3
 81081c0:	687b      	ldr	r3, [r7, #4]
 81081c2:	681b      	ldr	r3, [r3, #0]
 81081c4:	430a      	orrs	r2, r1
 81081c6:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 81081c8:	687b      	ldr	r3, [r7, #4]
 81081ca:	681b      	ldr	r3, [r3, #0]
 81081cc:	6899      	ldr	r1, [r3, #8]
 81081ce:	687b      	ldr	r3, [r7, #4]
 81081d0:	681a      	ldr	r2, [r3, #0]
 81081d2:	4b3a      	ldr	r3, [pc, #232]	; (81082bc <HAL_SAI_Init+0x534>)
 81081d4:	400b      	ands	r3, r1
 81081d6:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 81081d8:	687b      	ldr	r3, [r7, #4]
 81081da:	681b      	ldr	r3, [r3, #0]
 81081dc:	6899      	ldr	r1, [r3, #8]
 81081de:	687b      	ldr	r3, [r7, #4]
 81081e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81081e2:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 81081e4:	687b      	ldr	r3, [r7, #4]
 81081e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 81081e8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 81081ea:	687b      	ldr	r3, [r7, #4]
 81081ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 81081ee:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 81081f0:	687b      	ldr	r3, [r7, #4]
 81081f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 81081f4:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 81081f6:	687b      	ldr	r3, [r7, #4]
 81081f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81081fa:	3b01      	subs	r3, #1
 81081fc:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 81081fe:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8108200:	687b      	ldr	r3, [r7, #4]
 8108202:	681b      	ldr	r3, [r3, #0]
 8108204:	430a      	orrs	r2, r1
 8108206:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8108208:	687b      	ldr	r3, [r7, #4]
 810820a:	681b      	ldr	r3, [r3, #0]
 810820c:	68d9      	ldr	r1, [r3, #12]
 810820e:	687b      	ldr	r3, [r7, #4]
 8108210:	681a      	ldr	r2, [r3, #0]
 8108212:	f24f 0320 	movw	r3, #61472	; 0xf020
 8108216:	400b      	ands	r3, r1
 8108218:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 810821a:	687b      	ldr	r3, [r7, #4]
 810821c:	681b      	ldr	r3, [r3, #0]
 810821e:	68d9      	ldr	r1, [r3, #12]
 8108220:	687b      	ldr	r3, [r7, #4]
 8108222:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8108224:	687b      	ldr	r3, [r7, #4]
 8108226:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8108228:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 810822a:	687b      	ldr	r3, [r7, #4]
 810822c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810822e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8108230:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8108232:	687b      	ldr	r3, [r7, #4]
 8108234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8108236:	3b01      	subs	r3, #1
 8108238:	021b      	lsls	r3, r3, #8
 810823a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 810823c:	687b      	ldr	r3, [r7, #4]
 810823e:	681b      	ldr	r3, [r3, #0]
 8108240:	430a      	orrs	r2, r1
 8108242:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8108244:	687b      	ldr	r3, [r7, #4]
 8108246:	681b      	ldr	r3, [r3, #0]
 8108248:	4a1d      	ldr	r2, [pc, #116]	; (81082c0 <HAL_SAI_Init+0x538>)
 810824a:	4293      	cmp	r3, r2
 810824c:	d004      	beq.n	8108258 <HAL_SAI_Init+0x4d0>
 810824e:	687b      	ldr	r3, [r7, #4]
 8108250:	681b      	ldr	r3, [r3, #0]
 8108252:	4a1c      	ldr	r2, [pc, #112]	; (81082c4 <HAL_SAI_Init+0x53c>)
 8108254:	4293      	cmp	r3, r2
 8108256:	d119      	bne.n	810828c <HAL_SAI_Init+0x504>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8108258:	69bb      	ldr	r3, [r7, #24]
 810825a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810825c:	f023 0201 	bic.w	r2, r3, #1
 8108260:	69bb      	ldr	r3, [r7, #24]
 8108262:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8108264:	687b      	ldr	r3, [r7, #4]
 8108266:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 810826a:	2b01      	cmp	r3, #1
 810826c:	d10e      	bne.n	810828c <HAL_SAI_Init+0x504>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 810826e:	687b      	ldr	r3, [r7, #4]
 8108270:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8108272:	687b      	ldr	r3, [r7, #4]
 8108274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8108276:	3b01      	subs	r3, #1
 8108278:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 810827a:	431a      	orrs	r2, r3
 810827c:	69bb      	ldr	r3, [r7, #24]
 810827e:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8108280:	69bb      	ldr	r3, [r7, #24]
 8108282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108284:	f043 0201 	orr.w	r2, r3, #1
 8108288:	69bb      	ldr	r3, [r7, #24]
 810828a:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 810828c:	687b      	ldr	r3, [r7, #4]
 810828e:	2200      	movs	r2, #0
 8108290:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8108294:	687b      	ldr	r3, [r7, #4]
 8108296:	2201      	movs	r2, #1
 8108298:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 810829c:	687b      	ldr	r3, [r7, #4]
 810829e:	2200      	movs	r2, #0
 81082a0:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 81082a4:	2300      	movs	r3, #0
}
 81082a6:	4618      	mov	r0, r3
 81082a8:	3728      	adds	r7, #40	; 0x28
 81082aa:	46bd      	mov	sp, r7
 81082ac:	bd80      	pop	{r7, pc}
 81082ae:	bf00      	nop
 81082b0:	cccccccd 	.word	0xcccccccd
 81082b4:	f005c010 	.word	0xf005c010
 81082b8:	f805c010 	.word	0xf805c010
 81082bc:	fff88000 	.word	0xfff88000
 81082c0:	40015804 	.word	0x40015804
 81082c4:	58005404 	.word	0x58005404

081082c8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 81082c8:	b480      	push	{r7}
 81082ca:	b085      	sub	sp, #20
 81082cc:	af00      	add	r7, sp, #0
 81082ce:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 81082d0:	4b18      	ldr	r3, [pc, #96]	; (8108334 <SAI_Disable+0x6c>)
 81082d2:	681b      	ldr	r3, [r3, #0]
 81082d4:	4a18      	ldr	r2, [pc, #96]	; (8108338 <SAI_Disable+0x70>)
 81082d6:	fba2 2303 	umull	r2, r3, r2, r3
 81082da:	0b1b      	lsrs	r3, r3, #12
 81082dc:	009b      	lsls	r3, r3, #2
 81082de:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 81082e0:	2300      	movs	r3, #0
 81082e2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 81082e4:	687b      	ldr	r3, [r7, #4]
 81082e6:	681b      	ldr	r3, [r3, #0]
 81082e8:	681a      	ldr	r2, [r3, #0]
 81082ea:	687b      	ldr	r3, [r7, #4]
 81082ec:	681b      	ldr	r3, [r3, #0]
 81082ee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 81082f2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 81082f4:	68fb      	ldr	r3, [r7, #12]
 81082f6:	2b00      	cmp	r3, #0
 81082f8:	d10a      	bne.n	8108310 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 81082fa:	687b      	ldr	r3, [r7, #4]
 81082fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8108300:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8108304:	687b      	ldr	r3, [r7, #4]
 8108306:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 810830a:	2303      	movs	r3, #3
 810830c:	72fb      	strb	r3, [r7, #11]
      break;
 810830e:	e009      	b.n	8108324 <SAI_Disable+0x5c>
    }
    count--;
 8108310:	68fb      	ldr	r3, [r7, #12]
 8108312:	3b01      	subs	r3, #1
 8108314:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8108316:	687b      	ldr	r3, [r7, #4]
 8108318:	681b      	ldr	r3, [r3, #0]
 810831a:	681b      	ldr	r3, [r3, #0]
 810831c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8108320:	2b00      	cmp	r3, #0
 8108322:	d1e7      	bne.n	81082f4 <SAI_Disable+0x2c>

  return status;
 8108324:	7afb      	ldrb	r3, [r7, #11]
}
 8108326:	4618      	mov	r0, r3
 8108328:	3714      	adds	r7, #20
 810832a:	46bd      	mov	sp, r7
 810832c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108330:	4770      	bx	lr
 8108332:	bf00      	nop
 8108334:	10000000 	.word	0x10000000
 8108338:	95cbec1b 	.word	0x95cbec1b

0810833c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 810833c:	b580      	push	{r7, lr}
 810833e:	b08a      	sub	sp, #40	; 0x28
 8108340:	af00      	add	r7, sp, #0
 8108342:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8108344:	687b      	ldr	r3, [r7, #4]
 8108346:	2b00      	cmp	r3, #0
 8108348:	d101      	bne.n	810834e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 810834a:	2301      	movs	r3, #1
 810834c:	e075      	b.n	810843a <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 810834e:	687b      	ldr	r3, [r7, #4]
 8108350:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8108354:	b2db      	uxtb	r3, r3
 8108356:	2b00      	cmp	r3, #0
 8108358:	d105      	bne.n	8108366 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 810835a:	687b      	ldr	r3, [r7, #4]
 810835c:	2200      	movs	r2, #0
 810835e:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8108360:	6878      	ldr	r0, [r7, #4]
 8108362:	f7f9 fbf9 	bl	8101b58 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8108366:	687b      	ldr	r3, [r7, #4]
 8108368:	2204      	movs	r2, #4
 810836a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 810836e:	6878      	ldr	r0, [r7, #4]
 8108370:	f000 f868 	bl	8108444 <HAL_SD_InitCard>
 8108374:	4603      	mov	r3, r0
 8108376:	2b00      	cmp	r3, #0
 8108378:	d001      	beq.n	810837e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 810837a:	2301      	movs	r3, #1
 810837c:	e05d      	b.n	810843a <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 810837e:	f107 0308 	add.w	r3, r7, #8
 8108382:	4619      	mov	r1, r3
 8108384:	6878      	ldr	r0, [r7, #4]
 8108386:	f000 fa97 	bl	81088b8 <HAL_SD_GetCardStatus>
 810838a:	4603      	mov	r3, r0
 810838c:	2b00      	cmp	r3, #0
 810838e:	d001      	beq.n	8108394 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8108390:	2301      	movs	r3, #1
 8108392:	e052      	b.n	810843a <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8108394:	7e3b      	ldrb	r3, [r7, #24]
 8108396:	b2db      	uxtb	r3, r3
 8108398:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 810839a:	7e7b      	ldrb	r3, [r7, #25]
 810839c:	b2db      	uxtb	r3, r3
 810839e:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 81083a0:	687b      	ldr	r3, [r7, #4]
 81083a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81083a4:	2b01      	cmp	r3, #1
 81083a6:	d10a      	bne.n	81083be <HAL_SD_Init+0x82>
 81083a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81083aa:	2b00      	cmp	r3, #0
 81083ac:	d102      	bne.n	81083b4 <HAL_SD_Init+0x78>
 81083ae:	6a3b      	ldr	r3, [r7, #32]
 81083b0:	2b00      	cmp	r3, #0
 81083b2:	d004      	beq.n	81083be <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 81083b4:	687b      	ldr	r3, [r7, #4]
 81083b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 81083ba:	659a      	str	r2, [r3, #88]	; 0x58
 81083bc:	e00b      	b.n	81083d6 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 81083be:	687b      	ldr	r3, [r7, #4]
 81083c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81083c2:	2b01      	cmp	r3, #1
 81083c4:	d104      	bne.n	81083d0 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 81083c6:	687b      	ldr	r3, [r7, #4]
 81083c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 81083cc:	659a      	str	r2, [r3, #88]	; 0x58
 81083ce:	e002      	b.n	81083d6 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 81083d0:	687b      	ldr	r3, [r7, #4]
 81083d2:	2200      	movs	r2, #0
 81083d4:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 81083d6:	687b      	ldr	r3, [r7, #4]
 81083d8:	68db      	ldr	r3, [r3, #12]
 81083da:	4619      	mov	r1, r3
 81083dc:	6878      	ldr	r0, [r7, #4]
 81083de:	f000 fb29 	bl	8108a34 <HAL_SD_ConfigWideBusOperation>
 81083e2:	4603      	mov	r3, r0
 81083e4:	2b00      	cmp	r3, #0
 81083e6:	d001      	beq.n	81083ec <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 81083e8:	2301      	movs	r3, #1
 81083ea:	e026      	b.n	810843a <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 81083ec:	f7fa fa52 	bl	8102894 <HAL_GetTick>
 81083f0:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 81083f2:	e011      	b.n	8108418 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 81083f4:	f7fa fa4e 	bl	8102894 <HAL_GetTick>
 81083f8:	4602      	mov	r2, r0
 81083fa:	69fb      	ldr	r3, [r7, #28]
 81083fc:	1ad3      	subs	r3, r2, r3
 81083fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108402:	d109      	bne.n	8108418 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8108404:	687b      	ldr	r3, [r7, #4]
 8108406:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 810840a:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 810840c:	687b      	ldr	r3, [r7, #4]
 810840e:	2201      	movs	r2, #1
 8108410:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 8108414:	2303      	movs	r3, #3
 8108416:	e010      	b.n	810843a <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8108418:	6878      	ldr	r0, [r7, #4]
 810841a:	f000 fc1d 	bl	8108c58 <HAL_SD_GetCardState>
 810841e:	4603      	mov	r3, r0
 8108420:	2b04      	cmp	r3, #4
 8108422:	d1e7      	bne.n	81083f4 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8108424:	687b      	ldr	r3, [r7, #4]
 8108426:	2200      	movs	r2, #0
 8108428:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 810842a:	687b      	ldr	r3, [r7, #4]
 810842c:	2200      	movs	r2, #0
 810842e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8108430:	687b      	ldr	r3, [r7, #4]
 8108432:	2201      	movs	r2, #1
 8108434:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8108438:	2300      	movs	r3, #0
}
 810843a:	4618      	mov	r0, r3
 810843c:	3728      	adds	r7, #40	; 0x28
 810843e:	46bd      	mov	sp, r7
 8108440:	bd80      	pop	{r7, pc}
	...

08108444 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8108444:	b590      	push	{r4, r7, lr}
 8108446:	b08d      	sub	sp, #52	; 0x34
 8108448:	af02      	add	r7, sp, #8
 810844a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk = 0U;
 810844c:	2300      	movs	r3, #0
 810844e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8108450:	2300      	movs	r3, #0
 8108452:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8108454:	2300      	movs	r3, #0
 8108456:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8108458:	2300      	movs	r3, #0
 810845a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 810845c:	2300      	movs	r3, #0
 810845e:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8108460:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8108464:	f7fe f85a 	bl	810651c <HAL_RCCEx_GetPeriphCLKFreq>
 8108468:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 810846a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810846c:	2b00      	cmp	r3, #0
 810846e:	d109      	bne.n	8108484 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8108470:	687b      	ldr	r3, [r7, #4]
 8108472:	2201      	movs	r2, #1
 8108474:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8108478:	687b      	ldr	r3, [r7, #4]
 810847a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 810847e:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8108480:	2301      	movs	r3, #1
 8108482:	e06a      	b.n	810855a <HAL_SD_InitCard+0x116>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8108484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108486:	0a1b      	lsrs	r3, r3, #8
 8108488:	4a36      	ldr	r2, [pc, #216]	; (8108564 <HAL_SD_InitCard+0x120>)
 810848a:	fba2 2303 	umull	r2, r3, r2, r3
 810848e:	091b      	lsrs	r3, r3, #4
 8108490:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8108492:	687b      	ldr	r3, [r7, #4]
 8108494:	681c      	ldr	r4, [r3, #0]
 8108496:	466a      	mov	r2, sp
 8108498:	f107 0318 	add.w	r3, r7, #24
 810849c:	e893 0003 	ldmia.w	r3, {r0, r1}
 81084a0:	e882 0003 	stmia.w	r2, {r0, r1}
 81084a4:	f107 030c 	add.w	r3, r7, #12
 81084a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 81084aa:	4620      	mov	r0, r4
 81084ac:	f003 fa72 	bl	810b994 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 81084b0:	687b      	ldr	r3, [r7, #4]
 81084b2:	681b      	ldr	r3, [r3, #0]
 81084b4:	4618      	mov	r0, r3
 81084b6:	f003 faa4 	bl	810ba02 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 81084ba:	69fb      	ldr	r3, [r7, #28]
 81084bc:	005b      	lsls	r3, r3, #1
 81084be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 81084c0:	fbb2 f3f3 	udiv	r3, r2, r3
 81084c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 81084c6:	4a28      	ldr	r2, [pc, #160]	; (8108568 <HAL_SD_InitCard+0x124>)
 81084c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81084ca:	fbb2 f3f3 	udiv	r3, r2, r3
 81084ce:	3301      	adds	r3, #1
 81084d0:	4618      	mov	r0, r3
 81084d2:	f7fa f9eb 	bl	81028ac <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 81084d6:	6878      	ldr	r0, [r7, #4]
 81084d8:	f000 fcac 	bl	8108e34 <SD_PowerON>
 81084dc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 81084de:	6a3b      	ldr	r3, [r7, #32]
 81084e0:	2b00      	cmp	r3, #0
 81084e2:	d00b      	beq.n	81084fc <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 81084e4:	687b      	ldr	r3, [r7, #4]
 81084e6:	2201      	movs	r2, #1
 81084e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 81084ec:	687b      	ldr	r3, [r7, #4]
 81084ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81084f0:	6a3b      	ldr	r3, [r7, #32]
 81084f2:	431a      	orrs	r2, r3
 81084f4:	687b      	ldr	r3, [r7, #4]
 81084f6:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 81084f8:	2301      	movs	r3, #1
 81084fa:	e02e      	b.n	810855a <HAL_SD_InitCard+0x116>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 81084fc:	6878      	ldr	r0, [r7, #4]
 81084fe:	f000 fbcb 	bl	8108c98 <SD_InitCard>
 8108502:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108504:	6a3b      	ldr	r3, [r7, #32]
 8108506:	2b00      	cmp	r3, #0
 8108508:	d00b      	beq.n	8108522 <HAL_SD_InitCard+0xde>
  {
    hsd->State = HAL_SD_STATE_READY;
 810850a:	687b      	ldr	r3, [r7, #4]
 810850c:	2201      	movs	r2, #1
 810850e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 8108512:	687b      	ldr	r3, [r7, #4]
 8108514:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8108516:	6a3b      	ldr	r3, [r7, #32]
 8108518:	431a      	orrs	r2, r3
 810851a:	687b      	ldr	r3, [r7, #4]
 810851c:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 810851e:	2301      	movs	r3, #1
 8108520:	e01b      	b.n	810855a <HAL_SD_InitCard+0x116>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8108522:	687b      	ldr	r3, [r7, #4]
 8108524:	681b      	ldr	r3, [r3, #0]
 8108526:	f44f 7100 	mov.w	r1, #512	; 0x200
 810852a:	4618      	mov	r0, r3
 810852c:	f003 fafe 	bl	810bb2c <SDMMC_CmdBlockLength>
 8108530:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108532:	6a3b      	ldr	r3, [r7, #32]
 8108534:	2b00      	cmp	r3, #0
 8108536:	d00f      	beq.n	8108558 <HAL_SD_InitCard+0x114>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8108538:	687b      	ldr	r3, [r7, #4]
 810853a:	681b      	ldr	r3, [r3, #0]
 810853c:	4a0b      	ldr	r2, [pc, #44]	; (810856c <HAL_SD_InitCard+0x128>)
 810853e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8108540:	687b      	ldr	r3, [r7, #4]
 8108542:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8108544:	6a3b      	ldr	r3, [r7, #32]
 8108546:	431a      	orrs	r2, r3
 8108548:	687b      	ldr	r3, [r7, #4]
 810854a:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 810854c:	687b      	ldr	r3, [r7, #4]
 810854e:	2201      	movs	r2, #1
 8108550:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 8108554:	2301      	movs	r3, #1
 8108556:	e000      	b.n	810855a <HAL_SD_InitCard+0x116>
  }

  return HAL_OK;
 8108558:	2300      	movs	r3, #0
}
 810855a:	4618      	mov	r0, r3
 810855c:	372c      	adds	r7, #44	; 0x2c
 810855e:	46bd      	mov	sp, r7
 8108560:	bd90      	pop	{r4, r7, pc}
 8108562:	bf00      	nop
 8108564:	014f8b59 	.word	0x014f8b59
 8108568:	00012110 	.word	0x00012110
 810856c:	1fe00fff 	.word	0x1fe00fff

08108570 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8108570:	b480      	push	{r7}
 8108572:	b083      	sub	sp, #12
 8108574:	af00      	add	r7, sp, #0
 8108576:	6078      	str	r0, [r7, #4]
 8108578:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 810857a:	687b      	ldr	r3, [r7, #4]
 810857c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810857e:	0f9b      	lsrs	r3, r3, #30
 8108580:	b2da      	uxtb	r2, r3
 8108582:	683b      	ldr	r3, [r7, #0]
 8108584:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8108586:	687b      	ldr	r3, [r7, #4]
 8108588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810858a:	0e9b      	lsrs	r3, r3, #26
 810858c:	b2db      	uxtb	r3, r3
 810858e:	f003 030f 	and.w	r3, r3, #15
 8108592:	b2da      	uxtb	r2, r3
 8108594:	683b      	ldr	r3, [r7, #0]
 8108596:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8108598:	687b      	ldr	r3, [r7, #4]
 810859a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810859c:	0e1b      	lsrs	r3, r3, #24
 810859e:	b2db      	uxtb	r3, r3
 81085a0:	f003 0303 	and.w	r3, r3, #3
 81085a4:	b2da      	uxtb	r2, r3
 81085a6:	683b      	ldr	r3, [r7, #0]
 81085a8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 81085aa:	687b      	ldr	r3, [r7, #4]
 81085ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81085ae:	0c1b      	lsrs	r3, r3, #16
 81085b0:	b2da      	uxtb	r2, r3
 81085b2:	683b      	ldr	r3, [r7, #0]
 81085b4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 81085b6:	687b      	ldr	r3, [r7, #4]
 81085b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81085ba:	0a1b      	lsrs	r3, r3, #8
 81085bc:	b2da      	uxtb	r2, r3
 81085be:	683b      	ldr	r3, [r7, #0]
 81085c0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 81085c2:	687b      	ldr	r3, [r7, #4]
 81085c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81085c6:	b2da      	uxtb	r2, r3
 81085c8:	683b      	ldr	r3, [r7, #0]
 81085ca:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 81085cc:	687b      	ldr	r3, [r7, #4]
 81085ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81085d0:	0d1b      	lsrs	r3, r3, #20
 81085d2:	b29a      	uxth	r2, r3
 81085d4:	683b      	ldr	r3, [r7, #0]
 81085d6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 81085d8:	687b      	ldr	r3, [r7, #4]
 81085da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81085dc:	0c1b      	lsrs	r3, r3, #16
 81085de:	b2db      	uxtb	r3, r3
 81085e0:	f003 030f 	and.w	r3, r3, #15
 81085e4:	b2da      	uxtb	r2, r3
 81085e6:	683b      	ldr	r3, [r7, #0]
 81085e8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 81085ea:	687b      	ldr	r3, [r7, #4]
 81085ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81085ee:	0bdb      	lsrs	r3, r3, #15
 81085f0:	b2db      	uxtb	r3, r3
 81085f2:	f003 0301 	and.w	r3, r3, #1
 81085f6:	b2da      	uxtb	r2, r3
 81085f8:	683b      	ldr	r3, [r7, #0]
 81085fa:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 81085fc:	687b      	ldr	r3, [r7, #4]
 81085fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8108600:	0b9b      	lsrs	r3, r3, #14
 8108602:	b2db      	uxtb	r3, r3
 8108604:	f003 0301 	and.w	r3, r3, #1
 8108608:	b2da      	uxtb	r2, r3
 810860a:	683b      	ldr	r3, [r7, #0]
 810860c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 810860e:	687b      	ldr	r3, [r7, #4]
 8108610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8108612:	0b5b      	lsrs	r3, r3, #13
 8108614:	b2db      	uxtb	r3, r3
 8108616:	f003 0301 	and.w	r3, r3, #1
 810861a:	b2da      	uxtb	r2, r3
 810861c:	683b      	ldr	r3, [r7, #0]
 810861e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8108620:	687b      	ldr	r3, [r7, #4]
 8108622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8108624:	0b1b      	lsrs	r3, r3, #12
 8108626:	b2db      	uxtb	r3, r3
 8108628:	f003 0301 	and.w	r3, r3, #1
 810862c:	b2da      	uxtb	r2, r3
 810862e:	683b      	ldr	r3, [r7, #0]
 8108630:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8108632:	683b      	ldr	r3, [r7, #0]
 8108634:	2200      	movs	r2, #0
 8108636:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8108638:	687b      	ldr	r3, [r7, #4]
 810863a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810863c:	2b00      	cmp	r3, #0
 810863e:	d163      	bne.n	8108708 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8108640:	687b      	ldr	r3, [r7, #4]
 8108642:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8108644:	009a      	lsls	r2, r3, #2
 8108646:	f640 73fc 	movw	r3, #4092	; 0xffc
 810864a:	4013      	ands	r3, r2
 810864c:	687a      	ldr	r2, [r7, #4]
 810864e:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8108650:	0f92      	lsrs	r2, r2, #30
 8108652:	431a      	orrs	r2, r3
 8108654:	683b      	ldr	r3, [r7, #0]
 8108656:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8108658:	687b      	ldr	r3, [r7, #4]
 810865a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810865c:	0edb      	lsrs	r3, r3, #27
 810865e:	b2db      	uxtb	r3, r3
 8108660:	f003 0307 	and.w	r3, r3, #7
 8108664:	b2da      	uxtb	r2, r3
 8108666:	683b      	ldr	r3, [r7, #0]
 8108668:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 810866a:	687b      	ldr	r3, [r7, #4]
 810866c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810866e:	0e1b      	lsrs	r3, r3, #24
 8108670:	b2db      	uxtb	r3, r3
 8108672:	f003 0307 	and.w	r3, r3, #7
 8108676:	b2da      	uxtb	r2, r3
 8108678:	683b      	ldr	r3, [r7, #0]
 810867a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 810867c:	687b      	ldr	r3, [r7, #4]
 810867e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108680:	0d5b      	lsrs	r3, r3, #21
 8108682:	b2db      	uxtb	r3, r3
 8108684:	f003 0307 	and.w	r3, r3, #7
 8108688:	b2da      	uxtb	r2, r3
 810868a:	683b      	ldr	r3, [r7, #0]
 810868c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 810868e:	687b      	ldr	r3, [r7, #4]
 8108690:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108692:	0c9b      	lsrs	r3, r3, #18
 8108694:	b2db      	uxtb	r3, r3
 8108696:	f003 0307 	and.w	r3, r3, #7
 810869a:	b2da      	uxtb	r2, r3
 810869c:	683b      	ldr	r3, [r7, #0]
 810869e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 81086a0:	687b      	ldr	r3, [r7, #4]
 81086a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81086a4:	0bdb      	lsrs	r3, r3, #15
 81086a6:	b2db      	uxtb	r3, r3
 81086a8:	f003 0307 	and.w	r3, r3, #7
 81086ac:	b2da      	uxtb	r2, r3
 81086ae:	683b      	ldr	r3, [r7, #0]
 81086b0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 81086b2:	683b      	ldr	r3, [r7, #0]
 81086b4:	691b      	ldr	r3, [r3, #16]
 81086b6:	1c5a      	adds	r2, r3, #1
 81086b8:	687b      	ldr	r3, [r7, #4]
 81086ba:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 81086bc:	683b      	ldr	r3, [r7, #0]
 81086be:	7e1b      	ldrb	r3, [r3, #24]
 81086c0:	b2db      	uxtb	r3, r3
 81086c2:	f003 0307 	and.w	r3, r3, #7
 81086c6:	3302      	adds	r3, #2
 81086c8:	2201      	movs	r2, #1
 81086ca:	fa02 f303 	lsl.w	r3, r2, r3
 81086ce:	687a      	ldr	r2, [r7, #4]
 81086d0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 81086d2:	fb02 f203 	mul.w	r2, r2, r3
 81086d6:	687b      	ldr	r3, [r7, #4]
 81086d8:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 81086da:	683b      	ldr	r3, [r7, #0]
 81086dc:	7a1b      	ldrb	r3, [r3, #8]
 81086de:	b2db      	uxtb	r3, r3
 81086e0:	f003 030f 	and.w	r3, r3, #15
 81086e4:	2201      	movs	r2, #1
 81086e6:	409a      	lsls	r2, r3
 81086e8:	687b      	ldr	r3, [r7, #4]
 81086ea:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 81086ec:	687b      	ldr	r3, [r7, #4]
 81086ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81086f0:	687a      	ldr	r2, [r7, #4]
 81086f2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 81086f4:	0a52      	lsrs	r2, r2, #9
 81086f6:	fb02 f203 	mul.w	r2, r2, r3
 81086fa:	687b      	ldr	r3, [r7, #4]
 81086fc:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 81086fe:	687b      	ldr	r3, [r7, #4]
 8108700:	f44f 7200 	mov.w	r2, #512	; 0x200
 8108704:	655a      	str	r2, [r3, #84]	; 0x54
 8108706:	e031      	b.n	810876c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8108708:	687b      	ldr	r3, [r7, #4]
 810870a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810870c:	2b01      	cmp	r3, #1
 810870e:	d11d      	bne.n	810874c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8108710:	687b      	ldr	r3, [r7, #4]
 8108712:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8108714:	041b      	lsls	r3, r3, #16
 8108716:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 810871a:	687b      	ldr	r3, [r7, #4]
 810871c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810871e:	0c1b      	lsrs	r3, r3, #16
 8108720:	431a      	orrs	r2, r3
 8108722:	683b      	ldr	r3, [r7, #0]
 8108724:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8108726:	683b      	ldr	r3, [r7, #0]
 8108728:	691b      	ldr	r3, [r3, #16]
 810872a:	3301      	adds	r3, #1
 810872c:	029a      	lsls	r2, r3, #10
 810872e:	687b      	ldr	r3, [r7, #4]
 8108730:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8108732:	687b      	ldr	r3, [r7, #4]
 8108734:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8108736:	687b      	ldr	r3, [r7, #4]
 8108738:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 810873a:	687b      	ldr	r3, [r7, #4]
 810873c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8108740:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8108742:	687b      	ldr	r3, [r7, #4]
 8108744:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8108746:	687b      	ldr	r3, [r7, #4]
 8108748:	655a      	str	r2, [r3, #84]	; 0x54
 810874a:	e00f      	b.n	810876c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 810874c:	687b      	ldr	r3, [r7, #4]
 810874e:	681b      	ldr	r3, [r3, #0]
 8108750:	4a58      	ldr	r2, [pc, #352]	; (81088b4 <HAL_SD_GetCardCSD+0x344>)
 8108752:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8108754:	687b      	ldr	r3, [r7, #4]
 8108756:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8108758:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 810875c:	687b      	ldr	r3, [r7, #4]
 810875e:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 8108760:	687b      	ldr	r3, [r7, #4]
 8108762:	2201      	movs	r2, #1
 8108764:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 8108768:	2301      	movs	r3, #1
 810876a:	e09d      	b.n	81088a8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 810876c:	687b      	ldr	r3, [r7, #4]
 810876e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108770:	0b9b      	lsrs	r3, r3, #14
 8108772:	b2db      	uxtb	r3, r3
 8108774:	f003 0301 	and.w	r3, r3, #1
 8108778:	b2da      	uxtb	r2, r3
 810877a:	683b      	ldr	r3, [r7, #0]
 810877c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 810877e:	687b      	ldr	r3, [r7, #4]
 8108780:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108782:	09db      	lsrs	r3, r3, #7
 8108784:	b2db      	uxtb	r3, r3
 8108786:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810878a:	b2da      	uxtb	r2, r3
 810878c:	683b      	ldr	r3, [r7, #0]
 810878e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8108790:	687b      	ldr	r3, [r7, #4]
 8108792:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108794:	b2db      	uxtb	r3, r3
 8108796:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810879a:	b2da      	uxtb	r2, r3
 810879c:	683b      	ldr	r3, [r7, #0]
 810879e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 81087a0:	687b      	ldr	r3, [r7, #4]
 81087a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81087a4:	0fdb      	lsrs	r3, r3, #31
 81087a6:	b2da      	uxtb	r2, r3
 81087a8:	683b      	ldr	r3, [r7, #0]
 81087aa:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 81087ac:	687b      	ldr	r3, [r7, #4]
 81087ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81087b0:	0f5b      	lsrs	r3, r3, #29
 81087b2:	b2db      	uxtb	r3, r3
 81087b4:	f003 0303 	and.w	r3, r3, #3
 81087b8:	b2da      	uxtb	r2, r3
 81087ba:	683b      	ldr	r3, [r7, #0]
 81087bc:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 81087be:	687b      	ldr	r3, [r7, #4]
 81087c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81087c2:	0e9b      	lsrs	r3, r3, #26
 81087c4:	b2db      	uxtb	r3, r3
 81087c6:	f003 0307 	and.w	r3, r3, #7
 81087ca:	b2da      	uxtb	r2, r3
 81087cc:	683b      	ldr	r3, [r7, #0]
 81087ce:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 81087d0:	687b      	ldr	r3, [r7, #4]
 81087d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81087d4:	0d9b      	lsrs	r3, r3, #22
 81087d6:	b2db      	uxtb	r3, r3
 81087d8:	f003 030f 	and.w	r3, r3, #15
 81087dc:	b2da      	uxtb	r2, r3
 81087de:	683b      	ldr	r3, [r7, #0]
 81087e0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 81087e2:	687b      	ldr	r3, [r7, #4]
 81087e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81087e6:	0d5b      	lsrs	r3, r3, #21
 81087e8:	b2db      	uxtb	r3, r3
 81087ea:	f003 0301 	and.w	r3, r3, #1
 81087ee:	b2da      	uxtb	r2, r3
 81087f0:	683b      	ldr	r3, [r7, #0]
 81087f2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 81087f6:	683b      	ldr	r3, [r7, #0]
 81087f8:	2200      	movs	r2, #0
 81087fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 81087fe:	687b      	ldr	r3, [r7, #4]
 8108800:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8108802:	0c1b      	lsrs	r3, r3, #16
 8108804:	b2db      	uxtb	r3, r3
 8108806:	f003 0301 	and.w	r3, r3, #1
 810880a:	b2da      	uxtb	r2, r3
 810880c:	683b      	ldr	r3, [r7, #0]
 810880e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8108812:	687b      	ldr	r3, [r7, #4]
 8108814:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8108816:	0bdb      	lsrs	r3, r3, #15
 8108818:	b2db      	uxtb	r3, r3
 810881a:	f003 0301 	and.w	r3, r3, #1
 810881e:	b2da      	uxtb	r2, r3
 8108820:	683b      	ldr	r3, [r7, #0]
 8108822:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8108826:	687b      	ldr	r3, [r7, #4]
 8108828:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810882a:	0b9b      	lsrs	r3, r3, #14
 810882c:	b2db      	uxtb	r3, r3
 810882e:	f003 0301 	and.w	r3, r3, #1
 8108832:	b2da      	uxtb	r2, r3
 8108834:	683b      	ldr	r3, [r7, #0]
 8108836:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 810883a:	687b      	ldr	r3, [r7, #4]
 810883c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810883e:	0b5b      	lsrs	r3, r3, #13
 8108840:	b2db      	uxtb	r3, r3
 8108842:	f003 0301 	and.w	r3, r3, #1
 8108846:	b2da      	uxtb	r2, r3
 8108848:	683b      	ldr	r3, [r7, #0]
 810884a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 810884e:	687b      	ldr	r3, [r7, #4]
 8108850:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8108852:	0b1b      	lsrs	r3, r3, #12
 8108854:	b2db      	uxtb	r3, r3
 8108856:	f003 0301 	and.w	r3, r3, #1
 810885a:	b2da      	uxtb	r2, r3
 810885c:	683b      	ldr	r3, [r7, #0]
 810885e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8108862:	687b      	ldr	r3, [r7, #4]
 8108864:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8108866:	0a9b      	lsrs	r3, r3, #10
 8108868:	b2db      	uxtb	r3, r3
 810886a:	f003 0303 	and.w	r3, r3, #3
 810886e:	b2da      	uxtb	r2, r3
 8108870:	683b      	ldr	r3, [r7, #0]
 8108872:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8108876:	687b      	ldr	r3, [r7, #4]
 8108878:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810887a:	0a1b      	lsrs	r3, r3, #8
 810887c:	b2db      	uxtb	r3, r3
 810887e:	f003 0303 	and.w	r3, r3, #3
 8108882:	b2da      	uxtb	r2, r3
 8108884:	683b      	ldr	r3, [r7, #0]
 8108886:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 810888a:	687b      	ldr	r3, [r7, #4]
 810888c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810888e:	085b      	lsrs	r3, r3, #1
 8108890:	b2db      	uxtb	r3, r3
 8108892:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108896:	b2da      	uxtb	r2, r3
 8108898:	683b      	ldr	r3, [r7, #0]
 810889a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 810889e:	683b      	ldr	r3, [r7, #0]
 81088a0:	2201      	movs	r2, #1
 81088a2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 81088a6:	2300      	movs	r3, #0
}
 81088a8:	4618      	mov	r0, r3
 81088aa:	370c      	adds	r7, #12
 81088ac:	46bd      	mov	sp, r7
 81088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81088b2:	4770      	bx	lr
 81088b4:	1fe00fff 	.word	0x1fe00fff

081088b8 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 81088b8:	b580      	push	{r7, lr}
 81088ba:	b094      	sub	sp, #80	; 0x50
 81088bc:	af00      	add	r7, sp, #0
 81088be:	6078      	str	r0, [r7, #4]
 81088c0:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 81088c2:	2300      	movs	r3, #0
 81088c4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 81088c8:	687b      	ldr	r3, [r7, #4]
 81088ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 81088ce:	b2db      	uxtb	r3, r3
 81088d0:	2b03      	cmp	r3, #3
 81088d2:	d101      	bne.n	81088d8 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 81088d4:	2301      	movs	r3, #1
 81088d6:	e0a7      	b.n	8108a28 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 81088d8:	f107 0308 	add.w	r3, r7, #8
 81088dc:	4619      	mov	r1, r3
 81088de:	6878      	ldr	r0, [r7, #4]
 81088e0:	f000 fb36 	bl	8108f50 <SD_SendSDStatus>
 81088e4:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 81088e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 81088e8:	2b00      	cmp	r3, #0
 81088ea:	d011      	beq.n	8108910 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 81088ec:	687b      	ldr	r3, [r7, #4]
 81088ee:	681b      	ldr	r3, [r3, #0]
 81088f0:	4a4f      	ldr	r2, [pc, #316]	; (8108a30 <HAL_SD_GetCardStatus+0x178>)
 81088f2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 81088f4:	687b      	ldr	r3, [r7, #4]
 81088f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81088f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 81088fa:	431a      	orrs	r2, r3
 81088fc:	687b      	ldr	r3, [r7, #4]
 81088fe:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 8108900:	687b      	ldr	r3, [r7, #4]
 8108902:	2201      	movs	r2, #1
 8108904:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 8108908:	2301      	movs	r3, #1
 810890a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 810890e:	e070      	b.n	81089f2 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8108910:	68bb      	ldr	r3, [r7, #8]
 8108912:	099b      	lsrs	r3, r3, #6
 8108914:	b2db      	uxtb	r3, r3
 8108916:	f003 0303 	and.w	r3, r3, #3
 810891a:	b2da      	uxtb	r2, r3
 810891c:	683b      	ldr	r3, [r7, #0]
 810891e:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8108920:	68bb      	ldr	r3, [r7, #8]
 8108922:	095b      	lsrs	r3, r3, #5
 8108924:	b2db      	uxtb	r3, r3
 8108926:	f003 0301 	and.w	r3, r3, #1
 810892a:	b2da      	uxtb	r2, r3
 810892c:	683b      	ldr	r3, [r7, #0]
 810892e:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8108930:	68bb      	ldr	r3, [r7, #8]
 8108932:	0a1b      	lsrs	r3, r3, #8
 8108934:	b29b      	uxth	r3, r3
 8108936:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 810893a:	b29a      	uxth	r2, r3
 810893c:	68bb      	ldr	r3, [r7, #8]
 810893e:	0e1b      	lsrs	r3, r3, #24
 8108940:	b29b      	uxth	r3, r3
 8108942:	4313      	orrs	r3, r2
 8108944:	b29a      	uxth	r2, r3
 8108946:	683b      	ldr	r3, [r7, #0]
 8108948:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 810894a:	68fb      	ldr	r3, [r7, #12]
 810894c:	061a      	lsls	r2, r3, #24
 810894e:	68fb      	ldr	r3, [r7, #12]
 8108950:	021b      	lsls	r3, r3, #8
 8108952:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8108956:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8108958:	68fb      	ldr	r3, [r7, #12]
 810895a:	0a1b      	lsrs	r3, r3, #8
 810895c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8108960:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8108962:	68fb      	ldr	r3, [r7, #12]
 8108964:	0e1b      	lsrs	r3, r3, #24
 8108966:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8108968:	683b      	ldr	r3, [r7, #0]
 810896a:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 810896c:	693b      	ldr	r3, [r7, #16]
 810896e:	b2da      	uxtb	r2, r3
 8108970:	683b      	ldr	r3, [r7, #0]
 8108972:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8108974:	693b      	ldr	r3, [r7, #16]
 8108976:	0a1b      	lsrs	r3, r3, #8
 8108978:	b2da      	uxtb	r2, r3
 810897a:	683b      	ldr	r3, [r7, #0]
 810897c:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 810897e:	693b      	ldr	r3, [r7, #16]
 8108980:	0d1b      	lsrs	r3, r3, #20
 8108982:	b2db      	uxtb	r3, r3
 8108984:	f003 030f 	and.w	r3, r3, #15
 8108988:	b2da      	uxtb	r2, r3
 810898a:	683b      	ldr	r3, [r7, #0]
 810898c:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 810898e:	693b      	ldr	r3, [r7, #16]
 8108990:	0c1b      	lsrs	r3, r3, #16
 8108992:	b29b      	uxth	r3, r3
 8108994:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8108998:	b29a      	uxth	r2, r3
 810899a:	697b      	ldr	r3, [r7, #20]
 810899c:	b29b      	uxth	r3, r3
 810899e:	b2db      	uxtb	r3, r3
 81089a0:	b29b      	uxth	r3, r3
 81089a2:	4313      	orrs	r3, r2
 81089a4:	b29a      	uxth	r2, r3
 81089a6:	683b      	ldr	r3, [r7, #0]
 81089a8:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 81089aa:	697b      	ldr	r3, [r7, #20]
 81089ac:	0a9b      	lsrs	r3, r3, #10
 81089ae:	b2db      	uxtb	r3, r3
 81089b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81089b4:	b2da      	uxtb	r2, r3
 81089b6:	683b      	ldr	r3, [r7, #0]
 81089b8:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 81089ba:	697b      	ldr	r3, [r7, #20]
 81089bc:	0a1b      	lsrs	r3, r3, #8
 81089be:	b2db      	uxtb	r3, r3
 81089c0:	f003 0303 	and.w	r3, r3, #3
 81089c4:	b2da      	uxtb	r2, r3
 81089c6:	683b      	ldr	r3, [r7, #0]
 81089c8:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 81089ca:	697b      	ldr	r3, [r7, #20]
 81089cc:	091b      	lsrs	r3, r3, #4
 81089ce:	b2db      	uxtb	r3, r3
 81089d0:	f003 030f 	and.w	r3, r3, #15
 81089d4:	b2da      	uxtb	r2, r3
 81089d6:	683b      	ldr	r3, [r7, #0]
 81089d8:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 81089da:	697b      	ldr	r3, [r7, #20]
 81089dc:	b2db      	uxtb	r3, r3
 81089de:	f003 030f 	and.w	r3, r3, #15
 81089e2:	b2da      	uxtb	r2, r3
 81089e4:	683b      	ldr	r3, [r7, #0]
 81089e6:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 81089e8:	69bb      	ldr	r3, [r7, #24]
 81089ea:	0e1b      	lsrs	r3, r3, #24
 81089ec:	b2da      	uxtb	r2, r3
 81089ee:	683b      	ldr	r3, [r7, #0]
 81089f0:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 81089f2:	687b      	ldr	r3, [r7, #4]
 81089f4:	681b      	ldr	r3, [r3, #0]
 81089f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 81089fa:	4618      	mov	r0, r3
 81089fc:	f003 f896 	bl	810bb2c <SDMMC_CmdBlockLength>
 8108a00:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8108a02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8108a04:	2b00      	cmp	r3, #0
 8108a06:	d00d      	beq.n	8108a24 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8108a08:	687b      	ldr	r3, [r7, #4]
 8108a0a:	681b      	ldr	r3, [r3, #0]
 8108a0c:	4a08      	ldr	r2, [pc, #32]	; (8108a30 <HAL_SD_GetCardStatus+0x178>)
 8108a0e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 8108a10:	687b      	ldr	r3, [r7, #4]
 8108a12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8108a14:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 8108a16:	687b      	ldr	r3, [r7, #4]
 8108a18:	2201      	movs	r2, #1
 8108a1a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 8108a1e:	2301      	movs	r3, #1
 8108a20:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 8108a24:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8108a28:	4618      	mov	r0, r3
 8108a2a:	3750      	adds	r7, #80	; 0x50
 8108a2c:	46bd      	mov	sp, r7
 8108a2e:	bd80      	pop	{r7, pc}
 8108a30:	1fe00fff 	.word	0x1fe00fff

08108a34 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8108a34:	b590      	push	{r4, r7, lr}
 8108a36:	b08d      	sub	sp, #52	; 0x34
 8108a38:	af02      	add	r7, sp, #8
 8108a3a:	6078      	str	r0, [r7, #4]
 8108a3c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk = 0U;
 8108a3e:	2300      	movs	r3, #0
 8108a40:	623b      	str	r3, [r7, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8108a42:	2300      	movs	r3, #0
 8108a44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8108a48:	687b      	ldr	r3, [r7, #4]
 8108a4a:	2203      	movs	r2, #3
 8108a4c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8108a50:	687b      	ldr	r3, [r7, #4]
 8108a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108a54:	2b03      	cmp	r3, #3
 8108a56:	d02e      	beq.n	8108ab6 <HAL_SD_ConfigWideBusOperation+0x82>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8108a58:	683b      	ldr	r3, [r7, #0]
 8108a5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8108a5e:	d106      	bne.n	8108a6e <HAL_SD_ConfigWideBusOperation+0x3a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8108a60:	687b      	ldr	r3, [r7, #4]
 8108a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8108a64:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8108a68:	687b      	ldr	r3, [r7, #4]
 8108a6a:	635a      	str	r2, [r3, #52]	; 0x34
 8108a6c:	e029      	b.n	8108ac2 <HAL_SD_ConfigWideBusOperation+0x8e>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8108a6e:	683b      	ldr	r3, [r7, #0]
 8108a70:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8108a74:	d10a      	bne.n	8108a8c <HAL_SD_ConfigWideBusOperation+0x58>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8108a76:	6878      	ldr	r0, [r7, #4]
 8108a78:	f000 fb62 	bl	8109140 <SD_WideBus_Enable>
 8108a7c:	61f8      	str	r0, [r7, #28]

      hsd->ErrorCode |= errorstate;
 8108a7e:	687b      	ldr	r3, [r7, #4]
 8108a80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8108a82:	69fb      	ldr	r3, [r7, #28]
 8108a84:	431a      	orrs	r2, r3
 8108a86:	687b      	ldr	r3, [r7, #4]
 8108a88:	635a      	str	r2, [r3, #52]	; 0x34
 8108a8a:	e01a      	b.n	8108ac2 <HAL_SD_ConfigWideBusOperation+0x8e>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8108a8c:	683b      	ldr	r3, [r7, #0]
 8108a8e:	2b00      	cmp	r3, #0
 8108a90:	d10a      	bne.n	8108aa8 <HAL_SD_ConfigWideBusOperation+0x74>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8108a92:	6878      	ldr	r0, [r7, #4]
 8108a94:	f000 fb9f 	bl	81091d6 <SD_WideBus_Disable>
 8108a98:	61f8      	str	r0, [r7, #28]

      hsd->ErrorCode |= errorstate;
 8108a9a:	687b      	ldr	r3, [r7, #4]
 8108a9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8108a9e:	69fb      	ldr	r3, [r7, #28]
 8108aa0:	431a      	orrs	r2, r3
 8108aa2:	687b      	ldr	r3, [r7, #4]
 8108aa4:	635a      	str	r2, [r3, #52]	; 0x34
 8108aa6:	e00c      	b.n	8108ac2 <HAL_SD_ConfigWideBusOperation+0x8e>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8108aa8:	687b      	ldr	r3, [r7, #4]
 8108aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8108aac:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8108ab0:	687b      	ldr	r3, [r7, #4]
 8108ab2:	635a      	str	r2, [r3, #52]	; 0x34
 8108ab4:	e005      	b.n	8108ac2 <HAL_SD_ConfigWideBusOperation+0x8e>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8108ab6:	687b      	ldr	r3, [r7, #4]
 8108ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8108aba:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8108abe:	687b      	ldr	r3, [r7, #4]
 8108ac0:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8108ac2:	687b      	ldr	r3, [r7, #4]
 8108ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8108ac6:	2b00      	cmp	r3, #0
 8108ac8:	d007      	beq.n	8108ada <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8108aca:	687b      	ldr	r3, [r7, #4]
 8108acc:	681b      	ldr	r3, [r3, #0]
 8108ace:	4a5e      	ldr	r2, [pc, #376]	; (8108c48 <HAL_SD_ConfigWideBusOperation+0x214>)
 8108ad0:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8108ad2:	2301      	movs	r3, #1
 8108ad4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8108ad8:	e094      	b.n	8108c04 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8108ada:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8108ade:	f7fd fd1d 	bl	810651c <HAL_RCCEx_GetPeriphCLKFreq>
 8108ae2:	6238      	str	r0, [r7, #32]
    if (sdmmc_clk != 0U)
 8108ae4:	6a3b      	ldr	r3, [r7, #32]
 8108ae6:	2b00      	cmp	r3, #0
 8108ae8:	f000 8083 	beq.w	8108bf2 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8108aec:	687b      	ldr	r3, [r7, #4]
 8108aee:	685b      	ldr	r3, [r3, #4]
 8108af0:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8108af2:	687b      	ldr	r3, [r7, #4]
 8108af4:	689b      	ldr	r3, [r3, #8]
 8108af6:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 8108af8:	683b      	ldr	r3, [r7, #0]
 8108afa:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8108afc:	687b      	ldr	r3, [r7, #4]
 8108afe:	691b      	ldr	r3, [r3, #16]
 8108b00:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8108b02:	687b      	ldr	r3, [r7, #4]
 8108b04:	695a      	ldr	r2, [r3, #20]
 8108b06:	6a3b      	ldr	r3, [r7, #32]
 8108b08:	4950      	ldr	r1, [pc, #320]	; (8108c4c <HAL_SD_ConfigWideBusOperation+0x218>)
 8108b0a:	fba1 1303 	umull	r1, r3, r1, r3
 8108b0e:	0e1b      	lsrs	r3, r3, #24
 8108b10:	429a      	cmp	r2, r3
 8108b12:	d303      	bcc.n	8108b1c <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8108b14:	687b      	ldr	r3, [r7, #4]
 8108b16:	695b      	ldr	r3, [r3, #20]
 8108b18:	61bb      	str	r3, [r7, #24]
 8108b1a:	e05a      	b.n	8108bd2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8108b1c:	687b      	ldr	r3, [r7, #4]
 8108b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108b20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8108b24:	d103      	bne.n	8108b2e <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8108b26:	687b      	ldr	r3, [r7, #4]
 8108b28:	695b      	ldr	r3, [r3, #20]
 8108b2a:	61bb      	str	r3, [r7, #24]
 8108b2c:	e051      	b.n	8108bd2 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8108b2e:	687b      	ldr	r3, [r7, #4]
 8108b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108b32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8108b36:	d126      	bne.n	8108b86 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8108b38:	687b      	ldr	r3, [r7, #4]
 8108b3a:	695b      	ldr	r3, [r3, #20]
 8108b3c:	2b00      	cmp	r3, #0
 8108b3e:	d10e      	bne.n	8108b5e <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8108b40:	6a3b      	ldr	r3, [r7, #32]
 8108b42:	4a43      	ldr	r2, [pc, #268]	; (8108c50 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8108b44:	4293      	cmp	r3, r2
 8108b46:	d906      	bls.n	8108b56 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8108b48:	6a3b      	ldr	r3, [r7, #32]
 8108b4a:	4a40      	ldr	r2, [pc, #256]	; (8108c4c <HAL_SD_ConfigWideBusOperation+0x218>)
 8108b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8108b50:	0e5b      	lsrs	r3, r3, #25
 8108b52:	61bb      	str	r3, [r7, #24]
 8108b54:	e03d      	b.n	8108bd2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8108b56:	687b      	ldr	r3, [r7, #4]
 8108b58:	695b      	ldr	r3, [r3, #20]
 8108b5a:	61bb      	str	r3, [r7, #24]
 8108b5c:	e039      	b.n	8108bd2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8108b5e:	687b      	ldr	r3, [r7, #4]
 8108b60:	695b      	ldr	r3, [r3, #20]
 8108b62:	005b      	lsls	r3, r3, #1
 8108b64:	6a3a      	ldr	r2, [r7, #32]
 8108b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8108b6a:	4a39      	ldr	r2, [pc, #228]	; (8108c50 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8108b6c:	4293      	cmp	r3, r2
 8108b6e:	d906      	bls.n	8108b7e <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8108b70:	6a3b      	ldr	r3, [r7, #32]
 8108b72:	4a36      	ldr	r2, [pc, #216]	; (8108c4c <HAL_SD_ConfigWideBusOperation+0x218>)
 8108b74:	fba2 2303 	umull	r2, r3, r2, r3
 8108b78:	0e5b      	lsrs	r3, r3, #25
 8108b7a:	61bb      	str	r3, [r7, #24]
 8108b7c:	e029      	b.n	8108bd2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8108b7e:	687b      	ldr	r3, [r7, #4]
 8108b80:	695b      	ldr	r3, [r3, #20]
 8108b82:	61bb      	str	r3, [r7, #24]
 8108b84:	e025      	b.n	8108bd2 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8108b86:	687b      	ldr	r3, [r7, #4]
 8108b88:	695b      	ldr	r3, [r3, #20]
 8108b8a:	2b00      	cmp	r3, #0
 8108b8c:	d10e      	bne.n	8108bac <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8108b8e:	6a3b      	ldr	r3, [r7, #32]
 8108b90:	4a30      	ldr	r2, [pc, #192]	; (8108c54 <HAL_SD_ConfigWideBusOperation+0x220>)
 8108b92:	4293      	cmp	r3, r2
 8108b94:	d906      	bls.n	8108ba4 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8108b96:	6a3b      	ldr	r3, [r7, #32]
 8108b98:	4a2c      	ldr	r2, [pc, #176]	; (8108c4c <HAL_SD_ConfigWideBusOperation+0x218>)
 8108b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8108b9e:	0e1b      	lsrs	r3, r3, #24
 8108ba0:	61bb      	str	r3, [r7, #24]
 8108ba2:	e016      	b.n	8108bd2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8108ba4:	687b      	ldr	r3, [r7, #4]
 8108ba6:	695b      	ldr	r3, [r3, #20]
 8108ba8:	61bb      	str	r3, [r7, #24]
 8108baa:	e012      	b.n	8108bd2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8108bac:	687b      	ldr	r3, [r7, #4]
 8108bae:	695b      	ldr	r3, [r3, #20]
 8108bb0:	005b      	lsls	r3, r3, #1
 8108bb2:	6a3a      	ldr	r2, [r7, #32]
 8108bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8108bb8:	4a26      	ldr	r2, [pc, #152]	; (8108c54 <HAL_SD_ConfigWideBusOperation+0x220>)
 8108bba:	4293      	cmp	r3, r2
 8108bbc:	d906      	bls.n	8108bcc <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8108bbe:	6a3b      	ldr	r3, [r7, #32]
 8108bc0:	4a22      	ldr	r2, [pc, #136]	; (8108c4c <HAL_SD_ConfigWideBusOperation+0x218>)
 8108bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8108bc6:	0e1b      	lsrs	r3, r3, #24
 8108bc8:	61bb      	str	r3, [r7, #24]
 8108bca:	e002      	b.n	8108bd2 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8108bcc:	687b      	ldr	r3, [r7, #4]
 8108bce:	695b      	ldr	r3, [r3, #20]
 8108bd0:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 8108bd2:	687b      	ldr	r3, [r7, #4]
 8108bd4:	681c      	ldr	r4, [r3, #0]
 8108bd6:	466a      	mov	r2, sp
 8108bd8:	f107 0314 	add.w	r3, r7, #20
 8108bdc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8108be0:	e882 0003 	stmia.w	r2, {r0, r1}
 8108be4:	f107 0308 	add.w	r3, r7, #8
 8108be8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8108bea:	4620      	mov	r0, r4
 8108bec:	f002 fed2 	bl	810b994 <SDMMC_Init>
 8108bf0:	e008      	b.n	8108c04 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8108bf2:	687b      	ldr	r3, [r7, #4]
 8108bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8108bf6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8108bfa:	687b      	ldr	r3, [r7, #4]
 8108bfc:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 8108bfe:	2301      	movs	r3, #1
 8108c00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8108c04:	687b      	ldr	r3, [r7, #4]
 8108c06:	681b      	ldr	r3, [r3, #0]
 8108c08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8108c0c:	4618      	mov	r0, r3
 8108c0e:	f002 ff8d 	bl	810bb2c <SDMMC_CmdBlockLength>
 8108c12:	61f8      	str	r0, [r7, #28]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108c14:	69fb      	ldr	r3, [r7, #28]
 8108c16:	2b00      	cmp	r3, #0
 8108c18:	d00c      	beq.n	8108c34 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8108c1a:	687b      	ldr	r3, [r7, #4]
 8108c1c:	681b      	ldr	r3, [r3, #0]
 8108c1e:	4a0a      	ldr	r2, [pc, #40]	; (8108c48 <HAL_SD_ConfigWideBusOperation+0x214>)
 8108c20:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8108c22:	687b      	ldr	r3, [r7, #4]
 8108c24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8108c26:	69fb      	ldr	r3, [r7, #28]
 8108c28:	431a      	orrs	r2, r3
 8108c2a:	687b      	ldr	r3, [r7, #4]
 8108c2c:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8108c2e:	2301      	movs	r3, #1
 8108c30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8108c34:	687b      	ldr	r3, [r7, #4]
 8108c36:	2201      	movs	r2, #1
 8108c38:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 8108c3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8108c40:	4618      	mov	r0, r3
 8108c42:	372c      	adds	r7, #44	; 0x2c
 8108c44:	46bd      	mov	sp, r7
 8108c46:	bd90      	pop	{r4, r7, pc}
 8108c48:	1fe00fff 	.word	0x1fe00fff
 8108c4c:	55e63b89 	.word	0x55e63b89
 8108c50:	02faf080 	.word	0x02faf080
 8108c54:	017d7840 	.word	0x017d7840

08108c58 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8108c58:	b580      	push	{r7, lr}
 8108c5a:	b086      	sub	sp, #24
 8108c5c:	af00      	add	r7, sp, #0
 8108c5e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8108c60:	2300      	movs	r3, #0
 8108c62:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8108c64:	f107 030c 	add.w	r3, r7, #12
 8108c68:	4619      	mov	r1, r3
 8108c6a:	6878      	ldr	r0, [r7, #4]
 8108c6c:	f000 fa40 	bl	81090f0 <SD_SendStatus>
 8108c70:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108c72:	697b      	ldr	r3, [r7, #20]
 8108c74:	2b00      	cmp	r3, #0
 8108c76:	d005      	beq.n	8108c84 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8108c78:	687b      	ldr	r3, [r7, #4]
 8108c7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8108c7c:	697b      	ldr	r3, [r7, #20]
 8108c7e:	431a      	orrs	r2, r3
 8108c80:	687b      	ldr	r3, [r7, #4]
 8108c82:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8108c84:	68fb      	ldr	r3, [r7, #12]
 8108c86:	0a5b      	lsrs	r3, r3, #9
 8108c88:	f003 030f 	and.w	r3, r3, #15
 8108c8c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8108c8e:	693b      	ldr	r3, [r7, #16]
}
 8108c90:	4618      	mov	r0, r3
 8108c92:	3718      	adds	r7, #24
 8108c94:	46bd      	mov	sp, r7
 8108c96:	bd80      	pop	{r7, pc}

08108c98 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8108c98:	b580      	push	{r7, lr}
 8108c9a:	b090      	sub	sp, #64	; 0x40
 8108c9c:	af00      	add	r7, sp, #0
 8108c9e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8108ca0:	2300      	movs	r3, #0
 8108ca2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8108ca4:	f7f9 fdf6 	bl	8102894 <HAL_GetTick>
 8108ca8:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8108caa:	687b      	ldr	r3, [r7, #4]
 8108cac:	681b      	ldr	r3, [r3, #0]
 8108cae:	4618      	mov	r0, r3
 8108cb0:	f002 feb8 	bl	810ba24 <SDMMC_GetPowerState>
 8108cb4:	4603      	mov	r3, r0
 8108cb6:	2b00      	cmp	r3, #0
 8108cb8:	d102      	bne.n	8108cc0 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8108cba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8108cbe:	e0b5      	b.n	8108e2c <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8108cc0:	687b      	ldr	r3, [r7, #4]
 8108cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108cc4:	2b03      	cmp	r3, #3
 8108cc6:	d02e      	beq.n	8108d26 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8108cc8:	687b      	ldr	r3, [r7, #4]
 8108cca:	681b      	ldr	r3, [r3, #0]
 8108ccc:	4618      	mov	r0, r3
 8108cce:	f003 f839 	bl	810bd44 <SDMMC_CmdSendCID>
 8108cd2:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8108cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108cd6:	2b00      	cmp	r3, #0
 8108cd8:	d001      	beq.n	8108cde <SD_InitCard+0x46>
    {
      return errorstate;
 8108cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108cdc:	e0a6      	b.n	8108e2c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8108cde:	687b      	ldr	r3, [r7, #4]
 8108ce0:	681b      	ldr	r3, [r3, #0]
 8108ce2:	2100      	movs	r1, #0
 8108ce4:	4618      	mov	r0, r3
 8108ce6:	f002 fee2 	bl	810baae <SDMMC_GetResponse>
 8108cea:	4602      	mov	r2, r0
 8108cec:	687b      	ldr	r3, [r7, #4]
 8108cee:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8108cf0:	687b      	ldr	r3, [r7, #4]
 8108cf2:	681b      	ldr	r3, [r3, #0]
 8108cf4:	2104      	movs	r1, #4
 8108cf6:	4618      	mov	r0, r3
 8108cf8:	f002 fed9 	bl	810baae <SDMMC_GetResponse>
 8108cfc:	4602      	mov	r2, r0
 8108cfe:	687b      	ldr	r3, [r7, #4]
 8108d00:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8108d02:	687b      	ldr	r3, [r7, #4]
 8108d04:	681b      	ldr	r3, [r3, #0]
 8108d06:	2108      	movs	r1, #8
 8108d08:	4618      	mov	r0, r3
 8108d0a:	f002 fed0 	bl	810baae <SDMMC_GetResponse>
 8108d0e:	4602      	mov	r2, r0
 8108d10:	687b      	ldr	r3, [r7, #4]
 8108d12:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8108d14:	687b      	ldr	r3, [r7, #4]
 8108d16:	681b      	ldr	r3, [r3, #0]
 8108d18:	210c      	movs	r1, #12
 8108d1a:	4618      	mov	r0, r3
 8108d1c:	f002 fec7 	bl	810baae <SDMMC_GetResponse>
 8108d20:	4602      	mov	r2, r0
 8108d22:	687b      	ldr	r3, [r7, #4]
 8108d24:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8108d26:	687b      	ldr	r3, [r7, #4]
 8108d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108d2a:	2b03      	cmp	r3, #3
 8108d2c:	d01d      	beq.n	8108d6a <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8108d2e:	e019      	b.n	8108d64 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8108d30:	687b      	ldr	r3, [r7, #4]
 8108d32:	681b      	ldr	r3, [r3, #0]
 8108d34:	f107 020a 	add.w	r2, r7, #10
 8108d38:	4611      	mov	r1, r2
 8108d3a:	4618      	mov	r0, r3
 8108d3c:	f003 f841 	bl	810bdc2 <SDMMC_CmdSetRelAdd>
 8108d40:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8108d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108d44:	2b00      	cmp	r3, #0
 8108d46:	d001      	beq.n	8108d4c <SD_InitCard+0xb4>
      {
        return errorstate;
 8108d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108d4a:	e06f      	b.n	8108e2c <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8108d4c:	f7f9 fda2 	bl	8102894 <HAL_GetTick>
 8108d50:	4602      	mov	r2, r0
 8108d52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108d54:	1ad3      	subs	r3, r2, r3
 8108d56:	f241 3287 	movw	r2, #4999	; 0x1387
 8108d5a:	4293      	cmp	r3, r2
 8108d5c:	d902      	bls.n	8108d64 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8108d5e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8108d62:	e063      	b.n	8108e2c <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8108d64:	897b      	ldrh	r3, [r7, #10]
 8108d66:	2b00      	cmp	r3, #0
 8108d68:	d0e2      	beq.n	8108d30 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8108d6a:	687b      	ldr	r3, [r7, #4]
 8108d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108d6e:	2b03      	cmp	r3, #3
 8108d70:	d036      	beq.n	8108de0 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8108d72:	897b      	ldrh	r3, [r7, #10]
 8108d74:	461a      	mov	r2, r3
 8108d76:	687b      	ldr	r3, [r7, #4]
 8108d78:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8108d7a:	687b      	ldr	r3, [r7, #4]
 8108d7c:	681a      	ldr	r2, [r3, #0]
 8108d7e:	687b      	ldr	r3, [r7, #4]
 8108d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108d82:	041b      	lsls	r3, r3, #16
 8108d84:	4619      	mov	r1, r3
 8108d86:	4610      	mov	r0, r2
 8108d88:	f002 fffb 	bl	810bd82 <SDMMC_CmdSendCSD>
 8108d8c:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8108d8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108d90:	2b00      	cmp	r3, #0
 8108d92:	d001      	beq.n	8108d98 <SD_InitCard+0x100>
    {
      return errorstate;
 8108d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108d96:	e049      	b.n	8108e2c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8108d98:	687b      	ldr	r3, [r7, #4]
 8108d9a:	681b      	ldr	r3, [r3, #0]
 8108d9c:	2100      	movs	r1, #0
 8108d9e:	4618      	mov	r0, r3
 8108da0:	f002 fe85 	bl	810baae <SDMMC_GetResponse>
 8108da4:	4602      	mov	r2, r0
 8108da6:	687b      	ldr	r3, [r7, #4]
 8108da8:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8108daa:	687b      	ldr	r3, [r7, #4]
 8108dac:	681b      	ldr	r3, [r3, #0]
 8108dae:	2104      	movs	r1, #4
 8108db0:	4618      	mov	r0, r3
 8108db2:	f002 fe7c 	bl	810baae <SDMMC_GetResponse>
 8108db6:	4602      	mov	r2, r0
 8108db8:	687b      	ldr	r3, [r7, #4]
 8108dba:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8108dbc:	687b      	ldr	r3, [r7, #4]
 8108dbe:	681b      	ldr	r3, [r3, #0]
 8108dc0:	2108      	movs	r1, #8
 8108dc2:	4618      	mov	r0, r3
 8108dc4:	f002 fe73 	bl	810baae <SDMMC_GetResponse>
 8108dc8:	4602      	mov	r2, r0
 8108dca:	687b      	ldr	r3, [r7, #4]
 8108dcc:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8108dce:	687b      	ldr	r3, [r7, #4]
 8108dd0:	681b      	ldr	r3, [r3, #0]
 8108dd2:	210c      	movs	r1, #12
 8108dd4:	4618      	mov	r0, r3
 8108dd6:	f002 fe6a 	bl	810baae <SDMMC_GetResponse>
 8108dda:	4602      	mov	r2, r0
 8108ddc:	687b      	ldr	r3, [r7, #4]
 8108dde:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8108de0:	687b      	ldr	r3, [r7, #4]
 8108de2:	681b      	ldr	r3, [r3, #0]
 8108de4:	2104      	movs	r1, #4
 8108de6:	4618      	mov	r0, r3
 8108de8:	f002 fe61 	bl	810baae <SDMMC_GetResponse>
 8108dec:	4603      	mov	r3, r0
 8108dee:	0d1a      	lsrs	r2, r3, #20
 8108df0:	687b      	ldr	r3, [r7, #4]
 8108df2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8108df4:	f107 030c 	add.w	r3, r7, #12
 8108df8:	4619      	mov	r1, r3
 8108dfa:	6878      	ldr	r0, [r7, #4]
 8108dfc:	f7ff fbb8 	bl	8108570 <HAL_SD_GetCardCSD>
 8108e00:	4603      	mov	r3, r0
 8108e02:	2b00      	cmp	r3, #0
 8108e04:	d002      	beq.n	8108e0c <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8108e06:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8108e0a:	e00f      	b.n	8108e2c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8108e0c:	687b      	ldr	r3, [r7, #4]
 8108e0e:	681a      	ldr	r2, [r3, #0]
 8108e10:	687b      	ldr	r3, [r7, #4]
 8108e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108e14:	041b      	lsls	r3, r3, #16
 8108e16:	4619      	mov	r1, r3
 8108e18:	4610      	mov	r0, r2
 8108e1a:	f002 feaa 	bl	810bb72 <SDMMC_CmdSelDesel>
 8108e1e:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8108e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108e22:	2b00      	cmp	r3, #0
 8108e24:	d001      	beq.n	8108e2a <SD_InitCard+0x192>
  {
    return errorstate;
 8108e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108e28:	e000      	b.n	8108e2c <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8108e2a:	2300      	movs	r3, #0
}
 8108e2c:	4618      	mov	r0, r3
 8108e2e:	3740      	adds	r7, #64	; 0x40
 8108e30:	46bd      	mov	sp, r7
 8108e32:	bd80      	pop	{r7, pc}

08108e34 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8108e34:	b580      	push	{r7, lr}
 8108e36:	b086      	sub	sp, #24
 8108e38:	af00      	add	r7, sp, #0
 8108e3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8108e3c:	2300      	movs	r3, #0
 8108e3e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8108e40:	2300      	movs	r3, #0
 8108e42:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8108e44:	2300      	movs	r3, #0
 8108e46:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8108e48:	687b      	ldr	r3, [r7, #4]
 8108e4a:	681b      	ldr	r3, [r3, #0]
 8108e4c:	4618      	mov	r0, r3
 8108e4e:	f002 feb3 	bl	810bbb8 <SDMMC_CmdGoIdleState>
 8108e52:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108e54:	68fb      	ldr	r3, [r7, #12]
 8108e56:	2b00      	cmp	r3, #0
 8108e58:	d001      	beq.n	8108e5e <SD_PowerON+0x2a>
  {
    return errorstate;
 8108e5a:	68fb      	ldr	r3, [r7, #12]
 8108e5c:	e072      	b.n	8108f44 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8108e5e:	687b      	ldr	r3, [r7, #4]
 8108e60:	681b      	ldr	r3, [r3, #0]
 8108e62:	4618      	mov	r0, r3
 8108e64:	f002 fec6 	bl	810bbf4 <SDMMC_CmdOperCond>
 8108e68:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8108e6a:	68fb      	ldr	r3, [r7, #12]
 8108e6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8108e70:	d10d      	bne.n	8108e8e <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8108e72:	687b      	ldr	r3, [r7, #4]
 8108e74:	2200      	movs	r2, #0
 8108e76:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8108e78:	687b      	ldr	r3, [r7, #4]
 8108e7a:	681b      	ldr	r3, [r3, #0]
 8108e7c:	4618      	mov	r0, r3
 8108e7e:	f002 fe9b 	bl	810bbb8 <SDMMC_CmdGoIdleState>
 8108e82:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8108e84:	68fb      	ldr	r3, [r7, #12]
 8108e86:	2b00      	cmp	r3, #0
 8108e88:	d004      	beq.n	8108e94 <SD_PowerON+0x60>
    {
      return errorstate;
 8108e8a:	68fb      	ldr	r3, [r7, #12]
 8108e8c:	e05a      	b.n	8108f44 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8108e8e:	687b      	ldr	r3, [r7, #4]
 8108e90:	2201      	movs	r2, #1
 8108e92:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8108e94:	687b      	ldr	r3, [r7, #4]
 8108e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8108e98:	2b01      	cmp	r3, #1
 8108e9a:	d137      	bne.n	8108f0c <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8108e9c:	687b      	ldr	r3, [r7, #4]
 8108e9e:	681b      	ldr	r3, [r3, #0]
 8108ea0:	2100      	movs	r1, #0
 8108ea2:	4618      	mov	r0, r3
 8108ea4:	f002 fec6 	bl	810bc34 <SDMMC_CmdAppCommand>
 8108ea8:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8108eaa:	68fb      	ldr	r3, [r7, #12]
 8108eac:	2b00      	cmp	r3, #0
 8108eae:	d02d      	beq.n	8108f0c <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8108eb0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8108eb4:	e046      	b.n	8108f44 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8108eb6:	687b      	ldr	r3, [r7, #4]
 8108eb8:	681b      	ldr	r3, [r3, #0]
 8108eba:	2100      	movs	r1, #0
 8108ebc:	4618      	mov	r0, r3
 8108ebe:	f002 feb9 	bl	810bc34 <SDMMC_CmdAppCommand>
 8108ec2:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8108ec4:	68fb      	ldr	r3, [r7, #12]
 8108ec6:	2b00      	cmp	r3, #0
 8108ec8:	d001      	beq.n	8108ece <SD_PowerON+0x9a>
    {
      return errorstate;
 8108eca:	68fb      	ldr	r3, [r7, #12]
 8108ecc:	e03a      	b.n	8108f44 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8108ece:	687b      	ldr	r3, [r7, #4]
 8108ed0:	681b      	ldr	r3, [r3, #0]
 8108ed2:	491e      	ldr	r1, [pc, #120]	; (8108f4c <SD_PowerON+0x118>)
 8108ed4:	4618      	mov	r0, r3
 8108ed6:	f002 fed0 	bl	810bc7a <SDMMC_CmdAppOperCommand>
 8108eda:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8108edc:	68fb      	ldr	r3, [r7, #12]
 8108ede:	2b00      	cmp	r3, #0
 8108ee0:	d002      	beq.n	8108ee8 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8108ee2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8108ee6:	e02d      	b.n	8108f44 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8108ee8:	687b      	ldr	r3, [r7, #4]
 8108eea:	681b      	ldr	r3, [r3, #0]
 8108eec:	2100      	movs	r1, #0
 8108eee:	4618      	mov	r0, r3
 8108ef0:	f002 fddd 	bl	810baae <SDMMC_GetResponse>
 8108ef4:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8108ef6:	697b      	ldr	r3, [r7, #20]
 8108ef8:	0fdb      	lsrs	r3, r3, #31
 8108efa:	2b01      	cmp	r3, #1
 8108efc:	d101      	bne.n	8108f02 <SD_PowerON+0xce>
 8108efe:	2301      	movs	r3, #1
 8108f00:	e000      	b.n	8108f04 <SD_PowerON+0xd0>
 8108f02:	2300      	movs	r3, #0
 8108f04:	613b      	str	r3, [r7, #16]

    count++;
 8108f06:	68bb      	ldr	r3, [r7, #8]
 8108f08:	3301      	adds	r3, #1
 8108f0a:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8108f0c:	68bb      	ldr	r3, [r7, #8]
 8108f0e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8108f12:	4293      	cmp	r3, r2
 8108f14:	d802      	bhi.n	8108f1c <SD_PowerON+0xe8>
 8108f16:	693b      	ldr	r3, [r7, #16]
 8108f18:	2b00      	cmp	r3, #0
 8108f1a:	d0cc      	beq.n	8108eb6 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8108f1c:	68bb      	ldr	r3, [r7, #8]
 8108f1e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8108f22:	4293      	cmp	r3, r2
 8108f24:	d902      	bls.n	8108f2c <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8108f26:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8108f2a:	e00b      	b.n	8108f44 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8108f2c:	687b      	ldr	r3, [r7, #4]
 8108f2e:	2200      	movs	r2, #0
 8108f30:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8108f32:	697b      	ldr	r3, [r7, #20]
 8108f34:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8108f38:	2b00      	cmp	r3, #0
 8108f3a:	d002      	beq.n	8108f42 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8108f3c:	687b      	ldr	r3, [r7, #4]
 8108f3e:	2201      	movs	r2, #1
 8108f40:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8108f42:	2300      	movs	r3, #0
}
 8108f44:	4618      	mov	r0, r3
 8108f46:	3718      	adds	r7, #24
 8108f48:	46bd      	mov	sp, r7
 8108f4a:	bd80      	pop	{r7, pc}
 8108f4c:	c1100000 	.word	0xc1100000

08108f50 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8108f50:	b580      	push	{r7, lr}
 8108f52:	b08c      	sub	sp, #48	; 0x30
 8108f54:	af00      	add	r7, sp, #0
 8108f56:	6078      	str	r0, [r7, #4]
 8108f58:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8108f5a:	f7f9 fc9b 	bl	8102894 <HAL_GetTick>
 8108f5e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8108f60:	683b      	ldr	r3, [r7, #0]
 8108f62:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8108f64:	687b      	ldr	r3, [r7, #4]
 8108f66:	681b      	ldr	r3, [r3, #0]
 8108f68:	2100      	movs	r1, #0
 8108f6a:	4618      	mov	r0, r3
 8108f6c:	f002 fd9f 	bl	810baae <SDMMC_GetResponse>
 8108f70:	4603      	mov	r3, r0
 8108f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8108f76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8108f7a:	d102      	bne.n	8108f82 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8108f7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8108f80:	e0b0      	b.n	81090e4 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8108f82:	687b      	ldr	r3, [r7, #4]
 8108f84:	681b      	ldr	r3, [r3, #0]
 8108f86:	2140      	movs	r1, #64	; 0x40
 8108f88:	4618      	mov	r0, r3
 8108f8a:	f002 fdcf 	bl	810bb2c <SDMMC_CmdBlockLength>
 8108f8e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108f90:	6a3b      	ldr	r3, [r7, #32]
 8108f92:	2b00      	cmp	r3, #0
 8108f94:	d005      	beq.n	8108fa2 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8108f96:	687b      	ldr	r3, [r7, #4]
 8108f98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8108f9a:	687b      	ldr	r3, [r7, #4]
 8108f9c:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 8108f9e:	6a3b      	ldr	r3, [r7, #32]
 8108fa0:	e0a0      	b.n	81090e4 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8108fa2:	687b      	ldr	r3, [r7, #4]
 8108fa4:	681a      	ldr	r2, [r3, #0]
 8108fa6:	687b      	ldr	r3, [r7, #4]
 8108fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108faa:	041b      	lsls	r3, r3, #16
 8108fac:	4619      	mov	r1, r3
 8108fae:	4610      	mov	r0, r2
 8108fb0:	f002 fe40 	bl	810bc34 <SDMMC_CmdAppCommand>
 8108fb4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108fb6:	6a3b      	ldr	r3, [r7, #32]
 8108fb8:	2b00      	cmp	r3, #0
 8108fba:	d005      	beq.n	8108fc8 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8108fbc:	687b      	ldr	r3, [r7, #4]
 8108fbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8108fc0:	687b      	ldr	r3, [r7, #4]
 8108fc2:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 8108fc4:	6a3b      	ldr	r3, [r7, #32]
 8108fc6:	e08d      	b.n	81090e4 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8108fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8108fcc:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8108fce:	2340      	movs	r3, #64	; 0x40
 8108fd0:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8108fd2:	2360      	movs	r3, #96	; 0x60
 8108fd4:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8108fd6:	2302      	movs	r3, #2
 8108fd8:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8108fda:	2300      	movs	r3, #0
 8108fdc:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8108fde:	2301      	movs	r3, #1
 8108fe0:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8108fe2:	687b      	ldr	r3, [r7, #4]
 8108fe4:	681b      	ldr	r3, [r3, #0]
 8108fe6:	f107 0208 	add.w	r2, r7, #8
 8108fea:	4611      	mov	r1, r2
 8108fec:	4618      	mov	r0, r3
 8108fee:	f002 fd71 	bl	810bad4 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8108ff2:	687b      	ldr	r3, [r7, #4]
 8108ff4:	681b      	ldr	r3, [r3, #0]
 8108ff6:	4618      	mov	r0, r3
 8108ff8:	f002 ff28 	bl	810be4c <SDMMC_CmdStatusRegister>
 8108ffc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108ffe:	6a3b      	ldr	r3, [r7, #32]
 8109000:	2b00      	cmp	r3, #0
 8109002:	d02b      	beq.n	810905c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8109004:	687b      	ldr	r3, [r7, #4]
 8109006:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8109008:	687b      	ldr	r3, [r7, #4]
 810900a:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 810900c:	6a3b      	ldr	r3, [r7, #32]
 810900e:	e069      	b.n	81090e4 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8109010:	687b      	ldr	r3, [r7, #4]
 8109012:	681b      	ldr	r3, [r3, #0]
 8109014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8109016:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810901a:	2b00      	cmp	r3, #0
 810901c:	d013      	beq.n	8109046 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 810901e:	2300      	movs	r3, #0
 8109020:	62fb      	str	r3, [r7, #44]	; 0x2c
 8109022:	e00d      	b.n	8109040 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8109024:	687b      	ldr	r3, [r7, #4]
 8109026:	681b      	ldr	r3, [r3, #0]
 8109028:	4618      	mov	r0, r3
 810902a:	f002 fcdd 	bl	810b9e8 <SDMMC_ReadFIFO>
 810902e:	4602      	mov	r2, r0
 8109030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109032:	601a      	str	r2, [r3, #0]
        pData++;
 8109034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109036:	3304      	adds	r3, #4
 8109038:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 810903a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810903c:	3301      	adds	r3, #1
 810903e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8109040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109042:	2b07      	cmp	r3, #7
 8109044:	d9ee      	bls.n	8109024 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8109046:	f7f9 fc25 	bl	8102894 <HAL_GetTick>
 810904a:	4602      	mov	r2, r0
 810904c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810904e:	1ad3      	subs	r3, r2, r3
 8109050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109054:	d102      	bne.n	810905c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8109056:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 810905a:	e043      	b.n	81090e4 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 810905c:	687b      	ldr	r3, [r7, #4]
 810905e:	681b      	ldr	r3, [r3, #0]
 8109060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8109062:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8109066:	2b00      	cmp	r3, #0
 8109068:	d0d2      	beq.n	8109010 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 810906a:	687b      	ldr	r3, [r7, #4]
 810906c:	681b      	ldr	r3, [r3, #0]
 810906e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8109070:	f003 0308 	and.w	r3, r3, #8
 8109074:	2b00      	cmp	r3, #0
 8109076:	d001      	beq.n	810907c <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8109078:	2308      	movs	r3, #8
 810907a:	e033      	b.n	81090e4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 810907c:	687b      	ldr	r3, [r7, #4]
 810907e:	681b      	ldr	r3, [r3, #0]
 8109080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8109082:	f003 0302 	and.w	r3, r3, #2
 8109086:	2b00      	cmp	r3, #0
 8109088:	d001      	beq.n	810908e <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 810908a:	2302      	movs	r3, #2
 810908c:	e02a      	b.n	81090e4 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 810908e:	687b      	ldr	r3, [r7, #4]
 8109090:	681b      	ldr	r3, [r3, #0]
 8109092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8109094:	f003 0320 	and.w	r3, r3, #32
 8109098:	2b00      	cmp	r3, #0
 810909a:	d017      	beq.n	81090cc <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 810909c:	2320      	movs	r3, #32
 810909e:	e021      	b.n	81090e4 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 81090a0:	687b      	ldr	r3, [r7, #4]
 81090a2:	681b      	ldr	r3, [r3, #0]
 81090a4:	4618      	mov	r0, r3
 81090a6:	f002 fc9f 	bl	810b9e8 <SDMMC_ReadFIFO>
 81090aa:	4602      	mov	r2, r0
 81090ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81090ae:	601a      	str	r2, [r3, #0]
    pData++;
 81090b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81090b2:	3304      	adds	r3, #4
 81090b4:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 81090b6:	f7f9 fbed 	bl	8102894 <HAL_GetTick>
 81090ba:	4602      	mov	r2, r0
 81090bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81090be:	1ad3      	subs	r3, r2, r3
 81090c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81090c4:	d102      	bne.n	81090cc <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 81090c6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 81090ca:	e00b      	b.n	81090e4 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 81090cc:	687b      	ldr	r3, [r7, #4]
 81090ce:	681b      	ldr	r3, [r3, #0]
 81090d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81090d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81090d6:	2b00      	cmp	r3, #0
 81090d8:	d1e2      	bne.n	81090a0 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 81090da:	687b      	ldr	r3, [r7, #4]
 81090dc:	681b      	ldr	r3, [r3, #0]
 81090de:	4a03      	ldr	r2, [pc, #12]	; (81090ec <SD_SendSDStatus+0x19c>)
 81090e0:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 81090e2:	2300      	movs	r3, #0
}
 81090e4:	4618      	mov	r0, r3
 81090e6:	3730      	adds	r7, #48	; 0x30
 81090e8:	46bd      	mov	sp, r7
 81090ea:	bd80      	pop	{r7, pc}
 81090ec:	18000f3a 	.word	0x18000f3a

081090f0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 81090f0:	b580      	push	{r7, lr}
 81090f2:	b084      	sub	sp, #16
 81090f4:	af00      	add	r7, sp, #0
 81090f6:	6078      	str	r0, [r7, #4]
 81090f8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 81090fa:	683b      	ldr	r3, [r7, #0]
 81090fc:	2b00      	cmp	r3, #0
 81090fe:	d102      	bne.n	8109106 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8109100:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8109104:	e018      	b.n	8109138 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8109106:	687b      	ldr	r3, [r7, #4]
 8109108:	681a      	ldr	r2, [r3, #0]
 810910a:	687b      	ldr	r3, [r7, #4]
 810910c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810910e:	041b      	lsls	r3, r3, #16
 8109110:	4619      	mov	r1, r3
 8109112:	4610      	mov	r0, r2
 8109114:	f002 fe77 	bl	810be06 <SDMMC_CmdSendStatus>
 8109118:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 810911a:	68fb      	ldr	r3, [r7, #12]
 810911c:	2b00      	cmp	r3, #0
 810911e:	d001      	beq.n	8109124 <SD_SendStatus+0x34>
  {
    return errorstate;
 8109120:	68fb      	ldr	r3, [r7, #12]
 8109122:	e009      	b.n	8109138 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8109124:	687b      	ldr	r3, [r7, #4]
 8109126:	681b      	ldr	r3, [r3, #0]
 8109128:	2100      	movs	r1, #0
 810912a:	4618      	mov	r0, r3
 810912c:	f002 fcbf 	bl	810baae <SDMMC_GetResponse>
 8109130:	4602      	mov	r2, r0
 8109132:	683b      	ldr	r3, [r7, #0]
 8109134:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8109136:	2300      	movs	r3, #0
}
 8109138:	4618      	mov	r0, r3
 810913a:	3710      	adds	r7, #16
 810913c:	46bd      	mov	sp, r7
 810913e:	bd80      	pop	{r7, pc}

08109140 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8109140:	b580      	push	{r7, lr}
 8109142:	b086      	sub	sp, #24
 8109144:	af00      	add	r7, sp, #0
 8109146:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8109148:	2300      	movs	r3, #0
 810914a:	60fb      	str	r3, [r7, #12]
 810914c:	2300      	movs	r3, #0
 810914e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8109150:	687b      	ldr	r3, [r7, #4]
 8109152:	681b      	ldr	r3, [r3, #0]
 8109154:	2100      	movs	r1, #0
 8109156:	4618      	mov	r0, r3
 8109158:	f002 fca9 	bl	810baae <SDMMC_GetResponse>
 810915c:	4603      	mov	r3, r0
 810915e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8109162:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8109166:	d102      	bne.n	810916e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8109168:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810916c:	e02f      	b.n	81091ce <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 810916e:	f107 030c 	add.w	r3, r7, #12
 8109172:	4619      	mov	r1, r3
 8109174:	6878      	ldr	r0, [r7, #4]
 8109176:	f000 f879 	bl	810926c <SD_FindSCR>
 810917a:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 810917c:	697b      	ldr	r3, [r7, #20]
 810917e:	2b00      	cmp	r3, #0
 8109180:	d001      	beq.n	8109186 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8109182:	697b      	ldr	r3, [r7, #20]
 8109184:	e023      	b.n	81091ce <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8109186:	693b      	ldr	r3, [r7, #16]
 8109188:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810918c:	2b00      	cmp	r3, #0
 810918e:	d01c      	beq.n	81091ca <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8109190:	687b      	ldr	r3, [r7, #4]
 8109192:	681a      	ldr	r2, [r3, #0]
 8109194:	687b      	ldr	r3, [r7, #4]
 8109196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8109198:	041b      	lsls	r3, r3, #16
 810919a:	4619      	mov	r1, r3
 810919c:	4610      	mov	r0, r2
 810919e:	f002 fd49 	bl	810bc34 <SDMMC_CmdAppCommand>
 81091a2:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 81091a4:	697b      	ldr	r3, [r7, #20]
 81091a6:	2b00      	cmp	r3, #0
 81091a8:	d001      	beq.n	81091ae <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 81091aa:	697b      	ldr	r3, [r7, #20]
 81091ac:	e00f      	b.n	81091ce <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 81091ae:	687b      	ldr	r3, [r7, #4]
 81091b0:	681b      	ldr	r3, [r3, #0]
 81091b2:	2102      	movs	r1, #2
 81091b4:	4618      	mov	r0, r3
 81091b6:	f002 fd80 	bl	810bcba <SDMMC_CmdBusWidth>
 81091ba:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 81091bc:	697b      	ldr	r3, [r7, #20]
 81091be:	2b00      	cmp	r3, #0
 81091c0:	d001      	beq.n	81091c6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 81091c2:	697b      	ldr	r3, [r7, #20]
 81091c4:	e003      	b.n	81091ce <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 81091c6:	2300      	movs	r3, #0
 81091c8:	e001      	b.n	81091ce <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 81091ca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 81091ce:	4618      	mov	r0, r3
 81091d0:	3718      	adds	r7, #24
 81091d2:	46bd      	mov	sp, r7
 81091d4:	bd80      	pop	{r7, pc}

081091d6 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 81091d6:	b580      	push	{r7, lr}
 81091d8:	b086      	sub	sp, #24
 81091da:	af00      	add	r7, sp, #0
 81091dc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 81091de:	2300      	movs	r3, #0
 81091e0:	60fb      	str	r3, [r7, #12]
 81091e2:	2300      	movs	r3, #0
 81091e4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 81091e6:	687b      	ldr	r3, [r7, #4]
 81091e8:	681b      	ldr	r3, [r3, #0]
 81091ea:	2100      	movs	r1, #0
 81091ec:	4618      	mov	r0, r3
 81091ee:	f002 fc5e 	bl	810baae <SDMMC_GetResponse>
 81091f2:	4603      	mov	r3, r0
 81091f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81091f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81091fc:	d102      	bne.n	8109204 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 81091fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8109202:	e02f      	b.n	8109264 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8109204:	f107 030c 	add.w	r3, r7, #12
 8109208:	4619      	mov	r1, r3
 810920a:	6878      	ldr	r0, [r7, #4]
 810920c:	f000 f82e 	bl	810926c <SD_FindSCR>
 8109210:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8109212:	697b      	ldr	r3, [r7, #20]
 8109214:	2b00      	cmp	r3, #0
 8109216:	d001      	beq.n	810921c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8109218:	697b      	ldr	r3, [r7, #20]
 810921a:	e023      	b.n	8109264 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 810921c:	693b      	ldr	r3, [r7, #16]
 810921e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8109222:	2b00      	cmp	r3, #0
 8109224:	d01c      	beq.n	8109260 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8109226:	687b      	ldr	r3, [r7, #4]
 8109228:	681a      	ldr	r2, [r3, #0]
 810922a:	687b      	ldr	r3, [r7, #4]
 810922c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810922e:	041b      	lsls	r3, r3, #16
 8109230:	4619      	mov	r1, r3
 8109232:	4610      	mov	r0, r2
 8109234:	f002 fcfe 	bl	810bc34 <SDMMC_CmdAppCommand>
 8109238:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 810923a:	697b      	ldr	r3, [r7, #20]
 810923c:	2b00      	cmp	r3, #0
 810923e:	d001      	beq.n	8109244 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8109240:	697b      	ldr	r3, [r7, #20]
 8109242:	e00f      	b.n	8109264 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8109244:	687b      	ldr	r3, [r7, #4]
 8109246:	681b      	ldr	r3, [r3, #0]
 8109248:	2100      	movs	r1, #0
 810924a:	4618      	mov	r0, r3
 810924c:	f002 fd35 	bl	810bcba <SDMMC_CmdBusWidth>
 8109250:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8109252:	697b      	ldr	r3, [r7, #20]
 8109254:	2b00      	cmp	r3, #0
 8109256:	d001      	beq.n	810925c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8109258:	697b      	ldr	r3, [r7, #20]
 810925a:	e003      	b.n	8109264 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 810925c:	2300      	movs	r3, #0
 810925e:	e001      	b.n	8109264 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8109260:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8109264:	4618      	mov	r0, r3
 8109266:	3718      	adds	r7, #24
 8109268:	46bd      	mov	sp, r7
 810926a:	bd80      	pop	{r7, pc}

0810926c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 810926c:	b580      	push	{r7, lr}
 810926e:	b08e      	sub	sp, #56	; 0x38
 8109270:	af00      	add	r7, sp, #0
 8109272:	6078      	str	r0, [r7, #4]
 8109274:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8109276:	f7f9 fb0d 	bl	8102894 <HAL_GetTick>
 810927a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 810927c:	2300      	movs	r3, #0
 810927e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8109280:	2300      	movs	r3, #0
 8109282:	60bb      	str	r3, [r7, #8]
 8109284:	2300      	movs	r3, #0
 8109286:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8109288:	683b      	ldr	r3, [r7, #0]
 810928a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 810928c:	687b      	ldr	r3, [r7, #4]
 810928e:	681b      	ldr	r3, [r3, #0]
 8109290:	2108      	movs	r1, #8
 8109292:	4618      	mov	r0, r3
 8109294:	f002 fc4a 	bl	810bb2c <SDMMC_CmdBlockLength>
 8109298:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 810929a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810929c:	2b00      	cmp	r3, #0
 810929e:	d001      	beq.n	81092a4 <SD_FindSCR+0x38>
  {
    return errorstate;
 81092a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81092a2:	e0ad      	b.n	8109400 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 81092a4:	687b      	ldr	r3, [r7, #4]
 81092a6:	681a      	ldr	r2, [r3, #0]
 81092a8:	687b      	ldr	r3, [r7, #4]
 81092aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81092ac:	041b      	lsls	r3, r3, #16
 81092ae:	4619      	mov	r1, r3
 81092b0:	4610      	mov	r0, r2
 81092b2:	f002 fcbf 	bl	810bc34 <SDMMC_CmdAppCommand>
 81092b6:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 81092b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81092ba:	2b00      	cmp	r3, #0
 81092bc:	d001      	beq.n	81092c2 <SD_FindSCR+0x56>
  {
    return errorstate;
 81092be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81092c0:	e09e      	b.n	8109400 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 81092c2:	f04f 33ff 	mov.w	r3, #4294967295
 81092c6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 81092c8:	2308      	movs	r3, #8
 81092ca:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 81092cc:	2330      	movs	r3, #48	; 0x30
 81092ce:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 81092d0:	2302      	movs	r3, #2
 81092d2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 81092d4:	2300      	movs	r3, #0
 81092d6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 81092d8:	2301      	movs	r3, #1
 81092da:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 81092dc:	687b      	ldr	r3, [r7, #4]
 81092de:	681b      	ldr	r3, [r3, #0]
 81092e0:	f107 0210 	add.w	r2, r7, #16
 81092e4:	4611      	mov	r1, r2
 81092e6:	4618      	mov	r0, r3
 81092e8:	f002 fbf4 	bl	810bad4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 81092ec:	687b      	ldr	r3, [r7, #4]
 81092ee:	681b      	ldr	r3, [r3, #0]
 81092f0:	4618      	mov	r0, r3
 81092f2:	f002 fd05 	bl	810bd00 <SDMMC_CmdSendSCR>
 81092f6:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 81092f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81092fa:	2b00      	cmp	r3, #0
 81092fc:	d027      	beq.n	810934e <SD_FindSCR+0xe2>
  {
    return errorstate;
 81092fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109300:	e07e      	b.n	8109400 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8109302:	687b      	ldr	r3, [r7, #4]
 8109304:	681b      	ldr	r3, [r3, #0]
 8109306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8109308:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 810930c:	2b00      	cmp	r3, #0
 810930e:	d113      	bne.n	8109338 <SD_FindSCR+0xcc>
 8109310:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8109312:	2b00      	cmp	r3, #0
 8109314:	d110      	bne.n	8109338 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8109316:	687b      	ldr	r3, [r7, #4]
 8109318:	681b      	ldr	r3, [r3, #0]
 810931a:	4618      	mov	r0, r3
 810931c:	f002 fb64 	bl	810b9e8 <SDMMC_ReadFIFO>
 8109320:	4603      	mov	r3, r0
 8109322:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8109324:	687b      	ldr	r3, [r7, #4]
 8109326:	681b      	ldr	r3, [r3, #0]
 8109328:	4618      	mov	r0, r3
 810932a:	f002 fb5d 	bl	810b9e8 <SDMMC_ReadFIFO>
 810932e:	4603      	mov	r3, r0
 8109330:	60fb      	str	r3, [r7, #12]
      index++;
 8109332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8109334:	3301      	adds	r3, #1
 8109336:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8109338:	f7f9 faac 	bl	8102894 <HAL_GetTick>
 810933c:	4602      	mov	r2, r0
 810933e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109340:	1ad3      	subs	r3, r2, r3
 8109342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109346:	d102      	bne.n	810934e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8109348:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 810934c:	e058      	b.n	8109400 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 810934e:	687b      	ldr	r3, [r7, #4]
 8109350:	681b      	ldr	r3, [r3, #0]
 8109352:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8109354:	f240 532a 	movw	r3, #1322	; 0x52a
 8109358:	4013      	ands	r3, r2
 810935a:	2b00      	cmp	r3, #0
 810935c:	d0d1      	beq.n	8109302 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 810935e:	687b      	ldr	r3, [r7, #4]
 8109360:	681b      	ldr	r3, [r3, #0]
 8109362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8109364:	f003 0308 	and.w	r3, r3, #8
 8109368:	2b00      	cmp	r3, #0
 810936a:	d005      	beq.n	8109378 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 810936c:	687b      	ldr	r3, [r7, #4]
 810936e:	681b      	ldr	r3, [r3, #0]
 8109370:	2208      	movs	r2, #8
 8109372:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8109374:	2308      	movs	r3, #8
 8109376:	e043      	b.n	8109400 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8109378:	687b      	ldr	r3, [r7, #4]
 810937a:	681b      	ldr	r3, [r3, #0]
 810937c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810937e:	f003 0302 	and.w	r3, r3, #2
 8109382:	2b00      	cmp	r3, #0
 8109384:	d005      	beq.n	8109392 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8109386:	687b      	ldr	r3, [r7, #4]
 8109388:	681b      	ldr	r3, [r3, #0]
 810938a:	2202      	movs	r2, #2
 810938c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 810938e:	2302      	movs	r3, #2
 8109390:	e036      	b.n	8109400 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8109392:	687b      	ldr	r3, [r7, #4]
 8109394:	681b      	ldr	r3, [r3, #0]
 8109396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8109398:	f003 0320 	and.w	r3, r3, #32
 810939c:	2b00      	cmp	r3, #0
 810939e:	d005      	beq.n	81093ac <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 81093a0:	687b      	ldr	r3, [r7, #4]
 81093a2:	681b      	ldr	r3, [r3, #0]
 81093a4:	2220      	movs	r2, #32
 81093a6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 81093a8:	2320      	movs	r3, #32
 81093aa:	e029      	b.n	8109400 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 81093ac:	687b      	ldr	r3, [r7, #4]
 81093ae:	681b      	ldr	r3, [r3, #0]
 81093b0:	4a15      	ldr	r2, [pc, #84]	; (8109408 <SD_FindSCR+0x19c>)
 81093b2:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 81093b4:	68fb      	ldr	r3, [r7, #12]
 81093b6:	061a      	lsls	r2, r3, #24
 81093b8:	68fb      	ldr	r3, [r7, #12]
 81093ba:	021b      	lsls	r3, r3, #8
 81093bc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 81093c0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 81093c2:	68fb      	ldr	r3, [r7, #12]
 81093c4:	0a1b      	lsrs	r3, r3, #8
 81093c6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 81093ca:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 81093cc:	68fb      	ldr	r3, [r7, #12]
 81093ce:	0e1b      	lsrs	r3, r3, #24
 81093d0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 81093d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81093d4:	601a      	str	r2, [r3, #0]
    scr++;
 81093d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81093d8:	3304      	adds	r3, #4
 81093da:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 81093dc:	68bb      	ldr	r3, [r7, #8]
 81093de:	061a      	lsls	r2, r3, #24
 81093e0:	68bb      	ldr	r3, [r7, #8]
 81093e2:	021b      	lsls	r3, r3, #8
 81093e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 81093e8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 81093ea:	68bb      	ldr	r3, [r7, #8]
 81093ec:	0a1b      	lsrs	r3, r3, #8
 81093ee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 81093f2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 81093f4:	68bb      	ldr	r3, [r7, #8]
 81093f6:	0e1b      	lsrs	r3, r3, #24
 81093f8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 81093fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81093fc:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 81093fe:	2300      	movs	r3, #0
}
 8109400:	4618      	mov	r0, r3
 8109402:	3738      	adds	r7, #56	; 0x38
 8109404:	46bd      	mov	sp, r7
 8109406:	bd80      	pop	{r7, pc}
 8109408:	18000f3a 	.word	0x18000f3a

0810940c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 810940c:	b580      	push	{r7, lr}
 810940e:	b082      	sub	sp, #8
 8109410:	af00      	add	r7, sp, #0
 8109412:	6078      	str	r0, [r7, #4]
 8109414:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8109416:	687b      	ldr	r3, [r7, #4]
 8109418:	2b00      	cmp	r3, #0
 810941a:	d101      	bne.n	8109420 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 810941c:	2301      	movs	r3, #1
 810941e:	e02b      	b.n	8109478 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8109420:	687b      	ldr	r3, [r7, #4]
 8109422:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8109426:	b2db      	uxtb	r3, r3
 8109428:	2b00      	cmp	r3, #0
 810942a:	d106      	bne.n	810943a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 810942c:	687b      	ldr	r3, [r7, #4]
 810942e:	2200      	movs	r2, #0
 8109430:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8109434:	6878      	ldr	r0, [r7, #4]
 8109436:	f7f9 f86b 	bl	8102510 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 810943a:	687b      	ldr	r3, [r7, #4]
 810943c:	2202      	movs	r2, #2
 810943e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8109442:	687b      	ldr	r3, [r7, #4]
 8109444:	681a      	ldr	r2, [r3, #0]
 8109446:	687b      	ldr	r3, [r7, #4]
 8109448:	3304      	adds	r3, #4
 810944a:	4619      	mov	r1, r3
 810944c:	4610      	mov	r0, r2
 810944e:	f002 f9db 	bl	810b808 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8109452:	687b      	ldr	r3, [r7, #4]
 8109454:	6818      	ldr	r0, [r3, #0]
 8109456:	687b      	ldr	r3, [r7, #4]
 8109458:	685b      	ldr	r3, [r3, #4]
 810945a:	461a      	mov	r2, r3
 810945c:	6839      	ldr	r1, [r7, #0]
 810945e:	f002 fa30 	bl	810b8c2 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8109462:	4b07      	ldr	r3, [pc, #28]	; (8109480 <HAL_SDRAM_Init+0x74>)
 8109464:	681b      	ldr	r3, [r3, #0]
 8109466:	4a06      	ldr	r2, [pc, #24]	; (8109480 <HAL_SDRAM_Init+0x74>)
 8109468:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 810946c:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 810946e:	687b      	ldr	r3, [r7, #4]
 8109470:	2201      	movs	r2, #1
 8109472:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8109476:	2300      	movs	r3, #0
}
 8109478:	4618      	mov	r0, r3
 810947a:	3708      	adds	r7, #8
 810947c:	46bd      	mov	sp, r7
 810947e:	bd80      	pop	{r7, pc}
 8109480:	52004000 	.word	0x52004000

08109484 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 8109484:	b580      	push	{r7, lr}
 8109486:	b084      	sub	sp, #16
 8109488:	af00      	add	r7, sp, #0
 810948a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if(hspdif == NULL)
 810948c:	687b      	ldr	r3, [r7, #4]
 810948e:	2b00      	cmp	r3, #0
 8109490:	d101      	bne.n	8109496 <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 8109492:	2301      	movs	r3, #1
 8109494:	e05e      	b.n	8109554 <HAL_SPDIFRX_Init+0xd0>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if(hspdif->State == HAL_SPDIFRX_STATE_RESET)
 8109496:	687b      	ldr	r3, [r7, #4]
 8109498:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 810949c:	b2db      	uxtb	r3, r3
 810949e:	2b00      	cmp	r3, #0
 81094a0:	d106      	bne.n	81094b0 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 81094a2:	687b      	ldr	r3, [r7, #4]
 81094a4:	2200      	movs	r2, #0
 81094a6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 81094aa:	6878      	ldr	r0, [r7, #4]
 81094ac:	f7f8 fbe0 	bl	8101c70 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 81094b0:	687b      	ldr	r3, [r7, #4]
 81094b2:	2202      	movs	r2, #2
 81094b4:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 81094b8:	687b      	ldr	r3, [r7, #4]
 81094ba:	681b      	ldr	r3, [r3, #0]
 81094bc:	681a      	ldr	r2, [r3, #0]
 81094be:	687b      	ldr	r3, [r7, #4]
 81094c0:	681b      	ldr	r3, [r3, #0]
 81094c2:	f022 0203 	bic.w	r2, r2, #3
 81094c6:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 81094c8:	687b      	ldr	r3, [r7, #4]
 81094ca:	681b      	ldr	r3, [r3, #0]
 81094cc:	681b      	ldr	r3, [r3, #0]
 81094ce:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 81094d0:	68fa      	ldr	r2, [r7, #12]
 81094d2:	4b22      	ldr	r3, [pc, #136]	; (810955c <HAL_SPDIFRX_Init+0xd8>)
 81094d4:	4013      	ands	r3, r2
 81094d6:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_CKSEN | SPDIFRX_CR_CKSBKPEN |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 81094d8:	687b      	ldr	r3, [r7, #4]
 81094da:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 81094dc:	687b      	ldr	r3, [r7, #4]
 81094de:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 81094e0:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 81094e2:	687b      	ldr	r3, [r7, #4]
 81094e4:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 81094e6:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 81094e8:	687b      	ldr	r3, [r7, #4]
 81094ea:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 81094ec:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 81094ee:	687b      	ldr	r3, [r7, #4]
 81094f0:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 81094f2:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 81094f4:	687b      	ldr	r3, [r7, #4]
 81094f6:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 81094f8:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 81094fa:	687b      	ldr	r3, [r7, #4]
 81094fc:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 81094fe:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 8109500:	687b      	ldr	r3, [r7, #4]
 8109502:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 8109504:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 8109506:	687b      	ldr	r3, [r7, #4]
 8109508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
             hspdif->Init.ChannelStatusMask |
 810950a:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 810950c:	687b      	ldr	r3, [r7, #4]
 810950e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
             hspdif->Init.ValidityBitMask |
 8109510:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 8109512:	68fa      	ldr	r2, [r7, #12]
 8109514:	4313      	orrs	r3, r2
 8109516:	60fb      	str	r3, [r7, #12]
             );

  if(hspdif->Init.SymbolClockGen == ENABLE)
 8109518:	687b      	ldr	r3, [r7, #4]
 810951a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 810951e:	2b01      	cmp	r3, #1
 8109520:	d103      	bne.n	810952a <HAL_SPDIFRX_Init+0xa6>
  {
    tmpreg |= SPDIFRX_CR_CKSEN;
 8109522:	68fb      	ldr	r3, [r7, #12]
 8109524:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8109528:	60fb      	str	r3, [r7, #12]
  }

  if(hspdif->Init.BackupSymbolClockGen == ENABLE)
 810952a:	687b      	ldr	r3, [r7, #4]
 810952c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8109530:	2b01      	cmp	r3, #1
 8109532:	d103      	bne.n	810953c <HAL_SPDIFRX_Init+0xb8>
  {
    tmpreg |= SPDIFRX_CR_CKSBKPEN;
 8109534:	68fb      	ldr	r3, [r7, #12]
 8109536:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 810953a:	60fb      	str	r3, [r7, #12]
  }

  hspdif->Instance->CR = tmpreg;
 810953c:	687b      	ldr	r3, [r7, #4]
 810953e:	681b      	ldr	r3, [r3, #0]
 8109540:	68fa      	ldr	r2, [r7, #12]
 8109542:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 8109544:	687b      	ldr	r3, [r7, #4]
 8109546:	2200      	movs	r2, #0
 8109548:	64da      	str	r2, [r3, #76]	; 0x4c

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 810954a:	687b      	ldr	r3, [r7, #4]
 810954c:	2201      	movs	r2, #1
 810954e:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 8109552:	2300      	movs	r3, #0
}
 8109554:	4618      	mov	r0, r3
 8109556:	3710      	adds	r7, #16
 8109558:	46bd      	mov	sp, r7
 810955a:	bd80      	pop	{r7, pc}
 810955c:	ffc88407 	.word	0xffc88407

08109560 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8109560:	b580      	push	{r7, lr}
 8109562:	b084      	sub	sp, #16
 8109564:	af00      	add	r7, sp, #0
 8109566:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8109568:	687b      	ldr	r3, [r7, #4]
 810956a:	2b00      	cmp	r3, #0
 810956c:	d101      	bne.n	8109572 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 810956e:	2301      	movs	r3, #1
 8109570:	e0f1      	b.n	8109756 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8109572:	687b      	ldr	r3, [r7, #4]
 8109574:	2200      	movs	r2, #0
 8109576:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8109578:	687b      	ldr	r3, [r7, #4]
 810957a:	681b      	ldr	r3, [r3, #0]
 810957c:	4a78      	ldr	r2, [pc, #480]	; (8109760 <HAL_SPI_Init+0x200>)
 810957e:	4293      	cmp	r3, r2
 8109580:	d00f      	beq.n	81095a2 <HAL_SPI_Init+0x42>
 8109582:	687b      	ldr	r3, [r7, #4]
 8109584:	681b      	ldr	r3, [r3, #0]
 8109586:	4a77      	ldr	r2, [pc, #476]	; (8109764 <HAL_SPI_Init+0x204>)
 8109588:	4293      	cmp	r3, r2
 810958a:	d00a      	beq.n	81095a2 <HAL_SPI_Init+0x42>
 810958c:	687b      	ldr	r3, [r7, #4]
 810958e:	681b      	ldr	r3, [r3, #0]
 8109590:	4a75      	ldr	r2, [pc, #468]	; (8109768 <HAL_SPI_Init+0x208>)
 8109592:	4293      	cmp	r3, r2
 8109594:	d005      	beq.n	81095a2 <HAL_SPI_Init+0x42>
 8109596:	687b      	ldr	r3, [r7, #4]
 8109598:	68db      	ldr	r3, [r3, #12]
 810959a:	2b0f      	cmp	r3, #15
 810959c:	d901      	bls.n	81095a2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 810959e:	2301      	movs	r3, #1
 81095a0:	e0d9      	b.n	8109756 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 81095a2:	6878      	ldr	r0, [r7, #4]
 81095a4:	f000 f8e2 	bl	810976c <SPI_GetPacketSize>
 81095a8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81095aa:	687b      	ldr	r3, [r7, #4]
 81095ac:	681b      	ldr	r3, [r3, #0]
 81095ae:	4a6c      	ldr	r2, [pc, #432]	; (8109760 <HAL_SPI_Init+0x200>)
 81095b0:	4293      	cmp	r3, r2
 81095b2:	d00c      	beq.n	81095ce <HAL_SPI_Init+0x6e>
 81095b4:	687b      	ldr	r3, [r7, #4]
 81095b6:	681b      	ldr	r3, [r3, #0]
 81095b8:	4a6a      	ldr	r2, [pc, #424]	; (8109764 <HAL_SPI_Init+0x204>)
 81095ba:	4293      	cmp	r3, r2
 81095bc:	d007      	beq.n	81095ce <HAL_SPI_Init+0x6e>
 81095be:	687b      	ldr	r3, [r7, #4]
 81095c0:	681b      	ldr	r3, [r3, #0]
 81095c2:	4a69      	ldr	r2, [pc, #420]	; (8109768 <HAL_SPI_Init+0x208>)
 81095c4:	4293      	cmp	r3, r2
 81095c6:	d002      	beq.n	81095ce <HAL_SPI_Init+0x6e>
 81095c8:	68fb      	ldr	r3, [r7, #12]
 81095ca:	2b08      	cmp	r3, #8
 81095cc:	d811      	bhi.n	81095f2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81095ce:	687b      	ldr	r3, [r7, #4]
 81095d0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81095d2:	4a63      	ldr	r2, [pc, #396]	; (8109760 <HAL_SPI_Init+0x200>)
 81095d4:	4293      	cmp	r3, r2
 81095d6:	d009      	beq.n	81095ec <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81095d8:	687b      	ldr	r3, [r7, #4]
 81095da:	681b      	ldr	r3, [r3, #0]
 81095dc:	4a61      	ldr	r2, [pc, #388]	; (8109764 <HAL_SPI_Init+0x204>)
 81095de:	4293      	cmp	r3, r2
 81095e0:	d004      	beq.n	81095ec <HAL_SPI_Init+0x8c>
 81095e2:	687b      	ldr	r3, [r7, #4]
 81095e4:	681b      	ldr	r3, [r3, #0]
 81095e6:	4a60      	ldr	r2, [pc, #384]	; (8109768 <HAL_SPI_Init+0x208>)
 81095e8:	4293      	cmp	r3, r2
 81095ea:	d104      	bne.n	81095f6 <HAL_SPI_Init+0x96>
 81095ec:	68fb      	ldr	r3, [r7, #12]
 81095ee:	2b10      	cmp	r3, #16
 81095f0:	d901      	bls.n	81095f6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 81095f2:	2301      	movs	r3, #1
 81095f4:	e0af      	b.n	8109756 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 81095f6:	687b      	ldr	r3, [r7, #4]
 81095f8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81095fc:	b2db      	uxtb	r3, r3
 81095fe:	2b00      	cmp	r3, #0
 8109600:	d106      	bne.n	8109610 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8109602:	687b      	ldr	r3, [r7, #4]
 8109604:	2200      	movs	r2, #0
 8109606:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 810960a:	6878      	ldr	r0, [r7, #4]
 810960c:	f7f8 fb92 	bl	8101d34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8109610:	687b      	ldr	r3, [r7, #4]
 8109612:	2202      	movs	r2, #2
 8109614:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8109618:	687b      	ldr	r3, [r7, #4]
 810961a:	681b      	ldr	r3, [r3, #0]
 810961c:	681a      	ldr	r2, [r3, #0]
 810961e:	687b      	ldr	r3, [r7, #4]
 8109620:	681b      	ldr	r3, [r3, #0]
 8109622:	f022 0201 	bic.w	r2, r2, #1
 8109626:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8109628:	687b      	ldr	r3, [r7, #4]
 810962a:	681b      	ldr	r3, [r3, #0]
 810962c:	689b      	ldr	r3, [r3, #8]
 810962e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8109632:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8109634:	687b      	ldr	r3, [r7, #4]
 8109636:	699b      	ldr	r3, [r3, #24]
 8109638:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810963c:	d119      	bne.n	8109672 <HAL_SPI_Init+0x112>
 810963e:	687b      	ldr	r3, [r7, #4]
 8109640:	685b      	ldr	r3, [r3, #4]
 8109642:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8109646:	d103      	bne.n	8109650 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8109648:	687b      	ldr	r3, [r7, #4]
 810964a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 810964c:	2b00      	cmp	r3, #0
 810964e:	d008      	beq.n	8109662 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8109650:	687b      	ldr	r3, [r7, #4]
 8109652:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8109654:	2b00      	cmp	r3, #0
 8109656:	d10c      	bne.n	8109672 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8109658:	687b      	ldr	r3, [r7, #4]
 810965a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 810965c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8109660:	d107      	bne.n	8109672 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8109662:	687b      	ldr	r3, [r7, #4]
 8109664:	681b      	ldr	r3, [r3, #0]
 8109666:	681a      	ldr	r2, [r3, #0]
 8109668:	687b      	ldr	r3, [r7, #4]
 810966a:	681b      	ldr	r3, [r3, #0]
 810966c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8109670:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8109672:	687b      	ldr	r3, [r7, #4]
 8109674:	69da      	ldr	r2, [r3, #28]
 8109676:	687b      	ldr	r3, [r7, #4]
 8109678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810967a:	431a      	orrs	r2, r3
 810967c:	68bb      	ldr	r3, [r7, #8]
 810967e:	431a      	orrs	r2, r3
 8109680:	687b      	ldr	r3, [r7, #4]
 8109682:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8109684:	ea42 0103 	orr.w	r1, r2, r3
 8109688:	687b      	ldr	r3, [r7, #4]
 810968a:	68da      	ldr	r2, [r3, #12]
 810968c:	687b      	ldr	r3, [r7, #4]
 810968e:	681b      	ldr	r3, [r3, #0]
 8109690:	430a      	orrs	r2, r1
 8109692:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8109694:	687b      	ldr	r3, [r7, #4]
 8109696:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8109698:	687b      	ldr	r3, [r7, #4]
 810969a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810969c:	431a      	orrs	r2, r3
 810969e:	687b      	ldr	r3, [r7, #4]
 81096a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81096a2:	431a      	orrs	r2, r3
 81096a4:	687b      	ldr	r3, [r7, #4]
 81096a6:	699b      	ldr	r3, [r3, #24]
 81096a8:	431a      	orrs	r2, r3
 81096aa:	687b      	ldr	r3, [r7, #4]
 81096ac:	691b      	ldr	r3, [r3, #16]
 81096ae:	431a      	orrs	r2, r3
 81096b0:	687b      	ldr	r3, [r7, #4]
 81096b2:	695b      	ldr	r3, [r3, #20]
 81096b4:	431a      	orrs	r2, r3
 81096b6:	687b      	ldr	r3, [r7, #4]
 81096b8:	6a1b      	ldr	r3, [r3, #32]
 81096ba:	431a      	orrs	r2, r3
 81096bc:	687b      	ldr	r3, [r7, #4]
 81096be:	685b      	ldr	r3, [r3, #4]
 81096c0:	431a      	orrs	r2, r3
 81096c2:	687b      	ldr	r3, [r7, #4]
 81096c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81096c6:	431a      	orrs	r2, r3
 81096c8:	687b      	ldr	r3, [r7, #4]
 81096ca:	689b      	ldr	r3, [r3, #8]
 81096cc:	431a      	orrs	r2, r3
 81096ce:	687b      	ldr	r3, [r7, #4]
 81096d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81096d2:	ea42 0103 	orr.w	r1, r2, r3
 81096d6:	687b      	ldr	r3, [r7, #4]
 81096d8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 81096da:	687b      	ldr	r3, [r7, #4]
 81096dc:	681b      	ldr	r3, [r3, #0]
 81096de:	430a      	orrs	r2, r1
 81096e0:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 81096e2:	687b      	ldr	r3, [r7, #4]
 81096e4:	685b      	ldr	r3, [r3, #4]
 81096e6:	2b00      	cmp	r3, #0
 81096e8:	d113      	bne.n	8109712 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 81096ea:	687b      	ldr	r3, [r7, #4]
 81096ec:	681b      	ldr	r3, [r3, #0]
 81096ee:	689b      	ldr	r3, [r3, #8]
 81096f0:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 81096f4:	687b      	ldr	r3, [r7, #4]
 81096f6:	681b      	ldr	r3, [r3, #0]
 81096f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81096fc:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 81096fe:	687b      	ldr	r3, [r7, #4]
 8109700:	681b      	ldr	r3, [r3, #0]
 8109702:	689b      	ldr	r3, [r3, #8]
 8109704:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8109708:	687b      	ldr	r3, [r7, #4]
 810970a:	681b      	ldr	r3, [r3, #0]
 810970c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8109710:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8109712:	687b      	ldr	r3, [r7, #4]
 8109714:	681b      	ldr	r3, [r3, #0]
 8109716:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8109718:	687b      	ldr	r3, [r7, #4]
 810971a:	681b      	ldr	r3, [r3, #0]
 810971c:	f022 0201 	bic.w	r2, r2, #1
 8109720:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8109722:	687b      	ldr	r3, [r7, #4]
 8109724:	685b      	ldr	r3, [r3, #4]
 8109726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 810972a:	2b00      	cmp	r3, #0
 810972c:	d00a      	beq.n	8109744 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 810972e:	687b      	ldr	r3, [r7, #4]
 8109730:	681b      	ldr	r3, [r3, #0]
 8109732:	68db      	ldr	r3, [r3, #12]
 8109734:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8109738:	687b      	ldr	r3, [r7, #4]
 810973a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 810973c:	687b      	ldr	r3, [r7, #4]
 810973e:	681b      	ldr	r3, [r3, #0]
 8109740:	430a      	orrs	r2, r1
 8109742:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8109744:	687b      	ldr	r3, [r7, #4]
 8109746:	2200      	movs	r2, #0
 8109748:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 810974c:	687b      	ldr	r3, [r7, #4]
 810974e:	2201      	movs	r2, #1
 8109750:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8109754:	2300      	movs	r3, #0
}
 8109756:	4618      	mov	r0, r3
 8109758:	3710      	adds	r7, #16
 810975a:	46bd      	mov	sp, r7
 810975c:	bd80      	pop	{r7, pc}
 810975e:	bf00      	nop
 8109760:	40013000 	.word	0x40013000
 8109764:	40003800 	.word	0x40003800
 8109768:	40003c00 	.word	0x40003c00

0810976c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 810976c:	b480      	push	{r7}
 810976e:	b085      	sub	sp, #20
 8109770:	af00      	add	r7, sp, #0
 8109772:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8109774:	687b      	ldr	r3, [r7, #4]
 8109776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8109778:	095b      	lsrs	r3, r3, #5
 810977a:	3301      	adds	r3, #1
 810977c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 810977e:	687b      	ldr	r3, [r7, #4]
 8109780:	68db      	ldr	r3, [r3, #12]
 8109782:	3301      	adds	r3, #1
 8109784:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8109786:	68bb      	ldr	r3, [r7, #8]
 8109788:	3307      	adds	r3, #7
 810978a:	08db      	lsrs	r3, r3, #3
 810978c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 810978e:	68bb      	ldr	r3, [r7, #8]
 8109790:	68fa      	ldr	r2, [r7, #12]
 8109792:	fb02 f303 	mul.w	r3, r2, r3
}
 8109796:	4618      	mov	r0, r3
 8109798:	3714      	adds	r7, #20
 810979a:	46bd      	mov	sp, r7
 810979c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81097a0:	4770      	bx	lr

081097a2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 81097a2:	b580      	push	{r7, lr}
 81097a4:	b082      	sub	sp, #8
 81097a6:	af00      	add	r7, sp, #0
 81097a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81097aa:	687b      	ldr	r3, [r7, #4]
 81097ac:	2b00      	cmp	r3, #0
 81097ae:	d101      	bne.n	81097b4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 81097b0:	2301      	movs	r3, #1
 81097b2:	e049      	b.n	8109848 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81097b4:	687b      	ldr	r3, [r7, #4]
 81097b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 81097ba:	b2db      	uxtb	r3, r3
 81097bc:	2b00      	cmp	r3, #0
 81097be:	d106      	bne.n	81097ce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81097c0:	687b      	ldr	r3, [r7, #4]
 81097c2:	2200      	movs	r2, #0
 81097c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 81097c8:	6878      	ldr	r0, [r7, #4]
 81097ca:	f7f8 fbd5 	bl	8101f78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81097ce:	687b      	ldr	r3, [r7, #4]
 81097d0:	2202      	movs	r2, #2
 81097d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81097d6:	687b      	ldr	r3, [r7, #4]
 81097d8:	681a      	ldr	r2, [r3, #0]
 81097da:	687b      	ldr	r3, [r7, #4]
 81097dc:	3304      	adds	r3, #4
 81097de:	4619      	mov	r1, r3
 81097e0:	4610      	mov	r0, r2
 81097e2:	f000 fa03 	bl	8109bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81097e6:	687b      	ldr	r3, [r7, #4]
 81097e8:	2201      	movs	r2, #1
 81097ea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81097ee:	687b      	ldr	r3, [r7, #4]
 81097f0:	2201      	movs	r2, #1
 81097f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 81097f6:	687b      	ldr	r3, [r7, #4]
 81097f8:	2201      	movs	r2, #1
 81097fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 81097fe:	687b      	ldr	r3, [r7, #4]
 8109800:	2201      	movs	r2, #1
 8109802:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8109806:	687b      	ldr	r3, [r7, #4]
 8109808:	2201      	movs	r2, #1
 810980a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810980e:	687b      	ldr	r3, [r7, #4]
 8109810:	2201      	movs	r2, #1
 8109812:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8109816:	687b      	ldr	r3, [r7, #4]
 8109818:	2201      	movs	r2, #1
 810981a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810981e:	687b      	ldr	r3, [r7, #4]
 8109820:	2201      	movs	r2, #1
 8109822:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8109826:	687b      	ldr	r3, [r7, #4]
 8109828:	2201      	movs	r2, #1
 810982a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810982e:	687b      	ldr	r3, [r7, #4]
 8109830:	2201      	movs	r2, #1
 8109832:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8109836:	687b      	ldr	r3, [r7, #4]
 8109838:	2201      	movs	r2, #1
 810983a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810983e:	687b      	ldr	r3, [r7, #4]
 8109840:	2201      	movs	r2, #1
 8109842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8109846:	2300      	movs	r3, #0
}
 8109848:	4618      	mov	r0, r3
 810984a:	3708      	adds	r7, #8
 810984c:	46bd      	mov	sp, r7
 810984e:	bd80      	pop	{r7, pc}

08109850 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8109850:	b580      	push	{r7, lr}
 8109852:	b082      	sub	sp, #8
 8109854:	af00      	add	r7, sp, #0
 8109856:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8109858:	687b      	ldr	r3, [r7, #4]
 810985a:	2b00      	cmp	r3, #0
 810985c:	d101      	bne.n	8109862 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 810985e:	2301      	movs	r3, #1
 8109860:	e049      	b.n	81098f6 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8109862:	687b      	ldr	r3, [r7, #4]
 8109864:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8109868:	b2db      	uxtb	r3, r3
 810986a:	2b00      	cmp	r3, #0
 810986c:	d106      	bne.n	810987c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810986e:	687b      	ldr	r3, [r7, #4]
 8109870:	2200      	movs	r2, #0
 8109872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8109876:	6878      	ldr	r0, [r7, #4]
 8109878:	f7f8 fb5c 	bl	8101f34 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810987c:	687b      	ldr	r3, [r7, #4]
 810987e:	2202      	movs	r2, #2
 8109880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8109884:	687b      	ldr	r3, [r7, #4]
 8109886:	681a      	ldr	r2, [r3, #0]
 8109888:	687b      	ldr	r3, [r7, #4]
 810988a:	3304      	adds	r3, #4
 810988c:	4619      	mov	r1, r3
 810988e:	4610      	mov	r0, r2
 8109890:	f000 f9ac 	bl	8109bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8109894:	687b      	ldr	r3, [r7, #4]
 8109896:	2201      	movs	r2, #1
 8109898:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810989c:	687b      	ldr	r3, [r7, #4]
 810989e:	2201      	movs	r2, #1
 81098a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 81098a4:	687b      	ldr	r3, [r7, #4]
 81098a6:	2201      	movs	r2, #1
 81098a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 81098ac:	687b      	ldr	r3, [r7, #4]
 81098ae:	2201      	movs	r2, #1
 81098b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 81098b4:	687b      	ldr	r3, [r7, #4]
 81098b6:	2201      	movs	r2, #1
 81098b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 81098bc:	687b      	ldr	r3, [r7, #4]
 81098be:	2201      	movs	r2, #1
 81098c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 81098c4:	687b      	ldr	r3, [r7, #4]
 81098c6:	2201      	movs	r2, #1
 81098c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81098cc:	687b      	ldr	r3, [r7, #4]
 81098ce:	2201      	movs	r2, #1
 81098d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 81098d4:	687b      	ldr	r3, [r7, #4]
 81098d6:	2201      	movs	r2, #1
 81098d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 81098dc:	687b      	ldr	r3, [r7, #4]
 81098de:	2201      	movs	r2, #1
 81098e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 81098e4:	687b      	ldr	r3, [r7, #4]
 81098e6:	2201      	movs	r2, #1
 81098e8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81098ec:	687b      	ldr	r3, [r7, #4]
 81098ee:	2201      	movs	r2, #1
 81098f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 81098f4:	2300      	movs	r3, #0
}
 81098f6:	4618      	mov	r0, r3
 81098f8:	3708      	adds	r7, #8
 81098fa:	46bd      	mov	sp, r7
 81098fc:	bd80      	pop	{r7, pc}

081098fe <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 81098fe:	b580      	push	{r7, lr}
 8109900:	b082      	sub	sp, #8
 8109902:	af00      	add	r7, sp, #0
 8109904:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8109906:	687b      	ldr	r3, [r7, #4]
 8109908:	2b00      	cmp	r3, #0
 810990a:	d101      	bne.n	8109910 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 810990c:	2301      	movs	r3, #1
 810990e:	e049      	b.n	81099a4 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8109910:	687b      	ldr	r3, [r7, #4]
 8109912:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8109916:	b2db      	uxtb	r3, r3
 8109918:	2b00      	cmp	r3, #0
 810991a:	d106      	bne.n	810992a <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810991c:	687b      	ldr	r3, [r7, #4]
 810991e:	2200      	movs	r2, #0
 8109920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8109924:	6878      	ldr	r0, [r7, #4]
 8109926:	f000 f841 	bl	81099ac <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810992a:	687b      	ldr	r3, [r7, #4]
 810992c:	2202      	movs	r2, #2
 810992e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8109932:	687b      	ldr	r3, [r7, #4]
 8109934:	681a      	ldr	r2, [r3, #0]
 8109936:	687b      	ldr	r3, [r7, #4]
 8109938:	3304      	adds	r3, #4
 810993a:	4619      	mov	r1, r3
 810993c:	4610      	mov	r0, r2
 810993e:	f000 f955 	bl	8109bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8109942:	687b      	ldr	r3, [r7, #4]
 8109944:	2201      	movs	r2, #1
 8109946:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810994a:	687b      	ldr	r3, [r7, #4]
 810994c:	2201      	movs	r2, #1
 810994e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8109952:	687b      	ldr	r3, [r7, #4]
 8109954:	2201      	movs	r2, #1
 8109956:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 810995a:	687b      	ldr	r3, [r7, #4]
 810995c:	2201      	movs	r2, #1
 810995e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8109962:	687b      	ldr	r3, [r7, #4]
 8109964:	2201      	movs	r2, #1
 8109966:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810996a:	687b      	ldr	r3, [r7, #4]
 810996c:	2201      	movs	r2, #1
 810996e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8109972:	687b      	ldr	r3, [r7, #4]
 8109974:	2201      	movs	r2, #1
 8109976:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810997a:	687b      	ldr	r3, [r7, #4]
 810997c:	2201      	movs	r2, #1
 810997e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8109982:	687b      	ldr	r3, [r7, #4]
 8109984:	2201      	movs	r2, #1
 8109986:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810998a:	687b      	ldr	r3, [r7, #4]
 810998c:	2201      	movs	r2, #1
 810998e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8109992:	687b      	ldr	r3, [r7, #4]
 8109994:	2201      	movs	r2, #1
 8109996:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810999a:	687b      	ldr	r3, [r7, #4]
 810999c:	2201      	movs	r2, #1
 810999e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 81099a2:	2300      	movs	r3, #0
}
 81099a4:	4618      	mov	r0, r3
 81099a6:	3708      	adds	r7, #8
 81099a8:	46bd      	mov	sp, r7
 81099aa:	bd80      	pop	{r7, pc}

081099ac <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 81099ac:	b480      	push	{r7}
 81099ae:	b083      	sub	sp, #12
 81099b0:	af00      	add	r7, sp, #0
 81099b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 81099b4:	bf00      	nop
 81099b6:	370c      	adds	r7, #12
 81099b8:	46bd      	mov	sp, r7
 81099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 81099be:	4770      	bx	lr

081099c0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 81099c0:	b580      	push	{r7, lr}
 81099c2:	b086      	sub	sp, #24
 81099c4:	af00      	add	r7, sp, #0
 81099c6:	60f8      	str	r0, [r7, #12]
 81099c8:	60b9      	str	r1, [r7, #8]
 81099ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 81099cc:	2300      	movs	r3, #0
 81099ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 81099d0:	68fb      	ldr	r3, [r7, #12]
 81099d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 81099d6:	2b01      	cmp	r3, #1
 81099d8:	d101      	bne.n	81099de <HAL_TIM_OC_ConfigChannel+0x1e>
 81099da:	2302      	movs	r3, #2
 81099dc:	e066      	b.n	8109aac <HAL_TIM_OC_ConfigChannel+0xec>
 81099de:	68fb      	ldr	r3, [r7, #12]
 81099e0:	2201      	movs	r2, #1
 81099e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 81099e6:	687b      	ldr	r3, [r7, #4]
 81099e8:	2b14      	cmp	r3, #20
 81099ea:	d857      	bhi.n	8109a9c <HAL_TIM_OC_ConfigChannel+0xdc>
 81099ec:	a201      	add	r2, pc, #4	; (adr r2, 81099f4 <HAL_TIM_OC_ConfigChannel+0x34>)
 81099ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81099f2:	bf00      	nop
 81099f4:	08109a49 	.word	0x08109a49
 81099f8:	08109a9d 	.word	0x08109a9d
 81099fc:	08109a9d 	.word	0x08109a9d
 8109a00:	08109a9d 	.word	0x08109a9d
 8109a04:	08109a57 	.word	0x08109a57
 8109a08:	08109a9d 	.word	0x08109a9d
 8109a0c:	08109a9d 	.word	0x08109a9d
 8109a10:	08109a9d 	.word	0x08109a9d
 8109a14:	08109a65 	.word	0x08109a65
 8109a18:	08109a9d 	.word	0x08109a9d
 8109a1c:	08109a9d 	.word	0x08109a9d
 8109a20:	08109a9d 	.word	0x08109a9d
 8109a24:	08109a73 	.word	0x08109a73
 8109a28:	08109a9d 	.word	0x08109a9d
 8109a2c:	08109a9d 	.word	0x08109a9d
 8109a30:	08109a9d 	.word	0x08109a9d
 8109a34:	08109a81 	.word	0x08109a81
 8109a38:	08109a9d 	.word	0x08109a9d
 8109a3c:	08109a9d 	.word	0x08109a9d
 8109a40:	08109a9d 	.word	0x08109a9d
 8109a44:	08109a8f 	.word	0x08109a8f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8109a48:	68fb      	ldr	r3, [r7, #12]
 8109a4a:	681b      	ldr	r3, [r3, #0]
 8109a4c:	68b9      	ldr	r1, [r7, #8]
 8109a4e:	4618      	mov	r0, r3
 8109a50:	f000 f966 	bl	8109d20 <TIM_OC1_SetConfig>
      break;
 8109a54:	e025      	b.n	8109aa2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8109a56:	68fb      	ldr	r3, [r7, #12]
 8109a58:	681b      	ldr	r3, [r3, #0]
 8109a5a:	68b9      	ldr	r1, [r7, #8]
 8109a5c:	4618      	mov	r0, r3
 8109a5e:	f000 f9ef 	bl	8109e40 <TIM_OC2_SetConfig>
      break;
 8109a62:	e01e      	b.n	8109aa2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8109a64:	68fb      	ldr	r3, [r7, #12]
 8109a66:	681b      	ldr	r3, [r3, #0]
 8109a68:	68b9      	ldr	r1, [r7, #8]
 8109a6a:	4618      	mov	r0, r3
 8109a6c:	f000 fa72 	bl	8109f54 <TIM_OC3_SetConfig>
      break;
 8109a70:	e017      	b.n	8109aa2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8109a72:	68fb      	ldr	r3, [r7, #12]
 8109a74:	681b      	ldr	r3, [r3, #0]
 8109a76:	68b9      	ldr	r1, [r7, #8]
 8109a78:	4618      	mov	r0, r3
 8109a7a:	f000 faf3 	bl	810a064 <TIM_OC4_SetConfig>
      break;
 8109a7e:	e010      	b.n	8109aa2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8109a80:	68fb      	ldr	r3, [r7, #12]
 8109a82:	681b      	ldr	r3, [r3, #0]
 8109a84:	68b9      	ldr	r1, [r7, #8]
 8109a86:	4618      	mov	r0, r3
 8109a88:	f000 fb56 	bl	810a138 <TIM_OC5_SetConfig>
      break;
 8109a8c:	e009      	b.n	8109aa2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8109a8e:	68fb      	ldr	r3, [r7, #12]
 8109a90:	681b      	ldr	r3, [r3, #0]
 8109a92:	68b9      	ldr	r1, [r7, #8]
 8109a94:	4618      	mov	r0, r3
 8109a96:	f000 fbb3 	bl	810a200 <TIM_OC6_SetConfig>
      break;
 8109a9a:	e002      	b.n	8109aa2 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8109a9c:	2301      	movs	r3, #1
 8109a9e:	75fb      	strb	r3, [r7, #23]
      break;
 8109aa0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8109aa2:	68fb      	ldr	r3, [r7, #12]
 8109aa4:	2200      	movs	r2, #0
 8109aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8109aaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8109aac:	4618      	mov	r0, r3
 8109aae:	3718      	adds	r7, #24
 8109ab0:	46bd      	mov	sp, r7
 8109ab2:	bd80      	pop	{r7, pc}

08109ab4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8109ab4:	b580      	push	{r7, lr}
 8109ab6:	b086      	sub	sp, #24
 8109ab8:	af00      	add	r7, sp, #0
 8109aba:	60f8      	str	r0, [r7, #12]
 8109abc:	60b9      	str	r1, [r7, #8]
 8109abe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8109ac0:	2300      	movs	r3, #0
 8109ac2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8109ac4:	68fb      	ldr	r3, [r7, #12]
 8109ac6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8109aca:	2b01      	cmp	r3, #1
 8109acc:	d101      	bne.n	8109ad2 <HAL_TIM_IC_ConfigChannel+0x1e>
 8109ace:	2302      	movs	r3, #2
 8109ad0:	e088      	b.n	8109be4 <HAL_TIM_IC_ConfigChannel+0x130>
 8109ad2:	68fb      	ldr	r3, [r7, #12]
 8109ad4:	2201      	movs	r2, #1
 8109ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8109ada:	687b      	ldr	r3, [r7, #4]
 8109adc:	2b00      	cmp	r3, #0
 8109ade:	d11b      	bne.n	8109b18 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8109ae0:	68fb      	ldr	r3, [r7, #12]
 8109ae2:	6818      	ldr	r0, [r3, #0]
 8109ae4:	68bb      	ldr	r3, [r7, #8]
 8109ae6:	6819      	ldr	r1, [r3, #0]
 8109ae8:	68bb      	ldr	r3, [r7, #8]
 8109aea:	685a      	ldr	r2, [r3, #4]
 8109aec:	68bb      	ldr	r3, [r7, #8]
 8109aee:	68db      	ldr	r3, [r3, #12]
 8109af0:	f000 fbec 	bl	810a2cc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8109af4:	68fb      	ldr	r3, [r7, #12]
 8109af6:	681b      	ldr	r3, [r3, #0]
 8109af8:	699a      	ldr	r2, [r3, #24]
 8109afa:	68fb      	ldr	r3, [r7, #12]
 8109afc:	681b      	ldr	r3, [r3, #0]
 8109afe:	f022 020c 	bic.w	r2, r2, #12
 8109b02:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8109b04:	68fb      	ldr	r3, [r7, #12]
 8109b06:	681b      	ldr	r3, [r3, #0]
 8109b08:	6999      	ldr	r1, [r3, #24]
 8109b0a:	68bb      	ldr	r3, [r7, #8]
 8109b0c:	689a      	ldr	r2, [r3, #8]
 8109b0e:	68fb      	ldr	r3, [r7, #12]
 8109b10:	681b      	ldr	r3, [r3, #0]
 8109b12:	430a      	orrs	r2, r1
 8109b14:	619a      	str	r2, [r3, #24]
 8109b16:	e060      	b.n	8109bda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8109b18:	687b      	ldr	r3, [r7, #4]
 8109b1a:	2b04      	cmp	r3, #4
 8109b1c:	d11c      	bne.n	8109b58 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8109b1e:	68fb      	ldr	r3, [r7, #12]
 8109b20:	6818      	ldr	r0, [r3, #0]
 8109b22:	68bb      	ldr	r3, [r7, #8]
 8109b24:	6819      	ldr	r1, [r3, #0]
 8109b26:	68bb      	ldr	r3, [r7, #8]
 8109b28:	685a      	ldr	r2, [r3, #4]
 8109b2a:	68bb      	ldr	r3, [r7, #8]
 8109b2c:	68db      	ldr	r3, [r3, #12]
 8109b2e:	f000 fc41 	bl	810a3b4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8109b32:	68fb      	ldr	r3, [r7, #12]
 8109b34:	681b      	ldr	r3, [r3, #0]
 8109b36:	699a      	ldr	r2, [r3, #24]
 8109b38:	68fb      	ldr	r3, [r7, #12]
 8109b3a:	681b      	ldr	r3, [r3, #0]
 8109b3c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8109b40:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8109b42:	68fb      	ldr	r3, [r7, #12]
 8109b44:	681b      	ldr	r3, [r3, #0]
 8109b46:	6999      	ldr	r1, [r3, #24]
 8109b48:	68bb      	ldr	r3, [r7, #8]
 8109b4a:	689b      	ldr	r3, [r3, #8]
 8109b4c:	021a      	lsls	r2, r3, #8
 8109b4e:	68fb      	ldr	r3, [r7, #12]
 8109b50:	681b      	ldr	r3, [r3, #0]
 8109b52:	430a      	orrs	r2, r1
 8109b54:	619a      	str	r2, [r3, #24]
 8109b56:	e040      	b.n	8109bda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8109b58:	687b      	ldr	r3, [r7, #4]
 8109b5a:	2b08      	cmp	r3, #8
 8109b5c:	d11b      	bne.n	8109b96 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8109b5e:	68fb      	ldr	r3, [r7, #12]
 8109b60:	6818      	ldr	r0, [r3, #0]
 8109b62:	68bb      	ldr	r3, [r7, #8]
 8109b64:	6819      	ldr	r1, [r3, #0]
 8109b66:	68bb      	ldr	r3, [r7, #8]
 8109b68:	685a      	ldr	r2, [r3, #4]
 8109b6a:	68bb      	ldr	r3, [r7, #8]
 8109b6c:	68db      	ldr	r3, [r3, #12]
 8109b6e:	f000 fc5e 	bl	810a42e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8109b72:	68fb      	ldr	r3, [r7, #12]
 8109b74:	681b      	ldr	r3, [r3, #0]
 8109b76:	69da      	ldr	r2, [r3, #28]
 8109b78:	68fb      	ldr	r3, [r7, #12]
 8109b7a:	681b      	ldr	r3, [r3, #0]
 8109b7c:	f022 020c 	bic.w	r2, r2, #12
 8109b80:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8109b82:	68fb      	ldr	r3, [r7, #12]
 8109b84:	681b      	ldr	r3, [r3, #0]
 8109b86:	69d9      	ldr	r1, [r3, #28]
 8109b88:	68bb      	ldr	r3, [r7, #8]
 8109b8a:	689a      	ldr	r2, [r3, #8]
 8109b8c:	68fb      	ldr	r3, [r7, #12]
 8109b8e:	681b      	ldr	r3, [r3, #0]
 8109b90:	430a      	orrs	r2, r1
 8109b92:	61da      	str	r2, [r3, #28]
 8109b94:	e021      	b.n	8109bda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8109b96:	687b      	ldr	r3, [r7, #4]
 8109b98:	2b0c      	cmp	r3, #12
 8109b9a:	d11c      	bne.n	8109bd6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8109b9c:	68fb      	ldr	r3, [r7, #12]
 8109b9e:	6818      	ldr	r0, [r3, #0]
 8109ba0:	68bb      	ldr	r3, [r7, #8]
 8109ba2:	6819      	ldr	r1, [r3, #0]
 8109ba4:	68bb      	ldr	r3, [r7, #8]
 8109ba6:	685a      	ldr	r2, [r3, #4]
 8109ba8:	68bb      	ldr	r3, [r7, #8]
 8109baa:	68db      	ldr	r3, [r3, #12]
 8109bac:	f000 fc7b 	bl	810a4a6 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8109bb0:	68fb      	ldr	r3, [r7, #12]
 8109bb2:	681b      	ldr	r3, [r3, #0]
 8109bb4:	69da      	ldr	r2, [r3, #28]
 8109bb6:	68fb      	ldr	r3, [r7, #12]
 8109bb8:	681b      	ldr	r3, [r3, #0]
 8109bba:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8109bbe:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8109bc0:	68fb      	ldr	r3, [r7, #12]
 8109bc2:	681b      	ldr	r3, [r3, #0]
 8109bc4:	69d9      	ldr	r1, [r3, #28]
 8109bc6:	68bb      	ldr	r3, [r7, #8]
 8109bc8:	689b      	ldr	r3, [r3, #8]
 8109bca:	021a      	lsls	r2, r3, #8
 8109bcc:	68fb      	ldr	r3, [r7, #12]
 8109bce:	681b      	ldr	r3, [r3, #0]
 8109bd0:	430a      	orrs	r2, r1
 8109bd2:	61da      	str	r2, [r3, #28]
 8109bd4:	e001      	b.n	8109bda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8109bd6:	2301      	movs	r3, #1
 8109bd8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8109bda:	68fb      	ldr	r3, [r7, #12]
 8109bdc:	2200      	movs	r2, #0
 8109bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8109be2:	7dfb      	ldrb	r3, [r7, #23]
}
 8109be4:	4618      	mov	r0, r3
 8109be6:	3718      	adds	r7, #24
 8109be8:	46bd      	mov	sp, r7
 8109bea:	bd80      	pop	{r7, pc}

08109bec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8109bec:	b480      	push	{r7}
 8109bee:	b085      	sub	sp, #20
 8109bf0:	af00      	add	r7, sp, #0
 8109bf2:	6078      	str	r0, [r7, #4]
 8109bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8109bf6:	687b      	ldr	r3, [r7, #4]
 8109bf8:	681b      	ldr	r3, [r3, #0]
 8109bfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8109bfc:	687b      	ldr	r3, [r7, #4]
 8109bfe:	4a40      	ldr	r2, [pc, #256]	; (8109d00 <TIM_Base_SetConfig+0x114>)
 8109c00:	4293      	cmp	r3, r2
 8109c02:	d013      	beq.n	8109c2c <TIM_Base_SetConfig+0x40>
 8109c04:	687b      	ldr	r3, [r7, #4]
 8109c06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8109c0a:	d00f      	beq.n	8109c2c <TIM_Base_SetConfig+0x40>
 8109c0c:	687b      	ldr	r3, [r7, #4]
 8109c0e:	4a3d      	ldr	r2, [pc, #244]	; (8109d04 <TIM_Base_SetConfig+0x118>)
 8109c10:	4293      	cmp	r3, r2
 8109c12:	d00b      	beq.n	8109c2c <TIM_Base_SetConfig+0x40>
 8109c14:	687b      	ldr	r3, [r7, #4]
 8109c16:	4a3c      	ldr	r2, [pc, #240]	; (8109d08 <TIM_Base_SetConfig+0x11c>)
 8109c18:	4293      	cmp	r3, r2
 8109c1a:	d007      	beq.n	8109c2c <TIM_Base_SetConfig+0x40>
 8109c1c:	687b      	ldr	r3, [r7, #4]
 8109c1e:	4a3b      	ldr	r2, [pc, #236]	; (8109d0c <TIM_Base_SetConfig+0x120>)
 8109c20:	4293      	cmp	r3, r2
 8109c22:	d003      	beq.n	8109c2c <TIM_Base_SetConfig+0x40>
 8109c24:	687b      	ldr	r3, [r7, #4]
 8109c26:	4a3a      	ldr	r2, [pc, #232]	; (8109d10 <TIM_Base_SetConfig+0x124>)
 8109c28:	4293      	cmp	r3, r2
 8109c2a:	d108      	bne.n	8109c3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8109c2c:	68fb      	ldr	r3, [r7, #12]
 8109c2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8109c32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8109c34:	683b      	ldr	r3, [r7, #0]
 8109c36:	685b      	ldr	r3, [r3, #4]
 8109c38:	68fa      	ldr	r2, [r7, #12]
 8109c3a:	4313      	orrs	r3, r2
 8109c3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8109c3e:	687b      	ldr	r3, [r7, #4]
 8109c40:	4a2f      	ldr	r2, [pc, #188]	; (8109d00 <TIM_Base_SetConfig+0x114>)
 8109c42:	4293      	cmp	r3, r2
 8109c44:	d01f      	beq.n	8109c86 <TIM_Base_SetConfig+0x9a>
 8109c46:	687b      	ldr	r3, [r7, #4]
 8109c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8109c4c:	d01b      	beq.n	8109c86 <TIM_Base_SetConfig+0x9a>
 8109c4e:	687b      	ldr	r3, [r7, #4]
 8109c50:	4a2c      	ldr	r2, [pc, #176]	; (8109d04 <TIM_Base_SetConfig+0x118>)
 8109c52:	4293      	cmp	r3, r2
 8109c54:	d017      	beq.n	8109c86 <TIM_Base_SetConfig+0x9a>
 8109c56:	687b      	ldr	r3, [r7, #4]
 8109c58:	4a2b      	ldr	r2, [pc, #172]	; (8109d08 <TIM_Base_SetConfig+0x11c>)
 8109c5a:	4293      	cmp	r3, r2
 8109c5c:	d013      	beq.n	8109c86 <TIM_Base_SetConfig+0x9a>
 8109c5e:	687b      	ldr	r3, [r7, #4]
 8109c60:	4a2a      	ldr	r2, [pc, #168]	; (8109d0c <TIM_Base_SetConfig+0x120>)
 8109c62:	4293      	cmp	r3, r2
 8109c64:	d00f      	beq.n	8109c86 <TIM_Base_SetConfig+0x9a>
 8109c66:	687b      	ldr	r3, [r7, #4]
 8109c68:	4a29      	ldr	r2, [pc, #164]	; (8109d10 <TIM_Base_SetConfig+0x124>)
 8109c6a:	4293      	cmp	r3, r2
 8109c6c:	d00b      	beq.n	8109c86 <TIM_Base_SetConfig+0x9a>
 8109c6e:	687b      	ldr	r3, [r7, #4]
 8109c70:	4a28      	ldr	r2, [pc, #160]	; (8109d14 <TIM_Base_SetConfig+0x128>)
 8109c72:	4293      	cmp	r3, r2
 8109c74:	d007      	beq.n	8109c86 <TIM_Base_SetConfig+0x9a>
 8109c76:	687b      	ldr	r3, [r7, #4]
 8109c78:	4a27      	ldr	r2, [pc, #156]	; (8109d18 <TIM_Base_SetConfig+0x12c>)
 8109c7a:	4293      	cmp	r3, r2
 8109c7c:	d003      	beq.n	8109c86 <TIM_Base_SetConfig+0x9a>
 8109c7e:	687b      	ldr	r3, [r7, #4]
 8109c80:	4a26      	ldr	r2, [pc, #152]	; (8109d1c <TIM_Base_SetConfig+0x130>)
 8109c82:	4293      	cmp	r3, r2
 8109c84:	d108      	bne.n	8109c98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8109c86:	68fb      	ldr	r3, [r7, #12]
 8109c88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8109c8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8109c8e:	683b      	ldr	r3, [r7, #0]
 8109c90:	68db      	ldr	r3, [r3, #12]
 8109c92:	68fa      	ldr	r2, [r7, #12]
 8109c94:	4313      	orrs	r3, r2
 8109c96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8109c98:	68fb      	ldr	r3, [r7, #12]
 8109c9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8109c9e:	683b      	ldr	r3, [r7, #0]
 8109ca0:	695b      	ldr	r3, [r3, #20]
 8109ca2:	4313      	orrs	r3, r2
 8109ca4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8109ca6:	687b      	ldr	r3, [r7, #4]
 8109ca8:	68fa      	ldr	r2, [r7, #12]
 8109caa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8109cac:	683b      	ldr	r3, [r7, #0]
 8109cae:	689a      	ldr	r2, [r3, #8]
 8109cb0:	687b      	ldr	r3, [r7, #4]
 8109cb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8109cb4:	683b      	ldr	r3, [r7, #0]
 8109cb6:	681a      	ldr	r2, [r3, #0]
 8109cb8:	687b      	ldr	r3, [r7, #4]
 8109cba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8109cbc:	687b      	ldr	r3, [r7, #4]
 8109cbe:	4a10      	ldr	r2, [pc, #64]	; (8109d00 <TIM_Base_SetConfig+0x114>)
 8109cc0:	4293      	cmp	r3, r2
 8109cc2:	d00f      	beq.n	8109ce4 <TIM_Base_SetConfig+0xf8>
 8109cc4:	687b      	ldr	r3, [r7, #4]
 8109cc6:	4a12      	ldr	r2, [pc, #72]	; (8109d10 <TIM_Base_SetConfig+0x124>)
 8109cc8:	4293      	cmp	r3, r2
 8109cca:	d00b      	beq.n	8109ce4 <TIM_Base_SetConfig+0xf8>
 8109ccc:	687b      	ldr	r3, [r7, #4]
 8109cce:	4a11      	ldr	r2, [pc, #68]	; (8109d14 <TIM_Base_SetConfig+0x128>)
 8109cd0:	4293      	cmp	r3, r2
 8109cd2:	d007      	beq.n	8109ce4 <TIM_Base_SetConfig+0xf8>
 8109cd4:	687b      	ldr	r3, [r7, #4]
 8109cd6:	4a10      	ldr	r2, [pc, #64]	; (8109d18 <TIM_Base_SetConfig+0x12c>)
 8109cd8:	4293      	cmp	r3, r2
 8109cda:	d003      	beq.n	8109ce4 <TIM_Base_SetConfig+0xf8>
 8109cdc:	687b      	ldr	r3, [r7, #4]
 8109cde:	4a0f      	ldr	r2, [pc, #60]	; (8109d1c <TIM_Base_SetConfig+0x130>)
 8109ce0:	4293      	cmp	r3, r2
 8109ce2:	d103      	bne.n	8109cec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8109ce4:	683b      	ldr	r3, [r7, #0]
 8109ce6:	691a      	ldr	r2, [r3, #16]
 8109ce8:	687b      	ldr	r3, [r7, #4]
 8109cea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8109cec:	687b      	ldr	r3, [r7, #4]
 8109cee:	2201      	movs	r2, #1
 8109cf0:	615a      	str	r2, [r3, #20]
}
 8109cf2:	bf00      	nop
 8109cf4:	3714      	adds	r7, #20
 8109cf6:	46bd      	mov	sp, r7
 8109cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109cfc:	4770      	bx	lr
 8109cfe:	bf00      	nop
 8109d00:	40010000 	.word	0x40010000
 8109d04:	40000400 	.word	0x40000400
 8109d08:	40000800 	.word	0x40000800
 8109d0c:	40000c00 	.word	0x40000c00
 8109d10:	40010400 	.word	0x40010400
 8109d14:	40014000 	.word	0x40014000
 8109d18:	40014400 	.word	0x40014400
 8109d1c:	40014800 	.word	0x40014800

08109d20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8109d20:	b480      	push	{r7}
 8109d22:	b087      	sub	sp, #28
 8109d24:	af00      	add	r7, sp, #0
 8109d26:	6078      	str	r0, [r7, #4]
 8109d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8109d2a:	687b      	ldr	r3, [r7, #4]
 8109d2c:	6a1b      	ldr	r3, [r3, #32]
 8109d2e:	f023 0201 	bic.w	r2, r3, #1
 8109d32:	687b      	ldr	r3, [r7, #4]
 8109d34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8109d36:	687b      	ldr	r3, [r7, #4]
 8109d38:	6a1b      	ldr	r3, [r3, #32]
 8109d3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8109d3c:	687b      	ldr	r3, [r7, #4]
 8109d3e:	685b      	ldr	r3, [r3, #4]
 8109d40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8109d42:	687b      	ldr	r3, [r7, #4]
 8109d44:	699b      	ldr	r3, [r3, #24]
 8109d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8109d48:	68fb      	ldr	r3, [r7, #12]
 8109d4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8109d4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8109d52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8109d54:	68fb      	ldr	r3, [r7, #12]
 8109d56:	f023 0303 	bic.w	r3, r3, #3
 8109d5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8109d5c:	683b      	ldr	r3, [r7, #0]
 8109d5e:	681b      	ldr	r3, [r3, #0]
 8109d60:	68fa      	ldr	r2, [r7, #12]
 8109d62:	4313      	orrs	r3, r2
 8109d64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8109d66:	697b      	ldr	r3, [r7, #20]
 8109d68:	f023 0302 	bic.w	r3, r3, #2
 8109d6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8109d6e:	683b      	ldr	r3, [r7, #0]
 8109d70:	689b      	ldr	r3, [r3, #8]
 8109d72:	697a      	ldr	r2, [r7, #20]
 8109d74:	4313      	orrs	r3, r2
 8109d76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8109d78:	687b      	ldr	r3, [r7, #4]
 8109d7a:	4a2c      	ldr	r2, [pc, #176]	; (8109e2c <TIM_OC1_SetConfig+0x10c>)
 8109d7c:	4293      	cmp	r3, r2
 8109d7e:	d00f      	beq.n	8109da0 <TIM_OC1_SetConfig+0x80>
 8109d80:	687b      	ldr	r3, [r7, #4]
 8109d82:	4a2b      	ldr	r2, [pc, #172]	; (8109e30 <TIM_OC1_SetConfig+0x110>)
 8109d84:	4293      	cmp	r3, r2
 8109d86:	d00b      	beq.n	8109da0 <TIM_OC1_SetConfig+0x80>
 8109d88:	687b      	ldr	r3, [r7, #4]
 8109d8a:	4a2a      	ldr	r2, [pc, #168]	; (8109e34 <TIM_OC1_SetConfig+0x114>)
 8109d8c:	4293      	cmp	r3, r2
 8109d8e:	d007      	beq.n	8109da0 <TIM_OC1_SetConfig+0x80>
 8109d90:	687b      	ldr	r3, [r7, #4]
 8109d92:	4a29      	ldr	r2, [pc, #164]	; (8109e38 <TIM_OC1_SetConfig+0x118>)
 8109d94:	4293      	cmp	r3, r2
 8109d96:	d003      	beq.n	8109da0 <TIM_OC1_SetConfig+0x80>
 8109d98:	687b      	ldr	r3, [r7, #4]
 8109d9a:	4a28      	ldr	r2, [pc, #160]	; (8109e3c <TIM_OC1_SetConfig+0x11c>)
 8109d9c:	4293      	cmp	r3, r2
 8109d9e:	d10c      	bne.n	8109dba <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8109da0:	697b      	ldr	r3, [r7, #20]
 8109da2:	f023 0308 	bic.w	r3, r3, #8
 8109da6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8109da8:	683b      	ldr	r3, [r7, #0]
 8109daa:	68db      	ldr	r3, [r3, #12]
 8109dac:	697a      	ldr	r2, [r7, #20]
 8109dae:	4313      	orrs	r3, r2
 8109db0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8109db2:	697b      	ldr	r3, [r7, #20]
 8109db4:	f023 0304 	bic.w	r3, r3, #4
 8109db8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8109dba:	687b      	ldr	r3, [r7, #4]
 8109dbc:	4a1b      	ldr	r2, [pc, #108]	; (8109e2c <TIM_OC1_SetConfig+0x10c>)
 8109dbe:	4293      	cmp	r3, r2
 8109dc0:	d00f      	beq.n	8109de2 <TIM_OC1_SetConfig+0xc2>
 8109dc2:	687b      	ldr	r3, [r7, #4]
 8109dc4:	4a1a      	ldr	r2, [pc, #104]	; (8109e30 <TIM_OC1_SetConfig+0x110>)
 8109dc6:	4293      	cmp	r3, r2
 8109dc8:	d00b      	beq.n	8109de2 <TIM_OC1_SetConfig+0xc2>
 8109dca:	687b      	ldr	r3, [r7, #4]
 8109dcc:	4a19      	ldr	r2, [pc, #100]	; (8109e34 <TIM_OC1_SetConfig+0x114>)
 8109dce:	4293      	cmp	r3, r2
 8109dd0:	d007      	beq.n	8109de2 <TIM_OC1_SetConfig+0xc2>
 8109dd2:	687b      	ldr	r3, [r7, #4]
 8109dd4:	4a18      	ldr	r2, [pc, #96]	; (8109e38 <TIM_OC1_SetConfig+0x118>)
 8109dd6:	4293      	cmp	r3, r2
 8109dd8:	d003      	beq.n	8109de2 <TIM_OC1_SetConfig+0xc2>
 8109dda:	687b      	ldr	r3, [r7, #4]
 8109ddc:	4a17      	ldr	r2, [pc, #92]	; (8109e3c <TIM_OC1_SetConfig+0x11c>)
 8109dde:	4293      	cmp	r3, r2
 8109de0:	d111      	bne.n	8109e06 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8109de2:	693b      	ldr	r3, [r7, #16]
 8109de4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8109de8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8109dea:	693b      	ldr	r3, [r7, #16]
 8109dec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8109df0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8109df2:	683b      	ldr	r3, [r7, #0]
 8109df4:	695b      	ldr	r3, [r3, #20]
 8109df6:	693a      	ldr	r2, [r7, #16]
 8109df8:	4313      	orrs	r3, r2
 8109dfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8109dfc:	683b      	ldr	r3, [r7, #0]
 8109dfe:	699b      	ldr	r3, [r3, #24]
 8109e00:	693a      	ldr	r2, [r7, #16]
 8109e02:	4313      	orrs	r3, r2
 8109e04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8109e06:	687b      	ldr	r3, [r7, #4]
 8109e08:	693a      	ldr	r2, [r7, #16]
 8109e0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8109e0c:	687b      	ldr	r3, [r7, #4]
 8109e0e:	68fa      	ldr	r2, [r7, #12]
 8109e10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8109e12:	683b      	ldr	r3, [r7, #0]
 8109e14:	685a      	ldr	r2, [r3, #4]
 8109e16:	687b      	ldr	r3, [r7, #4]
 8109e18:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8109e1a:	687b      	ldr	r3, [r7, #4]
 8109e1c:	697a      	ldr	r2, [r7, #20]
 8109e1e:	621a      	str	r2, [r3, #32]
}
 8109e20:	bf00      	nop
 8109e22:	371c      	adds	r7, #28
 8109e24:	46bd      	mov	sp, r7
 8109e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109e2a:	4770      	bx	lr
 8109e2c:	40010000 	.word	0x40010000
 8109e30:	40010400 	.word	0x40010400
 8109e34:	40014000 	.word	0x40014000
 8109e38:	40014400 	.word	0x40014400
 8109e3c:	40014800 	.word	0x40014800

08109e40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8109e40:	b480      	push	{r7}
 8109e42:	b087      	sub	sp, #28
 8109e44:	af00      	add	r7, sp, #0
 8109e46:	6078      	str	r0, [r7, #4]
 8109e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8109e4a:	687b      	ldr	r3, [r7, #4]
 8109e4c:	6a1b      	ldr	r3, [r3, #32]
 8109e4e:	f023 0210 	bic.w	r2, r3, #16
 8109e52:	687b      	ldr	r3, [r7, #4]
 8109e54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8109e56:	687b      	ldr	r3, [r7, #4]
 8109e58:	6a1b      	ldr	r3, [r3, #32]
 8109e5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8109e5c:	687b      	ldr	r3, [r7, #4]
 8109e5e:	685b      	ldr	r3, [r3, #4]
 8109e60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8109e62:	687b      	ldr	r3, [r7, #4]
 8109e64:	699b      	ldr	r3, [r3, #24]
 8109e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8109e68:	68fb      	ldr	r3, [r7, #12]
 8109e6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8109e6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8109e72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8109e74:	68fb      	ldr	r3, [r7, #12]
 8109e76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8109e7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8109e7c:	683b      	ldr	r3, [r7, #0]
 8109e7e:	681b      	ldr	r3, [r3, #0]
 8109e80:	021b      	lsls	r3, r3, #8
 8109e82:	68fa      	ldr	r2, [r7, #12]
 8109e84:	4313      	orrs	r3, r2
 8109e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8109e88:	697b      	ldr	r3, [r7, #20]
 8109e8a:	f023 0320 	bic.w	r3, r3, #32
 8109e8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8109e90:	683b      	ldr	r3, [r7, #0]
 8109e92:	689b      	ldr	r3, [r3, #8]
 8109e94:	011b      	lsls	r3, r3, #4
 8109e96:	697a      	ldr	r2, [r7, #20]
 8109e98:	4313      	orrs	r3, r2
 8109e9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8109e9c:	687b      	ldr	r3, [r7, #4]
 8109e9e:	4a28      	ldr	r2, [pc, #160]	; (8109f40 <TIM_OC2_SetConfig+0x100>)
 8109ea0:	4293      	cmp	r3, r2
 8109ea2:	d003      	beq.n	8109eac <TIM_OC2_SetConfig+0x6c>
 8109ea4:	687b      	ldr	r3, [r7, #4]
 8109ea6:	4a27      	ldr	r2, [pc, #156]	; (8109f44 <TIM_OC2_SetConfig+0x104>)
 8109ea8:	4293      	cmp	r3, r2
 8109eaa:	d10d      	bne.n	8109ec8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8109eac:	697b      	ldr	r3, [r7, #20]
 8109eae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8109eb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8109eb4:	683b      	ldr	r3, [r7, #0]
 8109eb6:	68db      	ldr	r3, [r3, #12]
 8109eb8:	011b      	lsls	r3, r3, #4
 8109eba:	697a      	ldr	r2, [r7, #20]
 8109ebc:	4313      	orrs	r3, r2
 8109ebe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8109ec0:	697b      	ldr	r3, [r7, #20]
 8109ec2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8109ec6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8109ec8:	687b      	ldr	r3, [r7, #4]
 8109eca:	4a1d      	ldr	r2, [pc, #116]	; (8109f40 <TIM_OC2_SetConfig+0x100>)
 8109ecc:	4293      	cmp	r3, r2
 8109ece:	d00f      	beq.n	8109ef0 <TIM_OC2_SetConfig+0xb0>
 8109ed0:	687b      	ldr	r3, [r7, #4]
 8109ed2:	4a1c      	ldr	r2, [pc, #112]	; (8109f44 <TIM_OC2_SetConfig+0x104>)
 8109ed4:	4293      	cmp	r3, r2
 8109ed6:	d00b      	beq.n	8109ef0 <TIM_OC2_SetConfig+0xb0>
 8109ed8:	687b      	ldr	r3, [r7, #4]
 8109eda:	4a1b      	ldr	r2, [pc, #108]	; (8109f48 <TIM_OC2_SetConfig+0x108>)
 8109edc:	4293      	cmp	r3, r2
 8109ede:	d007      	beq.n	8109ef0 <TIM_OC2_SetConfig+0xb0>
 8109ee0:	687b      	ldr	r3, [r7, #4]
 8109ee2:	4a1a      	ldr	r2, [pc, #104]	; (8109f4c <TIM_OC2_SetConfig+0x10c>)
 8109ee4:	4293      	cmp	r3, r2
 8109ee6:	d003      	beq.n	8109ef0 <TIM_OC2_SetConfig+0xb0>
 8109ee8:	687b      	ldr	r3, [r7, #4]
 8109eea:	4a19      	ldr	r2, [pc, #100]	; (8109f50 <TIM_OC2_SetConfig+0x110>)
 8109eec:	4293      	cmp	r3, r2
 8109eee:	d113      	bne.n	8109f18 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8109ef0:	693b      	ldr	r3, [r7, #16]
 8109ef2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8109ef6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8109ef8:	693b      	ldr	r3, [r7, #16]
 8109efa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8109efe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8109f00:	683b      	ldr	r3, [r7, #0]
 8109f02:	695b      	ldr	r3, [r3, #20]
 8109f04:	009b      	lsls	r3, r3, #2
 8109f06:	693a      	ldr	r2, [r7, #16]
 8109f08:	4313      	orrs	r3, r2
 8109f0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8109f0c:	683b      	ldr	r3, [r7, #0]
 8109f0e:	699b      	ldr	r3, [r3, #24]
 8109f10:	009b      	lsls	r3, r3, #2
 8109f12:	693a      	ldr	r2, [r7, #16]
 8109f14:	4313      	orrs	r3, r2
 8109f16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8109f18:	687b      	ldr	r3, [r7, #4]
 8109f1a:	693a      	ldr	r2, [r7, #16]
 8109f1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8109f1e:	687b      	ldr	r3, [r7, #4]
 8109f20:	68fa      	ldr	r2, [r7, #12]
 8109f22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8109f24:	683b      	ldr	r3, [r7, #0]
 8109f26:	685a      	ldr	r2, [r3, #4]
 8109f28:	687b      	ldr	r3, [r7, #4]
 8109f2a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8109f2c:	687b      	ldr	r3, [r7, #4]
 8109f2e:	697a      	ldr	r2, [r7, #20]
 8109f30:	621a      	str	r2, [r3, #32]
}
 8109f32:	bf00      	nop
 8109f34:	371c      	adds	r7, #28
 8109f36:	46bd      	mov	sp, r7
 8109f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109f3c:	4770      	bx	lr
 8109f3e:	bf00      	nop
 8109f40:	40010000 	.word	0x40010000
 8109f44:	40010400 	.word	0x40010400
 8109f48:	40014000 	.word	0x40014000
 8109f4c:	40014400 	.word	0x40014400
 8109f50:	40014800 	.word	0x40014800

08109f54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8109f54:	b480      	push	{r7}
 8109f56:	b087      	sub	sp, #28
 8109f58:	af00      	add	r7, sp, #0
 8109f5a:	6078      	str	r0, [r7, #4]
 8109f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8109f5e:	687b      	ldr	r3, [r7, #4]
 8109f60:	6a1b      	ldr	r3, [r3, #32]
 8109f62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8109f66:	687b      	ldr	r3, [r7, #4]
 8109f68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8109f6a:	687b      	ldr	r3, [r7, #4]
 8109f6c:	6a1b      	ldr	r3, [r3, #32]
 8109f6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8109f70:	687b      	ldr	r3, [r7, #4]
 8109f72:	685b      	ldr	r3, [r3, #4]
 8109f74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8109f76:	687b      	ldr	r3, [r7, #4]
 8109f78:	69db      	ldr	r3, [r3, #28]
 8109f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8109f7c:	68fb      	ldr	r3, [r7, #12]
 8109f7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8109f82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8109f86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8109f88:	68fb      	ldr	r3, [r7, #12]
 8109f8a:	f023 0303 	bic.w	r3, r3, #3
 8109f8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8109f90:	683b      	ldr	r3, [r7, #0]
 8109f92:	681b      	ldr	r3, [r3, #0]
 8109f94:	68fa      	ldr	r2, [r7, #12]
 8109f96:	4313      	orrs	r3, r2
 8109f98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8109f9a:	697b      	ldr	r3, [r7, #20]
 8109f9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8109fa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8109fa2:	683b      	ldr	r3, [r7, #0]
 8109fa4:	689b      	ldr	r3, [r3, #8]
 8109fa6:	021b      	lsls	r3, r3, #8
 8109fa8:	697a      	ldr	r2, [r7, #20]
 8109faa:	4313      	orrs	r3, r2
 8109fac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8109fae:	687b      	ldr	r3, [r7, #4]
 8109fb0:	4a27      	ldr	r2, [pc, #156]	; (810a050 <TIM_OC3_SetConfig+0xfc>)
 8109fb2:	4293      	cmp	r3, r2
 8109fb4:	d003      	beq.n	8109fbe <TIM_OC3_SetConfig+0x6a>
 8109fb6:	687b      	ldr	r3, [r7, #4]
 8109fb8:	4a26      	ldr	r2, [pc, #152]	; (810a054 <TIM_OC3_SetConfig+0x100>)
 8109fba:	4293      	cmp	r3, r2
 8109fbc:	d10d      	bne.n	8109fda <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8109fbe:	697b      	ldr	r3, [r7, #20]
 8109fc0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8109fc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8109fc6:	683b      	ldr	r3, [r7, #0]
 8109fc8:	68db      	ldr	r3, [r3, #12]
 8109fca:	021b      	lsls	r3, r3, #8
 8109fcc:	697a      	ldr	r2, [r7, #20]
 8109fce:	4313      	orrs	r3, r2
 8109fd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8109fd2:	697b      	ldr	r3, [r7, #20]
 8109fd4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8109fd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8109fda:	687b      	ldr	r3, [r7, #4]
 8109fdc:	4a1c      	ldr	r2, [pc, #112]	; (810a050 <TIM_OC3_SetConfig+0xfc>)
 8109fde:	4293      	cmp	r3, r2
 8109fe0:	d00f      	beq.n	810a002 <TIM_OC3_SetConfig+0xae>
 8109fe2:	687b      	ldr	r3, [r7, #4]
 8109fe4:	4a1b      	ldr	r2, [pc, #108]	; (810a054 <TIM_OC3_SetConfig+0x100>)
 8109fe6:	4293      	cmp	r3, r2
 8109fe8:	d00b      	beq.n	810a002 <TIM_OC3_SetConfig+0xae>
 8109fea:	687b      	ldr	r3, [r7, #4]
 8109fec:	4a1a      	ldr	r2, [pc, #104]	; (810a058 <TIM_OC3_SetConfig+0x104>)
 8109fee:	4293      	cmp	r3, r2
 8109ff0:	d007      	beq.n	810a002 <TIM_OC3_SetConfig+0xae>
 8109ff2:	687b      	ldr	r3, [r7, #4]
 8109ff4:	4a19      	ldr	r2, [pc, #100]	; (810a05c <TIM_OC3_SetConfig+0x108>)
 8109ff6:	4293      	cmp	r3, r2
 8109ff8:	d003      	beq.n	810a002 <TIM_OC3_SetConfig+0xae>
 8109ffa:	687b      	ldr	r3, [r7, #4]
 8109ffc:	4a18      	ldr	r2, [pc, #96]	; (810a060 <TIM_OC3_SetConfig+0x10c>)
 8109ffe:	4293      	cmp	r3, r2
 810a000:	d113      	bne.n	810a02a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 810a002:	693b      	ldr	r3, [r7, #16]
 810a004:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810a008:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 810a00a:	693b      	ldr	r3, [r7, #16]
 810a00c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 810a010:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 810a012:	683b      	ldr	r3, [r7, #0]
 810a014:	695b      	ldr	r3, [r3, #20]
 810a016:	011b      	lsls	r3, r3, #4
 810a018:	693a      	ldr	r2, [r7, #16]
 810a01a:	4313      	orrs	r3, r2
 810a01c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 810a01e:	683b      	ldr	r3, [r7, #0]
 810a020:	699b      	ldr	r3, [r3, #24]
 810a022:	011b      	lsls	r3, r3, #4
 810a024:	693a      	ldr	r2, [r7, #16]
 810a026:	4313      	orrs	r3, r2
 810a028:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810a02a:	687b      	ldr	r3, [r7, #4]
 810a02c:	693a      	ldr	r2, [r7, #16]
 810a02e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 810a030:	687b      	ldr	r3, [r7, #4]
 810a032:	68fa      	ldr	r2, [r7, #12]
 810a034:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 810a036:	683b      	ldr	r3, [r7, #0]
 810a038:	685a      	ldr	r2, [r3, #4]
 810a03a:	687b      	ldr	r3, [r7, #4]
 810a03c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810a03e:	687b      	ldr	r3, [r7, #4]
 810a040:	697a      	ldr	r2, [r7, #20]
 810a042:	621a      	str	r2, [r3, #32]
}
 810a044:	bf00      	nop
 810a046:	371c      	adds	r7, #28
 810a048:	46bd      	mov	sp, r7
 810a04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a04e:	4770      	bx	lr
 810a050:	40010000 	.word	0x40010000
 810a054:	40010400 	.word	0x40010400
 810a058:	40014000 	.word	0x40014000
 810a05c:	40014400 	.word	0x40014400
 810a060:	40014800 	.word	0x40014800

0810a064 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 810a064:	b480      	push	{r7}
 810a066:	b087      	sub	sp, #28
 810a068:	af00      	add	r7, sp, #0
 810a06a:	6078      	str	r0, [r7, #4]
 810a06c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 810a06e:	687b      	ldr	r3, [r7, #4]
 810a070:	6a1b      	ldr	r3, [r3, #32]
 810a072:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 810a076:	687b      	ldr	r3, [r7, #4]
 810a078:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810a07a:	687b      	ldr	r3, [r7, #4]
 810a07c:	6a1b      	ldr	r3, [r3, #32]
 810a07e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810a080:	687b      	ldr	r3, [r7, #4]
 810a082:	685b      	ldr	r3, [r3, #4]
 810a084:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 810a086:	687b      	ldr	r3, [r7, #4]
 810a088:	69db      	ldr	r3, [r3, #28]
 810a08a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 810a08c:	68fb      	ldr	r3, [r7, #12]
 810a08e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 810a092:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 810a096:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 810a098:	68fb      	ldr	r3, [r7, #12]
 810a09a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810a09e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 810a0a0:	683b      	ldr	r3, [r7, #0]
 810a0a2:	681b      	ldr	r3, [r3, #0]
 810a0a4:	021b      	lsls	r3, r3, #8
 810a0a6:	68fa      	ldr	r2, [r7, #12]
 810a0a8:	4313      	orrs	r3, r2
 810a0aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 810a0ac:	693b      	ldr	r3, [r7, #16]
 810a0ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 810a0b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 810a0b4:	683b      	ldr	r3, [r7, #0]
 810a0b6:	689b      	ldr	r3, [r3, #8]
 810a0b8:	031b      	lsls	r3, r3, #12
 810a0ba:	693a      	ldr	r2, [r7, #16]
 810a0bc:	4313      	orrs	r3, r2
 810a0be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810a0c0:	687b      	ldr	r3, [r7, #4]
 810a0c2:	4a18      	ldr	r2, [pc, #96]	; (810a124 <TIM_OC4_SetConfig+0xc0>)
 810a0c4:	4293      	cmp	r3, r2
 810a0c6:	d00f      	beq.n	810a0e8 <TIM_OC4_SetConfig+0x84>
 810a0c8:	687b      	ldr	r3, [r7, #4]
 810a0ca:	4a17      	ldr	r2, [pc, #92]	; (810a128 <TIM_OC4_SetConfig+0xc4>)
 810a0cc:	4293      	cmp	r3, r2
 810a0ce:	d00b      	beq.n	810a0e8 <TIM_OC4_SetConfig+0x84>
 810a0d0:	687b      	ldr	r3, [r7, #4]
 810a0d2:	4a16      	ldr	r2, [pc, #88]	; (810a12c <TIM_OC4_SetConfig+0xc8>)
 810a0d4:	4293      	cmp	r3, r2
 810a0d6:	d007      	beq.n	810a0e8 <TIM_OC4_SetConfig+0x84>
 810a0d8:	687b      	ldr	r3, [r7, #4]
 810a0da:	4a15      	ldr	r2, [pc, #84]	; (810a130 <TIM_OC4_SetConfig+0xcc>)
 810a0dc:	4293      	cmp	r3, r2
 810a0de:	d003      	beq.n	810a0e8 <TIM_OC4_SetConfig+0x84>
 810a0e0:	687b      	ldr	r3, [r7, #4]
 810a0e2:	4a14      	ldr	r2, [pc, #80]	; (810a134 <TIM_OC4_SetConfig+0xd0>)
 810a0e4:	4293      	cmp	r3, r2
 810a0e6:	d109      	bne.n	810a0fc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 810a0e8:	697b      	ldr	r3, [r7, #20]
 810a0ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 810a0ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 810a0f0:	683b      	ldr	r3, [r7, #0]
 810a0f2:	695b      	ldr	r3, [r3, #20]
 810a0f4:	019b      	lsls	r3, r3, #6
 810a0f6:	697a      	ldr	r2, [r7, #20]
 810a0f8:	4313      	orrs	r3, r2
 810a0fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810a0fc:	687b      	ldr	r3, [r7, #4]
 810a0fe:	697a      	ldr	r2, [r7, #20]
 810a100:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 810a102:	687b      	ldr	r3, [r7, #4]
 810a104:	68fa      	ldr	r2, [r7, #12]
 810a106:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 810a108:	683b      	ldr	r3, [r7, #0]
 810a10a:	685a      	ldr	r2, [r3, #4]
 810a10c:	687b      	ldr	r3, [r7, #4]
 810a10e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810a110:	687b      	ldr	r3, [r7, #4]
 810a112:	693a      	ldr	r2, [r7, #16]
 810a114:	621a      	str	r2, [r3, #32]
}
 810a116:	bf00      	nop
 810a118:	371c      	adds	r7, #28
 810a11a:	46bd      	mov	sp, r7
 810a11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a120:	4770      	bx	lr
 810a122:	bf00      	nop
 810a124:	40010000 	.word	0x40010000
 810a128:	40010400 	.word	0x40010400
 810a12c:	40014000 	.word	0x40014000
 810a130:	40014400 	.word	0x40014400
 810a134:	40014800 	.word	0x40014800

0810a138 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 810a138:	b480      	push	{r7}
 810a13a:	b087      	sub	sp, #28
 810a13c:	af00      	add	r7, sp, #0
 810a13e:	6078      	str	r0, [r7, #4]
 810a140:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 810a142:	687b      	ldr	r3, [r7, #4]
 810a144:	6a1b      	ldr	r3, [r3, #32]
 810a146:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810a14a:	687b      	ldr	r3, [r7, #4]
 810a14c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810a14e:	687b      	ldr	r3, [r7, #4]
 810a150:	6a1b      	ldr	r3, [r3, #32]
 810a152:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810a154:	687b      	ldr	r3, [r7, #4]
 810a156:	685b      	ldr	r3, [r3, #4]
 810a158:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 810a15a:	687b      	ldr	r3, [r7, #4]
 810a15c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810a15e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 810a160:	68fb      	ldr	r3, [r7, #12]
 810a162:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810a166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 810a16a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 810a16c:	683b      	ldr	r3, [r7, #0]
 810a16e:	681b      	ldr	r3, [r3, #0]
 810a170:	68fa      	ldr	r2, [r7, #12]
 810a172:	4313      	orrs	r3, r2
 810a174:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 810a176:	693b      	ldr	r3, [r7, #16]
 810a178:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 810a17c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 810a17e:	683b      	ldr	r3, [r7, #0]
 810a180:	689b      	ldr	r3, [r3, #8]
 810a182:	041b      	lsls	r3, r3, #16
 810a184:	693a      	ldr	r2, [r7, #16]
 810a186:	4313      	orrs	r3, r2
 810a188:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810a18a:	687b      	ldr	r3, [r7, #4]
 810a18c:	4a17      	ldr	r2, [pc, #92]	; (810a1ec <TIM_OC5_SetConfig+0xb4>)
 810a18e:	4293      	cmp	r3, r2
 810a190:	d00f      	beq.n	810a1b2 <TIM_OC5_SetConfig+0x7a>
 810a192:	687b      	ldr	r3, [r7, #4]
 810a194:	4a16      	ldr	r2, [pc, #88]	; (810a1f0 <TIM_OC5_SetConfig+0xb8>)
 810a196:	4293      	cmp	r3, r2
 810a198:	d00b      	beq.n	810a1b2 <TIM_OC5_SetConfig+0x7a>
 810a19a:	687b      	ldr	r3, [r7, #4]
 810a19c:	4a15      	ldr	r2, [pc, #84]	; (810a1f4 <TIM_OC5_SetConfig+0xbc>)
 810a19e:	4293      	cmp	r3, r2
 810a1a0:	d007      	beq.n	810a1b2 <TIM_OC5_SetConfig+0x7a>
 810a1a2:	687b      	ldr	r3, [r7, #4]
 810a1a4:	4a14      	ldr	r2, [pc, #80]	; (810a1f8 <TIM_OC5_SetConfig+0xc0>)
 810a1a6:	4293      	cmp	r3, r2
 810a1a8:	d003      	beq.n	810a1b2 <TIM_OC5_SetConfig+0x7a>
 810a1aa:	687b      	ldr	r3, [r7, #4]
 810a1ac:	4a13      	ldr	r2, [pc, #76]	; (810a1fc <TIM_OC5_SetConfig+0xc4>)
 810a1ae:	4293      	cmp	r3, r2
 810a1b0:	d109      	bne.n	810a1c6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 810a1b2:	697b      	ldr	r3, [r7, #20]
 810a1b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810a1b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 810a1ba:	683b      	ldr	r3, [r7, #0]
 810a1bc:	695b      	ldr	r3, [r3, #20]
 810a1be:	021b      	lsls	r3, r3, #8
 810a1c0:	697a      	ldr	r2, [r7, #20]
 810a1c2:	4313      	orrs	r3, r2
 810a1c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810a1c6:	687b      	ldr	r3, [r7, #4]
 810a1c8:	697a      	ldr	r2, [r7, #20]
 810a1ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 810a1cc:	687b      	ldr	r3, [r7, #4]
 810a1ce:	68fa      	ldr	r2, [r7, #12]
 810a1d0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 810a1d2:	683b      	ldr	r3, [r7, #0]
 810a1d4:	685a      	ldr	r2, [r3, #4]
 810a1d6:	687b      	ldr	r3, [r7, #4]
 810a1d8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810a1da:	687b      	ldr	r3, [r7, #4]
 810a1dc:	693a      	ldr	r2, [r7, #16]
 810a1de:	621a      	str	r2, [r3, #32]
}
 810a1e0:	bf00      	nop
 810a1e2:	371c      	adds	r7, #28
 810a1e4:	46bd      	mov	sp, r7
 810a1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a1ea:	4770      	bx	lr
 810a1ec:	40010000 	.word	0x40010000
 810a1f0:	40010400 	.word	0x40010400
 810a1f4:	40014000 	.word	0x40014000
 810a1f8:	40014400 	.word	0x40014400
 810a1fc:	40014800 	.word	0x40014800

0810a200 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 810a200:	b480      	push	{r7}
 810a202:	b087      	sub	sp, #28
 810a204:	af00      	add	r7, sp, #0
 810a206:	6078      	str	r0, [r7, #4]
 810a208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 810a20a:	687b      	ldr	r3, [r7, #4]
 810a20c:	6a1b      	ldr	r3, [r3, #32]
 810a20e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 810a212:	687b      	ldr	r3, [r7, #4]
 810a214:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810a216:	687b      	ldr	r3, [r7, #4]
 810a218:	6a1b      	ldr	r3, [r3, #32]
 810a21a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810a21c:	687b      	ldr	r3, [r7, #4]
 810a21e:	685b      	ldr	r3, [r3, #4]
 810a220:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 810a222:	687b      	ldr	r3, [r7, #4]
 810a224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810a226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 810a228:	68fb      	ldr	r3, [r7, #12]
 810a22a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 810a22e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 810a232:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 810a234:	683b      	ldr	r3, [r7, #0]
 810a236:	681b      	ldr	r3, [r3, #0]
 810a238:	021b      	lsls	r3, r3, #8
 810a23a:	68fa      	ldr	r2, [r7, #12]
 810a23c:	4313      	orrs	r3, r2
 810a23e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 810a240:	693b      	ldr	r3, [r7, #16]
 810a242:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 810a246:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 810a248:	683b      	ldr	r3, [r7, #0]
 810a24a:	689b      	ldr	r3, [r3, #8]
 810a24c:	051b      	lsls	r3, r3, #20
 810a24e:	693a      	ldr	r2, [r7, #16]
 810a250:	4313      	orrs	r3, r2
 810a252:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810a254:	687b      	ldr	r3, [r7, #4]
 810a256:	4a18      	ldr	r2, [pc, #96]	; (810a2b8 <TIM_OC6_SetConfig+0xb8>)
 810a258:	4293      	cmp	r3, r2
 810a25a:	d00f      	beq.n	810a27c <TIM_OC6_SetConfig+0x7c>
 810a25c:	687b      	ldr	r3, [r7, #4]
 810a25e:	4a17      	ldr	r2, [pc, #92]	; (810a2bc <TIM_OC6_SetConfig+0xbc>)
 810a260:	4293      	cmp	r3, r2
 810a262:	d00b      	beq.n	810a27c <TIM_OC6_SetConfig+0x7c>
 810a264:	687b      	ldr	r3, [r7, #4]
 810a266:	4a16      	ldr	r2, [pc, #88]	; (810a2c0 <TIM_OC6_SetConfig+0xc0>)
 810a268:	4293      	cmp	r3, r2
 810a26a:	d007      	beq.n	810a27c <TIM_OC6_SetConfig+0x7c>
 810a26c:	687b      	ldr	r3, [r7, #4]
 810a26e:	4a15      	ldr	r2, [pc, #84]	; (810a2c4 <TIM_OC6_SetConfig+0xc4>)
 810a270:	4293      	cmp	r3, r2
 810a272:	d003      	beq.n	810a27c <TIM_OC6_SetConfig+0x7c>
 810a274:	687b      	ldr	r3, [r7, #4]
 810a276:	4a14      	ldr	r2, [pc, #80]	; (810a2c8 <TIM_OC6_SetConfig+0xc8>)
 810a278:	4293      	cmp	r3, r2
 810a27a:	d109      	bne.n	810a290 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 810a27c:	697b      	ldr	r3, [r7, #20]
 810a27e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 810a282:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 810a284:	683b      	ldr	r3, [r7, #0]
 810a286:	695b      	ldr	r3, [r3, #20]
 810a288:	029b      	lsls	r3, r3, #10
 810a28a:	697a      	ldr	r2, [r7, #20]
 810a28c:	4313      	orrs	r3, r2
 810a28e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810a290:	687b      	ldr	r3, [r7, #4]
 810a292:	697a      	ldr	r2, [r7, #20]
 810a294:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 810a296:	687b      	ldr	r3, [r7, #4]
 810a298:	68fa      	ldr	r2, [r7, #12]
 810a29a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 810a29c:	683b      	ldr	r3, [r7, #0]
 810a29e:	685a      	ldr	r2, [r3, #4]
 810a2a0:	687b      	ldr	r3, [r7, #4]
 810a2a2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810a2a4:	687b      	ldr	r3, [r7, #4]
 810a2a6:	693a      	ldr	r2, [r7, #16]
 810a2a8:	621a      	str	r2, [r3, #32]
}
 810a2aa:	bf00      	nop
 810a2ac:	371c      	adds	r7, #28
 810a2ae:	46bd      	mov	sp, r7
 810a2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a2b4:	4770      	bx	lr
 810a2b6:	bf00      	nop
 810a2b8:	40010000 	.word	0x40010000
 810a2bc:	40010400 	.word	0x40010400
 810a2c0:	40014000 	.word	0x40014000
 810a2c4:	40014400 	.word	0x40014400
 810a2c8:	40014800 	.word	0x40014800

0810a2cc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 810a2cc:	b480      	push	{r7}
 810a2ce:	b087      	sub	sp, #28
 810a2d0:	af00      	add	r7, sp, #0
 810a2d2:	60f8      	str	r0, [r7, #12]
 810a2d4:	60b9      	str	r1, [r7, #8]
 810a2d6:	607a      	str	r2, [r7, #4]
 810a2d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810a2da:	68fb      	ldr	r3, [r7, #12]
 810a2dc:	6a1b      	ldr	r3, [r3, #32]
 810a2de:	f023 0201 	bic.w	r2, r3, #1
 810a2e2:	68fb      	ldr	r3, [r7, #12]
 810a2e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810a2e6:	68fb      	ldr	r3, [r7, #12]
 810a2e8:	699b      	ldr	r3, [r3, #24]
 810a2ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 810a2ec:	68fb      	ldr	r3, [r7, #12]
 810a2ee:	6a1b      	ldr	r3, [r3, #32]
 810a2f0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 810a2f2:	68fb      	ldr	r3, [r7, #12]
 810a2f4:	4a28      	ldr	r2, [pc, #160]	; (810a398 <TIM_TI1_SetConfig+0xcc>)
 810a2f6:	4293      	cmp	r3, r2
 810a2f8:	d01b      	beq.n	810a332 <TIM_TI1_SetConfig+0x66>
 810a2fa:	68fb      	ldr	r3, [r7, #12]
 810a2fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810a300:	d017      	beq.n	810a332 <TIM_TI1_SetConfig+0x66>
 810a302:	68fb      	ldr	r3, [r7, #12]
 810a304:	4a25      	ldr	r2, [pc, #148]	; (810a39c <TIM_TI1_SetConfig+0xd0>)
 810a306:	4293      	cmp	r3, r2
 810a308:	d013      	beq.n	810a332 <TIM_TI1_SetConfig+0x66>
 810a30a:	68fb      	ldr	r3, [r7, #12]
 810a30c:	4a24      	ldr	r2, [pc, #144]	; (810a3a0 <TIM_TI1_SetConfig+0xd4>)
 810a30e:	4293      	cmp	r3, r2
 810a310:	d00f      	beq.n	810a332 <TIM_TI1_SetConfig+0x66>
 810a312:	68fb      	ldr	r3, [r7, #12]
 810a314:	4a23      	ldr	r2, [pc, #140]	; (810a3a4 <TIM_TI1_SetConfig+0xd8>)
 810a316:	4293      	cmp	r3, r2
 810a318:	d00b      	beq.n	810a332 <TIM_TI1_SetConfig+0x66>
 810a31a:	68fb      	ldr	r3, [r7, #12]
 810a31c:	4a22      	ldr	r2, [pc, #136]	; (810a3a8 <TIM_TI1_SetConfig+0xdc>)
 810a31e:	4293      	cmp	r3, r2
 810a320:	d007      	beq.n	810a332 <TIM_TI1_SetConfig+0x66>
 810a322:	68fb      	ldr	r3, [r7, #12]
 810a324:	4a21      	ldr	r2, [pc, #132]	; (810a3ac <TIM_TI1_SetConfig+0xe0>)
 810a326:	4293      	cmp	r3, r2
 810a328:	d003      	beq.n	810a332 <TIM_TI1_SetConfig+0x66>
 810a32a:	68fb      	ldr	r3, [r7, #12]
 810a32c:	4a20      	ldr	r2, [pc, #128]	; (810a3b0 <TIM_TI1_SetConfig+0xe4>)
 810a32e:	4293      	cmp	r3, r2
 810a330:	d101      	bne.n	810a336 <TIM_TI1_SetConfig+0x6a>
 810a332:	2301      	movs	r3, #1
 810a334:	e000      	b.n	810a338 <TIM_TI1_SetConfig+0x6c>
 810a336:	2300      	movs	r3, #0
 810a338:	2b00      	cmp	r3, #0
 810a33a:	d008      	beq.n	810a34e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 810a33c:	697b      	ldr	r3, [r7, #20]
 810a33e:	f023 0303 	bic.w	r3, r3, #3
 810a342:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 810a344:	697a      	ldr	r2, [r7, #20]
 810a346:	687b      	ldr	r3, [r7, #4]
 810a348:	4313      	orrs	r3, r2
 810a34a:	617b      	str	r3, [r7, #20]
 810a34c:	e003      	b.n	810a356 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 810a34e:	697b      	ldr	r3, [r7, #20]
 810a350:	f043 0301 	orr.w	r3, r3, #1
 810a354:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 810a356:	697b      	ldr	r3, [r7, #20]
 810a358:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 810a35c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 810a35e:	683b      	ldr	r3, [r7, #0]
 810a360:	011b      	lsls	r3, r3, #4
 810a362:	b2db      	uxtb	r3, r3
 810a364:	697a      	ldr	r2, [r7, #20]
 810a366:	4313      	orrs	r3, r2
 810a368:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 810a36a:	693b      	ldr	r3, [r7, #16]
 810a36c:	f023 030a 	bic.w	r3, r3, #10
 810a370:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 810a372:	68bb      	ldr	r3, [r7, #8]
 810a374:	f003 030a 	and.w	r3, r3, #10
 810a378:	693a      	ldr	r2, [r7, #16]
 810a37a:	4313      	orrs	r3, r2
 810a37c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 810a37e:	68fb      	ldr	r3, [r7, #12]
 810a380:	697a      	ldr	r2, [r7, #20]
 810a382:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810a384:	68fb      	ldr	r3, [r7, #12]
 810a386:	693a      	ldr	r2, [r7, #16]
 810a388:	621a      	str	r2, [r3, #32]
}
 810a38a:	bf00      	nop
 810a38c:	371c      	adds	r7, #28
 810a38e:	46bd      	mov	sp, r7
 810a390:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a394:	4770      	bx	lr
 810a396:	bf00      	nop
 810a398:	40010000 	.word	0x40010000
 810a39c:	40000400 	.word	0x40000400
 810a3a0:	40000800 	.word	0x40000800
 810a3a4:	40000c00 	.word	0x40000c00
 810a3a8:	40010400 	.word	0x40010400
 810a3ac:	40001800 	.word	0x40001800
 810a3b0:	40014000 	.word	0x40014000

0810a3b4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 810a3b4:	b480      	push	{r7}
 810a3b6:	b087      	sub	sp, #28
 810a3b8:	af00      	add	r7, sp, #0
 810a3ba:	60f8      	str	r0, [r7, #12]
 810a3bc:	60b9      	str	r1, [r7, #8]
 810a3be:	607a      	str	r2, [r7, #4]
 810a3c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810a3c2:	68fb      	ldr	r3, [r7, #12]
 810a3c4:	6a1b      	ldr	r3, [r3, #32]
 810a3c6:	f023 0210 	bic.w	r2, r3, #16
 810a3ca:	68fb      	ldr	r3, [r7, #12]
 810a3cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810a3ce:	68fb      	ldr	r3, [r7, #12]
 810a3d0:	699b      	ldr	r3, [r3, #24]
 810a3d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 810a3d4:	68fb      	ldr	r3, [r7, #12]
 810a3d6:	6a1b      	ldr	r3, [r3, #32]
 810a3d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 810a3da:	697b      	ldr	r3, [r7, #20]
 810a3dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810a3e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 810a3e2:	687b      	ldr	r3, [r7, #4]
 810a3e4:	021b      	lsls	r3, r3, #8
 810a3e6:	697a      	ldr	r2, [r7, #20]
 810a3e8:	4313      	orrs	r3, r2
 810a3ea:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 810a3ec:	697b      	ldr	r3, [r7, #20]
 810a3ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 810a3f2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 810a3f4:	683b      	ldr	r3, [r7, #0]
 810a3f6:	031b      	lsls	r3, r3, #12
 810a3f8:	b29b      	uxth	r3, r3
 810a3fa:	697a      	ldr	r2, [r7, #20]
 810a3fc:	4313      	orrs	r3, r2
 810a3fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 810a400:	693b      	ldr	r3, [r7, #16]
 810a402:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 810a406:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 810a408:	68bb      	ldr	r3, [r7, #8]
 810a40a:	011b      	lsls	r3, r3, #4
 810a40c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 810a410:	693a      	ldr	r2, [r7, #16]
 810a412:	4313      	orrs	r3, r2
 810a414:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 810a416:	68fb      	ldr	r3, [r7, #12]
 810a418:	697a      	ldr	r2, [r7, #20]
 810a41a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810a41c:	68fb      	ldr	r3, [r7, #12]
 810a41e:	693a      	ldr	r2, [r7, #16]
 810a420:	621a      	str	r2, [r3, #32]
}
 810a422:	bf00      	nop
 810a424:	371c      	adds	r7, #28
 810a426:	46bd      	mov	sp, r7
 810a428:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a42c:	4770      	bx	lr

0810a42e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 810a42e:	b480      	push	{r7}
 810a430:	b087      	sub	sp, #28
 810a432:	af00      	add	r7, sp, #0
 810a434:	60f8      	str	r0, [r7, #12]
 810a436:	60b9      	str	r1, [r7, #8]
 810a438:	607a      	str	r2, [r7, #4]
 810a43a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 810a43c:	68fb      	ldr	r3, [r7, #12]
 810a43e:	6a1b      	ldr	r3, [r3, #32]
 810a440:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 810a444:	68fb      	ldr	r3, [r7, #12]
 810a446:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 810a448:	68fb      	ldr	r3, [r7, #12]
 810a44a:	69db      	ldr	r3, [r3, #28]
 810a44c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 810a44e:	68fb      	ldr	r3, [r7, #12]
 810a450:	6a1b      	ldr	r3, [r3, #32]
 810a452:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 810a454:	697b      	ldr	r3, [r7, #20]
 810a456:	f023 0303 	bic.w	r3, r3, #3
 810a45a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 810a45c:	697a      	ldr	r2, [r7, #20]
 810a45e:	687b      	ldr	r3, [r7, #4]
 810a460:	4313      	orrs	r3, r2
 810a462:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 810a464:	697b      	ldr	r3, [r7, #20]
 810a466:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 810a46a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 810a46c:	683b      	ldr	r3, [r7, #0]
 810a46e:	011b      	lsls	r3, r3, #4
 810a470:	b2db      	uxtb	r3, r3
 810a472:	697a      	ldr	r2, [r7, #20]
 810a474:	4313      	orrs	r3, r2
 810a476:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 810a478:	693b      	ldr	r3, [r7, #16]
 810a47a:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 810a47e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 810a480:	68bb      	ldr	r3, [r7, #8]
 810a482:	021b      	lsls	r3, r3, #8
 810a484:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 810a488:	693a      	ldr	r2, [r7, #16]
 810a48a:	4313      	orrs	r3, r2
 810a48c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 810a48e:	68fb      	ldr	r3, [r7, #12]
 810a490:	697a      	ldr	r2, [r7, #20]
 810a492:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 810a494:	68fb      	ldr	r3, [r7, #12]
 810a496:	693a      	ldr	r2, [r7, #16]
 810a498:	621a      	str	r2, [r3, #32]
}
 810a49a:	bf00      	nop
 810a49c:	371c      	adds	r7, #28
 810a49e:	46bd      	mov	sp, r7
 810a4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a4a4:	4770      	bx	lr

0810a4a6 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 810a4a6:	b480      	push	{r7}
 810a4a8:	b087      	sub	sp, #28
 810a4aa:	af00      	add	r7, sp, #0
 810a4ac:	60f8      	str	r0, [r7, #12]
 810a4ae:	60b9      	str	r1, [r7, #8]
 810a4b0:	607a      	str	r2, [r7, #4]
 810a4b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 810a4b4:	68fb      	ldr	r3, [r7, #12]
 810a4b6:	6a1b      	ldr	r3, [r3, #32]
 810a4b8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 810a4bc:	68fb      	ldr	r3, [r7, #12]
 810a4be:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 810a4c0:	68fb      	ldr	r3, [r7, #12]
 810a4c2:	69db      	ldr	r3, [r3, #28]
 810a4c4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 810a4c6:	68fb      	ldr	r3, [r7, #12]
 810a4c8:	6a1b      	ldr	r3, [r3, #32]
 810a4ca:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 810a4cc:	697b      	ldr	r3, [r7, #20]
 810a4ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810a4d2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 810a4d4:	687b      	ldr	r3, [r7, #4]
 810a4d6:	021b      	lsls	r3, r3, #8
 810a4d8:	697a      	ldr	r2, [r7, #20]
 810a4da:	4313      	orrs	r3, r2
 810a4dc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 810a4de:	697b      	ldr	r3, [r7, #20]
 810a4e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 810a4e4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 810a4e6:	683b      	ldr	r3, [r7, #0]
 810a4e8:	031b      	lsls	r3, r3, #12
 810a4ea:	b29b      	uxth	r3, r3
 810a4ec:	697a      	ldr	r2, [r7, #20]
 810a4ee:	4313      	orrs	r3, r2
 810a4f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 810a4f2:	693b      	ldr	r3, [r7, #16]
 810a4f4:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 810a4f8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 810a4fa:	68bb      	ldr	r3, [r7, #8]
 810a4fc:	031b      	lsls	r3, r3, #12
 810a4fe:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 810a502:	693a      	ldr	r2, [r7, #16]
 810a504:	4313      	orrs	r3, r2
 810a506:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 810a508:	68fb      	ldr	r3, [r7, #12]
 810a50a:	697a      	ldr	r2, [r7, #20]
 810a50c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 810a50e:	68fb      	ldr	r3, [r7, #12]
 810a510:	693a      	ldr	r2, [r7, #16]
 810a512:	621a      	str	r2, [r3, #32]
}
 810a514:	bf00      	nop
 810a516:	371c      	adds	r7, #28
 810a518:	46bd      	mov	sp, r7
 810a51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a51e:	4770      	bx	lr

0810a520 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 810a520:	b480      	push	{r7}
 810a522:	b085      	sub	sp, #20
 810a524:	af00      	add	r7, sp, #0
 810a526:	6078      	str	r0, [r7, #4]
 810a528:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 810a52a:	687b      	ldr	r3, [r7, #4]
 810a52c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810a530:	2b01      	cmp	r3, #1
 810a532:	d101      	bne.n	810a538 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 810a534:	2302      	movs	r3, #2
 810a536:	e06d      	b.n	810a614 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 810a538:	687b      	ldr	r3, [r7, #4]
 810a53a:	2201      	movs	r2, #1
 810a53c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 810a540:	687b      	ldr	r3, [r7, #4]
 810a542:	2202      	movs	r2, #2
 810a544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 810a548:	687b      	ldr	r3, [r7, #4]
 810a54a:	681b      	ldr	r3, [r3, #0]
 810a54c:	685b      	ldr	r3, [r3, #4]
 810a54e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 810a550:	687b      	ldr	r3, [r7, #4]
 810a552:	681b      	ldr	r3, [r3, #0]
 810a554:	689b      	ldr	r3, [r3, #8]
 810a556:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 810a558:	687b      	ldr	r3, [r7, #4]
 810a55a:	681b      	ldr	r3, [r3, #0]
 810a55c:	4a30      	ldr	r2, [pc, #192]	; (810a620 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810a55e:	4293      	cmp	r3, r2
 810a560:	d004      	beq.n	810a56c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 810a562:	687b      	ldr	r3, [r7, #4]
 810a564:	681b      	ldr	r3, [r3, #0]
 810a566:	4a2f      	ldr	r2, [pc, #188]	; (810a624 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810a568:	4293      	cmp	r3, r2
 810a56a:	d108      	bne.n	810a57e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 810a56c:	68fb      	ldr	r3, [r7, #12]
 810a56e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 810a572:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 810a574:	683b      	ldr	r3, [r7, #0]
 810a576:	685b      	ldr	r3, [r3, #4]
 810a578:	68fa      	ldr	r2, [r7, #12]
 810a57a:	4313      	orrs	r3, r2
 810a57c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 810a57e:	68fb      	ldr	r3, [r7, #12]
 810a580:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 810a584:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 810a586:	683b      	ldr	r3, [r7, #0]
 810a588:	681b      	ldr	r3, [r3, #0]
 810a58a:	68fa      	ldr	r2, [r7, #12]
 810a58c:	4313      	orrs	r3, r2
 810a58e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 810a590:	687b      	ldr	r3, [r7, #4]
 810a592:	681b      	ldr	r3, [r3, #0]
 810a594:	68fa      	ldr	r2, [r7, #12]
 810a596:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810a598:	687b      	ldr	r3, [r7, #4]
 810a59a:	681b      	ldr	r3, [r3, #0]
 810a59c:	4a20      	ldr	r2, [pc, #128]	; (810a620 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810a59e:	4293      	cmp	r3, r2
 810a5a0:	d022      	beq.n	810a5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a5a2:	687b      	ldr	r3, [r7, #4]
 810a5a4:	681b      	ldr	r3, [r3, #0]
 810a5a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810a5aa:	d01d      	beq.n	810a5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a5ac:	687b      	ldr	r3, [r7, #4]
 810a5ae:	681b      	ldr	r3, [r3, #0]
 810a5b0:	4a1d      	ldr	r2, [pc, #116]	; (810a628 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 810a5b2:	4293      	cmp	r3, r2
 810a5b4:	d018      	beq.n	810a5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a5b6:	687b      	ldr	r3, [r7, #4]
 810a5b8:	681b      	ldr	r3, [r3, #0]
 810a5ba:	4a1c      	ldr	r2, [pc, #112]	; (810a62c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 810a5bc:	4293      	cmp	r3, r2
 810a5be:	d013      	beq.n	810a5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a5c0:	687b      	ldr	r3, [r7, #4]
 810a5c2:	681b      	ldr	r3, [r3, #0]
 810a5c4:	4a1a      	ldr	r2, [pc, #104]	; (810a630 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 810a5c6:	4293      	cmp	r3, r2
 810a5c8:	d00e      	beq.n	810a5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a5ca:	687b      	ldr	r3, [r7, #4]
 810a5cc:	681b      	ldr	r3, [r3, #0]
 810a5ce:	4a15      	ldr	r2, [pc, #84]	; (810a624 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810a5d0:	4293      	cmp	r3, r2
 810a5d2:	d009      	beq.n	810a5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a5d4:	687b      	ldr	r3, [r7, #4]
 810a5d6:	681b      	ldr	r3, [r3, #0]
 810a5d8:	4a16      	ldr	r2, [pc, #88]	; (810a634 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 810a5da:	4293      	cmp	r3, r2
 810a5dc:	d004      	beq.n	810a5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a5de:	687b      	ldr	r3, [r7, #4]
 810a5e0:	681b      	ldr	r3, [r3, #0]
 810a5e2:	4a15      	ldr	r2, [pc, #84]	; (810a638 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 810a5e4:	4293      	cmp	r3, r2
 810a5e6:	d10c      	bne.n	810a602 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 810a5e8:	68bb      	ldr	r3, [r7, #8]
 810a5ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 810a5ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 810a5f0:	683b      	ldr	r3, [r7, #0]
 810a5f2:	689b      	ldr	r3, [r3, #8]
 810a5f4:	68ba      	ldr	r2, [r7, #8]
 810a5f6:	4313      	orrs	r3, r2
 810a5f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 810a5fa:	687b      	ldr	r3, [r7, #4]
 810a5fc:	681b      	ldr	r3, [r3, #0]
 810a5fe:	68ba      	ldr	r2, [r7, #8]
 810a600:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 810a602:	687b      	ldr	r3, [r7, #4]
 810a604:	2201      	movs	r2, #1
 810a606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 810a60a:	687b      	ldr	r3, [r7, #4]
 810a60c:	2200      	movs	r2, #0
 810a60e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 810a612:	2300      	movs	r3, #0
}
 810a614:	4618      	mov	r0, r3
 810a616:	3714      	adds	r7, #20
 810a618:	46bd      	mov	sp, r7
 810a61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a61e:	4770      	bx	lr
 810a620:	40010000 	.word	0x40010000
 810a624:	40010400 	.word	0x40010400
 810a628:	40000400 	.word	0x40000400
 810a62c:	40000800 	.word	0x40000800
 810a630:	40000c00 	.word	0x40000c00
 810a634:	40001800 	.word	0x40001800
 810a638:	40014000 	.word	0x40014000

0810a63c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 810a63c:	b480      	push	{r7}
 810a63e:	b085      	sub	sp, #20
 810a640:	af00      	add	r7, sp, #0
 810a642:	6078      	str	r0, [r7, #4]
 810a644:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 810a646:	2300      	movs	r3, #0
 810a648:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 810a64a:	687b      	ldr	r3, [r7, #4]
 810a64c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810a650:	2b01      	cmp	r3, #1
 810a652:	d101      	bne.n	810a658 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 810a654:	2302      	movs	r3, #2
 810a656:	e065      	b.n	810a724 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 810a658:	687b      	ldr	r3, [r7, #4]
 810a65a:	2201      	movs	r2, #1
 810a65c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 810a660:	68fb      	ldr	r3, [r7, #12]
 810a662:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 810a666:	683b      	ldr	r3, [r7, #0]
 810a668:	68db      	ldr	r3, [r3, #12]
 810a66a:	4313      	orrs	r3, r2
 810a66c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 810a66e:	68fb      	ldr	r3, [r7, #12]
 810a670:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 810a674:	683b      	ldr	r3, [r7, #0]
 810a676:	689b      	ldr	r3, [r3, #8]
 810a678:	4313      	orrs	r3, r2
 810a67a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 810a67c:	68fb      	ldr	r3, [r7, #12]
 810a67e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 810a682:	683b      	ldr	r3, [r7, #0]
 810a684:	685b      	ldr	r3, [r3, #4]
 810a686:	4313      	orrs	r3, r2
 810a688:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 810a68a:	68fb      	ldr	r3, [r7, #12]
 810a68c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 810a690:	683b      	ldr	r3, [r7, #0]
 810a692:	681b      	ldr	r3, [r3, #0]
 810a694:	4313      	orrs	r3, r2
 810a696:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 810a698:	68fb      	ldr	r3, [r7, #12]
 810a69a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 810a69e:	683b      	ldr	r3, [r7, #0]
 810a6a0:	691b      	ldr	r3, [r3, #16]
 810a6a2:	4313      	orrs	r3, r2
 810a6a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 810a6a6:	68fb      	ldr	r3, [r7, #12]
 810a6a8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 810a6ac:	683b      	ldr	r3, [r7, #0]
 810a6ae:	695b      	ldr	r3, [r3, #20]
 810a6b0:	4313      	orrs	r3, r2
 810a6b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 810a6b4:	68fb      	ldr	r3, [r7, #12]
 810a6b6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 810a6ba:	683b      	ldr	r3, [r7, #0]
 810a6bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a6be:	4313      	orrs	r3, r2
 810a6c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 810a6c2:	68fb      	ldr	r3, [r7, #12]
 810a6c4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 810a6c8:	683b      	ldr	r3, [r7, #0]
 810a6ca:	699b      	ldr	r3, [r3, #24]
 810a6cc:	041b      	lsls	r3, r3, #16
 810a6ce:	4313      	orrs	r3, r2
 810a6d0:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 810a6d2:	687b      	ldr	r3, [r7, #4]
 810a6d4:	681b      	ldr	r3, [r3, #0]
 810a6d6:	4a16      	ldr	r2, [pc, #88]	; (810a730 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 810a6d8:	4293      	cmp	r3, r2
 810a6da:	d004      	beq.n	810a6e6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 810a6dc:	687b      	ldr	r3, [r7, #4]
 810a6de:	681b      	ldr	r3, [r3, #0]
 810a6e0:	4a14      	ldr	r2, [pc, #80]	; (810a734 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 810a6e2:	4293      	cmp	r3, r2
 810a6e4:	d115      	bne.n	810a712 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 810a6e6:	68fb      	ldr	r3, [r7, #12]
 810a6e8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 810a6ec:	683b      	ldr	r3, [r7, #0]
 810a6ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810a6f0:	051b      	lsls	r3, r3, #20
 810a6f2:	4313      	orrs	r3, r2
 810a6f4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 810a6f6:	68fb      	ldr	r3, [r7, #12]
 810a6f8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 810a6fc:	683b      	ldr	r3, [r7, #0]
 810a6fe:	69db      	ldr	r3, [r3, #28]
 810a700:	4313      	orrs	r3, r2
 810a702:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 810a704:	68fb      	ldr	r3, [r7, #12]
 810a706:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 810a70a:	683b      	ldr	r3, [r7, #0]
 810a70c:	6a1b      	ldr	r3, [r3, #32]
 810a70e:	4313      	orrs	r3, r2
 810a710:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 810a712:	687b      	ldr	r3, [r7, #4]
 810a714:	681b      	ldr	r3, [r3, #0]
 810a716:	68fa      	ldr	r2, [r7, #12]
 810a718:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 810a71a:	687b      	ldr	r3, [r7, #4]
 810a71c:	2200      	movs	r2, #0
 810a71e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 810a722:	2300      	movs	r3, #0
}
 810a724:	4618      	mov	r0, r3
 810a726:	3714      	adds	r7, #20
 810a728:	46bd      	mov	sp, r7
 810a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a72e:	4770      	bx	lr
 810a730:	40010000 	.word	0x40010000
 810a734:	40010400 	.word	0x40010400

0810a738 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 810a738:	b580      	push	{r7, lr}
 810a73a:	b082      	sub	sp, #8
 810a73c:	af00      	add	r7, sp, #0
 810a73e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 810a740:	687b      	ldr	r3, [r7, #4]
 810a742:	2b00      	cmp	r3, #0
 810a744:	d101      	bne.n	810a74a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 810a746:	2301      	movs	r3, #1
 810a748:	e042      	b.n	810a7d0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 810a74a:	687b      	ldr	r3, [r7, #4]
 810a74c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810a750:	2b00      	cmp	r3, #0
 810a752:	d106      	bne.n	810a762 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 810a754:	687b      	ldr	r3, [r7, #4]
 810a756:	2200      	movs	r2, #0
 810a758:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 810a75c:	6878      	ldr	r0, [r7, #4]
 810a75e:	f7f7 fc8f 	bl	8102080 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 810a762:	687b      	ldr	r3, [r7, #4]
 810a764:	2224      	movs	r2, #36	; 0x24
 810a766:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 810a76a:	687b      	ldr	r3, [r7, #4]
 810a76c:	681b      	ldr	r3, [r3, #0]
 810a76e:	681a      	ldr	r2, [r3, #0]
 810a770:	687b      	ldr	r3, [r7, #4]
 810a772:	681b      	ldr	r3, [r3, #0]
 810a774:	f022 0201 	bic.w	r2, r2, #1
 810a778:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 810a77a:	6878      	ldr	r0, [r7, #4]
 810a77c:	f000 f82c 	bl	810a7d8 <UART_SetConfig>
 810a780:	4603      	mov	r3, r0
 810a782:	2b01      	cmp	r3, #1
 810a784:	d101      	bne.n	810a78a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 810a786:	2301      	movs	r3, #1
 810a788:	e022      	b.n	810a7d0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 810a78a:	687b      	ldr	r3, [r7, #4]
 810a78c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a78e:	2b00      	cmp	r3, #0
 810a790:	d002      	beq.n	810a798 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 810a792:	6878      	ldr	r0, [r7, #4]
 810a794:	f000 fd80 	bl	810b298 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 810a798:	687b      	ldr	r3, [r7, #4]
 810a79a:	681b      	ldr	r3, [r3, #0]
 810a79c:	685a      	ldr	r2, [r3, #4]
 810a79e:	687b      	ldr	r3, [r7, #4]
 810a7a0:	681b      	ldr	r3, [r3, #0]
 810a7a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 810a7a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 810a7a8:	687b      	ldr	r3, [r7, #4]
 810a7aa:	681b      	ldr	r3, [r3, #0]
 810a7ac:	689a      	ldr	r2, [r3, #8]
 810a7ae:	687b      	ldr	r3, [r7, #4]
 810a7b0:	681b      	ldr	r3, [r3, #0]
 810a7b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 810a7b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 810a7b8:	687b      	ldr	r3, [r7, #4]
 810a7ba:	681b      	ldr	r3, [r3, #0]
 810a7bc:	681a      	ldr	r2, [r3, #0]
 810a7be:	687b      	ldr	r3, [r7, #4]
 810a7c0:	681b      	ldr	r3, [r3, #0]
 810a7c2:	f042 0201 	orr.w	r2, r2, #1
 810a7c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 810a7c8:	6878      	ldr	r0, [r7, #4]
 810a7ca:	f000 fe07 	bl	810b3dc <UART_CheckIdleState>
 810a7ce:	4603      	mov	r3, r0
}
 810a7d0:	4618      	mov	r0, r3
 810a7d2:	3708      	adds	r7, #8
 810a7d4:	46bd      	mov	sp, r7
 810a7d6:	bd80      	pop	{r7, pc}

0810a7d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 810a7d8:	b5b0      	push	{r4, r5, r7, lr}
 810a7da:	b08e      	sub	sp, #56	; 0x38
 810a7dc:	af00      	add	r7, sp, #0
 810a7de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 810a7e0:	2300      	movs	r3, #0
 810a7e2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 810a7e6:	687b      	ldr	r3, [r7, #4]
 810a7e8:	689a      	ldr	r2, [r3, #8]
 810a7ea:	687b      	ldr	r3, [r7, #4]
 810a7ec:	691b      	ldr	r3, [r3, #16]
 810a7ee:	431a      	orrs	r2, r3
 810a7f0:	687b      	ldr	r3, [r7, #4]
 810a7f2:	695b      	ldr	r3, [r3, #20]
 810a7f4:	431a      	orrs	r2, r3
 810a7f6:	687b      	ldr	r3, [r7, #4]
 810a7f8:	69db      	ldr	r3, [r3, #28]
 810a7fa:	4313      	orrs	r3, r2
 810a7fc:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 810a7fe:	687b      	ldr	r3, [r7, #4]
 810a800:	681b      	ldr	r3, [r3, #0]
 810a802:	681a      	ldr	r2, [r3, #0]
 810a804:	4bc0      	ldr	r3, [pc, #768]	; (810ab08 <UART_SetConfig+0x330>)
 810a806:	4013      	ands	r3, r2
 810a808:	687a      	ldr	r2, [r7, #4]
 810a80a:	6812      	ldr	r2, [r2, #0]
 810a80c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 810a80e:	430b      	orrs	r3, r1
 810a810:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 810a812:	687b      	ldr	r3, [r7, #4]
 810a814:	681b      	ldr	r3, [r3, #0]
 810a816:	685b      	ldr	r3, [r3, #4]
 810a818:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 810a81c:	687b      	ldr	r3, [r7, #4]
 810a81e:	68da      	ldr	r2, [r3, #12]
 810a820:	687b      	ldr	r3, [r7, #4]
 810a822:	681b      	ldr	r3, [r3, #0]
 810a824:	430a      	orrs	r2, r1
 810a826:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 810a828:	687b      	ldr	r3, [r7, #4]
 810a82a:	699b      	ldr	r3, [r3, #24]
 810a82c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 810a82e:	687b      	ldr	r3, [r7, #4]
 810a830:	681b      	ldr	r3, [r3, #0]
 810a832:	4ab6      	ldr	r2, [pc, #728]	; (810ab0c <UART_SetConfig+0x334>)
 810a834:	4293      	cmp	r3, r2
 810a836:	d004      	beq.n	810a842 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 810a838:	687b      	ldr	r3, [r7, #4]
 810a83a:	6a1b      	ldr	r3, [r3, #32]
 810a83c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810a83e:	4313      	orrs	r3, r2
 810a840:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 810a842:	687b      	ldr	r3, [r7, #4]
 810a844:	681b      	ldr	r3, [r3, #0]
 810a846:	689b      	ldr	r3, [r3, #8]
 810a848:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 810a84c:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 810a850:	687a      	ldr	r2, [r7, #4]
 810a852:	6812      	ldr	r2, [r2, #0]
 810a854:	6b79      	ldr	r1, [r7, #52]	; 0x34
 810a856:	430b      	orrs	r3, r1
 810a858:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 810a85a:	687b      	ldr	r3, [r7, #4]
 810a85c:	681b      	ldr	r3, [r3, #0]
 810a85e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a860:	f023 010f 	bic.w	r1, r3, #15
 810a864:	687b      	ldr	r3, [r7, #4]
 810a866:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 810a868:	687b      	ldr	r3, [r7, #4]
 810a86a:	681b      	ldr	r3, [r3, #0]
 810a86c:	430a      	orrs	r2, r1
 810a86e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 810a870:	687b      	ldr	r3, [r7, #4]
 810a872:	681b      	ldr	r3, [r3, #0]
 810a874:	4aa6      	ldr	r2, [pc, #664]	; (810ab10 <UART_SetConfig+0x338>)
 810a876:	4293      	cmp	r3, r2
 810a878:	d176      	bne.n	810a968 <UART_SetConfig+0x190>
 810a87a:	4ba6      	ldr	r3, [pc, #664]	; (810ab14 <UART_SetConfig+0x33c>)
 810a87c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810a87e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810a882:	2b28      	cmp	r3, #40	; 0x28
 810a884:	d86c      	bhi.n	810a960 <UART_SetConfig+0x188>
 810a886:	a201      	add	r2, pc, #4	; (adr r2, 810a88c <UART_SetConfig+0xb4>)
 810a888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a88c:	0810a931 	.word	0x0810a931
 810a890:	0810a961 	.word	0x0810a961
 810a894:	0810a961 	.word	0x0810a961
 810a898:	0810a961 	.word	0x0810a961
 810a89c:	0810a961 	.word	0x0810a961
 810a8a0:	0810a961 	.word	0x0810a961
 810a8a4:	0810a961 	.word	0x0810a961
 810a8a8:	0810a961 	.word	0x0810a961
 810a8ac:	0810a939 	.word	0x0810a939
 810a8b0:	0810a961 	.word	0x0810a961
 810a8b4:	0810a961 	.word	0x0810a961
 810a8b8:	0810a961 	.word	0x0810a961
 810a8bc:	0810a961 	.word	0x0810a961
 810a8c0:	0810a961 	.word	0x0810a961
 810a8c4:	0810a961 	.word	0x0810a961
 810a8c8:	0810a961 	.word	0x0810a961
 810a8cc:	0810a941 	.word	0x0810a941
 810a8d0:	0810a961 	.word	0x0810a961
 810a8d4:	0810a961 	.word	0x0810a961
 810a8d8:	0810a961 	.word	0x0810a961
 810a8dc:	0810a961 	.word	0x0810a961
 810a8e0:	0810a961 	.word	0x0810a961
 810a8e4:	0810a961 	.word	0x0810a961
 810a8e8:	0810a961 	.word	0x0810a961
 810a8ec:	0810a949 	.word	0x0810a949
 810a8f0:	0810a961 	.word	0x0810a961
 810a8f4:	0810a961 	.word	0x0810a961
 810a8f8:	0810a961 	.word	0x0810a961
 810a8fc:	0810a961 	.word	0x0810a961
 810a900:	0810a961 	.word	0x0810a961
 810a904:	0810a961 	.word	0x0810a961
 810a908:	0810a961 	.word	0x0810a961
 810a90c:	0810a951 	.word	0x0810a951
 810a910:	0810a961 	.word	0x0810a961
 810a914:	0810a961 	.word	0x0810a961
 810a918:	0810a961 	.word	0x0810a961
 810a91c:	0810a961 	.word	0x0810a961
 810a920:	0810a961 	.word	0x0810a961
 810a924:	0810a961 	.word	0x0810a961
 810a928:	0810a961 	.word	0x0810a961
 810a92c:	0810a959 	.word	0x0810a959
 810a930:	2301      	movs	r3, #1
 810a932:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a936:	e220      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a938:	2304      	movs	r3, #4
 810a93a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a93e:	e21c      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a940:	2308      	movs	r3, #8
 810a942:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a946:	e218      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a948:	2310      	movs	r3, #16
 810a94a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a94e:	e214      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a950:	2320      	movs	r3, #32
 810a952:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a956:	e210      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a958:	2340      	movs	r3, #64	; 0x40
 810a95a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a95e:	e20c      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a960:	2380      	movs	r3, #128	; 0x80
 810a962:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a966:	e208      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a968:	687b      	ldr	r3, [r7, #4]
 810a96a:	681b      	ldr	r3, [r3, #0]
 810a96c:	4a6a      	ldr	r2, [pc, #424]	; (810ab18 <UART_SetConfig+0x340>)
 810a96e:	4293      	cmp	r3, r2
 810a970:	d130      	bne.n	810a9d4 <UART_SetConfig+0x1fc>
 810a972:	4b68      	ldr	r3, [pc, #416]	; (810ab14 <UART_SetConfig+0x33c>)
 810a974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810a976:	f003 0307 	and.w	r3, r3, #7
 810a97a:	2b05      	cmp	r3, #5
 810a97c:	d826      	bhi.n	810a9cc <UART_SetConfig+0x1f4>
 810a97e:	a201      	add	r2, pc, #4	; (adr r2, 810a984 <UART_SetConfig+0x1ac>)
 810a980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a984:	0810a99d 	.word	0x0810a99d
 810a988:	0810a9a5 	.word	0x0810a9a5
 810a98c:	0810a9ad 	.word	0x0810a9ad
 810a990:	0810a9b5 	.word	0x0810a9b5
 810a994:	0810a9bd 	.word	0x0810a9bd
 810a998:	0810a9c5 	.word	0x0810a9c5
 810a99c:	2300      	movs	r3, #0
 810a99e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a9a2:	e1ea      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a9a4:	2304      	movs	r3, #4
 810a9a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a9aa:	e1e6      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a9ac:	2308      	movs	r3, #8
 810a9ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a9b2:	e1e2      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a9b4:	2310      	movs	r3, #16
 810a9b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a9ba:	e1de      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a9bc:	2320      	movs	r3, #32
 810a9be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a9c2:	e1da      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a9c4:	2340      	movs	r3, #64	; 0x40
 810a9c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a9ca:	e1d6      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a9cc:	2380      	movs	r3, #128	; 0x80
 810a9ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810a9d2:	e1d2      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810a9d4:	687b      	ldr	r3, [r7, #4]
 810a9d6:	681b      	ldr	r3, [r3, #0]
 810a9d8:	4a50      	ldr	r2, [pc, #320]	; (810ab1c <UART_SetConfig+0x344>)
 810a9da:	4293      	cmp	r3, r2
 810a9dc:	d130      	bne.n	810aa40 <UART_SetConfig+0x268>
 810a9de:	4b4d      	ldr	r3, [pc, #308]	; (810ab14 <UART_SetConfig+0x33c>)
 810a9e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810a9e2:	f003 0307 	and.w	r3, r3, #7
 810a9e6:	2b05      	cmp	r3, #5
 810a9e8:	d826      	bhi.n	810aa38 <UART_SetConfig+0x260>
 810a9ea:	a201      	add	r2, pc, #4	; (adr r2, 810a9f0 <UART_SetConfig+0x218>)
 810a9ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a9f0:	0810aa09 	.word	0x0810aa09
 810a9f4:	0810aa11 	.word	0x0810aa11
 810a9f8:	0810aa19 	.word	0x0810aa19
 810a9fc:	0810aa21 	.word	0x0810aa21
 810aa00:	0810aa29 	.word	0x0810aa29
 810aa04:	0810aa31 	.word	0x0810aa31
 810aa08:	2300      	movs	r3, #0
 810aa0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aa0e:	e1b4      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aa10:	2304      	movs	r3, #4
 810aa12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aa16:	e1b0      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aa18:	2308      	movs	r3, #8
 810aa1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aa1e:	e1ac      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aa20:	2310      	movs	r3, #16
 810aa22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aa26:	e1a8      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aa28:	2320      	movs	r3, #32
 810aa2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aa2e:	e1a4      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aa30:	2340      	movs	r3, #64	; 0x40
 810aa32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aa36:	e1a0      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aa38:	2380      	movs	r3, #128	; 0x80
 810aa3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aa3e:	e19c      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aa40:	687b      	ldr	r3, [r7, #4]
 810aa42:	681b      	ldr	r3, [r3, #0]
 810aa44:	4a36      	ldr	r2, [pc, #216]	; (810ab20 <UART_SetConfig+0x348>)
 810aa46:	4293      	cmp	r3, r2
 810aa48:	d130      	bne.n	810aaac <UART_SetConfig+0x2d4>
 810aa4a:	4b32      	ldr	r3, [pc, #200]	; (810ab14 <UART_SetConfig+0x33c>)
 810aa4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810aa4e:	f003 0307 	and.w	r3, r3, #7
 810aa52:	2b05      	cmp	r3, #5
 810aa54:	d826      	bhi.n	810aaa4 <UART_SetConfig+0x2cc>
 810aa56:	a201      	add	r2, pc, #4	; (adr r2, 810aa5c <UART_SetConfig+0x284>)
 810aa58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810aa5c:	0810aa75 	.word	0x0810aa75
 810aa60:	0810aa7d 	.word	0x0810aa7d
 810aa64:	0810aa85 	.word	0x0810aa85
 810aa68:	0810aa8d 	.word	0x0810aa8d
 810aa6c:	0810aa95 	.word	0x0810aa95
 810aa70:	0810aa9d 	.word	0x0810aa9d
 810aa74:	2300      	movs	r3, #0
 810aa76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aa7a:	e17e      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aa7c:	2304      	movs	r3, #4
 810aa7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aa82:	e17a      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aa84:	2308      	movs	r3, #8
 810aa86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aa8a:	e176      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aa8c:	2310      	movs	r3, #16
 810aa8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aa92:	e172      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aa94:	2320      	movs	r3, #32
 810aa96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aa9a:	e16e      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aa9c:	2340      	movs	r3, #64	; 0x40
 810aa9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aaa2:	e16a      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aaa4:	2380      	movs	r3, #128	; 0x80
 810aaa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aaaa:	e166      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aaac:	687b      	ldr	r3, [r7, #4]
 810aaae:	681b      	ldr	r3, [r3, #0]
 810aab0:	4a1c      	ldr	r2, [pc, #112]	; (810ab24 <UART_SetConfig+0x34c>)
 810aab2:	4293      	cmp	r3, r2
 810aab4:	d140      	bne.n	810ab38 <UART_SetConfig+0x360>
 810aab6:	4b17      	ldr	r3, [pc, #92]	; (810ab14 <UART_SetConfig+0x33c>)
 810aab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810aaba:	f003 0307 	and.w	r3, r3, #7
 810aabe:	2b05      	cmp	r3, #5
 810aac0:	d836      	bhi.n	810ab30 <UART_SetConfig+0x358>
 810aac2:	a201      	add	r2, pc, #4	; (adr r2, 810aac8 <UART_SetConfig+0x2f0>)
 810aac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810aac8:	0810aae1 	.word	0x0810aae1
 810aacc:	0810aae9 	.word	0x0810aae9
 810aad0:	0810aaf1 	.word	0x0810aaf1
 810aad4:	0810aaf9 	.word	0x0810aaf9
 810aad8:	0810ab01 	.word	0x0810ab01
 810aadc:	0810ab29 	.word	0x0810ab29
 810aae0:	2300      	movs	r3, #0
 810aae2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aae6:	e148      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aae8:	2304      	movs	r3, #4
 810aaea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aaee:	e144      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aaf0:	2308      	movs	r3, #8
 810aaf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aaf6:	e140      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810aaf8:	2310      	movs	r3, #16
 810aafa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810aafe:	e13c      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ab00:	2320      	movs	r3, #32
 810ab02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ab06:	e138      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ab08:	cfff69f3 	.word	0xcfff69f3
 810ab0c:	58000c00 	.word	0x58000c00
 810ab10:	40011000 	.word	0x40011000
 810ab14:	58024400 	.word	0x58024400
 810ab18:	40004400 	.word	0x40004400
 810ab1c:	40004800 	.word	0x40004800
 810ab20:	40004c00 	.word	0x40004c00
 810ab24:	40005000 	.word	0x40005000
 810ab28:	2340      	movs	r3, #64	; 0x40
 810ab2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ab2e:	e124      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ab30:	2380      	movs	r3, #128	; 0x80
 810ab32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ab36:	e120      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ab38:	687b      	ldr	r3, [r7, #4]
 810ab3a:	681b      	ldr	r3, [r3, #0]
 810ab3c:	4acc      	ldr	r2, [pc, #816]	; (810ae70 <UART_SetConfig+0x698>)
 810ab3e:	4293      	cmp	r3, r2
 810ab40:	d176      	bne.n	810ac30 <UART_SetConfig+0x458>
 810ab42:	4bcc      	ldr	r3, [pc, #816]	; (810ae74 <UART_SetConfig+0x69c>)
 810ab44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810ab46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810ab4a:	2b28      	cmp	r3, #40	; 0x28
 810ab4c:	d86c      	bhi.n	810ac28 <UART_SetConfig+0x450>
 810ab4e:	a201      	add	r2, pc, #4	; (adr r2, 810ab54 <UART_SetConfig+0x37c>)
 810ab50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810ab54:	0810abf9 	.word	0x0810abf9
 810ab58:	0810ac29 	.word	0x0810ac29
 810ab5c:	0810ac29 	.word	0x0810ac29
 810ab60:	0810ac29 	.word	0x0810ac29
 810ab64:	0810ac29 	.word	0x0810ac29
 810ab68:	0810ac29 	.word	0x0810ac29
 810ab6c:	0810ac29 	.word	0x0810ac29
 810ab70:	0810ac29 	.word	0x0810ac29
 810ab74:	0810ac01 	.word	0x0810ac01
 810ab78:	0810ac29 	.word	0x0810ac29
 810ab7c:	0810ac29 	.word	0x0810ac29
 810ab80:	0810ac29 	.word	0x0810ac29
 810ab84:	0810ac29 	.word	0x0810ac29
 810ab88:	0810ac29 	.word	0x0810ac29
 810ab8c:	0810ac29 	.word	0x0810ac29
 810ab90:	0810ac29 	.word	0x0810ac29
 810ab94:	0810ac09 	.word	0x0810ac09
 810ab98:	0810ac29 	.word	0x0810ac29
 810ab9c:	0810ac29 	.word	0x0810ac29
 810aba0:	0810ac29 	.word	0x0810ac29
 810aba4:	0810ac29 	.word	0x0810ac29
 810aba8:	0810ac29 	.word	0x0810ac29
 810abac:	0810ac29 	.word	0x0810ac29
 810abb0:	0810ac29 	.word	0x0810ac29
 810abb4:	0810ac11 	.word	0x0810ac11
 810abb8:	0810ac29 	.word	0x0810ac29
 810abbc:	0810ac29 	.word	0x0810ac29
 810abc0:	0810ac29 	.word	0x0810ac29
 810abc4:	0810ac29 	.word	0x0810ac29
 810abc8:	0810ac29 	.word	0x0810ac29
 810abcc:	0810ac29 	.word	0x0810ac29
 810abd0:	0810ac29 	.word	0x0810ac29
 810abd4:	0810ac19 	.word	0x0810ac19
 810abd8:	0810ac29 	.word	0x0810ac29
 810abdc:	0810ac29 	.word	0x0810ac29
 810abe0:	0810ac29 	.word	0x0810ac29
 810abe4:	0810ac29 	.word	0x0810ac29
 810abe8:	0810ac29 	.word	0x0810ac29
 810abec:	0810ac29 	.word	0x0810ac29
 810abf0:	0810ac29 	.word	0x0810ac29
 810abf4:	0810ac21 	.word	0x0810ac21
 810abf8:	2301      	movs	r3, #1
 810abfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810abfe:	e0bc      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac00:	2304      	movs	r3, #4
 810ac02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac06:	e0b8      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac08:	2308      	movs	r3, #8
 810ac0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac0e:	e0b4      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac10:	2310      	movs	r3, #16
 810ac12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac16:	e0b0      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac18:	2320      	movs	r3, #32
 810ac1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac1e:	e0ac      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac20:	2340      	movs	r3, #64	; 0x40
 810ac22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac26:	e0a8      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac28:	2380      	movs	r3, #128	; 0x80
 810ac2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac2e:	e0a4      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac30:	687b      	ldr	r3, [r7, #4]
 810ac32:	681b      	ldr	r3, [r3, #0]
 810ac34:	4a90      	ldr	r2, [pc, #576]	; (810ae78 <UART_SetConfig+0x6a0>)
 810ac36:	4293      	cmp	r3, r2
 810ac38:	d130      	bne.n	810ac9c <UART_SetConfig+0x4c4>
 810ac3a:	4b8e      	ldr	r3, [pc, #568]	; (810ae74 <UART_SetConfig+0x69c>)
 810ac3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810ac3e:	f003 0307 	and.w	r3, r3, #7
 810ac42:	2b05      	cmp	r3, #5
 810ac44:	d826      	bhi.n	810ac94 <UART_SetConfig+0x4bc>
 810ac46:	a201      	add	r2, pc, #4	; (adr r2, 810ac4c <UART_SetConfig+0x474>)
 810ac48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810ac4c:	0810ac65 	.word	0x0810ac65
 810ac50:	0810ac6d 	.word	0x0810ac6d
 810ac54:	0810ac75 	.word	0x0810ac75
 810ac58:	0810ac7d 	.word	0x0810ac7d
 810ac5c:	0810ac85 	.word	0x0810ac85
 810ac60:	0810ac8d 	.word	0x0810ac8d
 810ac64:	2300      	movs	r3, #0
 810ac66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac6a:	e086      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac6c:	2304      	movs	r3, #4
 810ac6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac72:	e082      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac74:	2308      	movs	r3, #8
 810ac76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac7a:	e07e      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac7c:	2310      	movs	r3, #16
 810ac7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac82:	e07a      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac84:	2320      	movs	r3, #32
 810ac86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac8a:	e076      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac8c:	2340      	movs	r3, #64	; 0x40
 810ac8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac92:	e072      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac94:	2380      	movs	r3, #128	; 0x80
 810ac96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ac9a:	e06e      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ac9c:	687b      	ldr	r3, [r7, #4]
 810ac9e:	681b      	ldr	r3, [r3, #0]
 810aca0:	4a76      	ldr	r2, [pc, #472]	; (810ae7c <UART_SetConfig+0x6a4>)
 810aca2:	4293      	cmp	r3, r2
 810aca4:	d130      	bne.n	810ad08 <UART_SetConfig+0x530>
 810aca6:	4b73      	ldr	r3, [pc, #460]	; (810ae74 <UART_SetConfig+0x69c>)
 810aca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810acaa:	f003 0307 	and.w	r3, r3, #7
 810acae:	2b05      	cmp	r3, #5
 810acb0:	d826      	bhi.n	810ad00 <UART_SetConfig+0x528>
 810acb2:	a201      	add	r2, pc, #4	; (adr r2, 810acb8 <UART_SetConfig+0x4e0>)
 810acb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810acb8:	0810acd1 	.word	0x0810acd1
 810acbc:	0810acd9 	.word	0x0810acd9
 810acc0:	0810ace1 	.word	0x0810ace1
 810acc4:	0810ace9 	.word	0x0810ace9
 810acc8:	0810acf1 	.word	0x0810acf1
 810accc:	0810acf9 	.word	0x0810acf9
 810acd0:	2300      	movs	r3, #0
 810acd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810acd6:	e050      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810acd8:	2304      	movs	r3, #4
 810acda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810acde:	e04c      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ace0:	2308      	movs	r3, #8
 810ace2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ace6:	e048      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ace8:	2310      	movs	r3, #16
 810acea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810acee:	e044      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810acf0:	2320      	movs	r3, #32
 810acf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810acf6:	e040      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810acf8:	2340      	movs	r3, #64	; 0x40
 810acfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810acfe:	e03c      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ad00:	2380      	movs	r3, #128	; 0x80
 810ad02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ad06:	e038      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ad08:	687b      	ldr	r3, [r7, #4]
 810ad0a:	681b      	ldr	r3, [r3, #0]
 810ad0c:	4a5c      	ldr	r2, [pc, #368]	; (810ae80 <UART_SetConfig+0x6a8>)
 810ad0e:	4293      	cmp	r3, r2
 810ad10:	d130      	bne.n	810ad74 <UART_SetConfig+0x59c>
 810ad12:	4b58      	ldr	r3, [pc, #352]	; (810ae74 <UART_SetConfig+0x69c>)
 810ad14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810ad16:	f003 0307 	and.w	r3, r3, #7
 810ad1a:	2b05      	cmp	r3, #5
 810ad1c:	d826      	bhi.n	810ad6c <UART_SetConfig+0x594>
 810ad1e:	a201      	add	r2, pc, #4	; (adr r2, 810ad24 <UART_SetConfig+0x54c>)
 810ad20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810ad24:	0810ad3d 	.word	0x0810ad3d
 810ad28:	0810ad45 	.word	0x0810ad45
 810ad2c:	0810ad4d 	.word	0x0810ad4d
 810ad30:	0810ad55 	.word	0x0810ad55
 810ad34:	0810ad5d 	.word	0x0810ad5d
 810ad38:	0810ad65 	.word	0x0810ad65
 810ad3c:	2302      	movs	r3, #2
 810ad3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ad42:	e01a      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ad44:	2304      	movs	r3, #4
 810ad46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ad4a:	e016      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ad4c:	2308      	movs	r3, #8
 810ad4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ad52:	e012      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ad54:	2310      	movs	r3, #16
 810ad56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ad5a:	e00e      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ad5c:	2320      	movs	r3, #32
 810ad5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ad62:	e00a      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ad64:	2340      	movs	r3, #64	; 0x40
 810ad66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ad6a:	e006      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ad6c:	2380      	movs	r3, #128	; 0x80
 810ad6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810ad72:	e002      	b.n	810ad7a <UART_SetConfig+0x5a2>
 810ad74:	2380      	movs	r3, #128	; 0x80
 810ad76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 810ad7a:	687b      	ldr	r3, [r7, #4]
 810ad7c:	681b      	ldr	r3, [r3, #0]
 810ad7e:	4a40      	ldr	r2, [pc, #256]	; (810ae80 <UART_SetConfig+0x6a8>)
 810ad80:	4293      	cmp	r3, r2
 810ad82:	f040 80ef 	bne.w	810af64 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810ad86:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 810ad8a:	2b20      	cmp	r3, #32
 810ad8c:	dc46      	bgt.n	810ae1c <UART_SetConfig+0x644>
 810ad8e:	2b02      	cmp	r3, #2
 810ad90:	f2c0 8081 	blt.w	810ae96 <UART_SetConfig+0x6be>
 810ad94:	3b02      	subs	r3, #2
 810ad96:	2b1e      	cmp	r3, #30
 810ad98:	d87d      	bhi.n	810ae96 <UART_SetConfig+0x6be>
 810ad9a:	a201      	add	r2, pc, #4	; (adr r2, 810ada0 <UART_SetConfig+0x5c8>)
 810ad9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810ada0:	0810ae23 	.word	0x0810ae23
 810ada4:	0810ae97 	.word	0x0810ae97
 810ada8:	0810ae2b 	.word	0x0810ae2b
 810adac:	0810ae97 	.word	0x0810ae97
 810adb0:	0810ae97 	.word	0x0810ae97
 810adb4:	0810ae97 	.word	0x0810ae97
 810adb8:	0810ae3b 	.word	0x0810ae3b
 810adbc:	0810ae97 	.word	0x0810ae97
 810adc0:	0810ae97 	.word	0x0810ae97
 810adc4:	0810ae97 	.word	0x0810ae97
 810adc8:	0810ae97 	.word	0x0810ae97
 810adcc:	0810ae97 	.word	0x0810ae97
 810add0:	0810ae97 	.word	0x0810ae97
 810add4:	0810ae97 	.word	0x0810ae97
 810add8:	0810ae4b 	.word	0x0810ae4b
 810addc:	0810ae97 	.word	0x0810ae97
 810ade0:	0810ae97 	.word	0x0810ae97
 810ade4:	0810ae97 	.word	0x0810ae97
 810ade8:	0810ae97 	.word	0x0810ae97
 810adec:	0810ae97 	.word	0x0810ae97
 810adf0:	0810ae97 	.word	0x0810ae97
 810adf4:	0810ae97 	.word	0x0810ae97
 810adf8:	0810ae97 	.word	0x0810ae97
 810adfc:	0810ae97 	.word	0x0810ae97
 810ae00:	0810ae97 	.word	0x0810ae97
 810ae04:	0810ae97 	.word	0x0810ae97
 810ae08:	0810ae97 	.word	0x0810ae97
 810ae0c:	0810ae97 	.word	0x0810ae97
 810ae10:	0810ae97 	.word	0x0810ae97
 810ae14:	0810ae97 	.word	0x0810ae97
 810ae18:	0810ae89 	.word	0x0810ae89
 810ae1c:	2b40      	cmp	r3, #64	; 0x40
 810ae1e:	d036      	beq.n	810ae8e <UART_SetConfig+0x6b6>
 810ae20:	e039      	b.n	810ae96 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 810ae22:	f7fc f84d 	bl	8106ec0 <HAL_RCCEx_GetD3PCLK1Freq>
 810ae26:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810ae28:	e03b      	b.n	810aea2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810ae2a:	f107 0314 	add.w	r3, r7, #20
 810ae2e:	4618      	mov	r0, r3
 810ae30:	f7fc f85c 	bl	8106eec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810ae34:	69bb      	ldr	r3, [r7, #24]
 810ae36:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810ae38:	e033      	b.n	810aea2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810ae3a:	f107 0308 	add.w	r3, r7, #8
 810ae3e:	4618      	mov	r0, r3
 810ae40:	f7fc f9a8 	bl	8107194 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810ae44:	68fb      	ldr	r3, [r7, #12]
 810ae46:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810ae48:	e02b      	b.n	810aea2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810ae4a:	4b0a      	ldr	r3, [pc, #40]	; (810ae74 <UART_SetConfig+0x69c>)
 810ae4c:	681b      	ldr	r3, [r3, #0]
 810ae4e:	f003 0320 	and.w	r3, r3, #32
 810ae52:	2b00      	cmp	r3, #0
 810ae54:	d009      	beq.n	810ae6a <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810ae56:	4b07      	ldr	r3, [pc, #28]	; (810ae74 <UART_SetConfig+0x69c>)
 810ae58:	681b      	ldr	r3, [r3, #0]
 810ae5a:	08db      	lsrs	r3, r3, #3
 810ae5c:	f003 0303 	and.w	r3, r3, #3
 810ae60:	4a08      	ldr	r2, [pc, #32]	; (810ae84 <UART_SetConfig+0x6ac>)
 810ae62:	fa22 f303 	lsr.w	r3, r2, r3
 810ae66:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810ae68:	e01b      	b.n	810aea2 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 810ae6a:	4b06      	ldr	r3, [pc, #24]	; (810ae84 <UART_SetConfig+0x6ac>)
 810ae6c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810ae6e:	e018      	b.n	810aea2 <UART_SetConfig+0x6ca>
 810ae70:	40011400 	.word	0x40011400
 810ae74:	58024400 	.word	0x58024400
 810ae78:	40007800 	.word	0x40007800
 810ae7c:	40007c00 	.word	0x40007c00
 810ae80:	58000c00 	.word	0x58000c00
 810ae84:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810ae88:	4bc4      	ldr	r3, [pc, #784]	; (810b19c <UART_SetConfig+0x9c4>)
 810ae8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810ae8c:	e009      	b.n	810aea2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810ae8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810ae92:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810ae94:	e005      	b.n	810aea2 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 810ae96:	2300      	movs	r3, #0
 810ae98:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 810ae9a:	2301      	movs	r3, #1
 810ae9c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 810aea0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 810aea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810aea4:	2b00      	cmp	r3, #0
 810aea6:	f000 81da 	beq.w	810b25e <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 810aeaa:	687b      	ldr	r3, [r7, #4]
 810aeac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810aeae:	4abc      	ldr	r2, [pc, #752]	; (810b1a0 <UART_SetConfig+0x9c8>)
 810aeb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810aeb4:	461a      	mov	r2, r3
 810aeb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810aeb8:	fbb3 f3f2 	udiv	r3, r3, r2
 810aebc:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810aebe:	687b      	ldr	r3, [r7, #4]
 810aec0:	685a      	ldr	r2, [r3, #4]
 810aec2:	4613      	mov	r3, r2
 810aec4:	005b      	lsls	r3, r3, #1
 810aec6:	4413      	add	r3, r2
 810aec8:	6a3a      	ldr	r2, [r7, #32]
 810aeca:	429a      	cmp	r2, r3
 810aecc:	d305      	bcc.n	810aeda <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 810aece:	687b      	ldr	r3, [r7, #4]
 810aed0:	685b      	ldr	r3, [r3, #4]
 810aed2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810aed4:	6a3a      	ldr	r2, [r7, #32]
 810aed6:	429a      	cmp	r2, r3
 810aed8:	d903      	bls.n	810aee2 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 810aeda:	2301      	movs	r3, #1
 810aedc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 810aee0:	e1bd      	b.n	810b25e <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810aee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810aee4:	4618      	mov	r0, r3
 810aee6:	f04f 0100 	mov.w	r1, #0
 810aeea:	687b      	ldr	r3, [r7, #4]
 810aeec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810aeee:	4aac      	ldr	r2, [pc, #688]	; (810b1a0 <UART_SetConfig+0x9c8>)
 810aef0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810aef4:	b29a      	uxth	r2, r3
 810aef6:	f04f 0300 	mov.w	r3, #0
 810aefa:	f7f5 f9ed 	bl	81002d8 <__aeabi_uldivmod>
 810aefe:	4602      	mov	r2, r0
 810af00:	460b      	mov	r3, r1
 810af02:	4610      	mov	r0, r2
 810af04:	4619      	mov	r1, r3
 810af06:	f04f 0200 	mov.w	r2, #0
 810af0a:	f04f 0300 	mov.w	r3, #0
 810af0e:	020b      	lsls	r3, r1, #8
 810af10:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 810af14:	0202      	lsls	r2, r0, #8
 810af16:	6879      	ldr	r1, [r7, #4]
 810af18:	6849      	ldr	r1, [r1, #4]
 810af1a:	0849      	lsrs	r1, r1, #1
 810af1c:	4608      	mov	r0, r1
 810af1e:	f04f 0100 	mov.w	r1, #0
 810af22:	1814      	adds	r4, r2, r0
 810af24:	eb43 0501 	adc.w	r5, r3, r1
 810af28:	687b      	ldr	r3, [r7, #4]
 810af2a:	685b      	ldr	r3, [r3, #4]
 810af2c:	461a      	mov	r2, r3
 810af2e:	f04f 0300 	mov.w	r3, #0
 810af32:	4620      	mov	r0, r4
 810af34:	4629      	mov	r1, r5
 810af36:	f7f5 f9cf 	bl	81002d8 <__aeabi_uldivmod>
 810af3a:	4602      	mov	r2, r0
 810af3c:	460b      	mov	r3, r1
 810af3e:	4613      	mov	r3, r2
 810af40:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 810af42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810af44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810af48:	d308      	bcc.n	810af5c <UART_SetConfig+0x784>
 810af4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810af4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810af50:	d204      	bcs.n	810af5c <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 810af52:	687b      	ldr	r3, [r7, #4]
 810af54:	681b      	ldr	r3, [r3, #0]
 810af56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810af58:	60da      	str	r2, [r3, #12]
 810af5a:	e180      	b.n	810b25e <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 810af5c:	2301      	movs	r3, #1
 810af5e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 810af62:	e17c      	b.n	810b25e <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810af64:	687b      	ldr	r3, [r7, #4]
 810af66:	69db      	ldr	r3, [r3, #28]
 810af68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810af6c:	f040 80be 	bne.w	810b0ec <UART_SetConfig+0x914>
  {
    switch (clocksource)
 810af70:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 810af74:	2b20      	cmp	r3, #32
 810af76:	dc49      	bgt.n	810b00c <UART_SetConfig+0x834>
 810af78:	2b00      	cmp	r3, #0
 810af7a:	db7c      	blt.n	810b076 <UART_SetConfig+0x89e>
 810af7c:	2b20      	cmp	r3, #32
 810af7e:	d87a      	bhi.n	810b076 <UART_SetConfig+0x89e>
 810af80:	a201      	add	r2, pc, #4	; (adr r2, 810af88 <UART_SetConfig+0x7b0>)
 810af82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810af86:	bf00      	nop
 810af88:	0810b013 	.word	0x0810b013
 810af8c:	0810b01b 	.word	0x0810b01b
 810af90:	0810b077 	.word	0x0810b077
 810af94:	0810b077 	.word	0x0810b077
 810af98:	0810b023 	.word	0x0810b023
 810af9c:	0810b077 	.word	0x0810b077
 810afa0:	0810b077 	.word	0x0810b077
 810afa4:	0810b077 	.word	0x0810b077
 810afa8:	0810b033 	.word	0x0810b033
 810afac:	0810b077 	.word	0x0810b077
 810afb0:	0810b077 	.word	0x0810b077
 810afb4:	0810b077 	.word	0x0810b077
 810afb8:	0810b077 	.word	0x0810b077
 810afbc:	0810b077 	.word	0x0810b077
 810afc0:	0810b077 	.word	0x0810b077
 810afc4:	0810b077 	.word	0x0810b077
 810afc8:	0810b043 	.word	0x0810b043
 810afcc:	0810b077 	.word	0x0810b077
 810afd0:	0810b077 	.word	0x0810b077
 810afd4:	0810b077 	.word	0x0810b077
 810afd8:	0810b077 	.word	0x0810b077
 810afdc:	0810b077 	.word	0x0810b077
 810afe0:	0810b077 	.word	0x0810b077
 810afe4:	0810b077 	.word	0x0810b077
 810afe8:	0810b077 	.word	0x0810b077
 810afec:	0810b077 	.word	0x0810b077
 810aff0:	0810b077 	.word	0x0810b077
 810aff4:	0810b077 	.word	0x0810b077
 810aff8:	0810b077 	.word	0x0810b077
 810affc:	0810b077 	.word	0x0810b077
 810b000:	0810b077 	.word	0x0810b077
 810b004:	0810b077 	.word	0x0810b077
 810b008:	0810b069 	.word	0x0810b069
 810b00c:	2b40      	cmp	r3, #64	; 0x40
 810b00e:	d02e      	beq.n	810b06e <UART_SetConfig+0x896>
 810b010:	e031      	b.n	810b076 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810b012:	f7fa fae7 	bl	81055e4 <HAL_RCC_GetPCLK1Freq>
 810b016:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810b018:	e033      	b.n	810b082 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810b01a:	f7fa faf9 	bl	8105610 <HAL_RCC_GetPCLK2Freq>
 810b01e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810b020:	e02f      	b.n	810b082 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810b022:	f107 0314 	add.w	r3, r7, #20
 810b026:	4618      	mov	r0, r3
 810b028:	f7fb ff60 	bl	8106eec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810b02c:	69bb      	ldr	r3, [r7, #24]
 810b02e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810b030:	e027      	b.n	810b082 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810b032:	f107 0308 	add.w	r3, r7, #8
 810b036:	4618      	mov	r0, r3
 810b038:	f7fc f8ac 	bl	8107194 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810b03c:	68fb      	ldr	r3, [r7, #12]
 810b03e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810b040:	e01f      	b.n	810b082 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810b042:	4b58      	ldr	r3, [pc, #352]	; (810b1a4 <UART_SetConfig+0x9cc>)
 810b044:	681b      	ldr	r3, [r3, #0]
 810b046:	f003 0320 	and.w	r3, r3, #32
 810b04a:	2b00      	cmp	r3, #0
 810b04c:	d009      	beq.n	810b062 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810b04e:	4b55      	ldr	r3, [pc, #340]	; (810b1a4 <UART_SetConfig+0x9cc>)
 810b050:	681b      	ldr	r3, [r3, #0]
 810b052:	08db      	lsrs	r3, r3, #3
 810b054:	f003 0303 	and.w	r3, r3, #3
 810b058:	4a53      	ldr	r2, [pc, #332]	; (810b1a8 <UART_SetConfig+0x9d0>)
 810b05a:	fa22 f303 	lsr.w	r3, r2, r3
 810b05e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810b060:	e00f      	b.n	810b082 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 810b062:	4b51      	ldr	r3, [pc, #324]	; (810b1a8 <UART_SetConfig+0x9d0>)
 810b064:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810b066:	e00c      	b.n	810b082 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810b068:	4b4c      	ldr	r3, [pc, #304]	; (810b19c <UART_SetConfig+0x9c4>)
 810b06a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810b06c:	e009      	b.n	810b082 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810b06e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810b072:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810b074:	e005      	b.n	810b082 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 810b076:	2300      	movs	r3, #0
 810b078:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 810b07a:	2301      	movs	r3, #1
 810b07c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 810b080:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 810b082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810b084:	2b00      	cmp	r3, #0
 810b086:	f000 80ea 	beq.w	810b25e <UART_SetConfig+0xa86>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810b08a:	687b      	ldr	r3, [r7, #4]
 810b08c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810b08e:	4a44      	ldr	r2, [pc, #272]	; (810b1a0 <UART_SetConfig+0x9c8>)
 810b090:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810b094:	461a      	mov	r2, r3
 810b096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810b098:	fbb3 f3f2 	udiv	r3, r3, r2
 810b09c:	005a      	lsls	r2, r3, #1
 810b09e:	687b      	ldr	r3, [r7, #4]
 810b0a0:	685b      	ldr	r3, [r3, #4]
 810b0a2:	085b      	lsrs	r3, r3, #1
 810b0a4:	441a      	add	r2, r3
 810b0a6:	687b      	ldr	r3, [r7, #4]
 810b0a8:	685b      	ldr	r3, [r3, #4]
 810b0aa:	fbb2 f3f3 	udiv	r3, r2, r3
 810b0ae:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810b0b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810b0b2:	2b0f      	cmp	r3, #15
 810b0b4:	d916      	bls.n	810b0e4 <UART_SetConfig+0x90c>
 810b0b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810b0b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810b0bc:	d212      	bcs.n	810b0e4 <UART_SetConfig+0x90c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 810b0be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810b0c0:	b29b      	uxth	r3, r3
 810b0c2:	f023 030f 	bic.w	r3, r3, #15
 810b0c6:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 810b0c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810b0ca:	085b      	lsrs	r3, r3, #1
 810b0cc:	b29b      	uxth	r3, r3
 810b0ce:	f003 0307 	and.w	r3, r3, #7
 810b0d2:	b29a      	uxth	r2, r3
 810b0d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 810b0d6:	4313      	orrs	r3, r2
 810b0d8:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 810b0da:	687b      	ldr	r3, [r7, #4]
 810b0dc:	681b      	ldr	r3, [r3, #0]
 810b0de:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 810b0e0:	60da      	str	r2, [r3, #12]
 810b0e2:	e0bc      	b.n	810b25e <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 810b0e4:	2301      	movs	r3, #1
 810b0e6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 810b0ea:	e0b8      	b.n	810b25e <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 810b0ec:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 810b0f0:	2b20      	cmp	r3, #32
 810b0f2:	dc4b      	bgt.n	810b18c <UART_SetConfig+0x9b4>
 810b0f4:	2b00      	cmp	r3, #0
 810b0f6:	f2c0 8087 	blt.w	810b208 <UART_SetConfig+0xa30>
 810b0fa:	2b20      	cmp	r3, #32
 810b0fc:	f200 8084 	bhi.w	810b208 <UART_SetConfig+0xa30>
 810b100:	a201      	add	r2, pc, #4	; (adr r2, 810b108 <UART_SetConfig+0x930>)
 810b102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810b106:	bf00      	nop
 810b108:	0810b193 	.word	0x0810b193
 810b10c:	0810b1ad 	.word	0x0810b1ad
 810b110:	0810b209 	.word	0x0810b209
 810b114:	0810b209 	.word	0x0810b209
 810b118:	0810b1b5 	.word	0x0810b1b5
 810b11c:	0810b209 	.word	0x0810b209
 810b120:	0810b209 	.word	0x0810b209
 810b124:	0810b209 	.word	0x0810b209
 810b128:	0810b1c5 	.word	0x0810b1c5
 810b12c:	0810b209 	.word	0x0810b209
 810b130:	0810b209 	.word	0x0810b209
 810b134:	0810b209 	.word	0x0810b209
 810b138:	0810b209 	.word	0x0810b209
 810b13c:	0810b209 	.word	0x0810b209
 810b140:	0810b209 	.word	0x0810b209
 810b144:	0810b209 	.word	0x0810b209
 810b148:	0810b1d5 	.word	0x0810b1d5
 810b14c:	0810b209 	.word	0x0810b209
 810b150:	0810b209 	.word	0x0810b209
 810b154:	0810b209 	.word	0x0810b209
 810b158:	0810b209 	.word	0x0810b209
 810b15c:	0810b209 	.word	0x0810b209
 810b160:	0810b209 	.word	0x0810b209
 810b164:	0810b209 	.word	0x0810b209
 810b168:	0810b209 	.word	0x0810b209
 810b16c:	0810b209 	.word	0x0810b209
 810b170:	0810b209 	.word	0x0810b209
 810b174:	0810b209 	.word	0x0810b209
 810b178:	0810b209 	.word	0x0810b209
 810b17c:	0810b209 	.word	0x0810b209
 810b180:	0810b209 	.word	0x0810b209
 810b184:	0810b209 	.word	0x0810b209
 810b188:	0810b1fb 	.word	0x0810b1fb
 810b18c:	2b40      	cmp	r3, #64	; 0x40
 810b18e:	d037      	beq.n	810b200 <UART_SetConfig+0xa28>
 810b190:	e03a      	b.n	810b208 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810b192:	f7fa fa27 	bl	81055e4 <HAL_RCC_GetPCLK1Freq>
 810b196:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810b198:	e03c      	b.n	810b214 <UART_SetConfig+0xa3c>
 810b19a:	bf00      	nop
 810b19c:	003d0900 	.word	0x003d0900
 810b1a0:	0810c9f8 	.word	0x0810c9f8
 810b1a4:	58024400 	.word	0x58024400
 810b1a8:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810b1ac:	f7fa fa30 	bl	8105610 <HAL_RCC_GetPCLK2Freq>
 810b1b0:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810b1b2:	e02f      	b.n	810b214 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810b1b4:	f107 0314 	add.w	r3, r7, #20
 810b1b8:	4618      	mov	r0, r3
 810b1ba:	f7fb fe97 	bl	8106eec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810b1be:	69bb      	ldr	r3, [r7, #24]
 810b1c0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810b1c2:	e027      	b.n	810b214 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810b1c4:	f107 0308 	add.w	r3, r7, #8
 810b1c8:	4618      	mov	r0, r3
 810b1ca:	f7fb ffe3 	bl	8107194 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810b1ce:	68fb      	ldr	r3, [r7, #12]
 810b1d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810b1d2:	e01f      	b.n	810b214 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810b1d4:	4b2c      	ldr	r3, [pc, #176]	; (810b288 <UART_SetConfig+0xab0>)
 810b1d6:	681b      	ldr	r3, [r3, #0]
 810b1d8:	f003 0320 	and.w	r3, r3, #32
 810b1dc:	2b00      	cmp	r3, #0
 810b1de:	d009      	beq.n	810b1f4 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810b1e0:	4b29      	ldr	r3, [pc, #164]	; (810b288 <UART_SetConfig+0xab0>)
 810b1e2:	681b      	ldr	r3, [r3, #0]
 810b1e4:	08db      	lsrs	r3, r3, #3
 810b1e6:	f003 0303 	and.w	r3, r3, #3
 810b1ea:	4a28      	ldr	r2, [pc, #160]	; (810b28c <UART_SetConfig+0xab4>)
 810b1ec:	fa22 f303 	lsr.w	r3, r2, r3
 810b1f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810b1f2:	e00f      	b.n	810b214 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 810b1f4:	4b25      	ldr	r3, [pc, #148]	; (810b28c <UART_SetConfig+0xab4>)
 810b1f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810b1f8:	e00c      	b.n	810b214 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810b1fa:	4b25      	ldr	r3, [pc, #148]	; (810b290 <UART_SetConfig+0xab8>)
 810b1fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810b1fe:	e009      	b.n	810b214 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810b200:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810b204:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810b206:	e005      	b.n	810b214 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 810b208:	2300      	movs	r3, #0
 810b20a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 810b20c:	2301      	movs	r3, #1
 810b20e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 810b212:	bf00      	nop
    }

    if (pclk != 0U)
 810b214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810b216:	2b00      	cmp	r3, #0
 810b218:	d021      	beq.n	810b25e <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810b21a:	687b      	ldr	r3, [r7, #4]
 810b21c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810b21e:	4a1d      	ldr	r2, [pc, #116]	; (810b294 <UART_SetConfig+0xabc>)
 810b220:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810b224:	461a      	mov	r2, r3
 810b226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810b228:	fbb3 f2f2 	udiv	r2, r3, r2
 810b22c:	687b      	ldr	r3, [r7, #4]
 810b22e:	685b      	ldr	r3, [r3, #4]
 810b230:	085b      	lsrs	r3, r3, #1
 810b232:	441a      	add	r2, r3
 810b234:	687b      	ldr	r3, [r7, #4]
 810b236:	685b      	ldr	r3, [r3, #4]
 810b238:	fbb2 f3f3 	udiv	r3, r2, r3
 810b23c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810b23e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810b240:	2b0f      	cmp	r3, #15
 810b242:	d909      	bls.n	810b258 <UART_SetConfig+0xa80>
 810b244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810b246:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810b24a:	d205      	bcs.n	810b258 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 810b24c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810b24e:	b29a      	uxth	r2, r3
 810b250:	687b      	ldr	r3, [r7, #4]
 810b252:	681b      	ldr	r3, [r3, #0]
 810b254:	60da      	str	r2, [r3, #12]
 810b256:	e002      	b.n	810b25e <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 810b258:	2301      	movs	r3, #1
 810b25a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 810b25e:	687b      	ldr	r3, [r7, #4]
 810b260:	2201      	movs	r2, #1
 810b262:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 810b266:	687b      	ldr	r3, [r7, #4]
 810b268:	2201      	movs	r2, #1
 810b26a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 810b26e:	687b      	ldr	r3, [r7, #4]
 810b270:	2200      	movs	r2, #0
 810b272:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 810b274:	687b      	ldr	r3, [r7, #4]
 810b276:	2200      	movs	r2, #0
 810b278:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 810b27a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 810b27e:	4618      	mov	r0, r3
 810b280:	3738      	adds	r7, #56	; 0x38
 810b282:	46bd      	mov	sp, r7
 810b284:	bdb0      	pop	{r4, r5, r7, pc}
 810b286:	bf00      	nop
 810b288:	58024400 	.word	0x58024400
 810b28c:	03d09000 	.word	0x03d09000
 810b290:	003d0900 	.word	0x003d0900
 810b294:	0810c9f8 	.word	0x0810c9f8

0810b298 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 810b298:	b480      	push	{r7}
 810b29a:	b083      	sub	sp, #12
 810b29c:	af00      	add	r7, sp, #0
 810b29e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 810b2a0:	687b      	ldr	r3, [r7, #4]
 810b2a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810b2a4:	f003 0301 	and.w	r3, r3, #1
 810b2a8:	2b00      	cmp	r3, #0
 810b2aa:	d00a      	beq.n	810b2c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 810b2ac:	687b      	ldr	r3, [r7, #4]
 810b2ae:	681b      	ldr	r3, [r3, #0]
 810b2b0:	685b      	ldr	r3, [r3, #4]
 810b2b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 810b2b6:	687b      	ldr	r3, [r7, #4]
 810b2b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b2ba:	687b      	ldr	r3, [r7, #4]
 810b2bc:	681b      	ldr	r3, [r3, #0]
 810b2be:	430a      	orrs	r2, r1
 810b2c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 810b2c2:	687b      	ldr	r3, [r7, #4]
 810b2c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810b2c6:	f003 0302 	and.w	r3, r3, #2
 810b2ca:	2b00      	cmp	r3, #0
 810b2cc:	d00a      	beq.n	810b2e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 810b2ce:	687b      	ldr	r3, [r7, #4]
 810b2d0:	681b      	ldr	r3, [r3, #0]
 810b2d2:	685b      	ldr	r3, [r3, #4]
 810b2d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 810b2d8:	687b      	ldr	r3, [r7, #4]
 810b2da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810b2dc:	687b      	ldr	r3, [r7, #4]
 810b2de:	681b      	ldr	r3, [r3, #0]
 810b2e0:	430a      	orrs	r2, r1
 810b2e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 810b2e4:	687b      	ldr	r3, [r7, #4]
 810b2e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810b2e8:	f003 0304 	and.w	r3, r3, #4
 810b2ec:	2b00      	cmp	r3, #0
 810b2ee:	d00a      	beq.n	810b306 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 810b2f0:	687b      	ldr	r3, [r7, #4]
 810b2f2:	681b      	ldr	r3, [r3, #0]
 810b2f4:	685b      	ldr	r3, [r3, #4]
 810b2f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 810b2fa:	687b      	ldr	r3, [r7, #4]
 810b2fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810b2fe:	687b      	ldr	r3, [r7, #4]
 810b300:	681b      	ldr	r3, [r3, #0]
 810b302:	430a      	orrs	r2, r1
 810b304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 810b306:	687b      	ldr	r3, [r7, #4]
 810b308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810b30a:	f003 0308 	and.w	r3, r3, #8
 810b30e:	2b00      	cmp	r3, #0
 810b310:	d00a      	beq.n	810b328 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 810b312:	687b      	ldr	r3, [r7, #4]
 810b314:	681b      	ldr	r3, [r3, #0]
 810b316:	685b      	ldr	r3, [r3, #4]
 810b318:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 810b31c:	687b      	ldr	r3, [r7, #4]
 810b31e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810b320:	687b      	ldr	r3, [r7, #4]
 810b322:	681b      	ldr	r3, [r3, #0]
 810b324:	430a      	orrs	r2, r1
 810b326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 810b328:	687b      	ldr	r3, [r7, #4]
 810b32a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810b32c:	f003 0310 	and.w	r3, r3, #16
 810b330:	2b00      	cmp	r3, #0
 810b332:	d00a      	beq.n	810b34a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 810b334:	687b      	ldr	r3, [r7, #4]
 810b336:	681b      	ldr	r3, [r3, #0]
 810b338:	689b      	ldr	r3, [r3, #8]
 810b33a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 810b33e:	687b      	ldr	r3, [r7, #4]
 810b340:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 810b342:	687b      	ldr	r3, [r7, #4]
 810b344:	681b      	ldr	r3, [r3, #0]
 810b346:	430a      	orrs	r2, r1
 810b348:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 810b34a:	687b      	ldr	r3, [r7, #4]
 810b34c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810b34e:	f003 0320 	and.w	r3, r3, #32
 810b352:	2b00      	cmp	r3, #0
 810b354:	d00a      	beq.n	810b36c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 810b356:	687b      	ldr	r3, [r7, #4]
 810b358:	681b      	ldr	r3, [r3, #0]
 810b35a:	689b      	ldr	r3, [r3, #8]
 810b35c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 810b360:	687b      	ldr	r3, [r7, #4]
 810b362:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 810b364:	687b      	ldr	r3, [r7, #4]
 810b366:	681b      	ldr	r3, [r3, #0]
 810b368:	430a      	orrs	r2, r1
 810b36a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 810b36c:	687b      	ldr	r3, [r7, #4]
 810b36e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810b370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810b374:	2b00      	cmp	r3, #0
 810b376:	d01a      	beq.n	810b3ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 810b378:	687b      	ldr	r3, [r7, #4]
 810b37a:	681b      	ldr	r3, [r3, #0]
 810b37c:	685b      	ldr	r3, [r3, #4]
 810b37e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 810b382:	687b      	ldr	r3, [r7, #4]
 810b384:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810b386:	687b      	ldr	r3, [r7, #4]
 810b388:	681b      	ldr	r3, [r3, #0]
 810b38a:	430a      	orrs	r2, r1
 810b38c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810b38e:	687b      	ldr	r3, [r7, #4]
 810b390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810b392:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810b396:	d10a      	bne.n	810b3ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 810b398:	687b      	ldr	r3, [r7, #4]
 810b39a:	681b      	ldr	r3, [r3, #0]
 810b39c:	685b      	ldr	r3, [r3, #4]
 810b39e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 810b3a2:	687b      	ldr	r3, [r7, #4]
 810b3a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 810b3a6:	687b      	ldr	r3, [r7, #4]
 810b3a8:	681b      	ldr	r3, [r3, #0]
 810b3aa:	430a      	orrs	r2, r1
 810b3ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810b3ae:	687b      	ldr	r3, [r7, #4]
 810b3b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810b3b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810b3b6:	2b00      	cmp	r3, #0
 810b3b8:	d00a      	beq.n	810b3d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 810b3ba:	687b      	ldr	r3, [r7, #4]
 810b3bc:	681b      	ldr	r3, [r3, #0]
 810b3be:	685b      	ldr	r3, [r3, #4]
 810b3c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 810b3c4:	687b      	ldr	r3, [r7, #4]
 810b3c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 810b3c8:	687b      	ldr	r3, [r7, #4]
 810b3ca:	681b      	ldr	r3, [r3, #0]
 810b3cc:	430a      	orrs	r2, r1
 810b3ce:	605a      	str	r2, [r3, #4]
  }
}
 810b3d0:	bf00      	nop
 810b3d2:	370c      	adds	r7, #12
 810b3d4:	46bd      	mov	sp, r7
 810b3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b3da:	4770      	bx	lr

0810b3dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 810b3dc:	b580      	push	{r7, lr}
 810b3de:	b086      	sub	sp, #24
 810b3e0:	af02      	add	r7, sp, #8
 810b3e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 810b3e4:	687b      	ldr	r3, [r7, #4]
 810b3e6:	2200      	movs	r2, #0
 810b3e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 810b3ec:	f7f7 fa52 	bl	8102894 <HAL_GetTick>
 810b3f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810b3f2:	687b      	ldr	r3, [r7, #4]
 810b3f4:	681b      	ldr	r3, [r3, #0]
 810b3f6:	681b      	ldr	r3, [r3, #0]
 810b3f8:	f003 0308 	and.w	r3, r3, #8
 810b3fc:	2b08      	cmp	r3, #8
 810b3fe:	d10e      	bne.n	810b41e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810b400:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810b404:	9300      	str	r3, [sp, #0]
 810b406:	68fb      	ldr	r3, [r7, #12]
 810b408:	2200      	movs	r2, #0
 810b40a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810b40e:	6878      	ldr	r0, [r7, #4]
 810b410:	f000 f82f 	bl	810b472 <UART_WaitOnFlagUntilTimeout>
 810b414:	4603      	mov	r3, r0
 810b416:	2b00      	cmp	r3, #0
 810b418:	d001      	beq.n	810b41e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 810b41a:	2303      	movs	r3, #3
 810b41c:	e025      	b.n	810b46a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810b41e:	687b      	ldr	r3, [r7, #4]
 810b420:	681b      	ldr	r3, [r3, #0]
 810b422:	681b      	ldr	r3, [r3, #0]
 810b424:	f003 0304 	and.w	r3, r3, #4
 810b428:	2b04      	cmp	r3, #4
 810b42a:	d10e      	bne.n	810b44a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810b42c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810b430:	9300      	str	r3, [sp, #0]
 810b432:	68fb      	ldr	r3, [r7, #12]
 810b434:	2200      	movs	r2, #0
 810b436:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 810b43a:	6878      	ldr	r0, [r7, #4]
 810b43c:	f000 f819 	bl	810b472 <UART_WaitOnFlagUntilTimeout>
 810b440:	4603      	mov	r3, r0
 810b442:	2b00      	cmp	r3, #0
 810b444:	d001      	beq.n	810b44a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 810b446:	2303      	movs	r3, #3
 810b448:	e00f      	b.n	810b46a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 810b44a:	687b      	ldr	r3, [r7, #4]
 810b44c:	2220      	movs	r2, #32
 810b44e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 810b452:	687b      	ldr	r3, [r7, #4]
 810b454:	2220      	movs	r2, #32
 810b456:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810b45a:	687b      	ldr	r3, [r7, #4]
 810b45c:	2200      	movs	r2, #0
 810b45e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 810b460:	687b      	ldr	r3, [r7, #4]
 810b462:	2200      	movs	r2, #0
 810b464:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810b468:	2300      	movs	r3, #0
}
 810b46a:	4618      	mov	r0, r3
 810b46c:	3710      	adds	r7, #16
 810b46e:	46bd      	mov	sp, r7
 810b470:	bd80      	pop	{r7, pc}

0810b472 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810b472:	b580      	push	{r7, lr}
 810b474:	b09c      	sub	sp, #112	; 0x70
 810b476:	af00      	add	r7, sp, #0
 810b478:	60f8      	str	r0, [r7, #12]
 810b47a:	60b9      	str	r1, [r7, #8]
 810b47c:	603b      	str	r3, [r7, #0]
 810b47e:	4613      	mov	r3, r2
 810b480:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810b482:	e0a9      	b.n	810b5d8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810b484:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 810b486:	f1b3 3fff 	cmp.w	r3, #4294967295
 810b48a:	f000 80a5 	beq.w	810b5d8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810b48e:	f7f7 fa01 	bl	8102894 <HAL_GetTick>
 810b492:	4602      	mov	r2, r0
 810b494:	683b      	ldr	r3, [r7, #0]
 810b496:	1ad3      	subs	r3, r2, r3
 810b498:	6fba      	ldr	r2, [r7, #120]	; 0x78
 810b49a:	429a      	cmp	r2, r3
 810b49c:	d302      	bcc.n	810b4a4 <UART_WaitOnFlagUntilTimeout+0x32>
 810b49e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 810b4a0:	2b00      	cmp	r3, #0
 810b4a2:	d140      	bne.n	810b526 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 810b4a4:	68fb      	ldr	r3, [r7, #12]
 810b4a6:	681b      	ldr	r3, [r3, #0]
 810b4a8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810b4aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 810b4ac:	e853 3f00 	ldrex	r3, [r3]
 810b4b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 810b4b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810b4b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 810b4b8:	667b      	str	r3, [r7, #100]	; 0x64
 810b4ba:	68fb      	ldr	r3, [r7, #12]
 810b4bc:	681b      	ldr	r3, [r3, #0]
 810b4be:	461a      	mov	r2, r3
 810b4c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 810b4c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 810b4c4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810b4c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 810b4c8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 810b4ca:	e841 2300 	strex	r3, r2, [r1]
 810b4ce:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 810b4d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 810b4d2:	2b00      	cmp	r3, #0
 810b4d4:	d1e6      	bne.n	810b4a4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810b4d6:	68fb      	ldr	r3, [r7, #12]
 810b4d8:	681b      	ldr	r3, [r3, #0]
 810b4da:	3308      	adds	r3, #8
 810b4dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810b4de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810b4e0:	e853 3f00 	ldrex	r3, [r3]
 810b4e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 810b4e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810b4e8:	f023 0301 	bic.w	r3, r3, #1
 810b4ec:	663b      	str	r3, [r7, #96]	; 0x60
 810b4ee:	68fb      	ldr	r3, [r7, #12]
 810b4f0:	681b      	ldr	r3, [r3, #0]
 810b4f2:	3308      	adds	r3, #8
 810b4f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 810b4f6:	64ba      	str	r2, [r7, #72]	; 0x48
 810b4f8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810b4fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 810b4fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810b4fe:	e841 2300 	strex	r3, r2, [r1]
 810b502:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 810b504:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 810b506:	2b00      	cmp	r3, #0
 810b508:	d1e5      	bne.n	810b4d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 810b50a:	68fb      	ldr	r3, [r7, #12]
 810b50c:	2220      	movs	r2, #32
 810b50e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 810b512:	68fb      	ldr	r3, [r7, #12]
 810b514:	2220      	movs	r2, #32
 810b516:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 810b51a:	68fb      	ldr	r3, [r7, #12]
 810b51c:	2200      	movs	r2, #0
 810b51e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 810b522:	2303      	movs	r3, #3
 810b524:	e069      	b.n	810b5fa <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 810b526:	68fb      	ldr	r3, [r7, #12]
 810b528:	681b      	ldr	r3, [r3, #0]
 810b52a:	681b      	ldr	r3, [r3, #0]
 810b52c:	f003 0304 	and.w	r3, r3, #4
 810b530:	2b00      	cmp	r3, #0
 810b532:	d051      	beq.n	810b5d8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810b534:	68fb      	ldr	r3, [r7, #12]
 810b536:	681b      	ldr	r3, [r3, #0]
 810b538:	69db      	ldr	r3, [r3, #28]
 810b53a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810b53e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810b542:	d149      	bne.n	810b5d8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810b544:	68fb      	ldr	r3, [r7, #12]
 810b546:	681b      	ldr	r3, [r3, #0]
 810b548:	f44f 6200 	mov.w	r2, #2048	; 0x800
 810b54c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 810b54e:	68fb      	ldr	r3, [r7, #12]
 810b550:	681b      	ldr	r3, [r3, #0]
 810b552:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810b554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810b556:	e853 3f00 	ldrex	r3, [r3]
 810b55a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 810b55c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810b55e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 810b562:	66fb      	str	r3, [r7, #108]	; 0x6c
 810b564:	68fb      	ldr	r3, [r7, #12]
 810b566:	681b      	ldr	r3, [r3, #0]
 810b568:	461a      	mov	r2, r3
 810b56a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810b56c:	637b      	str	r3, [r7, #52]	; 0x34
 810b56e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810b570:	6b39      	ldr	r1, [r7, #48]	; 0x30
 810b572:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810b574:	e841 2300 	strex	r3, r2, [r1]
 810b578:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 810b57a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810b57c:	2b00      	cmp	r3, #0
 810b57e:	d1e6      	bne.n	810b54e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810b580:	68fb      	ldr	r3, [r7, #12]
 810b582:	681b      	ldr	r3, [r3, #0]
 810b584:	3308      	adds	r3, #8
 810b586:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810b588:	697b      	ldr	r3, [r7, #20]
 810b58a:	e853 3f00 	ldrex	r3, [r3]
 810b58e:	613b      	str	r3, [r7, #16]
   return(result);
 810b590:	693b      	ldr	r3, [r7, #16]
 810b592:	f023 0301 	bic.w	r3, r3, #1
 810b596:	66bb      	str	r3, [r7, #104]	; 0x68
 810b598:	68fb      	ldr	r3, [r7, #12]
 810b59a:	681b      	ldr	r3, [r3, #0]
 810b59c:	3308      	adds	r3, #8
 810b59e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 810b5a0:	623a      	str	r2, [r7, #32]
 810b5a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810b5a4:	69f9      	ldr	r1, [r7, #28]
 810b5a6:	6a3a      	ldr	r2, [r7, #32]
 810b5a8:	e841 2300 	strex	r3, r2, [r1]
 810b5ac:	61bb      	str	r3, [r7, #24]
   return(result);
 810b5ae:	69bb      	ldr	r3, [r7, #24]
 810b5b0:	2b00      	cmp	r3, #0
 810b5b2:	d1e5      	bne.n	810b580 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 810b5b4:	68fb      	ldr	r3, [r7, #12]
 810b5b6:	2220      	movs	r2, #32
 810b5b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 810b5bc:	68fb      	ldr	r3, [r7, #12]
 810b5be:	2220      	movs	r2, #32
 810b5c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 810b5c4:	68fb      	ldr	r3, [r7, #12]
 810b5c6:	2220      	movs	r2, #32
 810b5c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810b5cc:	68fb      	ldr	r3, [r7, #12]
 810b5ce:	2200      	movs	r2, #0
 810b5d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 810b5d4:	2303      	movs	r3, #3
 810b5d6:	e010      	b.n	810b5fa <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810b5d8:	68fb      	ldr	r3, [r7, #12]
 810b5da:	681b      	ldr	r3, [r3, #0]
 810b5dc:	69da      	ldr	r2, [r3, #28]
 810b5de:	68bb      	ldr	r3, [r7, #8]
 810b5e0:	4013      	ands	r3, r2
 810b5e2:	68ba      	ldr	r2, [r7, #8]
 810b5e4:	429a      	cmp	r2, r3
 810b5e6:	bf0c      	ite	eq
 810b5e8:	2301      	moveq	r3, #1
 810b5ea:	2300      	movne	r3, #0
 810b5ec:	b2db      	uxtb	r3, r3
 810b5ee:	461a      	mov	r2, r3
 810b5f0:	79fb      	ldrb	r3, [r7, #7]
 810b5f2:	429a      	cmp	r2, r3
 810b5f4:	f43f af46 	beq.w	810b484 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 810b5f8:	2300      	movs	r3, #0
}
 810b5fa:	4618      	mov	r0, r3
 810b5fc:	3770      	adds	r7, #112	; 0x70
 810b5fe:	46bd      	mov	sp, r7
 810b600:	bd80      	pop	{r7, pc}

0810b602 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 810b602:	b480      	push	{r7}
 810b604:	b085      	sub	sp, #20
 810b606:	af00      	add	r7, sp, #0
 810b608:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 810b60a:	687b      	ldr	r3, [r7, #4]
 810b60c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810b610:	2b01      	cmp	r3, #1
 810b612:	d101      	bne.n	810b618 <HAL_UARTEx_DisableFifoMode+0x16>
 810b614:	2302      	movs	r3, #2
 810b616:	e027      	b.n	810b668 <HAL_UARTEx_DisableFifoMode+0x66>
 810b618:	687b      	ldr	r3, [r7, #4]
 810b61a:	2201      	movs	r2, #1
 810b61c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810b620:	687b      	ldr	r3, [r7, #4]
 810b622:	2224      	movs	r2, #36	; 0x24
 810b624:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810b628:	687b      	ldr	r3, [r7, #4]
 810b62a:	681b      	ldr	r3, [r3, #0]
 810b62c:	681b      	ldr	r3, [r3, #0]
 810b62e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810b630:	687b      	ldr	r3, [r7, #4]
 810b632:	681b      	ldr	r3, [r3, #0]
 810b634:	681a      	ldr	r2, [r3, #0]
 810b636:	687b      	ldr	r3, [r7, #4]
 810b638:	681b      	ldr	r3, [r3, #0]
 810b63a:	f022 0201 	bic.w	r2, r2, #1
 810b63e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 810b640:	68fb      	ldr	r3, [r7, #12]
 810b642:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 810b646:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 810b648:	687b      	ldr	r3, [r7, #4]
 810b64a:	2200      	movs	r2, #0
 810b64c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810b64e:	687b      	ldr	r3, [r7, #4]
 810b650:	681b      	ldr	r3, [r3, #0]
 810b652:	68fa      	ldr	r2, [r7, #12]
 810b654:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810b656:	687b      	ldr	r3, [r7, #4]
 810b658:	2220      	movs	r2, #32
 810b65a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810b65e:	687b      	ldr	r3, [r7, #4]
 810b660:	2200      	movs	r2, #0
 810b662:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810b666:	2300      	movs	r3, #0
}
 810b668:	4618      	mov	r0, r3
 810b66a:	3714      	adds	r7, #20
 810b66c:	46bd      	mov	sp, r7
 810b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b672:	4770      	bx	lr

0810b674 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810b674:	b580      	push	{r7, lr}
 810b676:	b084      	sub	sp, #16
 810b678:	af00      	add	r7, sp, #0
 810b67a:	6078      	str	r0, [r7, #4]
 810b67c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810b67e:	687b      	ldr	r3, [r7, #4]
 810b680:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810b684:	2b01      	cmp	r3, #1
 810b686:	d101      	bne.n	810b68c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 810b688:	2302      	movs	r3, #2
 810b68a:	e02d      	b.n	810b6e8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 810b68c:	687b      	ldr	r3, [r7, #4]
 810b68e:	2201      	movs	r2, #1
 810b690:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810b694:	687b      	ldr	r3, [r7, #4]
 810b696:	2224      	movs	r2, #36	; 0x24
 810b698:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810b69c:	687b      	ldr	r3, [r7, #4]
 810b69e:	681b      	ldr	r3, [r3, #0]
 810b6a0:	681b      	ldr	r3, [r3, #0]
 810b6a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810b6a4:	687b      	ldr	r3, [r7, #4]
 810b6a6:	681b      	ldr	r3, [r3, #0]
 810b6a8:	681a      	ldr	r2, [r3, #0]
 810b6aa:	687b      	ldr	r3, [r7, #4]
 810b6ac:	681b      	ldr	r3, [r3, #0]
 810b6ae:	f022 0201 	bic.w	r2, r2, #1
 810b6b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 810b6b4:	687b      	ldr	r3, [r7, #4]
 810b6b6:	681b      	ldr	r3, [r3, #0]
 810b6b8:	689b      	ldr	r3, [r3, #8]
 810b6ba:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 810b6be:	687b      	ldr	r3, [r7, #4]
 810b6c0:	681b      	ldr	r3, [r3, #0]
 810b6c2:	683a      	ldr	r2, [r7, #0]
 810b6c4:	430a      	orrs	r2, r1
 810b6c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810b6c8:	6878      	ldr	r0, [r7, #4]
 810b6ca:	f000 f84f 	bl	810b76c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810b6ce:	687b      	ldr	r3, [r7, #4]
 810b6d0:	681b      	ldr	r3, [r3, #0]
 810b6d2:	68fa      	ldr	r2, [r7, #12]
 810b6d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810b6d6:	687b      	ldr	r3, [r7, #4]
 810b6d8:	2220      	movs	r2, #32
 810b6da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810b6de:	687b      	ldr	r3, [r7, #4]
 810b6e0:	2200      	movs	r2, #0
 810b6e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810b6e6:	2300      	movs	r3, #0
}
 810b6e8:	4618      	mov	r0, r3
 810b6ea:	3710      	adds	r7, #16
 810b6ec:	46bd      	mov	sp, r7
 810b6ee:	bd80      	pop	{r7, pc}

0810b6f0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810b6f0:	b580      	push	{r7, lr}
 810b6f2:	b084      	sub	sp, #16
 810b6f4:	af00      	add	r7, sp, #0
 810b6f6:	6078      	str	r0, [r7, #4]
 810b6f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810b6fa:	687b      	ldr	r3, [r7, #4]
 810b6fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810b700:	2b01      	cmp	r3, #1
 810b702:	d101      	bne.n	810b708 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 810b704:	2302      	movs	r3, #2
 810b706:	e02d      	b.n	810b764 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 810b708:	687b      	ldr	r3, [r7, #4]
 810b70a:	2201      	movs	r2, #1
 810b70c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810b710:	687b      	ldr	r3, [r7, #4]
 810b712:	2224      	movs	r2, #36	; 0x24
 810b714:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810b718:	687b      	ldr	r3, [r7, #4]
 810b71a:	681b      	ldr	r3, [r3, #0]
 810b71c:	681b      	ldr	r3, [r3, #0]
 810b71e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810b720:	687b      	ldr	r3, [r7, #4]
 810b722:	681b      	ldr	r3, [r3, #0]
 810b724:	681a      	ldr	r2, [r3, #0]
 810b726:	687b      	ldr	r3, [r7, #4]
 810b728:	681b      	ldr	r3, [r3, #0]
 810b72a:	f022 0201 	bic.w	r2, r2, #1
 810b72e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 810b730:	687b      	ldr	r3, [r7, #4]
 810b732:	681b      	ldr	r3, [r3, #0]
 810b734:	689b      	ldr	r3, [r3, #8]
 810b736:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 810b73a:	687b      	ldr	r3, [r7, #4]
 810b73c:	681b      	ldr	r3, [r3, #0]
 810b73e:	683a      	ldr	r2, [r7, #0]
 810b740:	430a      	orrs	r2, r1
 810b742:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810b744:	6878      	ldr	r0, [r7, #4]
 810b746:	f000 f811 	bl	810b76c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810b74a:	687b      	ldr	r3, [r7, #4]
 810b74c:	681b      	ldr	r3, [r3, #0]
 810b74e:	68fa      	ldr	r2, [r7, #12]
 810b750:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810b752:	687b      	ldr	r3, [r7, #4]
 810b754:	2220      	movs	r2, #32
 810b756:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810b75a:	687b      	ldr	r3, [r7, #4]
 810b75c:	2200      	movs	r2, #0
 810b75e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810b762:	2300      	movs	r3, #0
}
 810b764:	4618      	mov	r0, r3
 810b766:	3710      	adds	r7, #16
 810b768:	46bd      	mov	sp, r7
 810b76a:	bd80      	pop	{r7, pc}

0810b76c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 810b76c:	b480      	push	{r7}
 810b76e:	b085      	sub	sp, #20
 810b770:	af00      	add	r7, sp, #0
 810b772:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 810b774:	687b      	ldr	r3, [r7, #4]
 810b776:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810b778:	2b00      	cmp	r3, #0
 810b77a:	d108      	bne.n	810b78e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 810b77c:	687b      	ldr	r3, [r7, #4]
 810b77e:	2201      	movs	r2, #1
 810b780:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 810b784:	687b      	ldr	r3, [r7, #4]
 810b786:	2201      	movs	r2, #1
 810b788:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 810b78c:	e031      	b.n	810b7f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 810b78e:	2310      	movs	r3, #16
 810b790:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 810b792:	2310      	movs	r3, #16
 810b794:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 810b796:	687b      	ldr	r3, [r7, #4]
 810b798:	681b      	ldr	r3, [r3, #0]
 810b79a:	689b      	ldr	r3, [r3, #8]
 810b79c:	0e5b      	lsrs	r3, r3, #25
 810b79e:	b2db      	uxtb	r3, r3
 810b7a0:	f003 0307 	and.w	r3, r3, #7
 810b7a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 810b7a6:	687b      	ldr	r3, [r7, #4]
 810b7a8:	681b      	ldr	r3, [r3, #0]
 810b7aa:	689b      	ldr	r3, [r3, #8]
 810b7ac:	0f5b      	lsrs	r3, r3, #29
 810b7ae:	b2db      	uxtb	r3, r3
 810b7b0:	f003 0307 	and.w	r3, r3, #7
 810b7b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810b7b6:	7bbb      	ldrb	r3, [r7, #14]
 810b7b8:	7b3a      	ldrb	r2, [r7, #12]
 810b7ba:	4911      	ldr	r1, [pc, #68]	; (810b800 <UARTEx_SetNbDataToProcess+0x94>)
 810b7bc:	5c8a      	ldrb	r2, [r1, r2]
 810b7be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 810b7c2:	7b3a      	ldrb	r2, [r7, #12]
 810b7c4:	490f      	ldr	r1, [pc, #60]	; (810b804 <UARTEx_SetNbDataToProcess+0x98>)
 810b7c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810b7c8:	fb93 f3f2 	sdiv	r3, r3, r2
 810b7cc:	b29a      	uxth	r2, r3
 810b7ce:	687b      	ldr	r3, [r7, #4]
 810b7d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810b7d4:	7bfb      	ldrb	r3, [r7, #15]
 810b7d6:	7b7a      	ldrb	r2, [r7, #13]
 810b7d8:	4909      	ldr	r1, [pc, #36]	; (810b800 <UARTEx_SetNbDataToProcess+0x94>)
 810b7da:	5c8a      	ldrb	r2, [r1, r2]
 810b7dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 810b7e0:	7b7a      	ldrb	r2, [r7, #13]
 810b7e2:	4908      	ldr	r1, [pc, #32]	; (810b804 <UARTEx_SetNbDataToProcess+0x98>)
 810b7e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810b7e6:	fb93 f3f2 	sdiv	r3, r3, r2
 810b7ea:	b29a      	uxth	r2, r3
 810b7ec:	687b      	ldr	r3, [r7, #4]
 810b7ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 810b7f2:	bf00      	nop
 810b7f4:	3714      	adds	r7, #20
 810b7f6:	46bd      	mov	sp, r7
 810b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b7fc:	4770      	bx	lr
 810b7fe:	bf00      	nop
 810b800:	0810ca10 	.word	0x0810ca10
 810b804:	0810ca18 	.word	0x0810ca18

0810b808 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 810b808:	b480      	push	{r7}
 810b80a:	b083      	sub	sp, #12
 810b80c:	af00      	add	r7, sp, #0
 810b80e:	6078      	str	r0, [r7, #4]
 810b810:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 810b812:	683b      	ldr	r3, [r7, #0]
 810b814:	681b      	ldr	r3, [r3, #0]
 810b816:	2b00      	cmp	r3, #0
 810b818:	d123      	bne.n	810b862 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 810b81a:	687b      	ldr	r3, [r7, #4]
 810b81c:	681b      	ldr	r3, [r3, #0]
 810b81e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 810b822:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 810b826:	683a      	ldr	r2, [r7, #0]
 810b828:	6851      	ldr	r1, [r2, #4]
 810b82a:	683a      	ldr	r2, [r7, #0]
 810b82c:	6892      	ldr	r2, [r2, #8]
 810b82e:	4311      	orrs	r1, r2
 810b830:	683a      	ldr	r2, [r7, #0]
 810b832:	68d2      	ldr	r2, [r2, #12]
 810b834:	4311      	orrs	r1, r2
 810b836:	683a      	ldr	r2, [r7, #0]
 810b838:	6912      	ldr	r2, [r2, #16]
 810b83a:	4311      	orrs	r1, r2
 810b83c:	683a      	ldr	r2, [r7, #0]
 810b83e:	6952      	ldr	r2, [r2, #20]
 810b840:	4311      	orrs	r1, r2
 810b842:	683a      	ldr	r2, [r7, #0]
 810b844:	6992      	ldr	r2, [r2, #24]
 810b846:	4311      	orrs	r1, r2
 810b848:	683a      	ldr	r2, [r7, #0]
 810b84a:	69d2      	ldr	r2, [r2, #28]
 810b84c:	4311      	orrs	r1, r2
 810b84e:	683a      	ldr	r2, [r7, #0]
 810b850:	6a12      	ldr	r2, [r2, #32]
 810b852:	4311      	orrs	r1, r2
 810b854:	683a      	ldr	r2, [r7, #0]
 810b856:	6a52      	ldr	r2, [r2, #36]	; 0x24
 810b858:	430a      	orrs	r2, r1
 810b85a:	431a      	orrs	r2, r3
 810b85c:	687b      	ldr	r3, [r7, #4]
 810b85e:	601a      	str	r2, [r3, #0]
 810b860:	e028      	b.n	810b8b4 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 810b862:	687b      	ldr	r3, [r7, #4]
 810b864:	681b      	ldr	r3, [r3, #0]
 810b866:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 810b86a:	683b      	ldr	r3, [r7, #0]
 810b86c:	69d9      	ldr	r1, [r3, #28]
 810b86e:	683b      	ldr	r3, [r7, #0]
 810b870:	6a1b      	ldr	r3, [r3, #32]
 810b872:	4319      	orrs	r1, r3
 810b874:	683b      	ldr	r3, [r7, #0]
 810b876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810b878:	430b      	orrs	r3, r1
 810b87a:	431a      	orrs	r2, r3
 810b87c:	687b      	ldr	r3, [r7, #4]
 810b87e:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 810b880:	687b      	ldr	r3, [r7, #4]
 810b882:	685b      	ldr	r3, [r3, #4]
 810b884:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 810b888:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 810b88c:	683a      	ldr	r2, [r7, #0]
 810b88e:	6851      	ldr	r1, [r2, #4]
 810b890:	683a      	ldr	r2, [r7, #0]
 810b892:	6892      	ldr	r2, [r2, #8]
 810b894:	4311      	orrs	r1, r2
 810b896:	683a      	ldr	r2, [r7, #0]
 810b898:	68d2      	ldr	r2, [r2, #12]
 810b89a:	4311      	orrs	r1, r2
 810b89c:	683a      	ldr	r2, [r7, #0]
 810b89e:	6912      	ldr	r2, [r2, #16]
 810b8a0:	4311      	orrs	r1, r2
 810b8a2:	683a      	ldr	r2, [r7, #0]
 810b8a4:	6952      	ldr	r2, [r2, #20]
 810b8a6:	4311      	orrs	r1, r2
 810b8a8:	683a      	ldr	r2, [r7, #0]
 810b8aa:	6992      	ldr	r2, [r2, #24]
 810b8ac:	430a      	orrs	r2, r1
 810b8ae:	431a      	orrs	r2, r3
 810b8b0:	687b      	ldr	r3, [r7, #4]
 810b8b2:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 810b8b4:	2300      	movs	r3, #0
}
 810b8b6:	4618      	mov	r0, r3
 810b8b8:	370c      	adds	r7, #12
 810b8ba:	46bd      	mov	sp, r7
 810b8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b8c0:	4770      	bx	lr

0810b8c2 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 810b8c2:	b480      	push	{r7}
 810b8c4:	b085      	sub	sp, #20
 810b8c6:	af00      	add	r7, sp, #0
 810b8c8:	60f8      	str	r0, [r7, #12]
 810b8ca:	60b9      	str	r1, [r7, #8]
 810b8cc:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 810b8ce:	687b      	ldr	r3, [r7, #4]
 810b8d0:	2b00      	cmp	r3, #0
 810b8d2:	d128      	bne.n	810b926 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 810b8d4:	68fb      	ldr	r3, [r7, #12]
 810b8d6:	689b      	ldr	r3, [r3, #8]
 810b8d8:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 810b8dc:	68bb      	ldr	r3, [r7, #8]
 810b8de:	681b      	ldr	r3, [r3, #0]
 810b8e0:	1e59      	subs	r1, r3, #1
 810b8e2:	68bb      	ldr	r3, [r7, #8]
 810b8e4:	685b      	ldr	r3, [r3, #4]
 810b8e6:	3b01      	subs	r3, #1
 810b8e8:	011b      	lsls	r3, r3, #4
 810b8ea:	4319      	orrs	r1, r3
 810b8ec:	68bb      	ldr	r3, [r7, #8]
 810b8ee:	689b      	ldr	r3, [r3, #8]
 810b8f0:	3b01      	subs	r3, #1
 810b8f2:	021b      	lsls	r3, r3, #8
 810b8f4:	4319      	orrs	r1, r3
 810b8f6:	68bb      	ldr	r3, [r7, #8]
 810b8f8:	68db      	ldr	r3, [r3, #12]
 810b8fa:	3b01      	subs	r3, #1
 810b8fc:	031b      	lsls	r3, r3, #12
 810b8fe:	4319      	orrs	r1, r3
 810b900:	68bb      	ldr	r3, [r7, #8]
 810b902:	691b      	ldr	r3, [r3, #16]
 810b904:	3b01      	subs	r3, #1
 810b906:	041b      	lsls	r3, r3, #16
 810b908:	4319      	orrs	r1, r3
 810b90a:	68bb      	ldr	r3, [r7, #8]
 810b90c:	695b      	ldr	r3, [r3, #20]
 810b90e:	3b01      	subs	r3, #1
 810b910:	051b      	lsls	r3, r3, #20
 810b912:	4319      	orrs	r1, r3
 810b914:	68bb      	ldr	r3, [r7, #8]
 810b916:	699b      	ldr	r3, [r3, #24]
 810b918:	3b01      	subs	r3, #1
 810b91a:	061b      	lsls	r3, r3, #24
 810b91c:	430b      	orrs	r3, r1
 810b91e:	431a      	orrs	r2, r3
 810b920:	68fb      	ldr	r3, [r7, #12]
 810b922:	609a      	str	r2, [r3, #8]
 810b924:	e02f      	b.n	810b986 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 810b926:	68fb      	ldr	r3, [r7, #12]
 810b928:	689b      	ldr	r3, [r3, #8]
 810b92a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 810b92e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 810b932:	68ba      	ldr	r2, [r7, #8]
 810b934:	68d2      	ldr	r2, [r2, #12]
 810b936:	3a01      	subs	r2, #1
 810b938:	0311      	lsls	r1, r2, #12
 810b93a:	68ba      	ldr	r2, [r7, #8]
 810b93c:	6952      	ldr	r2, [r2, #20]
 810b93e:	3a01      	subs	r2, #1
 810b940:	0512      	lsls	r2, r2, #20
 810b942:	430a      	orrs	r2, r1
 810b944:	431a      	orrs	r2, r3
 810b946:	68fb      	ldr	r3, [r7, #12]
 810b948:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 810b94a:	68fb      	ldr	r3, [r7, #12]
 810b94c:	68db      	ldr	r3, [r3, #12]
 810b94e:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 810b952:	68bb      	ldr	r3, [r7, #8]
 810b954:	681b      	ldr	r3, [r3, #0]
 810b956:	1e59      	subs	r1, r3, #1
 810b958:	68bb      	ldr	r3, [r7, #8]
 810b95a:	685b      	ldr	r3, [r3, #4]
 810b95c:	3b01      	subs	r3, #1
 810b95e:	011b      	lsls	r3, r3, #4
 810b960:	4319      	orrs	r1, r3
 810b962:	68bb      	ldr	r3, [r7, #8]
 810b964:	689b      	ldr	r3, [r3, #8]
 810b966:	3b01      	subs	r3, #1
 810b968:	021b      	lsls	r3, r3, #8
 810b96a:	4319      	orrs	r1, r3
 810b96c:	68bb      	ldr	r3, [r7, #8]
 810b96e:	691b      	ldr	r3, [r3, #16]
 810b970:	3b01      	subs	r3, #1
 810b972:	041b      	lsls	r3, r3, #16
 810b974:	4319      	orrs	r1, r3
 810b976:	68bb      	ldr	r3, [r7, #8]
 810b978:	699b      	ldr	r3, [r3, #24]
 810b97a:	3b01      	subs	r3, #1
 810b97c:	061b      	lsls	r3, r3, #24
 810b97e:	430b      	orrs	r3, r1
 810b980:	431a      	orrs	r2, r3
 810b982:	68fb      	ldr	r3, [r7, #12]
 810b984:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 810b986:	2300      	movs	r3, #0
}
 810b988:	4618      	mov	r0, r3
 810b98a:	3714      	adds	r7, #20
 810b98c:	46bd      	mov	sp, r7
 810b98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b992:	4770      	bx	lr

0810b994 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 810b994:	b084      	sub	sp, #16
 810b996:	b480      	push	{r7}
 810b998:	b085      	sub	sp, #20
 810b99a:	af00      	add	r7, sp, #0
 810b99c:	6078      	str	r0, [r7, #4]
 810b99e:	f107 001c 	add.w	r0, r7, #28
 810b9a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 810b9a6:	2300      	movs	r3, #0
 810b9a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 810b9aa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 810b9ac:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 810b9ae:	431a      	orrs	r2, r3
             Init.BusWide             | \
 810b9b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 810b9b2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 810b9b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 810b9b6:	431a      	orrs	r2, r3
             Init.ClockDiv
 810b9b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 810b9ba:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 810b9bc:	68fa      	ldr	r2, [r7, #12]
 810b9be:	4313      	orrs	r3, r2
 810b9c0:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 810b9c2:	687b      	ldr	r3, [r7, #4]
 810b9c4:	685a      	ldr	r2, [r3, #4]
 810b9c6:	4b07      	ldr	r3, [pc, #28]	; (810b9e4 <SDMMC_Init+0x50>)
 810b9c8:	4013      	ands	r3, r2
 810b9ca:	68fa      	ldr	r2, [r7, #12]
 810b9cc:	431a      	orrs	r2, r3
 810b9ce:	687b      	ldr	r3, [r7, #4]
 810b9d0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 810b9d2:	2300      	movs	r3, #0
}
 810b9d4:	4618      	mov	r0, r3
 810b9d6:	3714      	adds	r7, #20
 810b9d8:	46bd      	mov	sp, r7
 810b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b9de:	b004      	add	sp, #16
 810b9e0:	4770      	bx	lr
 810b9e2:	bf00      	nop
 810b9e4:	ffc02c00 	.word	0xffc02c00

0810b9e8 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 810b9e8:	b480      	push	{r7}
 810b9ea:	b083      	sub	sp, #12
 810b9ec:	af00      	add	r7, sp, #0
 810b9ee:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 810b9f0:	687b      	ldr	r3, [r7, #4]
 810b9f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 810b9f6:	4618      	mov	r0, r3
 810b9f8:	370c      	adds	r7, #12
 810b9fa:	46bd      	mov	sp, r7
 810b9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ba00:	4770      	bx	lr

0810ba02 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 810ba02:	b480      	push	{r7}
 810ba04:	b083      	sub	sp, #12
 810ba06:	af00      	add	r7, sp, #0
 810ba08:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 810ba0a:	687b      	ldr	r3, [r7, #4]
 810ba0c:	681b      	ldr	r3, [r3, #0]
 810ba0e:	f043 0203 	orr.w	r2, r3, #3
 810ba12:	687b      	ldr	r3, [r7, #4]
 810ba14:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 810ba16:	2300      	movs	r3, #0
}
 810ba18:	4618      	mov	r0, r3
 810ba1a:	370c      	adds	r7, #12
 810ba1c:	46bd      	mov	sp, r7
 810ba1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ba22:	4770      	bx	lr

0810ba24 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 810ba24:	b480      	push	{r7}
 810ba26:	b083      	sub	sp, #12
 810ba28:	af00      	add	r7, sp, #0
 810ba2a:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 810ba2c:	687b      	ldr	r3, [r7, #4]
 810ba2e:	681b      	ldr	r3, [r3, #0]
 810ba30:	f003 0303 	and.w	r3, r3, #3
}
 810ba34:	4618      	mov	r0, r3
 810ba36:	370c      	adds	r7, #12
 810ba38:	46bd      	mov	sp, r7
 810ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ba3e:	4770      	bx	lr

0810ba40 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 810ba40:	b480      	push	{r7}
 810ba42:	b085      	sub	sp, #20
 810ba44:	af00      	add	r7, sp, #0
 810ba46:	6078      	str	r0, [r7, #4]
 810ba48:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 810ba4a:	2300      	movs	r3, #0
 810ba4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 810ba4e:	683b      	ldr	r3, [r7, #0]
 810ba50:	681a      	ldr	r2, [r3, #0]
 810ba52:	687b      	ldr	r3, [r7, #4]
 810ba54:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 810ba56:	683b      	ldr	r3, [r7, #0]
 810ba58:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 810ba5a:	683b      	ldr	r3, [r7, #0]
 810ba5c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 810ba5e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 810ba60:	683b      	ldr	r3, [r7, #0]
 810ba62:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 810ba64:	431a      	orrs	r2, r3
                       Command->CPSM);
 810ba66:	683b      	ldr	r3, [r7, #0]
 810ba68:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 810ba6a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 810ba6c:	68fa      	ldr	r2, [r7, #12]
 810ba6e:	4313      	orrs	r3, r2
 810ba70:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 810ba72:	687b      	ldr	r3, [r7, #4]
 810ba74:	68da      	ldr	r2, [r3, #12]
 810ba76:	4b06      	ldr	r3, [pc, #24]	; (810ba90 <SDMMC_SendCommand+0x50>)
 810ba78:	4013      	ands	r3, r2
 810ba7a:	68fa      	ldr	r2, [r7, #12]
 810ba7c:	431a      	orrs	r2, r3
 810ba7e:	687b      	ldr	r3, [r7, #4]
 810ba80:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 810ba82:	2300      	movs	r3, #0
}
 810ba84:	4618      	mov	r0, r3
 810ba86:	3714      	adds	r7, #20
 810ba88:	46bd      	mov	sp, r7
 810ba8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ba8e:	4770      	bx	lr
 810ba90:	fffee0c0 	.word	0xfffee0c0

0810ba94 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 810ba94:	b480      	push	{r7}
 810ba96:	b083      	sub	sp, #12
 810ba98:	af00      	add	r7, sp, #0
 810ba9a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 810ba9c:	687b      	ldr	r3, [r7, #4]
 810ba9e:	691b      	ldr	r3, [r3, #16]
 810baa0:	b2db      	uxtb	r3, r3
}
 810baa2:	4618      	mov	r0, r3
 810baa4:	370c      	adds	r7, #12
 810baa6:	46bd      	mov	sp, r7
 810baa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810baac:	4770      	bx	lr

0810baae <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 810baae:	b480      	push	{r7}
 810bab0:	b085      	sub	sp, #20
 810bab2:	af00      	add	r7, sp, #0
 810bab4:	6078      	str	r0, [r7, #4]
 810bab6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 810bab8:	687b      	ldr	r3, [r7, #4]
 810baba:	3314      	adds	r3, #20
 810babc:	461a      	mov	r2, r3
 810babe:	683b      	ldr	r3, [r7, #0]
 810bac0:	4413      	add	r3, r2
 810bac2:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 810bac4:	68fb      	ldr	r3, [r7, #12]
 810bac6:	681b      	ldr	r3, [r3, #0]
}
 810bac8:	4618      	mov	r0, r3
 810baca:	3714      	adds	r7, #20
 810bacc:	46bd      	mov	sp, r7
 810bace:	f85d 7b04 	ldr.w	r7, [sp], #4
 810bad2:	4770      	bx	lr

0810bad4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 810bad4:	b480      	push	{r7}
 810bad6:	b085      	sub	sp, #20
 810bad8:	af00      	add	r7, sp, #0
 810bada:	6078      	str	r0, [r7, #4]
 810badc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 810bade:	2300      	movs	r3, #0
 810bae0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 810bae2:	683b      	ldr	r3, [r7, #0]
 810bae4:	681a      	ldr	r2, [r3, #0]
 810bae6:	687b      	ldr	r3, [r7, #4]
 810bae8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 810baea:	683b      	ldr	r3, [r7, #0]
 810baec:	685a      	ldr	r2, [r3, #4]
 810baee:	687b      	ldr	r3, [r7, #4]
 810baf0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 810baf2:	683b      	ldr	r3, [r7, #0]
 810baf4:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 810baf6:	683b      	ldr	r3, [r7, #0]
 810baf8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 810bafa:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 810bafc:	683b      	ldr	r3, [r7, #0]
 810bafe:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 810bb00:	431a      	orrs	r2, r3
                       Data->DPSM);
 810bb02:	683b      	ldr	r3, [r7, #0]
 810bb04:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 810bb06:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 810bb08:	68fa      	ldr	r2, [r7, #12]
 810bb0a:	4313      	orrs	r3, r2
 810bb0c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 810bb0e:	687b      	ldr	r3, [r7, #4]
 810bb10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810bb12:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 810bb16:	68fb      	ldr	r3, [r7, #12]
 810bb18:	431a      	orrs	r2, r3
 810bb1a:	687b      	ldr	r3, [r7, #4]
 810bb1c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 810bb1e:	2300      	movs	r3, #0

}
 810bb20:	4618      	mov	r0, r3
 810bb22:	3714      	adds	r7, #20
 810bb24:	46bd      	mov	sp, r7
 810bb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 810bb2a:	4770      	bx	lr

0810bb2c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 810bb2c:	b580      	push	{r7, lr}
 810bb2e:	b088      	sub	sp, #32
 810bb30:	af00      	add	r7, sp, #0
 810bb32:	6078      	str	r0, [r7, #4]
 810bb34:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 810bb36:	683b      	ldr	r3, [r7, #0]
 810bb38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 810bb3a:	2310      	movs	r3, #16
 810bb3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bb3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 810bb42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bb44:	2300      	movs	r3, #0
 810bb46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bb48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810bb4c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bb4e:	f107 0308 	add.w	r3, r7, #8
 810bb52:	4619      	mov	r1, r3
 810bb54:	6878      	ldr	r0, [r7, #4]
 810bb56:	f7ff ff73 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 810bb5a:	f241 3288 	movw	r2, #5000	; 0x1388
 810bb5e:	2110      	movs	r1, #16
 810bb60:	6878      	ldr	r0, [r7, #4]
 810bb62:	f000 f995 	bl	810be90 <SDMMC_GetCmdResp1>
 810bb66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bb68:	69fb      	ldr	r3, [r7, #28]
}
 810bb6a:	4618      	mov	r0, r3
 810bb6c:	3720      	adds	r7, #32
 810bb6e:	46bd      	mov	sp, r7
 810bb70:	bd80      	pop	{r7, pc}

0810bb72 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 810bb72:	b580      	push	{r7, lr}
 810bb74:	b088      	sub	sp, #32
 810bb76:	af00      	add	r7, sp, #0
 810bb78:	6078      	str	r0, [r7, #4]
 810bb7a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 810bb7c:	683b      	ldr	r3, [r7, #0]
 810bb7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 810bb80:	2307      	movs	r3, #7
 810bb82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bb84:	f44f 7380 	mov.w	r3, #256	; 0x100
 810bb88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bb8a:	2300      	movs	r3, #0
 810bb8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bb8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810bb92:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bb94:	f107 0308 	add.w	r3, r7, #8
 810bb98:	4619      	mov	r1, r3
 810bb9a:	6878      	ldr	r0, [r7, #4]
 810bb9c:	f7ff ff50 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 810bba0:	f241 3288 	movw	r2, #5000	; 0x1388
 810bba4:	2107      	movs	r1, #7
 810bba6:	6878      	ldr	r0, [r7, #4]
 810bba8:	f000 f972 	bl	810be90 <SDMMC_GetCmdResp1>
 810bbac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bbae:	69fb      	ldr	r3, [r7, #28]
}
 810bbb0:	4618      	mov	r0, r3
 810bbb2:	3720      	adds	r7, #32
 810bbb4:	46bd      	mov	sp, r7
 810bbb6:	bd80      	pop	{r7, pc}

0810bbb8 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 810bbb8:	b580      	push	{r7, lr}
 810bbba:	b088      	sub	sp, #32
 810bbbc:	af00      	add	r7, sp, #0
 810bbbe:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 810bbc0:	2300      	movs	r3, #0
 810bbc2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 810bbc4:	2300      	movs	r3, #0
 810bbc6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 810bbc8:	2300      	movs	r3, #0
 810bbca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bbcc:	2300      	movs	r3, #0
 810bbce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bbd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810bbd4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bbd6:	f107 0308 	add.w	r3, r7, #8
 810bbda:	4619      	mov	r1, r3
 810bbdc:	6878      	ldr	r0, [r7, #4]
 810bbde:	f7ff ff2f 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 810bbe2:	6878      	ldr	r0, [r7, #4]
 810bbe4:	f000 fb96 	bl	810c314 <SDMMC_GetCmdError>
 810bbe8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bbea:	69fb      	ldr	r3, [r7, #28]
}
 810bbec:	4618      	mov	r0, r3
 810bbee:	3720      	adds	r7, #32
 810bbf0:	46bd      	mov	sp, r7
 810bbf2:	bd80      	pop	{r7, pc}

0810bbf4 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 810bbf4:	b580      	push	{r7, lr}
 810bbf6:	b088      	sub	sp, #32
 810bbf8:	af00      	add	r7, sp, #0
 810bbfa:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 810bbfc:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 810bc00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 810bc02:	2308      	movs	r3, #8
 810bc04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bc06:	f44f 7380 	mov.w	r3, #256	; 0x100
 810bc0a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bc0c:	2300      	movs	r3, #0
 810bc0e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bc10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810bc14:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bc16:	f107 0308 	add.w	r3, r7, #8
 810bc1a:	4619      	mov	r1, r3
 810bc1c:	6878      	ldr	r0, [r7, #4]
 810bc1e:	f7ff ff0f 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 810bc22:	6878      	ldr	r0, [r7, #4]
 810bc24:	f000 fb28 	bl	810c278 <SDMMC_GetCmdResp7>
 810bc28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bc2a:	69fb      	ldr	r3, [r7, #28]
}
 810bc2c:	4618      	mov	r0, r3
 810bc2e:	3720      	adds	r7, #32
 810bc30:	46bd      	mov	sp, r7
 810bc32:	bd80      	pop	{r7, pc}

0810bc34 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 810bc34:	b580      	push	{r7, lr}
 810bc36:	b088      	sub	sp, #32
 810bc38:	af00      	add	r7, sp, #0
 810bc3a:	6078      	str	r0, [r7, #4]
 810bc3c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 810bc3e:	683b      	ldr	r3, [r7, #0]
 810bc40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 810bc42:	2337      	movs	r3, #55	; 0x37
 810bc44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bc46:	f44f 7380 	mov.w	r3, #256	; 0x100
 810bc4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bc4c:	2300      	movs	r3, #0
 810bc4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bc50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810bc54:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bc56:	f107 0308 	add.w	r3, r7, #8
 810bc5a:	4619      	mov	r1, r3
 810bc5c:	6878      	ldr	r0, [r7, #4]
 810bc5e:	f7ff feef 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 810bc62:	f241 3288 	movw	r2, #5000	; 0x1388
 810bc66:	2137      	movs	r1, #55	; 0x37
 810bc68:	6878      	ldr	r0, [r7, #4]
 810bc6a:	f000 f911 	bl	810be90 <SDMMC_GetCmdResp1>
 810bc6e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bc70:	69fb      	ldr	r3, [r7, #28]
}
 810bc72:	4618      	mov	r0, r3
 810bc74:	3720      	adds	r7, #32
 810bc76:	46bd      	mov	sp, r7
 810bc78:	bd80      	pop	{r7, pc}

0810bc7a <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 810bc7a:	b580      	push	{r7, lr}
 810bc7c:	b088      	sub	sp, #32
 810bc7e:	af00      	add	r7, sp, #0
 810bc80:	6078      	str	r0, [r7, #4]
 810bc82:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 810bc84:	683b      	ldr	r3, [r7, #0]
 810bc86:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 810bc88:	2329      	movs	r3, #41	; 0x29
 810bc8a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bc8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 810bc90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bc92:	2300      	movs	r3, #0
 810bc94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bc96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810bc9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bc9c:	f107 0308 	add.w	r3, r7, #8
 810bca0:	4619      	mov	r1, r3
 810bca2:	6878      	ldr	r0, [r7, #4]
 810bca4:	f7ff fecc 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 810bca8:	6878      	ldr	r0, [r7, #4]
 810bcaa:	f000 fa2d 	bl	810c108 <SDMMC_GetCmdResp3>
 810bcae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bcb0:	69fb      	ldr	r3, [r7, #28]
}
 810bcb2:	4618      	mov	r0, r3
 810bcb4:	3720      	adds	r7, #32
 810bcb6:	46bd      	mov	sp, r7
 810bcb8:	bd80      	pop	{r7, pc}

0810bcba <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 810bcba:	b580      	push	{r7, lr}
 810bcbc:	b088      	sub	sp, #32
 810bcbe:	af00      	add	r7, sp, #0
 810bcc0:	6078      	str	r0, [r7, #4]
 810bcc2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 810bcc4:	683b      	ldr	r3, [r7, #0]
 810bcc6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 810bcc8:	2306      	movs	r3, #6
 810bcca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bccc:	f44f 7380 	mov.w	r3, #256	; 0x100
 810bcd0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bcd2:	2300      	movs	r3, #0
 810bcd4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bcd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810bcda:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bcdc:	f107 0308 	add.w	r3, r7, #8
 810bce0:	4619      	mov	r1, r3
 810bce2:	6878      	ldr	r0, [r7, #4]
 810bce4:	f7ff feac 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 810bce8:	f241 3288 	movw	r2, #5000	; 0x1388
 810bcec:	2106      	movs	r1, #6
 810bcee:	6878      	ldr	r0, [r7, #4]
 810bcf0:	f000 f8ce 	bl	810be90 <SDMMC_GetCmdResp1>
 810bcf4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bcf6:	69fb      	ldr	r3, [r7, #28]
}
 810bcf8:	4618      	mov	r0, r3
 810bcfa:	3720      	adds	r7, #32
 810bcfc:	46bd      	mov	sp, r7
 810bcfe:	bd80      	pop	{r7, pc}

0810bd00 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 810bd00:	b580      	push	{r7, lr}
 810bd02:	b088      	sub	sp, #32
 810bd04:	af00      	add	r7, sp, #0
 810bd06:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 810bd08:	2300      	movs	r3, #0
 810bd0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 810bd0c:	2333      	movs	r3, #51	; 0x33
 810bd0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bd10:	f44f 7380 	mov.w	r3, #256	; 0x100
 810bd14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bd16:	2300      	movs	r3, #0
 810bd18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bd1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810bd1e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bd20:	f107 0308 	add.w	r3, r7, #8
 810bd24:	4619      	mov	r1, r3
 810bd26:	6878      	ldr	r0, [r7, #4]
 810bd28:	f7ff fe8a 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 810bd2c:	f241 3288 	movw	r2, #5000	; 0x1388
 810bd30:	2133      	movs	r1, #51	; 0x33
 810bd32:	6878      	ldr	r0, [r7, #4]
 810bd34:	f000 f8ac 	bl	810be90 <SDMMC_GetCmdResp1>
 810bd38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bd3a:	69fb      	ldr	r3, [r7, #28]
}
 810bd3c:	4618      	mov	r0, r3
 810bd3e:	3720      	adds	r7, #32
 810bd40:	46bd      	mov	sp, r7
 810bd42:	bd80      	pop	{r7, pc}

0810bd44 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 810bd44:	b580      	push	{r7, lr}
 810bd46:	b088      	sub	sp, #32
 810bd48:	af00      	add	r7, sp, #0
 810bd4a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 810bd4c:	2300      	movs	r3, #0
 810bd4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 810bd50:	2302      	movs	r3, #2
 810bd52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 810bd54:	f44f 7340 	mov.w	r3, #768	; 0x300
 810bd58:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bd5a:	2300      	movs	r3, #0
 810bd5c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bd5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810bd62:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bd64:	f107 0308 	add.w	r3, r7, #8
 810bd68:	4619      	mov	r1, r3
 810bd6a:	6878      	ldr	r0, [r7, #4]
 810bd6c:	f7ff fe68 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 810bd70:	6878      	ldr	r0, [r7, #4]
 810bd72:	f000 f97f 	bl	810c074 <SDMMC_GetCmdResp2>
 810bd76:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bd78:	69fb      	ldr	r3, [r7, #28]
}
 810bd7a:	4618      	mov	r0, r3
 810bd7c:	3720      	adds	r7, #32
 810bd7e:	46bd      	mov	sp, r7
 810bd80:	bd80      	pop	{r7, pc}

0810bd82 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 810bd82:	b580      	push	{r7, lr}
 810bd84:	b088      	sub	sp, #32
 810bd86:	af00      	add	r7, sp, #0
 810bd88:	6078      	str	r0, [r7, #4]
 810bd8a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 810bd8c:	683b      	ldr	r3, [r7, #0]
 810bd8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 810bd90:	2309      	movs	r3, #9
 810bd92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 810bd94:	f44f 7340 	mov.w	r3, #768	; 0x300
 810bd98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bd9a:	2300      	movs	r3, #0
 810bd9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bd9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810bda2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bda4:	f107 0308 	add.w	r3, r7, #8
 810bda8:	4619      	mov	r1, r3
 810bdaa:	6878      	ldr	r0, [r7, #4]
 810bdac:	f7ff fe48 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 810bdb0:	6878      	ldr	r0, [r7, #4]
 810bdb2:	f000 f95f 	bl	810c074 <SDMMC_GetCmdResp2>
 810bdb6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bdb8:	69fb      	ldr	r3, [r7, #28]
}
 810bdba:	4618      	mov	r0, r3
 810bdbc:	3720      	adds	r7, #32
 810bdbe:	46bd      	mov	sp, r7
 810bdc0:	bd80      	pop	{r7, pc}

0810bdc2 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 810bdc2:	b580      	push	{r7, lr}
 810bdc4:	b088      	sub	sp, #32
 810bdc6:	af00      	add	r7, sp, #0
 810bdc8:	6078      	str	r0, [r7, #4]
 810bdca:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 810bdcc:	2300      	movs	r3, #0
 810bdce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 810bdd0:	2303      	movs	r3, #3
 810bdd2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bdd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 810bdd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bdda:	2300      	movs	r3, #0
 810bddc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bdde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810bde2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bde4:	f107 0308 	add.w	r3, r7, #8
 810bde8:	4619      	mov	r1, r3
 810bdea:	6878      	ldr	r0, [r7, #4]
 810bdec:	f7ff fe28 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 810bdf0:	683a      	ldr	r2, [r7, #0]
 810bdf2:	2103      	movs	r1, #3
 810bdf4:	6878      	ldr	r0, [r7, #4]
 810bdf6:	f000 f9c7 	bl	810c188 <SDMMC_GetCmdResp6>
 810bdfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bdfc:	69fb      	ldr	r3, [r7, #28]
}
 810bdfe:	4618      	mov	r0, r3
 810be00:	3720      	adds	r7, #32
 810be02:	46bd      	mov	sp, r7
 810be04:	bd80      	pop	{r7, pc}

0810be06 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 810be06:	b580      	push	{r7, lr}
 810be08:	b088      	sub	sp, #32
 810be0a:	af00      	add	r7, sp, #0
 810be0c:	6078      	str	r0, [r7, #4]
 810be0e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 810be10:	683b      	ldr	r3, [r7, #0]
 810be12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 810be14:	230d      	movs	r3, #13
 810be16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810be18:	f44f 7380 	mov.w	r3, #256	; 0x100
 810be1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810be1e:	2300      	movs	r3, #0
 810be20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810be22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810be26:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810be28:	f107 0308 	add.w	r3, r7, #8
 810be2c:	4619      	mov	r1, r3
 810be2e:	6878      	ldr	r0, [r7, #4]
 810be30:	f7ff fe06 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 810be34:	f241 3288 	movw	r2, #5000	; 0x1388
 810be38:	210d      	movs	r1, #13
 810be3a:	6878      	ldr	r0, [r7, #4]
 810be3c:	f000 f828 	bl	810be90 <SDMMC_GetCmdResp1>
 810be40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810be42:	69fb      	ldr	r3, [r7, #28]
}
 810be44:	4618      	mov	r0, r3
 810be46:	3720      	adds	r7, #32
 810be48:	46bd      	mov	sp, r7
 810be4a:	bd80      	pop	{r7, pc}

0810be4c <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 810be4c:	b580      	push	{r7, lr}
 810be4e:	b088      	sub	sp, #32
 810be50:	af00      	add	r7, sp, #0
 810be52:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 810be54:	2300      	movs	r3, #0
 810be56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 810be58:	230d      	movs	r3, #13
 810be5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810be5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 810be60:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810be62:	2300      	movs	r3, #0
 810be64:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810be66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810be6a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810be6c:	f107 0308 	add.w	r3, r7, #8
 810be70:	4619      	mov	r1, r3
 810be72:	6878      	ldr	r0, [r7, #4]
 810be74:	f7ff fde4 	bl	810ba40 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 810be78:	f241 3288 	movw	r2, #5000	; 0x1388
 810be7c:	210d      	movs	r1, #13
 810be7e:	6878      	ldr	r0, [r7, #4]
 810be80:	f000 f806 	bl	810be90 <SDMMC_GetCmdResp1>
 810be84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810be86:	69fb      	ldr	r3, [r7, #28]
}
 810be88:	4618      	mov	r0, r3
 810be8a:	3720      	adds	r7, #32
 810be8c:	46bd      	mov	sp, r7
 810be8e:	bd80      	pop	{r7, pc}

0810be90 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 810be90:	b580      	push	{r7, lr}
 810be92:	b088      	sub	sp, #32
 810be94:	af00      	add	r7, sp, #0
 810be96:	60f8      	str	r0, [r7, #12]
 810be98:	460b      	mov	r3, r1
 810be9a:	607a      	str	r2, [r7, #4]
 810be9c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 810be9e:	4b70      	ldr	r3, [pc, #448]	; (810c060 <SDMMC_GetCmdResp1+0x1d0>)
 810bea0:	681b      	ldr	r3, [r3, #0]
 810bea2:	4a70      	ldr	r2, [pc, #448]	; (810c064 <SDMMC_GetCmdResp1+0x1d4>)
 810bea4:	fba2 2303 	umull	r2, r3, r2, r3
 810bea8:	0a5a      	lsrs	r2, r3, #9
 810beaa:	687b      	ldr	r3, [r7, #4]
 810beac:	fb02 f303 	mul.w	r3, r2, r3
 810beb0:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 810beb2:	69fb      	ldr	r3, [r7, #28]
 810beb4:	1e5a      	subs	r2, r3, #1
 810beb6:	61fa      	str	r2, [r7, #28]
 810beb8:	2b00      	cmp	r3, #0
 810beba:	d102      	bne.n	810bec2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 810bebc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 810bec0:	e0c9      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 810bec2:	68fb      	ldr	r3, [r7, #12]
 810bec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810bec6:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 810bec8:	69ba      	ldr	r2, [r7, #24]
 810beca:	4b67      	ldr	r3, [pc, #412]	; (810c068 <SDMMC_GetCmdResp1+0x1d8>)
 810becc:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 810bece:	2b00      	cmp	r3, #0
 810bed0:	d0ef      	beq.n	810beb2 <SDMMC_GetCmdResp1+0x22>
 810bed2:	69bb      	ldr	r3, [r7, #24]
 810bed4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 810bed8:	2b00      	cmp	r3, #0
 810beda:	d1ea      	bne.n	810beb2 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 810bedc:	68fb      	ldr	r3, [r7, #12]
 810bede:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810bee0:	f003 0304 	and.w	r3, r3, #4
 810bee4:	2b00      	cmp	r3, #0
 810bee6:	d004      	beq.n	810bef2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 810bee8:	68fb      	ldr	r3, [r7, #12]
 810beea:	2204      	movs	r2, #4
 810beec:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 810beee:	2304      	movs	r3, #4
 810bef0:	e0b1      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 810bef2:	68fb      	ldr	r3, [r7, #12]
 810bef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810bef6:	f003 0301 	and.w	r3, r3, #1
 810befa:	2b00      	cmp	r3, #0
 810befc:	d004      	beq.n	810bf08 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 810befe:	68fb      	ldr	r3, [r7, #12]
 810bf00:	2201      	movs	r2, #1
 810bf02:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 810bf04:	2301      	movs	r3, #1
 810bf06:	e0a6      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810bf08:	68fb      	ldr	r3, [r7, #12]
 810bf0a:	4a58      	ldr	r2, [pc, #352]	; (810c06c <SDMMC_GetCmdResp1+0x1dc>)
 810bf0c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 810bf0e:	68f8      	ldr	r0, [r7, #12]
 810bf10:	f7ff fdc0 	bl	810ba94 <SDMMC_GetCommandResponse>
 810bf14:	4603      	mov	r3, r0
 810bf16:	461a      	mov	r2, r3
 810bf18:	7afb      	ldrb	r3, [r7, #11]
 810bf1a:	4293      	cmp	r3, r2
 810bf1c:	d001      	beq.n	810bf22 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 810bf1e:	2301      	movs	r3, #1
 810bf20:	e099      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 810bf22:	2100      	movs	r1, #0
 810bf24:	68f8      	ldr	r0, [r7, #12]
 810bf26:	f7ff fdc2 	bl	810baae <SDMMC_GetResponse>
 810bf2a:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 810bf2c:	697a      	ldr	r2, [r7, #20]
 810bf2e:	4b50      	ldr	r3, [pc, #320]	; (810c070 <SDMMC_GetCmdResp1+0x1e0>)
 810bf30:	4013      	ands	r3, r2
 810bf32:	2b00      	cmp	r3, #0
 810bf34:	d101      	bne.n	810bf3a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 810bf36:	2300      	movs	r3, #0
 810bf38:	e08d      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 810bf3a:	697b      	ldr	r3, [r7, #20]
 810bf3c:	2b00      	cmp	r3, #0
 810bf3e:	da02      	bge.n	810bf46 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 810bf40:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810bf44:	e087      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 810bf46:	697b      	ldr	r3, [r7, #20]
 810bf48:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 810bf4c:	2b00      	cmp	r3, #0
 810bf4e:	d001      	beq.n	810bf54 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 810bf50:	2340      	movs	r3, #64	; 0x40
 810bf52:	e080      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 810bf54:	697b      	ldr	r3, [r7, #20]
 810bf56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810bf5a:	2b00      	cmp	r3, #0
 810bf5c:	d001      	beq.n	810bf62 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 810bf5e:	2380      	movs	r3, #128	; 0x80
 810bf60:	e079      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 810bf62:	697b      	ldr	r3, [r7, #20]
 810bf64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810bf68:	2b00      	cmp	r3, #0
 810bf6a:	d002      	beq.n	810bf72 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 810bf6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 810bf70:	e071      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 810bf72:	697b      	ldr	r3, [r7, #20]
 810bf74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810bf78:	2b00      	cmp	r3, #0
 810bf7a:	d002      	beq.n	810bf82 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 810bf7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 810bf80:	e069      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 810bf82:	697b      	ldr	r3, [r7, #20]
 810bf84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 810bf88:	2b00      	cmp	r3, #0
 810bf8a:	d002      	beq.n	810bf92 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 810bf8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810bf90:	e061      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 810bf92:	697b      	ldr	r3, [r7, #20]
 810bf94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 810bf98:	2b00      	cmp	r3, #0
 810bf9a:	d002      	beq.n	810bfa2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 810bf9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810bfa0:	e059      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 810bfa2:	697b      	ldr	r3, [r7, #20]
 810bfa4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 810bfa8:	2b00      	cmp	r3, #0
 810bfaa:	d002      	beq.n	810bfb2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 810bfac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810bfb0:	e051      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 810bfb2:	697b      	ldr	r3, [r7, #20]
 810bfb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 810bfb8:	2b00      	cmp	r3, #0
 810bfba:	d002      	beq.n	810bfc2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 810bfbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 810bfc0:	e049      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 810bfc2:	697b      	ldr	r3, [r7, #20]
 810bfc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810bfc8:	2b00      	cmp	r3, #0
 810bfca:	d002      	beq.n	810bfd2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 810bfcc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 810bfd0:	e041      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 810bfd2:	697b      	ldr	r3, [r7, #20]
 810bfd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 810bfd8:	2b00      	cmp	r3, #0
 810bfda:	d002      	beq.n	810bfe2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 810bfdc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810bfe0:	e039      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 810bfe2:	697b      	ldr	r3, [r7, #20]
 810bfe4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810bfe8:	2b00      	cmp	r3, #0
 810bfea:	d002      	beq.n	810bff2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 810bfec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 810bff0:	e031      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 810bff2:	697b      	ldr	r3, [r7, #20]
 810bff4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810bff8:	2b00      	cmp	r3, #0
 810bffa:	d002      	beq.n	810c002 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 810bffc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 810c000:	e029      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 810c002:	697b      	ldr	r3, [r7, #20]
 810c004:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810c008:	2b00      	cmp	r3, #0
 810c00a:	d002      	beq.n	810c012 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 810c00c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 810c010:	e021      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 810c012:	697b      	ldr	r3, [r7, #20]
 810c014:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810c018:	2b00      	cmp	r3, #0
 810c01a:	d002      	beq.n	810c022 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 810c01c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 810c020:	e019      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 810c022:	697b      	ldr	r3, [r7, #20]
 810c024:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810c028:	2b00      	cmp	r3, #0
 810c02a:	d002      	beq.n	810c032 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 810c02c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 810c030:	e011      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 810c032:	697b      	ldr	r3, [r7, #20]
 810c034:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 810c038:	2b00      	cmp	r3, #0
 810c03a:	d002      	beq.n	810c042 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 810c03c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 810c040:	e009      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 810c042:	697b      	ldr	r3, [r7, #20]
 810c044:	f003 0308 	and.w	r3, r3, #8
 810c048:	2b00      	cmp	r3, #0
 810c04a:	d002      	beq.n	810c052 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 810c04c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 810c050:	e001      	b.n	810c056 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 810c052:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 810c056:	4618      	mov	r0, r3
 810c058:	3720      	adds	r7, #32
 810c05a:	46bd      	mov	sp, r7
 810c05c:	bd80      	pop	{r7, pc}
 810c05e:	bf00      	nop
 810c060:	10000000 	.word	0x10000000
 810c064:	10624dd3 	.word	0x10624dd3
 810c068:	00200045 	.word	0x00200045
 810c06c:	002000c5 	.word	0x002000c5
 810c070:	fdffe008 	.word	0xfdffe008

0810c074 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 810c074:	b480      	push	{r7}
 810c076:	b085      	sub	sp, #20
 810c078:	af00      	add	r7, sp, #0
 810c07a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 810c07c:	4b1f      	ldr	r3, [pc, #124]	; (810c0fc <SDMMC_GetCmdResp2+0x88>)
 810c07e:	681b      	ldr	r3, [r3, #0]
 810c080:	4a1f      	ldr	r2, [pc, #124]	; (810c100 <SDMMC_GetCmdResp2+0x8c>)
 810c082:	fba2 2303 	umull	r2, r3, r2, r3
 810c086:	0a5b      	lsrs	r3, r3, #9
 810c088:	f241 3288 	movw	r2, #5000	; 0x1388
 810c08c:	fb02 f303 	mul.w	r3, r2, r3
 810c090:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 810c092:	68fb      	ldr	r3, [r7, #12]
 810c094:	1e5a      	subs	r2, r3, #1
 810c096:	60fa      	str	r2, [r7, #12]
 810c098:	2b00      	cmp	r3, #0
 810c09a:	d102      	bne.n	810c0a2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 810c09c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 810c0a0:	e026      	b.n	810c0f0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 810c0a2:	687b      	ldr	r3, [r7, #4]
 810c0a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c0a6:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c0a8:	68bb      	ldr	r3, [r7, #8]
 810c0aa:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 810c0ae:	2b00      	cmp	r3, #0
 810c0b0:	d0ef      	beq.n	810c092 <SDMMC_GetCmdResp2+0x1e>
 810c0b2:	68bb      	ldr	r3, [r7, #8]
 810c0b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c0b8:	2b00      	cmp	r3, #0
 810c0ba:	d1ea      	bne.n	810c092 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 810c0bc:	687b      	ldr	r3, [r7, #4]
 810c0be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c0c0:	f003 0304 	and.w	r3, r3, #4
 810c0c4:	2b00      	cmp	r3, #0
 810c0c6:	d004      	beq.n	810c0d2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 810c0c8:	687b      	ldr	r3, [r7, #4]
 810c0ca:	2204      	movs	r2, #4
 810c0cc:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 810c0ce:	2304      	movs	r3, #4
 810c0d0:	e00e      	b.n	810c0f0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 810c0d2:	687b      	ldr	r3, [r7, #4]
 810c0d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c0d6:	f003 0301 	and.w	r3, r3, #1
 810c0da:	2b00      	cmp	r3, #0
 810c0dc:	d004      	beq.n	810c0e8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 810c0de:	687b      	ldr	r3, [r7, #4]
 810c0e0:	2201      	movs	r2, #1
 810c0e2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 810c0e4:	2301      	movs	r3, #1
 810c0e6:	e003      	b.n	810c0f0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810c0e8:	687b      	ldr	r3, [r7, #4]
 810c0ea:	4a06      	ldr	r2, [pc, #24]	; (810c104 <SDMMC_GetCmdResp2+0x90>)
 810c0ec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 810c0ee:	2300      	movs	r3, #0
}
 810c0f0:	4618      	mov	r0, r3
 810c0f2:	3714      	adds	r7, #20
 810c0f4:	46bd      	mov	sp, r7
 810c0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c0fa:	4770      	bx	lr
 810c0fc:	10000000 	.word	0x10000000
 810c100:	10624dd3 	.word	0x10624dd3
 810c104:	002000c5 	.word	0x002000c5

0810c108 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 810c108:	b480      	push	{r7}
 810c10a:	b085      	sub	sp, #20
 810c10c:	af00      	add	r7, sp, #0
 810c10e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 810c110:	4b1a      	ldr	r3, [pc, #104]	; (810c17c <SDMMC_GetCmdResp3+0x74>)
 810c112:	681b      	ldr	r3, [r3, #0]
 810c114:	4a1a      	ldr	r2, [pc, #104]	; (810c180 <SDMMC_GetCmdResp3+0x78>)
 810c116:	fba2 2303 	umull	r2, r3, r2, r3
 810c11a:	0a5b      	lsrs	r3, r3, #9
 810c11c:	f241 3288 	movw	r2, #5000	; 0x1388
 810c120:	fb02 f303 	mul.w	r3, r2, r3
 810c124:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 810c126:	68fb      	ldr	r3, [r7, #12]
 810c128:	1e5a      	subs	r2, r3, #1
 810c12a:	60fa      	str	r2, [r7, #12]
 810c12c:	2b00      	cmp	r3, #0
 810c12e:	d102      	bne.n	810c136 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 810c130:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 810c134:	e01b      	b.n	810c16e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 810c136:	687b      	ldr	r3, [r7, #4]
 810c138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c13a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c13c:	68bb      	ldr	r3, [r7, #8]
 810c13e:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 810c142:	2b00      	cmp	r3, #0
 810c144:	d0ef      	beq.n	810c126 <SDMMC_GetCmdResp3+0x1e>
 810c146:	68bb      	ldr	r3, [r7, #8]
 810c148:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c14c:	2b00      	cmp	r3, #0
 810c14e:	d1ea      	bne.n	810c126 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 810c150:	687b      	ldr	r3, [r7, #4]
 810c152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c154:	f003 0304 	and.w	r3, r3, #4
 810c158:	2b00      	cmp	r3, #0
 810c15a:	d004      	beq.n	810c166 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 810c15c:	687b      	ldr	r3, [r7, #4]
 810c15e:	2204      	movs	r2, #4
 810c160:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 810c162:	2304      	movs	r3, #4
 810c164:	e003      	b.n	810c16e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810c166:	687b      	ldr	r3, [r7, #4]
 810c168:	4a06      	ldr	r2, [pc, #24]	; (810c184 <SDMMC_GetCmdResp3+0x7c>)
 810c16a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 810c16c:	2300      	movs	r3, #0
}
 810c16e:	4618      	mov	r0, r3
 810c170:	3714      	adds	r7, #20
 810c172:	46bd      	mov	sp, r7
 810c174:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c178:	4770      	bx	lr
 810c17a:	bf00      	nop
 810c17c:	10000000 	.word	0x10000000
 810c180:	10624dd3 	.word	0x10624dd3
 810c184:	002000c5 	.word	0x002000c5

0810c188 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 810c188:	b580      	push	{r7, lr}
 810c18a:	b088      	sub	sp, #32
 810c18c:	af00      	add	r7, sp, #0
 810c18e:	60f8      	str	r0, [r7, #12]
 810c190:	460b      	mov	r3, r1
 810c192:	607a      	str	r2, [r7, #4]
 810c194:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 810c196:	4b35      	ldr	r3, [pc, #212]	; (810c26c <SDMMC_GetCmdResp6+0xe4>)
 810c198:	681b      	ldr	r3, [r3, #0]
 810c19a:	4a35      	ldr	r2, [pc, #212]	; (810c270 <SDMMC_GetCmdResp6+0xe8>)
 810c19c:	fba2 2303 	umull	r2, r3, r2, r3
 810c1a0:	0a5b      	lsrs	r3, r3, #9
 810c1a2:	f241 3288 	movw	r2, #5000	; 0x1388
 810c1a6:	fb02 f303 	mul.w	r3, r2, r3
 810c1aa:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 810c1ac:	69fb      	ldr	r3, [r7, #28]
 810c1ae:	1e5a      	subs	r2, r3, #1
 810c1b0:	61fa      	str	r2, [r7, #28]
 810c1b2:	2b00      	cmp	r3, #0
 810c1b4:	d102      	bne.n	810c1bc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 810c1b6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 810c1ba:	e052      	b.n	810c262 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 810c1bc:	68fb      	ldr	r3, [r7, #12]
 810c1be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c1c0:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c1c2:	69bb      	ldr	r3, [r7, #24]
 810c1c4:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 810c1c8:	2b00      	cmp	r3, #0
 810c1ca:	d0ef      	beq.n	810c1ac <SDMMC_GetCmdResp6+0x24>
 810c1cc:	69bb      	ldr	r3, [r7, #24]
 810c1ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c1d2:	2b00      	cmp	r3, #0
 810c1d4:	d1ea      	bne.n	810c1ac <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 810c1d6:	68fb      	ldr	r3, [r7, #12]
 810c1d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c1da:	f003 0304 	and.w	r3, r3, #4
 810c1de:	2b00      	cmp	r3, #0
 810c1e0:	d004      	beq.n	810c1ec <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 810c1e2:	68fb      	ldr	r3, [r7, #12]
 810c1e4:	2204      	movs	r2, #4
 810c1e6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 810c1e8:	2304      	movs	r3, #4
 810c1ea:	e03a      	b.n	810c262 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 810c1ec:	68fb      	ldr	r3, [r7, #12]
 810c1ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c1f0:	f003 0301 	and.w	r3, r3, #1
 810c1f4:	2b00      	cmp	r3, #0
 810c1f6:	d004      	beq.n	810c202 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 810c1f8:	68fb      	ldr	r3, [r7, #12]
 810c1fa:	2201      	movs	r2, #1
 810c1fc:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 810c1fe:	2301      	movs	r3, #1
 810c200:	e02f      	b.n	810c262 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 810c202:	68f8      	ldr	r0, [r7, #12]
 810c204:	f7ff fc46 	bl	810ba94 <SDMMC_GetCommandResponse>
 810c208:	4603      	mov	r3, r0
 810c20a:	461a      	mov	r2, r3
 810c20c:	7afb      	ldrb	r3, [r7, #11]
 810c20e:	4293      	cmp	r3, r2
 810c210:	d001      	beq.n	810c216 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 810c212:	2301      	movs	r3, #1
 810c214:	e025      	b.n	810c262 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810c216:	68fb      	ldr	r3, [r7, #12]
 810c218:	4a16      	ldr	r2, [pc, #88]	; (810c274 <SDMMC_GetCmdResp6+0xec>)
 810c21a:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 810c21c:	2100      	movs	r1, #0
 810c21e:	68f8      	ldr	r0, [r7, #12]
 810c220:	f7ff fc45 	bl	810baae <SDMMC_GetResponse>
 810c224:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 810c226:	697b      	ldr	r3, [r7, #20]
 810c228:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 810c22c:	2b00      	cmp	r3, #0
 810c22e:	d106      	bne.n	810c23e <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 810c230:	697b      	ldr	r3, [r7, #20]
 810c232:	0c1b      	lsrs	r3, r3, #16
 810c234:	b29a      	uxth	r2, r3
 810c236:	687b      	ldr	r3, [r7, #4]
 810c238:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 810c23a:	2300      	movs	r3, #0
 810c23c:	e011      	b.n	810c262 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 810c23e:	697b      	ldr	r3, [r7, #20]
 810c240:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810c244:	2b00      	cmp	r3, #0
 810c246:	d002      	beq.n	810c24e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 810c248:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 810c24c:	e009      	b.n	810c262 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 810c24e:	697b      	ldr	r3, [r7, #20]
 810c250:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810c254:	2b00      	cmp	r3, #0
 810c256:	d002      	beq.n	810c25e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 810c258:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810c25c:	e001      	b.n	810c262 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 810c25e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 810c262:	4618      	mov	r0, r3
 810c264:	3720      	adds	r7, #32
 810c266:	46bd      	mov	sp, r7
 810c268:	bd80      	pop	{r7, pc}
 810c26a:	bf00      	nop
 810c26c:	10000000 	.word	0x10000000
 810c270:	10624dd3 	.word	0x10624dd3
 810c274:	002000c5 	.word	0x002000c5

0810c278 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 810c278:	b480      	push	{r7}
 810c27a:	b085      	sub	sp, #20
 810c27c:	af00      	add	r7, sp, #0
 810c27e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 810c280:	4b22      	ldr	r3, [pc, #136]	; (810c30c <SDMMC_GetCmdResp7+0x94>)
 810c282:	681b      	ldr	r3, [r3, #0]
 810c284:	4a22      	ldr	r2, [pc, #136]	; (810c310 <SDMMC_GetCmdResp7+0x98>)
 810c286:	fba2 2303 	umull	r2, r3, r2, r3
 810c28a:	0a5b      	lsrs	r3, r3, #9
 810c28c:	f241 3288 	movw	r2, #5000	; 0x1388
 810c290:	fb02 f303 	mul.w	r3, r2, r3
 810c294:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 810c296:	68fb      	ldr	r3, [r7, #12]
 810c298:	1e5a      	subs	r2, r3, #1
 810c29a:	60fa      	str	r2, [r7, #12]
 810c29c:	2b00      	cmp	r3, #0
 810c29e:	d102      	bne.n	810c2a6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 810c2a0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 810c2a4:	e02c      	b.n	810c300 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 810c2a6:	687b      	ldr	r3, [r7, #4]
 810c2a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c2aa:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c2ac:	68bb      	ldr	r3, [r7, #8]
 810c2ae:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 810c2b2:	2b00      	cmp	r3, #0
 810c2b4:	d0ef      	beq.n	810c296 <SDMMC_GetCmdResp7+0x1e>
 810c2b6:	68bb      	ldr	r3, [r7, #8]
 810c2b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c2bc:	2b00      	cmp	r3, #0
 810c2be:	d1ea      	bne.n	810c296 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 810c2c0:	687b      	ldr	r3, [r7, #4]
 810c2c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c2c4:	f003 0304 	and.w	r3, r3, #4
 810c2c8:	2b00      	cmp	r3, #0
 810c2ca:	d004      	beq.n	810c2d6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 810c2cc:	687b      	ldr	r3, [r7, #4]
 810c2ce:	2204      	movs	r2, #4
 810c2d0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 810c2d2:	2304      	movs	r3, #4
 810c2d4:	e014      	b.n	810c300 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 810c2d6:	687b      	ldr	r3, [r7, #4]
 810c2d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c2da:	f003 0301 	and.w	r3, r3, #1
 810c2de:	2b00      	cmp	r3, #0
 810c2e0:	d004      	beq.n	810c2ec <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 810c2e2:	687b      	ldr	r3, [r7, #4]
 810c2e4:	2201      	movs	r2, #1
 810c2e6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 810c2e8:	2301      	movs	r3, #1
 810c2ea:	e009      	b.n	810c300 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 810c2ec:	687b      	ldr	r3, [r7, #4]
 810c2ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c2f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810c2f4:	2b00      	cmp	r3, #0
 810c2f6:	d002      	beq.n	810c2fe <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 810c2f8:	687b      	ldr	r3, [r7, #4]
 810c2fa:	2240      	movs	r2, #64	; 0x40
 810c2fc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 810c2fe:	2300      	movs	r3, #0

}
 810c300:	4618      	mov	r0, r3
 810c302:	3714      	adds	r7, #20
 810c304:	46bd      	mov	sp, r7
 810c306:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c30a:	4770      	bx	lr
 810c30c:	10000000 	.word	0x10000000
 810c310:	10624dd3 	.word	0x10624dd3

0810c314 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 810c314:	b480      	push	{r7}
 810c316:	b085      	sub	sp, #20
 810c318:	af00      	add	r7, sp, #0
 810c31a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 810c31c:	4b11      	ldr	r3, [pc, #68]	; (810c364 <SDMMC_GetCmdError+0x50>)
 810c31e:	681b      	ldr	r3, [r3, #0]
 810c320:	4a11      	ldr	r2, [pc, #68]	; (810c368 <SDMMC_GetCmdError+0x54>)
 810c322:	fba2 2303 	umull	r2, r3, r2, r3
 810c326:	0a5b      	lsrs	r3, r3, #9
 810c328:	f241 3288 	movw	r2, #5000	; 0x1388
 810c32c:	fb02 f303 	mul.w	r3, r2, r3
 810c330:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 810c332:	68fb      	ldr	r3, [r7, #12]
 810c334:	1e5a      	subs	r2, r3, #1
 810c336:	60fa      	str	r2, [r7, #12]
 810c338:	2b00      	cmp	r3, #0
 810c33a:	d102      	bne.n	810c342 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 810c33c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 810c340:	e009      	b.n	810c356 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 810c342:	687b      	ldr	r3, [r7, #4]
 810c344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810c346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810c34a:	2b00      	cmp	r3, #0
 810c34c:	d0f1      	beq.n	810c332 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810c34e:	687b      	ldr	r3, [r7, #4]
 810c350:	4a06      	ldr	r2, [pc, #24]	; (810c36c <SDMMC_GetCmdError+0x58>)
 810c352:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 810c354:	2300      	movs	r3, #0
}
 810c356:	4618      	mov	r0, r3
 810c358:	3714      	adds	r7, #20
 810c35a:	46bd      	mov	sp, r7
 810c35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c360:	4770      	bx	lr
 810c362:	bf00      	nop
 810c364:	10000000 	.word	0x10000000
 810c368:	10624dd3 	.word	0x10624dd3
 810c36c:	002000c5 	.word	0x002000c5

0810c370 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 810c370:	b084      	sub	sp, #16
 810c372:	b580      	push	{r7, lr}
 810c374:	b084      	sub	sp, #16
 810c376:	af00      	add	r7, sp, #0
 810c378:	6078      	str	r0, [r7, #4]
 810c37a:	f107 001c 	add.w	r0, r7, #28
 810c37e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 810c382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810c384:	2b01      	cmp	r3, #1
 810c386:	d122      	bne.n	810c3ce <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 810c388:	687b      	ldr	r3, [r7, #4]
 810c38a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810c38c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810c390:	687b      	ldr	r3, [r7, #4]
 810c392:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 810c394:	687b      	ldr	r3, [r7, #4]
 810c396:	68db      	ldr	r3, [r3, #12]
 810c398:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 810c39c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 810c3a0:	687a      	ldr	r2, [r7, #4]
 810c3a2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 810c3a4:	687b      	ldr	r3, [r7, #4]
 810c3a6:	68db      	ldr	r3, [r3, #12]
 810c3a8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 810c3ac:	687b      	ldr	r3, [r7, #4]
 810c3ae:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 810c3b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810c3b2:	2b01      	cmp	r3, #1
 810c3b4:	d105      	bne.n	810c3c2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 810c3b6:	687b      	ldr	r3, [r7, #4]
 810c3b8:	68db      	ldr	r3, [r3, #12]
 810c3ba:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 810c3be:	687b      	ldr	r3, [r7, #4]
 810c3c0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 810c3c2:	6878      	ldr	r0, [r7, #4]
 810c3c4:	f000 faa6 	bl	810c914 <USB_CoreReset>
 810c3c8:	4603      	mov	r3, r0
 810c3ca:	73fb      	strb	r3, [r7, #15]
 810c3cc:	e01a      	b.n	810c404 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 810c3ce:	687b      	ldr	r3, [r7, #4]
 810c3d0:	68db      	ldr	r3, [r3, #12]
 810c3d2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 810c3d6:	687b      	ldr	r3, [r7, #4]
 810c3d8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 810c3da:	6878      	ldr	r0, [r7, #4]
 810c3dc:	f000 fa9a 	bl	810c914 <USB_CoreReset>
 810c3e0:	4603      	mov	r3, r0
 810c3e2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 810c3e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 810c3e6:	2b00      	cmp	r3, #0
 810c3e8:	d106      	bne.n	810c3f8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 810c3ea:	687b      	ldr	r3, [r7, #4]
 810c3ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810c3ee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 810c3f2:	687b      	ldr	r3, [r7, #4]
 810c3f4:	639a      	str	r2, [r3, #56]	; 0x38
 810c3f6:	e005      	b.n	810c404 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 810c3f8:	687b      	ldr	r3, [r7, #4]
 810c3fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810c3fc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810c400:	687b      	ldr	r3, [r7, #4]
 810c402:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 810c404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810c406:	2b01      	cmp	r3, #1
 810c408:	d118      	bne.n	810c43c <USB_CoreInit+0xcc>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 810c40a:	687b      	ldr	r3, [r7, #4]
 810c40c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810c40e:	b29a      	uxth	r2, r3
 810c410:	687b      	ldr	r3, [r7, #4]
 810c412:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 810c414:	687b      	ldr	r3, [r7, #4]
 810c416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810c418:	f043 737b 	orr.w	r3, r3, #65798144	; 0x3ec0000
 810c41c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810c420:	687a      	ldr	r2, [r7, #4]
 810c422:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 810c424:	687b      	ldr	r3, [r7, #4]
 810c426:	689b      	ldr	r3, [r3, #8]
 810c428:	f043 0206 	orr.w	r2, r3, #6
 810c42c:	687b      	ldr	r3, [r7, #4]
 810c42e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 810c430:	687b      	ldr	r3, [r7, #4]
 810c432:	689b      	ldr	r3, [r3, #8]
 810c434:	f043 0220 	orr.w	r2, r3, #32
 810c438:	687b      	ldr	r3, [r7, #4]
 810c43a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 810c43c:	7bfb      	ldrb	r3, [r7, #15]
}
 810c43e:	4618      	mov	r0, r3
 810c440:	3710      	adds	r7, #16
 810c442:	46bd      	mov	sp, r7
 810c444:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 810c448:	b004      	add	sp, #16
 810c44a:	4770      	bx	lr

0810c44c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 810c44c:	b480      	push	{r7}
 810c44e:	b083      	sub	sp, #12
 810c450:	af00      	add	r7, sp, #0
 810c452:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 810c454:	687b      	ldr	r3, [r7, #4]
 810c456:	689b      	ldr	r3, [r3, #8]
 810c458:	f023 0201 	bic.w	r2, r3, #1
 810c45c:	687b      	ldr	r3, [r7, #4]
 810c45e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 810c460:	2300      	movs	r3, #0
}
 810c462:	4618      	mov	r0, r3
 810c464:	370c      	adds	r7, #12
 810c466:	46bd      	mov	sp, r7
 810c468:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c46c:	4770      	bx	lr

0810c46e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 810c46e:	b580      	push	{r7, lr}
 810c470:	b084      	sub	sp, #16
 810c472:	af00      	add	r7, sp, #0
 810c474:	6078      	str	r0, [r7, #4]
 810c476:	460b      	mov	r3, r1
 810c478:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 810c47a:	2300      	movs	r3, #0
 810c47c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 810c47e:	687b      	ldr	r3, [r7, #4]
 810c480:	68db      	ldr	r3, [r3, #12]
 810c482:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 810c486:	687b      	ldr	r3, [r7, #4]
 810c488:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 810c48a:	78fb      	ldrb	r3, [r7, #3]
 810c48c:	2b01      	cmp	r3, #1
 810c48e:	d115      	bne.n	810c4bc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 810c490:	687b      	ldr	r3, [r7, #4]
 810c492:	68db      	ldr	r3, [r3, #12]
 810c494:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 810c498:	687b      	ldr	r3, [r7, #4]
 810c49a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 810c49c:	2001      	movs	r0, #1
 810c49e:	f7f6 fa05 	bl	81028ac <HAL_Delay>
      ms++;
 810c4a2:	68fb      	ldr	r3, [r7, #12]
 810c4a4:	3301      	adds	r3, #1
 810c4a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 810c4a8:	6878      	ldr	r0, [r7, #4]
 810c4aa:	f000 fa25 	bl	810c8f8 <USB_GetMode>
 810c4ae:	4603      	mov	r3, r0
 810c4b0:	2b01      	cmp	r3, #1
 810c4b2:	d01e      	beq.n	810c4f2 <USB_SetCurrentMode+0x84>
 810c4b4:	68fb      	ldr	r3, [r7, #12]
 810c4b6:	2b31      	cmp	r3, #49	; 0x31
 810c4b8:	d9f0      	bls.n	810c49c <USB_SetCurrentMode+0x2e>
 810c4ba:	e01a      	b.n	810c4f2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 810c4bc:	78fb      	ldrb	r3, [r7, #3]
 810c4be:	2b00      	cmp	r3, #0
 810c4c0:	d115      	bne.n	810c4ee <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 810c4c2:	687b      	ldr	r3, [r7, #4]
 810c4c4:	68db      	ldr	r3, [r3, #12]
 810c4c6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 810c4ca:	687b      	ldr	r3, [r7, #4]
 810c4cc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 810c4ce:	2001      	movs	r0, #1
 810c4d0:	f7f6 f9ec 	bl	81028ac <HAL_Delay>
      ms++;
 810c4d4:	68fb      	ldr	r3, [r7, #12]
 810c4d6:	3301      	adds	r3, #1
 810c4d8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 810c4da:	6878      	ldr	r0, [r7, #4]
 810c4dc:	f000 fa0c 	bl	810c8f8 <USB_GetMode>
 810c4e0:	4603      	mov	r3, r0
 810c4e2:	2b00      	cmp	r3, #0
 810c4e4:	d005      	beq.n	810c4f2 <USB_SetCurrentMode+0x84>
 810c4e6:	68fb      	ldr	r3, [r7, #12]
 810c4e8:	2b31      	cmp	r3, #49	; 0x31
 810c4ea:	d9f0      	bls.n	810c4ce <USB_SetCurrentMode+0x60>
 810c4ec:	e001      	b.n	810c4f2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 810c4ee:	2301      	movs	r3, #1
 810c4f0:	e005      	b.n	810c4fe <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 810c4f2:	68fb      	ldr	r3, [r7, #12]
 810c4f4:	2b32      	cmp	r3, #50	; 0x32
 810c4f6:	d101      	bne.n	810c4fc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 810c4f8:	2301      	movs	r3, #1
 810c4fa:	e000      	b.n	810c4fe <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 810c4fc:	2300      	movs	r3, #0
}
 810c4fe:	4618      	mov	r0, r3
 810c500:	3710      	adds	r7, #16
 810c502:	46bd      	mov	sp, r7
 810c504:	bd80      	pop	{r7, pc}
	...

0810c508 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 810c508:	b084      	sub	sp, #16
 810c50a:	b580      	push	{r7, lr}
 810c50c:	b086      	sub	sp, #24
 810c50e:	af00      	add	r7, sp, #0
 810c510:	6078      	str	r0, [r7, #4]
 810c512:	f107 0024 	add.w	r0, r7, #36	; 0x24
 810c516:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 810c51a:	2300      	movs	r3, #0
 810c51c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 810c51e:	687b      	ldr	r3, [r7, #4]
 810c520:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 810c522:	2300      	movs	r3, #0
 810c524:	613b      	str	r3, [r7, #16]
 810c526:	e009      	b.n	810c53c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 810c528:	687a      	ldr	r2, [r7, #4]
 810c52a:	693b      	ldr	r3, [r7, #16]
 810c52c:	3340      	adds	r3, #64	; 0x40
 810c52e:	009b      	lsls	r3, r3, #2
 810c530:	4413      	add	r3, r2
 810c532:	2200      	movs	r2, #0
 810c534:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 810c536:	693b      	ldr	r3, [r7, #16]
 810c538:	3301      	adds	r3, #1
 810c53a:	613b      	str	r3, [r7, #16]
 810c53c:	693b      	ldr	r3, [r7, #16]
 810c53e:	2b0e      	cmp	r3, #14
 810c540:	d9f2      	bls.n	810c528 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 810c542:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810c544:	2b00      	cmp	r3, #0
 810c546:	d11c      	bne.n	810c582 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 810c548:	68fb      	ldr	r3, [r7, #12]
 810c54a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810c54e:	685b      	ldr	r3, [r3, #4]
 810c550:	68fa      	ldr	r2, [r7, #12]
 810c552:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 810c556:	f043 0302 	orr.w	r3, r3, #2
 810c55a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 810c55c:	687b      	ldr	r3, [r7, #4]
 810c55e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810c560:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 810c564:	687b      	ldr	r3, [r7, #4]
 810c566:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 810c568:	687b      	ldr	r3, [r7, #4]
 810c56a:	681b      	ldr	r3, [r3, #0]
 810c56c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 810c570:	687b      	ldr	r3, [r7, #4]
 810c572:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 810c574:	687b      	ldr	r3, [r7, #4]
 810c576:	681b      	ldr	r3, [r3, #0]
 810c578:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 810c57c:	687b      	ldr	r3, [r7, #4]
 810c57e:	601a      	str	r2, [r3, #0]
 810c580:	e005      	b.n	810c58e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 810c582:	687b      	ldr	r3, [r7, #4]
 810c584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810c586:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 810c58a:	687b      	ldr	r3, [r7, #4]
 810c58c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 810c58e:	68fb      	ldr	r3, [r7, #12]
 810c590:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 810c594:	461a      	mov	r2, r3
 810c596:	2300      	movs	r3, #0
 810c598:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 810c59a:	68fb      	ldr	r3, [r7, #12]
 810c59c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810c5a0:	4619      	mov	r1, r3
 810c5a2:	68fb      	ldr	r3, [r7, #12]
 810c5a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810c5a8:	461a      	mov	r2, r3
 810c5aa:	680b      	ldr	r3, [r1, #0]
 810c5ac:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 810c5ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810c5b0:	2b01      	cmp	r3, #1
 810c5b2:	d10c      	bne.n	810c5ce <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 810c5b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810c5b6:	2b00      	cmp	r3, #0
 810c5b8:	d104      	bne.n	810c5c4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 810c5ba:	2100      	movs	r1, #0
 810c5bc:	6878      	ldr	r0, [r7, #4]
 810c5be:	f000 f961 	bl	810c884 <USB_SetDevSpeed>
 810c5c2:	e008      	b.n	810c5d6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 810c5c4:	2101      	movs	r1, #1
 810c5c6:	6878      	ldr	r0, [r7, #4]
 810c5c8:	f000 f95c 	bl	810c884 <USB_SetDevSpeed>
 810c5cc:	e003      	b.n	810c5d6 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 810c5ce:	2103      	movs	r1, #3
 810c5d0:	6878      	ldr	r0, [r7, #4]
 810c5d2:	f000 f957 	bl	810c884 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 810c5d6:	2110      	movs	r1, #16
 810c5d8:	6878      	ldr	r0, [r7, #4]
 810c5da:	f000 f8f3 	bl	810c7c4 <USB_FlushTxFifo>
 810c5de:	4603      	mov	r3, r0
 810c5e0:	2b00      	cmp	r3, #0
 810c5e2:	d001      	beq.n	810c5e8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 810c5e4:	2301      	movs	r3, #1
 810c5e6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 810c5e8:	6878      	ldr	r0, [r7, #4]
 810c5ea:	f000 f91d 	bl	810c828 <USB_FlushRxFifo>
 810c5ee:	4603      	mov	r3, r0
 810c5f0:	2b00      	cmp	r3, #0
 810c5f2:	d001      	beq.n	810c5f8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 810c5f4:	2301      	movs	r3, #1
 810c5f6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 810c5f8:	68fb      	ldr	r3, [r7, #12]
 810c5fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810c5fe:	461a      	mov	r2, r3
 810c600:	2300      	movs	r3, #0
 810c602:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 810c604:	68fb      	ldr	r3, [r7, #12]
 810c606:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810c60a:	461a      	mov	r2, r3
 810c60c:	2300      	movs	r3, #0
 810c60e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 810c610:	68fb      	ldr	r3, [r7, #12]
 810c612:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810c616:	461a      	mov	r2, r3
 810c618:	2300      	movs	r3, #0
 810c61a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 810c61c:	2300      	movs	r3, #0
 810c61e:	613b      	str	r3, [r7, #16]
 810c620:	e043      	b.n	810c6aa <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 810c622:	693b      	ldr	r3, [r7, #16]
 810c624:	015a      	lsls	r2, r3, #5
 810c626:	68fb      	ldr	r3, [r7, #12]
 810c628:	4413      	add	r3, r2
 810c62a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810c62e:	681b      	ldr	r3, [r3, #0]
 810c630:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 810c634:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 810c638:	d118      	bne.n	810c66c <USB_DevInit+0x164>
    {
      if (i == 0U)
 810c63a:	693b      	ldr	r3, [r7, #16]
 810c63c:	2b00      	cmp	r3, #0
 810c63e:	d10a      	bne.n	810c656 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 810c640:	693b      	ldr	r3, [r7, #16]
 810c642:	015a      	lsls	r2, r3, #5
 810c644:	68fb      	ldr	r3, [r7, #12]
 810c646:	4413      	add	r3, r2
 810c648:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810c64c:	461a      	mov	r2, r3
 810c64e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 810c652:	6013      	str	r3, [r2, #0]
 810c654:	e013      	b.n	810c67e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 810c656:	693b      	ldr	r3, [r7, #16]
 810c658:	015a      	lsls	r2, r3, #5
 810c65a:	68fb      	ldr	r3, [r7, #12]
 810c65c:	4413      	add	r3, r2
 810c65e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810c662:	461a      	mov	r2, r3
 810c664:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 810c668:	6013      	str	r3, [r2, #0]
 810c66a:	e008      	b.n	810c67e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 810c66c:	693b      	ldr	r3, [r7, #16]
 810c66e:	015a      	lsls	r2, r3, #5
 810c670:	68fb      	ldr	r3, [r7, #12]
 810c672:	4413      	add	r3, r2
 810c674:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810c678:	461a      	mov	r2, r3
 810c67a:	2300      	movs	r3, #0
 810c67c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 810c67e:	693b      	ldr	r3, [r7, #16]
 810c680:	015a      	lsls	r2, r3, #5
 810c682:	68fb      	ldr	r3, [r7, #12]
 810c684:	4413      	add	r3, r2
 810c686:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810c68a:	461a      	mov	r2, r3
 810c68c:	2300      	movs	r3, #0
 810c68e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 810c690:	693b      	ldr	r3, [r7, #16]
 810c692:	015a      	lsls	r2, r3, #5
 810c694:	68fb      	ldr	r3, [r7, #12]
 810c696:	4413      	add	r3, r2
 810c698:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810c69c:	461a      	mov	r2, r3
 810c69e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 810c6a2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 810c6a4:	693b      	ldr	r3, [r7, #16]
 810c6a6:	3301      	adds	r3, #1
 810c6a8:	613b      	str	r3, [r7, #16]
 810c6aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810c6ac:	693a      	ldr	r2, [r7, #16]
 810c6ae:	429a      	cmp	r2, r3
 810c6b0:	d3b7      	bcc.n	810c622 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 810c6b2:	2300      	movs	r3, #0
 810c6b4:	613b      	str	r3, [r7, #16]
 810c6b6:	e043      	b.n	810c740 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 810c6b8:	693b      	ldr	r3, [r7, #16]
 810c6ba:	015a      	lsls	r2, r3, #5
 810c6bc:	68fb      	ldr	r3, [r7, #12]
 810c6be:	4413      	add	r3, r2
 810c6c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810c6c4:	681b      	ldr	r3, [r3, #0]
 810c6c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 810c6ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 810c6ce:	d118      	bne.n	810c702 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 810c6d0:	693b      	ldr	r3, [r7, #16]
 810c6d2:	2b00      	cmp	r3, #0
 810c6d4:	d10a      	bne.n	810c6ec <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 810c6d6:	693b      	ldr	r3, [r7, #16]
 810c6d8:	015a      	lsls	r2, r3, #5
 810c6da:	68fb      	ldr	r3, [r7, #12]
 810c6dc:	4413      	add	r3, r2
 810c6de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810c6e2:	461a      	mov	r2, r3
 810c6e4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 810c6e8:	6013      	str	r3, [r2, #0]
 810c6ea:	e013      	b.n	810c714 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 810c6ec:	693b      	ldr	r3, [r7, #16]
 810c6ee:	015a      	lsls	r2, r3, #5
 810c6f0:	68fb      	ldr	r3, [r7, #12]
 810c6f2:	4413      	add	r3, r2
 810c6f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810c6f8:	461a      	mov	r2, r3
 810c6fa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 810c6fe:	6013      	str	r3, [r2, #0]
 810c700:	e008      	b.n	810c714 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 810c702:	693b      	ldr	r3, [r7, #16]
 810c704:	015a      	lsls	r2, r3, #5
 810c706:	68fb      	ldr	r3, [r7, #12]
 810c708:	4413      	add	r3, r2
 810c70a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810c70e:	461a      	mov	r2, r3
 810c710:	2300      	movs	r3, #0
 810c712:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 810c714:	693b      	ldr	r3, [r7, #16]
 810c716:	015a      	lsls	r2, r3, #5
 810c718:	68fb      	ldr	r3, [r7, #12]
 810c71a:	4413      	add	r3, r2
 810c71c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810c720:	461a      	mov	r2, r3
 810c722:	2300      	movs	r3, #0
 810c724:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 810c726:	693b      	ldr	r3, [r7, #16]
 810c728:	015a      	lsls	r2, r3, #5
 810c72a:	68fb      	ldr	r3, [r7, #12]
 810c72c:	4413      	add	r3, r2
 810c72e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810c732:	461a      	mov	r2, r3
 810c734:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 810c738:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 810c73a:	693b      	ldr	r3, [r7, #16]
 810c73c:	3301      	adds	r3, #1
 810c73e:	613b      	str	r3, [r7, #16]
 810c740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810c742:	693a      	ldr	r2, [r7, #16]
 810c744:	429a      	cmp	r2, r3
 810c746:	d3b7      	bcc.n	810c6b8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 810c748:	68fb      	ldr	r3, [r7, #12]
 810c74a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810c74e:	691b      	ldr	r3, [r3, #16]
 810c750:	68fa      	ldr	r2, [r7, #12]
 810c752:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 810c756:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 810c75a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 810c75c:	687b      	ldr	r3, [r7, #4]
 810c75e:	2200      	movs	r2, #0
 810c760:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 810c762:	687b      	ldr	r3, [r7, #4]
 810c764:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 810c768:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 810c76a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810c76c:	2b00      	cmp	r3, #0
 810c76e:	d105      	bne.n	810c77c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 810c770:	687b      	ldr	r3, [r7, #4]
 810c772:	699b      	ldr	r3, [r3, #24]
 810c774:	f043 0210 	orr.w	r2, r3, #16
 810c778:	687b      	ldr	r3, [r7, #4]
 810c77a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 810c77c:	687b      	ldr	r3, [r7, #4]
 810c77e:	699a      	ldr	r2, [r3, #24]
 810c780:	4b0f      	ldr	r3, [pc, #60]	; (810c7c0 <USB_DevInit+0x2b8>)
 810c782:	4313      	orrs	r3, r2
 810c784:	687a      	ldr	r2, [r7, #4]
 810c786:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 810c788:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810c78a:	2b00      	cmp	r3, #0
 810c78c:	d005      	beq.n	810c79a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 810c78e:	687b      	ldr	r3, [r7, #4]
 810c790:	699b      	ldr	r3, [r3, #24]
 810c792:	f043 0208 	orr.w	r2, r3, #8
 810c796:	687b      	ldr	r3, [r7, #4]
 810c798:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 810c79a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810c79c:	2b01      	cmp	r3, #1
 810c79e:	d107      	bne.n	810c7b0 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 810c7a0:	687b      	ldr	r3, [r7, #4]
 810c7a2:	699b      	ldr	r3, [r3, #24]
 810c7a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 810c7a8:	f043 0304 	orr.w	r3, r3, #4
 810c7ac:	687a      	ldr	r2, [r7, #4]
 810c7ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 810c7b0:	7dfb      	ldrb	r3, [r7, #23]
}
 810c7b2:	4618      	mov	r0, r3
 810c7b4:	3718      	adds	r7, #24
 810c7b6:	46bd      	mov	sp, r7
 810c7b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 810c7bc:	b004      	add	sp, #16
 810c7be:	4770      	bx	lr
 810c7c0:	803c3800 	.word	0x803c3800

0810c7c4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 810c7c4:	b480      	push	{r7}
 810c7c6:	b085      	sub	sp, #20
 810c7c8:	af00      	add	r7, sp, #0
 810c7ca:	6078      	str	r0, [r7, #4]
 810c7cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 810c7ce:	2300      	movs	r3, #0
 810c7d0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 810c7d2:	68fb      	ldr	r3, [r7, #12]
 810c7d4:	3301      	adds	r3, #1
 810c7d6:	60fb      	str	r3, [r7, #12]
 810c7d8:	4a12      	ldr	r2, [pc, #72]	; (810c824 <USB_FlushTxFifo+0x60>)
 810c7da:	4293      	cmp	r3, r2
 810c7dc:	d901      	bls.n	810c7e2 <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 810c7de:	2303      	movs	r3, #3
 810c7e0:	e01a      	b.n	810c818 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 810c7e2:	687b      	ldr	r3, [r7, #4]
 810c7e4:	691b      	ldr	r3, [r3, #16]
 810c7e6:	2b00      	cmp	r3, #0
 810c7e8:	daf3      	bge.n	810c7d2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 810c7ea:	2300      	movs	r3, #0
 810c7ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 810c7ee:	683b      	ldr	r3, [r7, #0]
 810c7f0:	019b      	lsls	r3, r3, #6
 810c7f2:	f043 0220 	orr.w	r2, r3, #32
 810c7f6:	687b      	ldr	r3, [r7, #4]
 810c7f8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 810c7fa:	68fb      	ldr	r3, [r7, #12]
 810c7fc:	3301      	adds	r3, #1
 810c7fe:	60fb      	str	r3, [r7, #12]
 810c800:	4a08      	ldr	r2, [pc, #32]	; (810c824 <USB_FlushTxFifo+0x60>)
 810c802:	4293      	cmp	r3, r2
 810c804:	d901      	bls.n	810c80a <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 810c806:	2303      	movs	r3, #3
 810c808:	e006      	b.n	810c818 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 810c80a:	687b      	ldr	r3, [r7, #4]
 810c80c:	691b      	ldr	r3, [r3, #16]
 810c80e:	f003 0320 	and.w	r3, r3, #32
 810c812:	2b20      	cmp	r3, #32
 810c814:	d0f1      	beq.n	810c7fa <USB_FlushTxFifo+0x36>

  return HAL_OK;
 810c816:	2300      	movs	r3, #0
}
 810c818:	4618      	mov	r0, r3
 810c81a:	3714      	adds	r7, #20
 810c81c:	46bd      	mov	sp, r7
 810c81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c822:	4770      	bx	lr
 810c824:	00030d40 	.word	0x00030d40

0810c828 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 810c828:	b480      	push	{r7}
 810c82a:	b085      	sub	sp, #20
 810c82c:	af00      	add	r7, sp, #0
 810c82e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 810c830:	2300      	movs	r3, #0
 810c832:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 810c834:	68fb      	ldr	r3, [r7, #12]
 810c836:	3301      	adds	r3, #1
 810c838:	60fb      	str	r3, [r7, #12]
 810c83a:	4a11      	ldr	r2, [pc, #68]	; (810c880 <USB_FlushRxFifo+0x58>)
 810c83c:	4293      	cmp	r3, r2
 810c83e:	d901      	bls.n	810c844 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 810c840:	2303      	movs	r3, #3
 810c842:	e017      	b.n	810c874 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 810c844:	687b      	ldr	r3, [r7, #4]
 810c846:	691b      	ldr	r3, [r3, #16]
 810c848:	2b00      	cmp	r3, #0
 810c84a:	daf3      	bge.n	810c834 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 810c84c:	2300      	movs	r3, #0
 810c84e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 810c850:	687b      	ldr	r3, [r7, #4]
 810c852:	2210      	movs	r2, #16
 810c854:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 810c856:	68fb      	ldr	r3, [r7, #12]
 810c858:	3301      	adds	r3, #1
 810c85a:	60fb      	str	r3, [r7, #12]
 810c85c:	4a08      	ldr	r2, [pc, #32]	; (810c880 <USB_FlushRxFifo+0x58>)
 810c85e:	4293      	cmp	r3, r2
 810c860:	d901      	bls.n	810c866 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 810c862:	2303      	movs	r3, #3
 810c864:	e006      	b.n	810c874 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 810c866:	687b      	ldr	r3, [r7, #4]
 810c868:	691b      	ldr	r3, [r3, #16]
 810c86a:	f003 0310 	and.w	r3, r3, #16
 810c86e:	2b10      	cmp	r3, #16
 810c870:	d0f1      	beq.n	810c856 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 810c872:	2300      	movs	r3, #0
}
 810c874:	4618      	mov	r0, r3
 810c876:	3714      	adds	r7, #20
 810c878:	46bd      	mov	sp, r7
 810c87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c87e:	4770      	bx	lr
 810c880:	00030d40 	.word	0x00030d40

0810c884 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 810c884:	b480      	push	{r7}
 810c886:	b085      	sub	sp, #20
 810c888:	af00      	add	r7, sp, #0
 810c88a:	6078      	str	r0, [r7, #4]
 810c88c:	460b      	mov	r3, r1
 810c88e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 810c890:	687b      	ldr	r3, [r7, #4]
 810c892:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 810c894:	68fb      	ldr	r3, [r7, #12]
 810c896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810c89a:	681a      	ldr	r2, [r3, #0]
 810c89c:	78fb      	ldrb	r3, [r7, #3]
 810c89e:	68f9      	ldr	r1, [r7, #12]
 810c8a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 810c8a4:	4313      	orrs	r3, r2
 810c8a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 810c8a8:	2300      	movs	r3, #0
}
 810c8aa:	4618      	mov	r0, r3
 810c8ac:	3714      	adds	r7, #20
 810c8ae:	46bd      	mov	sp, r7
 810c8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c8b4:	4770      	bx	lr

0810c8b6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 810c8b6:	b480      	push	{r7}
 810c8b8:	b085      	sub	sp, #20
 810c8ba:	af00      	add	r7, sp, #0
 810c8bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 810c8be:	687b      	ldr	r3, [r7, #4]
 810c8c0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 810c8c2:	68fb      	ldr	r3, [r7, #12]
 810c8c4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 810c8c8:	681b      	ldr	r3, [r3, #0]
 810c8ca:	68fa      	ldr	r2, [r7, #12]
 810c8cc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 810c8d0:	f023 0303 	bic.w	r3, r3, #3
 810c8d4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 810c8d6:	68fb      	ldr	r3, [r7, #12]
 810c8d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810c8dc:	685b      	ldr	r3, [r3, #4]
 810c8de:	68fa      	ldr	r2, [r7, #12]
 810c8e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 810c8e4:	f043 0302 	orr.w	r3, r3, #2
 810c8e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 810c8ea:	2300      	movs	r3, #0
}
 810c8ec:	4618      	mov	r0, r3
 810c8ee:	3714      	adds	r7, #20
 810c8f0:	46bd      	mov	sp, r7
 810c8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c8f6:	4770      	bx	lr

0810c8f8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 810c8f8:	b480      	push	{r7}
 810c8fa:	b083      	sub	sp, #12
 810c8fc:	af00      	add	r7, sp, #0
 810c8fe:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 810c900:	687b      	ldr	r3, [r7, #4]
 810c902:	695b      	ldr	r3, [r3, #20]
 810c904:	f003 0301 	and.w	r3, r3, #1
}
 810c908:	4618      	mov	r0, r3
 810c90a:	370c      	adds	r7, #12
 810c90c:	46bd      	mov	sp, r7
 810c90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c912:	4770      	bx	lr

0810c914 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 810c914:	b480      	push	{r7}
 810c916:	b085      	sub	sp, #20
 810c918:	af00      	add	r7, sp, #0
 810c91a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 810c91c:	2300      	movs	r3, #0
 810c91e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 810c920:	68fb      	ldr	r3, [r7, #12]
 810c922:	3301      	adds	r3, #1
 810c924:	60fb      	str	r3, [r7, #12]
 810c926:	4a13      	ldr	r2, [pc, #76]	; (810c974 <USB_CoreReset+0x60>)
 810c928:	4293      	cmp	r3, r2
 810c92a:	d901      	bls.n	810c930 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 810c92c:	2303      	movs	r3, #3
 810c92e:	e01a      	b.n	810c966 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 810c930:	687b      	ldr	r3, [r7, #4]
 810c932:	691b      	ldr	r3, [r3, #16]
 810c934:	2b00      	cmp	r3, #0
 810c936:	daf3      	bge.n	810c920 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 810c938:	2300      	movs	r3, #0
 810c93a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 810c93c:	687b      	ldr	r3, [r7, #4]
 810c93e:	691b      	ldr	r3, [r3, #16]
 810c940:	f043 0201 	orr.w	r2, r3, #1
 810c944:	687b      	ldr	r3, [r7, #4]
 810c946:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 810c948:	68fb      	ldr	r3, [r7, #12]
 810c94a:	3301      	adds	r3, #1
 810c94c:	60fb      	str	r3, [r7, #12]
 810c94e:	4a09      	ldr	r2, [pc, #36]	; (810c974 <USB_CoreReset+0x60>)
 810c950:	4293      	cmp	r3, r2
 810c952:	d901      	bls.n	810c958 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 810c954:	2303      	movs	r3, #3
 810c956:	e006      	b.n	810c966 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 810c958:	687b      	ldr	r3, [r7, #4]
 810c95a:	691b      	ldr	r3, [r3, #16]
 810c95c:	f003 0301 	and.w	r3, r3, #1
 810c960:	2b01      	cmp	r3, #1
 810c962:	d0f1      	beq.n	810c948 <USB_CoreReset+0x34>

  return HAL_OK;
 810c964:	2300      	movs	r3, #0
}
 810c966:	4618      	mov	r0, r3
 810c968:	3714      	adds	r7, #20
 810c96a:	46bd      	mov	sp, r7
 810c96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c970:	4770      	bx	lr
 810c972:	bf00      	nop
 810c974:	00030d40 	.word	0x00030d40

0810c978 <__libc_init_array>:
 810c978:	b570      	push	{r4, r5, r6, lr}
 810c97a:	4d0d      	ldr	r5, [pc, #52]	; (810c9b0 <__libc_init_array+0x38>)
 810c97c:	4c0d      	ldr	r4, [pc, #52]	; (810c9b4 <__libc_init_array+0x3c>)
 810c97e:	1b64      	subs	r4, r4, r5
 810c980:	10a4      	asrs	r4, r4, #2
 810c982:	2600      	movs	r6, #0
 810c984:	42a6      	cmp	r6, r4
 810c986:	d109      	bne.n	810c99c <__libc_init_array+0x24>
 810c988:	4d0b      	ldr	r5, [pc, #44]	; (810c9b8 <__libc_init_array+0x40>)
 810c98a:	4c0c      	ldr	r4, [pc, #48]	; (810c9bc <__libc_init_array+0x44>)
 810c98c:	f000 f820 	bl	810c9d0 <_init>
 810c990:	1b64      	subs	r4, r4, r5
 810c992:	10a4      	asrs	r4, r4, #2
 810c994:	2600      	movs	r6, #0
 810c996:	42a6      	cmp	r6, r4
 810c998:	d105      	bne.n	810c9a6 <__libc_init_array+0x2e>
 810c99a:	bd70      	pop	{r4, r5, r6, pc}
 810c99c:	f855 3b04 	ldr.w	r3, [r5], #4
 810c9a0:	4798      	blx	r3
 810c9a2:	3601      	adds	r6, #1
 810c9a4:	e7ee      	b.n	810c984 <__libc_init_array+0xc>
 810c9a6:	f855 3b04 	ldr.w	r3, [r5], #4
 810c9aa:	4798      	blx	r3
 810c9ac:	3601      	adds	r6, #1
 810c9ae:	e7f2      	b.n	810c996 <__libc_init_array+0x1e>
 810c9b0:	0810ca28 	.word	0x0810ca28
 810c9b4:	0810ca28 	.word	0x0810ca28
 810c9b8:	0810ca28 	.word	0x0810ca28
 810c9bc:	0810ca2c 	.word	0x0810ca2c

0810c9c0 <memset>:
 810c9c0:	4402      	add	r2, r0
 810c9c2:	4603      	mov	r3, r0
 810c9c4:	4293      	cmp	r3, r2
 810c9c6:	d100      	bne.n	810c9ca <memset+0xa>
 810c9c8:	4770      	bx	lr
 810c9ca:	f803 1b01 	strb.w	r1, [r3], #1
 810c9ce:	e7f9      	b.n	810c9c4 <memset+0x4>

0810c9d0 <_init>:
 810c9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c9d2:	bf00      	nop
 810c9d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810c9d6:	bc08      	pop	{r3}
 810c9d8:	469e      	mov	lr, r3
 810c9da:	4770      	bx	lr

0810c9dc <_fini>:
 810c9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c9de:	bf00      	nop
 810c9e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810c9e2:	bc08      	pop	{r3}
 810c9e4:	469e      	mov	lr, r3
 810c9e6:	4770      	bx	lr
