; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused_add_cat_div_sqrt_33(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %9 = shl i32 %8, 8, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = shl i32 %10, 1, !dbg !12
  %12 = and i32 %11, 254, !dbg !12
  %13 = or disjoint i32 %9, %12, !dbg !13
  %14 = or disjoint i32 %13, 1, !dbg !13
  %15 = icmp slt i32 %13, 18432, !dbg !14
  %.frozen = freeze i32 %13, !dbg !15
  %16 = sdiv i32 %.frozen, 9, !dbg !15
  %.frozen6 = freeze i32 %14, !dbg !15
  %17 = sdiv i32 %.frozen6, 9, !dbg !15
  %18 = srem i32 %16, 512, !dbg !16
  %19 = srem i32 %17, 512, !dbg !16
  %20 = mul i32 %16, 9, !dbg !17
  %.decomposed = sub i32 %.frozen, %20, !dbg !17
  %21 = mul i32 %17, 9, !dbg !17
  %.decomposed7 = sub i32 %.frozen6, %21, !dbg !17
  %22 = sdiv i32 %13, 4608, !dbg !18
  %23 = mul nsw i32 %22, 9, !dbg !19
  %24 = add nsw i32 %23, %.decomposed, !dbg !20
  %25 = add nsw i32 %23, %.decomposed7, !dbg !20
  %26 = sext i32 %24 to i64, !dbg !21
  %27 = getelementptr float, ptr addrspace(1) %4, i64 %26, !dbg !21
  %28 = sext i32 %25 to i64, !dbg !21
  %29 = getelementptr float, ptr addrspace(1) %4, i64 %28, !dbg !21
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 %15) #3, !dbg !22
  %31 = bitcast i32 %30 to float, !dbg !22
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 %15) #3, !dbg !22
  %33 = bitcast i32 %32 to float, !dbg !22
  %34 = icmp slt i32 %18, 256, !dbg !23
  %35 = icmp slt i32 %19, 256, !dbg !23
  %36 = shl nsw i32 %.decomposed, 8, !dbg !24
  %37 = shl nsw i32 %.decomposed7, 8, !dbg !24
  %38 = mul nsw i32 %22, 2304, !dbg !25
  %39 = add nsw i32 %36, %38, !dbg !26
  %40 = add nsw i32 %38, %37, !dbg !26
  %41 = add nsw i32 %39, %18, !dbg !27
  %42 = add nsw i32 %40, %19, !dbg !27
  %43 = sext i32 %41 to i64, !dbg !28
  %44 = getelementptr float, ptr addrspace(1) %0, i64 %43, !dbg !28
  %45 = sext i32 %42 to i64, !dbg !28
  %46 = getelementptr float, ptr addrspace(1) %0, i64 %45, !dbg !28
  %47 = and i1 %15, %34, !dbg !29
  %48 = and i1 %35, %15, !dbg !29
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %44, i1 %47, i32 0, i1 %47) #3, !dbg !30
  %50 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %46, i1 %48, i32 0, i1 %48) #3, !dbg !30
  %51 = sext i32 %18 to i64, !dbg !31
  %52 = getelementptr float, ptr addrspace(1) %1, i64 %51, !dbg !31
  %53 = sext i32 %19 to i64, !dbg !31
  %54 = getelementptr float, ptr addrspace(1) %1, i64 %53, !dbg !31
  %55 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %52, i1 %47, i32 0, i1 %47) #3, !dbg !32
  %56 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %54, i1 %48, i32 0, i1 %48) #3, !dbg !32
  %57 = icmp sgt i32 %18, 255, !dbg !33
  %58 = icmp sgt i32 %19, 255, !dbg !33
  %59 = add nsw i32 %18, -256, !dbg !34
  %60 = add nsw i32 %19, -256, !dbg !34
  %61 = add nsw i32 %39, %59, !dbg !35
  %62 = add nsw i32 %40, %60, !dbg !35
  %63 = sext i32 %61 to i64, !dbg !36
  %64 = getelementptr float, ptr addrspace(1) %2, i64 %63, !dbg !36
  %65 = sext i32 %62 to i64, !dbg !36
  %66 = getelementptr float, ptr addrspace(1) %2, i64 %65, !dbg !36
  %67 = and i1 %15, %57, !dbg !37
  %68 = and i1 %58, %15, !dbg !37
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %64, i1 %67, i32 0, i1 %67) #3, !dbg !38
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %66, i1 %68, i32 0, i1 %68) #3, !dbg !38
  %71 = sext i32 %59 to i64, !dbg !39
  %72 = getelementptr float, ptr addrspace(1) %3, i64 %71, !dbg !39
  %73 = sext i32 %60 to i64, !dbg !39
  %74 = getelementptr float, ptr addrspace(1) %3, i64 %73, !dbg !39
  %75 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %72, i1 %67, i32 0, i1 %67) #3, !dbg !40
  %76 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %74, i1 %68, i32 0, i1 %68) #3, !dbg !40
  %77 = fadd float %31, 0x3E112E0BE0000000, !dbg !41
  %78 = fadd float %33, 0x3E112E0BE0000000, !dbg !41
  %79 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not.i = icmp eq i32 %79, 0, !dbg !42
  %80 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !42
  %.not1.i = icmp eq i32 %80, 0, !dbg !42
  br i1 %.not.i, label %86, label %81, !dbg !42

81:                                               ; preds = %7
  br i1 %.not1.i, label %84, label %82, !dbg !42

82:                                               ; preds = %81
  %83 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %77) #3, !dbg !42
  br label %__nv_sqrtf.exit, !dbg !42

84:                                               ; preds = %81
  %85 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %77) #3, !dbg !42
  br label %__nv_sqrtf.exit, !dbg !42

86:                                               ; preds = %7
  br i1 %.not1.i, label %89, label %87, !dbg !42

87:                                               ; preds = %86
  %88 = tail call float @llvm.nvvm.sqrt.rn.f(float %77) #3, !dbg !42
  br label %__nv_sqrtf.exit, !dbg !42

89:                                               ; preds = %86
  %90 = tail call float @llvm.nvvm.sqrt.approx.f(float %77) #3, !dbg !42
  br label %__nv_sqrtf.exit, !dbg !42

__nv_sqrtf.exit:                                  ; preds = %82, %84, %87, %89
  %.0.i = phi float [ %83, %82 ], [ %85, %84 ], [ %88, %87 ], [ %90, %89 ], !dbg !42
  %91 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not.i1 = icmp eq i32 %91, 0, !dbg !42
  %92 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !42
  %.not1.i4 = icmp eq i32 %92, 0, !dbg !42
  br i1 %.not.i1, label %98, label %93, !dbg !42

93:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %96, label %94, !dbg !42

94:                                               ; preds = %93
  %95 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %78) #3, !dbg !42
  br label %__nv_sqrtf.exit5, !dbg !42

96:                                               ; preds = %93
  %97 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %78) #3, !dbg !42
  br label %__nv_sqrtf.exit5, !dbg !42

98:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %101, label %99, !dbg !42

99:                                               ; preds = %98
  %100 = tail call float @llvm.nvvm.sqrt.rn.f(float %78) #3, !dbg !42
  br label %__nv_sqrtf.exit5, !dbg !42

101:                                              ; preds = %98
  %102 = tail call float @llvm.nvvm.sqrt.approx.f(float %78) #3, !dbg !42
  br label %__nv_sqrtf.exit5, !dbg !42

__nv_sqrtf.exit5:                                 ; preds = %94, %96, %99, %101
  %.0.i3 = phi float [ %95, %94 ], [ %97, %96 ], [ %100, %99 ], [ %102, %101 ], !dbg !42
  %103 = insertelement <4 x i32> poison, i32 %69, i64 0, !dbg !38
  %104 = insertelement <4 x i32> %103, i32 %49, i64 1, !dbg !38
  %105 = insertelement <4 x i32> %104, i32 %70, i64 2, !dbg !38
  %106 = insertelement <4 x i32> %105, i32 %50, i64 3, !dbg !38
  %107 = bitcast <4 x i32> %106 to <4 x float>, !dbg !38
  %108 = insertelement <4 x i32> poison, i32 %75, i64 0, !dbg !40
  %109 = insertelement <4 x i32> %108, i32 %55, i64 1, !dbg !40
  %110 = insertelement <4 x i32> %109, i32 %76, i64 2, !dbg !40
  %111 = insertelement <4 x i32> %110, i32 %56, i64 3, !dbg !40
  %112 = bitcast <4 x i32> %111 to <4 x float>, !dbg !40
  %113 = fadd <4 x float> %107, %112, !dbg !43
  %114 = fcmp olt <4 x float> %113, zeroinitializer, !dbg !44
  %115 = extractelement <4 x i1> %114, i64 3, !dbg !48
  %116 = extractelement <4 x float> %113, i64 3, !dbg !48
  %117 = select i1 %115, float 0.000000e+00, float %116, !dbg !48
  %118 = extractelement <4 x i1> %114, i64 2, !dbg !50
  %119 = extractelement <4 x float> %113, i64 2, !dbg !50
  %120 = select i1 %118, float 0.000000e+00, float %119, !dbg !50
  %121 = select i1 %35, float %117, float %120, !dbg !51
  %122 = extractelement <4 x i1> %114, i64 1, !dbg !48
  %123 = extractelement <4 x float> %113, i64 1, !dbg !48
  %124 = select i1 %122, float 0.000000e+00, float %123, !dbg !48
  %125 = extractelement <4 x i1> %114, i64 0, !dbg !50
  %126 = extractelement <4 x float> %113, i64 0, !dbg !50
  %127 = select i1 %125, float 0.000000e+00, float %126, !dbg !50
  %128 = select i1 %34, float %124, float %127, !dbg !51
  %129 = fadd float %.0.i, 0x3DDB7CDFE0000000, !dbg !52
  %130 = fadd float %.0.i3, 0x3DDB7CDFE0000000, !dbg !52
  %131 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %128, float %129) #3, !dbg !53
  %132 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %121, float %130) #3, !dbg !53
  %133 = sext i32 %13 to i64, !dbg !54
  %134 = getelementptr float, ptr addrspace(1) %5, i64 %133, !dbg !54
  %135 = bitcast float %131 to i32, !dbg !55
  %136 = bitcast float %132 to i32, !dbg !55
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %135, i32 %136, ptr addrspace(1) %134, i1 %15) #3, !dbg !55
  ret void, !dbg !56
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cbqd64ftoehinlqvvisgcu43pc5vmfep4nw5g5xh2dsmf7a5uy5v.py", directory: "inductor_cache/bq")
!4 = !{ptr @triton_poi_fused_add_cat_div_sqrt_33, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_cat_div_sqrt_33, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_cat_div_sqrt_33", linkageName: "triton_poi_fused_add_cat_div_sqrt_33", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 26, scope: !7)
!17 = !DILocation(line: 25, column: 19, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 28, column: 38, scope: !7)
!20 = !DILocation(line: 28, column: 36, scope: !7)
!21 = !DILocation(line: 28, column: 31, scope: !7)
!22 = !DILocation(line: 28, column: 43, scope: !7)
!23 = !DILocation(line: 33, column: 18, scope: !7)
!24 = !DILocation(line: 34, column: 34, scope: !7)
!25 = !DILocation(line: 34, column: 44, scope: !7)
!26 = !DILocation(line: 34, column: 39, scope: !7)
!27 = !DILocation(line: 34, column: 50, scope: !7)
!28 = !DILocation(line: 34, column: 30, scope: !7)
!29 = !DILocation(line: 34, column: 63, scope: !7)
!30 = !DILocation(line: 34, column: 56, scope: !7)
!31 = !DILocation(line: 35, column: 30, scope: !7)
!32 = !DILocation(line: 35, column: 35, scope: !7)
!33 = !DILocation(line: 41, column: 20, scope: !7)
!34 = !DILocation(line: 44, column: 60, scope: !7)
!35 = !DILocation(line: 44, column: 51, scope: !7)
!36 = !DILocation(line: 44, column: 31, scope: !7)
!37 = !DILocation(line: 44, column: 74, scope: !7)
!38 = !DILocation(line: 44, column: 66, scope: !7)
!39 = !DILocation(line: 45, column: 31, scope: !7)
!40 = !DILocation(line: 45, column: 45, scope: !7)
!41 = !DILocation(line: 53, column: 20, scope: !7)
!42 = !DILocation(line: 54, column: 27, scope: !7)
!43 = !DILocation(line: 46, column: 20, scope: !7)
!44 = !DILocation(line: 118, column: 15, scope: !45, inlinedAt: !47)
!45 = distinct !DILexicalBlockFile(scope: !7, file: !46, discriminator: 0)
!46 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!47 = !DILocation(line: 48, column: 42, scope: !7)
!48 = !DILocation(line: 121, column: 29, scope: !45, inlinedAt: !49)
!49 = !DILocation(line: 38, column: 40, scope: !7)
!50 = !DILocation(line: 121, column: 29, scope: !45, inlinedAt: !47)
!51 = !DILocation(line: 0, scope: !7)
!52 = !DILocation(line: 56, column: 20, scope: !7)
!53 = !DILocation(line: 57, column: 20, scope: !7)
!54 = !DILocation(line: 58, column: 25, scope: !7)
!55 = !DILocation(line: 58, column: 37, scope: !7)
!56 = !DILocation(line: 58, column: 4, scope: !7)
