/**
 * \file IfxVmt_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_VMT/V0.2.4.1.3
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Vmt_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Vmt_Registers
 * 
 */
#ifndef IFXVMT_BF_H
#define IFXVMT_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Vmt_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_VMT_CLC_Bits.DISR */
#define IFX_VMT_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_VMT_CLC_Bits.DISR */
#define IFX_VMT_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CLC_Bits.DISR */
#define IFX_VMT_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_VMT_CLC_Bits.DISS */
#define IFX_VMT_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_VMT_CLC_Bits.DISS */
#define IFX_VMT_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CLC_Bits.DISS */
#define IFX_VMT_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_VMT_CLC_Bits.EDIS */
#define IFX_VMT_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_VMT_CLC_Bits.EDIS */
#define IFX_VMT_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CLC_Bits.EDIS */
#define IFX_VMT_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_VMT_ID_Bits.MOD_REV */
#define IFX_VMT_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_VMT_ID_Bits.MOD_REV */
#define IFX_VMT_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_VMT_ID_Bits.MOD_REV */
#define IFX_VMT_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_VMT_ID_Bits.MOD_TYPE */
#define IFX_VMT_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_VMT_ID_Bits.MOD_TYPE */
#define IFX_VMT_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_VMT_ID_Bits.MOD_TYPE */
#define IFX_VMT_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_VMT_ID_Bits.MOD_NUM */
#define IFX_VMT_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_VMT_ID_Bits.MOD_NUM */
#define IFX_VMT_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_VMT_ID_Bits.MOD_NUM */
#define IFX_VMT_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_VMT_PROT_Bits.STATE */
#define IFX_VMT_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_VMT_PROT_Bits.STATE */
#define IFX_VMT_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_VMT_PROT_Bits.STATE */
#define IFX_VMT_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_VMT_PROT_Bits.SWEN */
#define IFX_VMT_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_VMT_PROT_Bits.SWEN */
#define IFX_VMT_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_VMT_PROT_Bits.SWEN */
#define IFX_VMT_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_VMT_PROT_Bits.VM */
#define IFX_VMT_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_VMT_PROT_Bits.VM */
#define IFX_VMT_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_VMT_PROT_Bits.VM */
#define IFX_VMT_PROT_VM_OFF (16u)

/** \brief Length for Ifx_VMT_PROT_Bits.VMEN */
#define IFX_VMT_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_VMT_PROT_Bits.VMEN */
#define IFX_VMT_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_VMT_PROT_Bits.VMEN */
#define IFX_VMT_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_VMT_PROT_Bits.PRS */
#define IFX_VMT_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_VMT_PROT_Bits.PRS */
#define IFX_VMT_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_VMT_PROT_Bits.PRS */
#define IFX_VMT_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_VMT_PROT_Bits.PRSEN */
#define IFX_VMT_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_VMT_PROT_Bits.PRSEN */
#define IFX_VMT_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_VMT_PROT_Bits.PRSEN */
#define IFX_VMT_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_VMT_PROT_Bits.TAGID */
#define IFX_VMT_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_VMT_PROT_Bits.TAGID */
#define IFX_VMT_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_VMT_PROT_Bits.TAGID */
#define IFX_VMT_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_VMT_PROT_Bits.ODEF */
#define IFX_VMT_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_VMT_PROT_Bits.ODEF */
#define IFX_VMT_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_VMT_PROT_Bits.ODEF */
#define IFX_VMT_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_VMT_PROT_Bits.OWEN */
#define IFX_VMT_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_VMT_PROT_Bits.OWEN */
#define IFX_VMT_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_VMT_PROT_Bits.OWEN */
#define IFX_VMT_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN00 */
#define IFX_VMT_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN00 */
#define IFX_VMT_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN00 */
#define IFX_VMT_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN01 */
#define IFX_VMT_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN01 */
#define IFX_VMT_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN01 */
#define IFX_VMT_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN02 */
#define IFX_VMT_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN02 */
#define IFX_VMT_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN02 */
#define IFX_VMT_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN03 */
#define IFX_VMT_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN03 */
#define IFX_VMT_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN03 */
#define IFX_VMT_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN04 */
#define IFX_VMT_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN04 */
#define IFX_VMT_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN04 */
#define IFX_VMT_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN05 */
#define IFX_VMT_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN05 */
#define IFX_VMT_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN05 */
#define IFX_VMT_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN06 */
#define IFX_VMT_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN06 */
#define IFX_VMT_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN06 */
#define IFX_VMT_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN07 */
#define IFX_VMT_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN07 */
#define IFX_VMT_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN07 */
#define IFX_VMT_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN08 */
#define IFX_VMT_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN08 */
#define IFX_VMT_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN08 */
#define IFX_VMT_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN09 */
#define IFX_VMT_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN09 */
#define IFX_VMT_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN09 */
#define IFX_VMT_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN10 */
#define IFX_VMT_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN10 */
#define IFX_VMT_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN10 */
#define IFX_VMT_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN11 */
#define IFX_VMT_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN11 */
#define IFX_VMT_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN11 */
#define IFX_VMT_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN12 */
#define IFX_VMT_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN12 */
#define IFX_VMT_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN12 */
#define IFX_VMT_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN13 */
#define IFX_VMT_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN13 */
#define IFX_VMT_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN13 */
#define IFX_VMT_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN14 */
#define IFX_VMT_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN14 */
#define IFX_VMT_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN14 */
#define IFX_VMT_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN15 */
#define IFX_VMT_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN15 */
#define IFX_VMT_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN15 */
#define IFX_VMT_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN16 */
#define IFX_VMT_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN16 */
#define IFX_VMT_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN16 */
#define IFX_VMT_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN17 */
#define IFX_VMT_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN17 */
#define IFX_VMT_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN17 */
#define IFX_VMT_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN18 */
#define IFX_VMT_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN18 */
#define IFX_VMT_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN18 */
#define IFX_VMT_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN19 */
#define IFX_VMT_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN19 */
#define IFX_VMT_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN19 */
#define IFX_VMT_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN20 */
#define IFX_VMT_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN20 */
#define IFX_VMT_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN20 */
#define IFX_VMT_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN21 */
#define IFX_VMT_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN21 */
#define IFX_VMT_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN21 */
#define IFX_VMT_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN22 */
#define IFX_VMT_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN22 */
#define IFX_VMT_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN22 */
#define IFX_VMT_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN23 */
#define IFX_VMT_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN23 */
#define IFX_VMT_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN23 */
#define IFX_VMT_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN24 */
#define IFX_VMT_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN24 */
#define IFX_VMT_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN24 */
#define IFX_VMT_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN25 */
#define IFX_VMT_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN25 */
#define IFX_VMT_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN25 */
#define IFX_VMT_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN26 */
#define IFX_VMT_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN26 */
#define IFX_VMT_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN26 */
#define IFX_VMT_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN27 */
#define IFX_VMT_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN27 */
#define IFX_VMT_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN27 */
#define IFX_VMT_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN28 */
#define IFX_VMT_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN28 */
#define IFX_VMT_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN28 */
#define IFX_VMT_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN29 */
#define IFX_VMT_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN29 */
#define IFX_VMT_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN29 */
#define IFX_VMT_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN30 */
#define IFX_VMT_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN30 */
#define IFX_VMT_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN30 */
#define IFX_VMT_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_VMT_ACCEN_WRA_Bits.EN31 */
#define IFX_VMT_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRA_Bits.EN31 */
#define IFX_VMT_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRA_Bits.EN31 */
#define IFX_VMT_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_VMT_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_VMT_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_VMT_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_VMT_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_VMT_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_VMT_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_VMT_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_VMT_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_VMT_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_VMT_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_VMT_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_VMT_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_VMT_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_VMT_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_VMT_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_VMT_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_VMT_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_VMT_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_VMT_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_VMT_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_VMT_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_VMT_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_VMT_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_VMT_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN00 */
#define IFX_VMT_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN00 */
#define IFX_VMT_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN00 */
#define IFX_VMT_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN01 */
#define IFX_VMT_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN01 */
#define IFX_VMT_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN01 */
#define IFX_VMT_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN02 */
#define IFX_VMT_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN02 */
#define IFX_VMT_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN02 */
#define IFX_VMT_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN03 */
#define IFX_VMT_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN03 */
#define IFX_VMT_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN03 */
#define IFX_VMT_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN04 */
#define IFX_VMT_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN04 */
#define IFX_VMT_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN04 */
#define IFX_VMT_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN05 */
#define IFX_VMT_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN05 */
#define IFX_VMT_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN05 */
#define IFX_VMT_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN06 */
#define IFX_VMT_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN06 */
#define IFX_VMT_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN06 */
#define IFX_VMT_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN07 */
#define IFX_VMT_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN07 */
#define IFX_VMT_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN07 */
#define IFX_VMT_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN08 */
#define IFX_VMT_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN08 */
#define IFX_VMT_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN08 */
#define IFX_VMT_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN09 */
#define IFX_VMT_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN09 */
#define IFX_VMT_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN09 */
#define IFX_VMT_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN10 */
#define IFX_VMT_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN10 */
#define IFX_VMT_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN10 */
#define IFX_VMT_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN11 */
#define IFX_VMT_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN11 */
#define IFX_VMT_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN11 */
#define IFX_VMT_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN12 */
#define IFX_VMT_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN12 */
#define IFX_VMT_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN12 */
#define IFX_VMT_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN13 */
#define IFX_VMT_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN13 */
#define IFX_VMT_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN13 */
#define IFX_VMT_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN14 */
#define IFX_VMT_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN14 */
#define IFX_VMT_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN14 */
#define IFX_VMT_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN15 */
#define IFX_VMT_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN15 */
#define IFX_VMT_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN15 */
#define IFX_VMT_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN16 */
#define IFX_VMT_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN16 */
#define IFX_VMT_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN16 */
#define IFX_VMT_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN17 */
#define IFX_VMT_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN17 */
#define IFX_VMT_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN17 */
#define IFX_VMT_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN18 */
#define IFX_VMT_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN18 */
#define IFX_VMT_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN18 */
#define IFX_VMT_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN19 */
#define IFX_VMT_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN19 */
#define IFX_VMT_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN19 */
#define IFX_VMT_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN20 */
#define IFX_VMT_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN20 */
#define IFX_VMT_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN20 */
#define IFX_VMT_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN21 */
#define IFX_VMT_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN21 */
#define IFX_VMT_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN21 */
#define IFX_VMT_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN22 */
#define IFX_VMT_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN22 */
#define IFX_VMT_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN22 */
#define IFX_VMT_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN23 */
#define IFX_VMT_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN23 */
#define IFX_VMT_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN23 */
#define IFX_VMT_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN24 */
#define IFX_VMT_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN24 */
#define IFX_VMT_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN24 */
#define IFX_VMT_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN25 */
#define IFX_VMT_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN25 */
#define IFX_VMT_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN25 */
#define IFX_VMT_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN26 */
#define IFX_VMT_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN26 */
#define IFX_VMT_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN26 */
#define IFX_VMT_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN27 */
#define IFX_VMT_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN27 */
#define IFX_VMT_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN27 */
#define IFX_VMT_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN28 */
#define IFX_VMT_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN28 */
#define IFX_VMT_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN28 */
#define IFX_VMT_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN29 */
#define IFX_VMT_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN29 */
#define IFX_VMT_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN29 */
#define IFX_VMT_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN30 */
#define IFX_VMT_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN30 */
#define IFX_VMT_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN30 */
#define IFX_VMT_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_VMT_ACCEN_RDA_Bits.EN31 */
#define IFX_VMT_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDA_Bits.EN31 */
#define IFX_VMT_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDA_Bits.EN31 */
#define IFX_VMT_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_VMT_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_VMT_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_VMT_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_VMT_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_VMT_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_VMT_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_VMT_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_VMT_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_VMT_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_VMT_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_VMT_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_VMT_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_VMT_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_VMT_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_VMT_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_VMT_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_VMT_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_VMT_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_VMT_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_VMT_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_VMT_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_VMT_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_VMT_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_VMT_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.RD00 */
#define IFX_VMT_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.RD00 */
#define IFX_VMT_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.RD00 */
#define IFX_VMT_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.RD01 */
#define IFX_VMT_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.RD01 */
#define IFX_VMT_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.RD01 */
#define IFX_VMT_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.RD02 */
#define IFX_VMT_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.RD02 */
#define IFX_VMT_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.RD02 */
#define IFX_VMT_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.RD03 */
#define IFX_VMT_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.RD03 */
#define IFX_VMT_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.RD03 */
#define IFX_VMT_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.RD04 */
#define IFX_VMT_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.RD04 */
#define IFX_VMT_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.RD04 */
#define IFX_VMT_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.RD05 */
#define IFX_VMT_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.RD05 */
#define IFX_VMT_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.RD05 */
#define IFX_VMT_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.RD06 */
#define IFX_VMT_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.RD06 */
#define IFX_VMT_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.RD06 */
#define IFX_VMT_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.RD07 */
#define IFX_VMT_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.RD07 */
#define IFX_VMT_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.RD07 */
#define IFX_VMT_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.WR00 */
#define IFX_VMT_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.WR00 */
#define IFX_VMT_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.WR00 */
#define IFX_VMT_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.WR01 */
#define IFX_VMT_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.WR01 */
#define IFX_VMT_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.WR01 */
#define IFX_VMT_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.WR02 */
#define IFX_VMT_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.WR02 */
#define IFX_VMT_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.WR02 */
#define IFX_VMT_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.WR03 */
#define IFX_VMT_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.WR03 */
#define IFX_VMT_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.WR03 */
#define IFX_VMT_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.WR04 */
#define IFX_VMT_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.WR04 */
#define IFX_VMT_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.WR04 */
#define IFX_VMT_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.WR05 */
#define IFX_VMT_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.WR05 */
#define IFX_VMT_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.WR05 */
#define IFX_VMT_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.WR06 */
#define IFX_VMT_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.WR06 */
#define IFX_VMT_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.WR06 */
#define IFX_VMT_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_VMT_ACCEN_VM_Bits.WR07 */
#define IFX_VMT_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_VM_Bits.WR07 */
#define IFX_VMT_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_VM_Bits.WR07 */
#define IFX_VMT_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.RD00 */
#define IFX_VMT_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.RD00 */
#define IFX_VMT_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.RD00 */
#define IFX_VMT_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.RD01 */
#define IFX_VMT_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.RD01 */
#define IFX_VMT_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.RD01 */
#define IFX_VMT_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.RD02 */
#define IFX_VMT_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.RD02 */
#define IFX_VMT_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.RD02 */
#define IFX_VMT_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.RD03 */
#define IFX_VMT_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.RD03 */
#define IFX_VMT_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.RD03 */
#define IFX_VMT_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.RD04 */
#define IFX_VMT_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.RD04 */
#define IFX_VMT_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.RD04 */
#define IFX_VMT_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.RD05 */
#define IFX_VMT_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.RD05 */
#define IFX_VMT_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.RD05 */
#define IFX_VMT_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.RD06 */
#define IFX_VMT_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.RD06 */
#define IFX_VMT_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.RD06 */
#define IFX_VMT_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.RD07 */
#define IFX_VMT_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.RD07 */
#define IFX_VMT_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.RD07 */
#define IFX_VMT_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.WR00 */
#define IFX_VMT_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.WR00 */
#define IFX_VMT_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.WR00 */
#define IFX_VMT_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.WR01 */
#define IFX_VMT_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.WR01 */
#define IFX_VMT_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.WR01 */
#define IFX_VMT_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.WR02 */
#define IFX_VMT_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.WR02 */
#define IFX_VMT_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.WR02 */
#define IFX_VMT_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.WR03 */
#define IFX_VMT_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.WR03 */
#define IFX_VMT_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.WR03 */
#define IFX_VMT_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.WR04 */
#define IFX_VMT_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.WR04 */
#define IFX_VMT_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.WR04 */
#define IFX_VMT_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.WR05 */
#define IFX_VMT_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.WR05 */
#define IFX_VMT_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.WR05 */
#define IFX_VMT_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.WR06 */
#define IFX_VMT_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.WR06 */
#define IFX_VMT_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.WR06 */
#define IFX_VMT_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_VMT_ACCEN_PRS_Bits.WR07 */
#define IFX_VMT_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_VMT_ACCEN_PRS_Bits.WR07 */
#define IFX_VMT_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_VMT_ACCEN_PRS_Bits.WR07 */
#define IFX_VMT_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN0 */
#define IFX_VMT_MEMTEST_EN0_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN0 */
#define IFX_VMT_MEMTEST_EN0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN0 */
#define IFX_VMT_MEMTEST_EN0_OFF (0u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN1 */
#define IFX_VMT_MEMTEST_EN1_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN1 */
#define IFX_VMT_MEMTEST_EN1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN1 */
#define IFX_VMT_MEMTEST_EN1_OFF (1u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN2 */
#define IFX_VMT_MEMTEST_EN2_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN2 */
#define IFX_VMT_MEMTEST_EN2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN2 */
#define IFX_VMT_MEMTEST_EN2_OFF (2u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN3 */
#define IFX_VMT_MEMTEST_EN3_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN3 */
#define IFX_VMT_MEMTEST_EN3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN3 */
#define IFX_VMT_MEMTEST_EN3_OFF (3u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN4 */
#define IFX_VMT_MEMTEST_EN4_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN4 */
#define IFX_VMT_MEMTEST_EN4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN4 */
#define IFX_VMT_MEMTEST_EN4_OFF (4u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN5 */
#define IFX_VMT_MEMTEST_EN5_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN5 */
#define IFX_VMT_MEMTEST_EN5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN5 */
#define IFX_VMT_MEMTEST_EN5_OFF (5u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN6 */
#define IFX_VMT_MEMTEST_EN6_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN6 */
#define IFX_VMT_MEMTEST_EN6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN6 */
#define IFX_VMT_MEMTEST_EN6_OFF (6u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN7 */
#define IFX_VMT_MEMTEST_EN7_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN7 */
#define IFX_VMT_MEMTEST_EN7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN7 */
#define IFX_VMT_MEMTEST_EN7_OFF (7u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN8 */
#define IFX_VMT_MEMTEST_EN8_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN8 */
#define IFX_VMT_MEMTEST_EN8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN8 */
#define IFX_VMT_MEMTEST_EN8_OFF (8u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN9 */
#define IFX_VMT_MEMTEST_EN9_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN9 */
#define IFX_VMT_MEMTEST_EN9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN9 */
#define IFX_VMT_MEMTEST_EN9_OFF (9u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN10 */
#define IFX_VMT_MEMTEST_EN10_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN10 */
#define IFX_VMT_MEMTEST_EN10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN10 */
#define IFX_VMT_MEMTEST_EN10_OFF (10u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN11 */
#define IFX_VMT_MEMTEST_EN11_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN11 */
#define IFX_VMT_MEMTEST_EN11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN11 */
#define IFX_VMT_MEMTEST_EN11_OFF (11u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN12 */
#define IFX_VMT_MEMTEST_EN12_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN12 */
#define IFX_VMT_MEMTEST_EN12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN12 */
#define IFX_VMT_MEMTEST_EN12_OFF (12u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN13 */
#define IFX_VMT_MEMTEST_EN13_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN13 */
#define IFX_VMT_MEMTEST_EN13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN13 */
#define IFX_VMT_MEMTEST_EN13_OFF (13u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN14 */
#define IFX_VMT_MEMTEST_EN14_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN14 */
#define IFX_VMT_MEMTEST_EN14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN14 */
#define IFX_VMT_MEMTEST_EN14_OFF (14u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN15 */
#define IFX_VMT_MEMTEST_EN15_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN15 */
#define IFX_VMT_MEMTEST_EN15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN15 */
#define IFX_VMT_MEMTEST_EN15_OFF (15u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN16 */
#define IFX_VMT_MEMTEST_EN16_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN16 */
#define IFX_VMT_MEMTEST_EN16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN16 */
#define IFX_VMT_MEMTEST_EN16_OFF (16u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN17 */
#define IFX_VMT_MEMTEST_EN17_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN17 */
#define IFX_VMT_MEMTEST_EN17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN17 */
#define IFX_VMT_MEMTEST_EN17_OFF (17u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN18 */
#define IFX_VMT_MEMTEST_EN18_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN18 */
#define IFX_VMT_MEMTEST_EN18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN18 */
#define IFX_VMT_MEMTEST_EN18_OFF (18u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN19 */
#define IFX_VMT_MEMTEST_EN19_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN19 */
#define IFX_VMT_MEMTEST_EN19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN19 */
#define IFX_VMT_MEMTEST_EN19_OFF (19u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN20 */
#define IFX_VMT_MEMTEST_EN20_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN20 */
#define IFX_VMT_MEMTEST_EN20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN20 */
#define IFX_VMT_MEMTEST_EN20_OFF (20u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN21 */
#define IFX_VMT_MEMTEST_EN21_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN21 */
#define IFX_VMT_MEMTEST_EN21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN21 */
#define IFX_VMT_MEMTEST_EN21_OFF (21u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN22 */
#define IFX_VMT_MEMTEST_EN22_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN22 */
#define IFX_VMT_MEMTEST_EN22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN22 */
#define IFX_VMT_MEMTEST_EN22_OFF (22u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN23 */
#define IFX_VMT_MEMTEST_EN23_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN23 */
#define IFX_VMT_MEMTEST_EN23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN23 */
#define IFX_VMT_MEMTEST_EN23_OFF (23u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN24 */
#define IFX_VMT_MEMTEST_EN24_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN24 */
#define IFX_VMT_MEMTEST_EN24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN24 */
#define IFX_VMT_MEMTEST_EN24_OFF (24u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN25 */
#define IFX_VMT_MEMTEST_EN25_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN25 */
#define IFX_VMT_MEMTEST_EN25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN25 */
#define IFX_VMT_MEMTEST_EN25_OFF (25u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN26 */
#define IFX_VMT_MEMTEST_EN26_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN26 */
#define IFX_VMT_MEMTEST_EN26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN26 */
#define IFX_VMT_MEMTEST_EN26_OFF (26u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN27 */
#define IFX_VMT_MEMTEST_EN27_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN27 */
#define IFX_VMT_MEMTEST_EN27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN27 */
#define IFX_VMT_MEMTEST_EN27_OFF (27u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN28 */
#define IFX_VMT_MEMTEST_EN28_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN28 */
#define IFX_VMT_MEMTEST_EN28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN28 */
#define IFX_VMT_MEMTEST_EN28_OFF (28u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN29 */
#define IFX_VMT_MEMTEST_EN29_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN29 */
#define IFX_VMT_MEMTEST_EN29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN29 */
#define IFX_VMT_MEMTEST_EN29_OFF (29u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN30 */
#define IFX_VMT_MEMTEST_EN30_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN30 */
#define IFX_VMT_MEMTEST_EN30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN30 */
#define IFX_VMT_MEMTEST_EN30_OFF (30u)

/** \brief Length for Ifx_VMT_MEMTEST_Bits.EN31 */
#define IFX_VMT_MEMTEST_EN31_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTEST_Bits.EN31 */
#define IFX_VMT_MEMTEST_EN31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTEST_Bits.EN31 */
#define IFX_VMT_MEMTEST_EN31_OFF (31u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN0 */
#define IFX_VMT_MEMMAP_EN0_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN0 */
#define IFX_VMT_MEMMAP_EN0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN0 */
#define IFX_VMT_MEMMAP_EN0_OFF (0u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN1 */
#define IFX_VMT_MEMMAP_EN1_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN1 */
#define IFX_VMT_MEMMAP_EN1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN1 */
#define IFX_VMT_MEMMAP_EN1_OFF (1u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN2 */
#define IFX_VMT_MEMMAP_EN2_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN2 */
#define IFX_VMT_MEMMAP_EN2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN2 */
#define IFX_VMT_MEMMAP_EN2_OFF (2u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN3 */
#define IFX_VMT_MEMMAP_EN3_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN3 */
#define IFX_VMT_MEMMAP_EN3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN3 */
#define IFX_VMT_MEMMAP_EN3_OFF (3u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN4 */
#define IFX_VMT_MEMMAP_EN4_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN4 */
#define IFX_VMT_MEMMAP_EN4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN4 */
#define IFX_VMT_MEMMAP_EN4_OFF (4u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN5 */
#define IFX_VMT_MEMMAP_EN5_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN5 */
#define IFX_VMT_MEMMAP_EN5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN5 */
#define IFX_VMT_MEMMAP_EN5_OFF (5u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN6 */
#define IFX_VMT_MEMMAP_EN6_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN6 */
#define IFX_VMT_MEMMAP_EN6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN6 */
#define IFX_VMT_MEMMAP_EN6_OFF (6u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN7 */
#define IFX_VMT_MEMMAP_EN7_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN7 */
#define IFX_VMT_MEMMAP_EN7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN7 */
#define IFX_VMT_MEMMAP_EN7_OFF (7u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN8 */
#define IFX_VMT_MEMMAP_EN8_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN8 */
#define IFX_VMT_MEMMAP_EN8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN8 */
#define IFX_VMT_MEMMAP_EN8_OFF (8u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN9 */
#define IFX_VMT_MEMMAP_EN9_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN9 */
#define IFX_VMT_MEMMAP_EN9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN9 */
#define IFX_VMT_MEMMAP_EN9_OFF (9u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN10 */
#define IFX_VMT_MEMMAP_EN10_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN10 */
#define IFX_VMT_MEMMAP_EN10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN10 */
#define IFX_VMT_MEMMAP_EN10_OFF (10u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN11 */
#define IFX_VMT_MEMMAP_EN11_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN11 */
#define IFX_VMT_MEMMAP_EN11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN11 */
#define IFX_VMT_MEMMAP_EN11_OFF (11u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN12 */
#define IFX_VMT_MEMMAP_EN12_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN12 */
#define IFX_VMT_MEMMAP_EN12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN12 */
#define IFX_VMT_MEMMAP_EN12_OFF (12u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN13 */
#define IFX_VMT_MEMMAP_EN13_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN13 */
#define IFX_VMT_MEMMAP_EN13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN13 */
#define IFX_VMT_MEMMAP_EN13_OFF (13u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN14 */
#define IFX_VMT_MEMMAP_EN14_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN14 */
#define IFX_VMT_MEMMAP_EN14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN14 */
#define IFX_VMT_MEMMAP_EN14_OFF (14u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN15 */
#define IFX_VMT_MEMMAP_EN15_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN15 */
#define IFX_VMT_MEMMAP_EN15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN15 */
#define IFX_VMT_MEMMAP_EN15_OFF (15u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN16 */
#define IFX_VMT_MEMMAP_EN16_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN16 */
#define IFX_VMT_MEMMAP_EN16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN16 */
#define IFX_VMT_MEMMAP_EN16_OFF (16u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN17 */
#define IFX_VMT_MEMMAP_EN17_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN17 */
#define IFX_VMT_MEMMAP_EN17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN17 */
#define IFX_VMT_MEMMAP_EN17_OFF (17u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN18 */
#define IFX_VMT_MEMMAP_EN18_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN18 */
#define IFX_VMT_MEMMAP_EN18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN18 */
#define IFX_VMT_MEMMAP_EN18_OFF (18u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN19 */
#define IFX_VMT_MEMMAP_EN19_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN19 */
#define IFX_VMT_MEMMAP_EN19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN19 */
#define IFX_VMT_MEMMAP_EN19_OFF (19u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN20 */
#define IFX_VMT_MEMMAP_EN20_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN20 */
#define IFX_VMT_MEMMAP_EN20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN20 */
#define IFX_VMT_MEMMAP_EN20_OFF (20u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN21 */
#define IFX_VMT_MEMMAP_EN21_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN21 */
#define IFX_VMT_MEMMAP_EN21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN21 */
#define IFX_VMT_MEMMAP_EN21_OFF (21u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN22 */
#define IFX_VMT_MEMMAP_EN22_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN22 */
#define IFX_VMT_MEMMAP_EN22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN22 */
#define IFX_VMT_MEMMAP_EN22_OFF (22u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN23 */
#define IFX_VMT_MEMMAP_EN23_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN23 */
#define IFX_VMT_MEMMAP_EN23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN23 */
#define IFX_VMT_MEMMAP_EN23_OFF (23u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN24 */
#define IFX_VMT_MEMMAP_EN24_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN24 */
#define IFX_VMT_MEMMAP_EN24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN24 */
#define IFX_VMT_MEMMAP_EN24_OFF (24u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN25 */
#define IFX_VMT_MEMMAP_EN25_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN25 */
#define IFX_VMT_MEMMAP_EN25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN25 */
#define IFX_VMT_MEMMAP_EN25_OFF (25u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN26 */
#define IFX_VMT_MEMMAP_EN26_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN26 */
#define IFX_VMT_MEMMAP_EN26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN26 */
#define IFX_VMT_MEMMAP_EN26_OFF (26u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN27 */
#define IFX_VMT_MEMMAP_EN27_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN27 */
#define IFX_VMT_MEMMAP_EN27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN27 */
#define IFX_VMT_MEMMAP_EN27_OFF (27u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN28 */
#define IFX_VMT_MEMMAP_EN28_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN28 */
#define IFX_VMT_MEMMAP_EN28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN28 */
#define IFX_VMT_MEMMAP_EN28_OFF (28u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN29 */
#define IFX_VMT_MEMMAP_EN29_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN29 */
#define IFX_VMT_MEMMAP_EN29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN29 */
#define IFX_VMT_MEMMAP_EN29_OFF (29u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN30 */
#define IFX_VMT_MEMMAP_EN30_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN30 */
#define IFX_VMT_MEMMAP_EN30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN30 */
#define IFX_VMT_MEMMAP_EN30_OFF (30u)

/** \brief Length for Ifx_VMT_MEMMAP_Bits.EN31 */
#define IFX_VMT_MEMMAP_EN31_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAP_Bits.EN31 */
#define IFX_VMT_MEMMAP_EN31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAP_Bits.EN31 */
#define IFX_VMT_MEMMAP_EN31_OFF (31u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU0 */
#define IFX_VMT_MEMSTAT_AIU0_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU0 */
#define IFX_VMT_MEMSTAT_AIU0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU0 */
#define IFX_VMT_MEMSTAT_AIU0_OFF (0u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU1 */
#define IFX_VMT_MEMSTAT_AIU1_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU1 */
#define IFX_VMT_MEMSTAT_AIU1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU1 */
#define IFX_VMT_MEMSTAT_AIU1_OFF (1u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU2 */
#define IFX_VMT_MEMSTAT_AIU2_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU2 */
#define IFX_VMT_MEMSTAT_AIU2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU2 */
#define IFX_VMT_MEMSTAT_AIU2_OFF (2u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU3 */
#define IFX_VMT_MEMSTAT_AIU3_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU3 */
#define IFX_VMT_MEMSTAT_AIU3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU3 */
#define IFX_VMT_MEMSTAT_AIU3_OFF (3u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU4 */
#define IFX_VMT_MEMSTAT_AIU4_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU4 */
#define IFX_VMT_MEMSTAT_AIU4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU4 */
#define IFX_VMT_MEMSTAT_AIU4_OFF (4u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU5 */
#define IFX_VMT_MEMSTAT_AIU5_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU5 */
#define IFX_VMT_MEMSTAT_AIU5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU5 */
#define IFX_VMT_MEMSTAT_AIU5_OFF (5u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU6 */
#define IFX_VMT_MEMSTAT_AIU6_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU6 */
#define IFX_VMT_MEMSTAT_AIU6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU6 */
#define IFX_VMT_MEMSTAT_AIU6_OFF (6u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU7 */
#define IFX_VMT_MEMSTAT_AIU7_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU7 */
#define IFX_VMT_MEMSTAT_AIU7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU7 */
#define IFX_VMT_MEMSTAT_AIU7_OFF (7u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU8 */
#define IFX_VMT_MEMSTAT_AIU8_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU8 */
#define IFX_VMT_MEMSTAT_AIU8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU8 */
#define IFX_VMT_MEMSTAT_AIU8_OFF (8u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU9 */
#define IFX_VMT_MEMSTAT_AIU9_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU9 */
#define IFX_VMT_MEMSTAT_AIU9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU9 */
#define IFX_VMT_MEMSTAT_AIU9_OFF (9u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU10 */
#define IFX_VMT_MEMSTAT_AIU10_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU10 */
#define IFX_VMT_MEMSTAT_AIU10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU10 */
#define IFX_VMT_MEMSTAT_AIU10_OFF (10u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU11 */
#define IFX_VMT_MEMSTAT_AIU11_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU11 */
#define IFX_VMT_MEMSTAT_AIU11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU11 */
#define IFX_VMT_MEMSTAT_AIU11_OFF (11u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU12 */
#define IFX_VMT_MEMSTAT_AIU12_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU12 */
#define IFX_VMT_MEMSTAT_AIU12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU12 */
#define IFX_VMT_MEMSTAT_AIU12_OFF (12u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU13 */
#define IFX_VMT_MEMSTAT_AIU13_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU13 */
#define IFX_VMT_MEMSTAT_AIU13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU13 */
#define IFX_VMT_MEMSTAT_AIU13_OFF (13u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU14 */
#define IFX_VMT_MEMSTAT_AIU14_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU14 */
#define IFX_VMT_MEMSTAT_AIU14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU14 */
#define IFX_VMT_MEMSTAT_AIU14_OFF (14u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU15 */
#define IFX_VMT_MEMSTAT_AIU15_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU15 */
#define IFX_VMT_MEMSTAT_AIU15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU15 */
#define IFX_VMT_MEMSTAT_AIU15_OFF (15u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU16 */
#define IFX_VMT_MEMSTAT_AIU16_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU16 */
#define IFX_VMT_MEMSTAT_AIU16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU16 */
#define IFX_VMT_MEMSTAT_AIU16_OFF (16u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU17 */
#define IFX_VMT_MEMSTAT_AIU17_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU17 */
#define IFX_VMT_MEMSTAT_AIU17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU17 */
#define IFX_VMT_MEMSTAT_AIU17_OFF (17u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU18 */
#define IFX_VMT_MEMSTAT_AIU18_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU18 */
#define IFX_VMT_MEMSTAT_AIU18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU18 */
#define IFX_VMT_MEMSTAT_AIU18_OFF (18u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU19 */
#define IFX_VMT_MEMSTAT_AIU19_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU19 */
#define IFX_VMT_MEMSTAT_AIU19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU19 */
#define IFX_VMT_MEMSTAT_AIU19_OFF (19u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU20 */
#define IFX_VMT_MEMSTAT_AIU20_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU20 */
#define IFX_VMT_MEMSTAT_AIU20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU20 */
#define IFX_VMT_MEMSTAT_AIU20_OFF (20u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU21 */
#define IFX_VMT_MEMSTAT_AIU21_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU21 */
#define IFX_VMT_MEMSTAT_AIU21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU21 */
#define IFX_VMT_MEMSTAT_AIU21_OFF (21u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU22 */
#define IFX_VMT_MEMSTAT_AIU22_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU22 */
#define IFX_VMT_MEMSTAT_AIU22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU22 */
#define IFX_VMT_MEMSTAT_AIU22_OFF (22u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU23 */
#define IFX_VMT_MEMSTAT_AIU23_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU23 */
#define IFX_VMT_MEMSTAT_AIU23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU23 */
#define IFX_VMT_MEMSTAT_AIU23_OFF (23u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU24 */
#define IFX_VMT_MEMSTAT_AIU24_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU24 */
#define IFX_VMT_MEMSTAT_AIU24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU24 */
#define IFX_VMT_MEMSTAT_AIU24_OFF (24u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU25 */
#define IFX_VMT_MEMSTAT_AIU25_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU25 */
#define IFX_VMT_MEMSTAT_AIU25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU25 */
#define IFX_VMT_MEMSTAT_AIU25_OFF (25u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU26 */
#define IFX_VMT_MEMSTAT_AIU26_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU26 */
#define IFX_VMT_MEMSTAT_AIU26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU26 */
#define IFX_VMT_MEMSTAT_AIU26_OFF (26u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU27 */
#define IFX_VMT_MEMSTAT_AIU27_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU27 */
#define IFX_VMT_MEMSTAT_AIU27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU27 */
#define IFX_VMT_MEMSTAT_AIU27_OFF (27u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU28 */
#define IFX_VMT_MEMSTAT_AIU28_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU28 */
#define IFX_VMT_MEMSTAT_AIU28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU28 */
#define IFX_VMT_MEMSTAT_AIU28_OFF (28u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU29 */
#define IFX_VMT_MEMSTAT_AIU29_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU29 */
#define IFX_VMT_MEMSTAT_AIU29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU29 */
#define IFX_VMT_MEMSTAT_AIU29_OFF (29u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU30 */
#define IFX_VMT_MEMSTAT_AIU30_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU30 */
#define IFX_VMT_MEMSTAT_AIU30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU30 */
#define IFX_VMT_MEMSTAT_AIU30_OFF (30u)

/** \brief Length for Ifx_VMT_MEMSTAT_Bits.AIU31 */
#define IFX_VMT_MEMSTAT_AIU31_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTAT_Bits.AIU31 */
#define IFX_VMT_MEMSTAT_AIU31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTAT_Bits.AIU31 */
#define IFX_VMT_MEMSTAT_AIU31_OFF (31u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE0 */
#define IFX_VMT_MEMDONE_DONE0_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE0 */
#define IFX_VMT_MEMDONE_DONE0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE0 */
#define IFX_VMT_MEMDONE_DONE0_OFF (0u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE1 */
#define IFX_VMT_MEMDONE_DONE1_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE1 */
#define IFX_VMT_MEMDONE_DONE1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE1 */
#define IFX_VMT_MEMDONE_DONE1_OFF (1u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE2 */
#define IFX_VMT_MEMDONE_DONE2_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE2 */
#define IFX_VMT_MEMDONE_DONE2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE2 */
#define IFX_VMT_MEMDONE_DONE2_OFF (2u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE3 */
#define IFX_VMT_MEMDONE_DONE3_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE3 */
#define IFX_VMT_MEMDONE_DONE3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE3 */
#define IFX_VMT_MEMDONE_DONE3_OFF (3u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE4 */
#define IFX_VMT_MEMDONE_DONE4_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE4 */
#define IFX_VMT_MEMDONE_DONE4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE4 */
#define IFX_VMT_MEMDONE_DONE4_OFF (4u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE5 */
#define IFX_VMT_MEMDONE_DONE5_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE5 */
#define IFX_VMT_MEMDONE_DONE5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE5 */
#define IFX_VMT_MEMDONE_DONE5_OFF (5u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE6 */
#define IFX_VMT_MEMDONE_DONE6_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE6 */
#define IFX_VMT_MEMDONE_DONE6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE6 */
#define IFX_VMT_MEMDONE_DONE6_OFF (6u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE7 */
#define IFX_VMT_MEMDONE_DONE7_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE7 */
#define IFX_VMT_MEMDONE_DONE7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE7 */
#define IFX_VMT_MEMDONE_DONE7_OFF (7u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE8 */
#define IFX_VMT_MEMDONE_DONE8_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE8 */
#define IFX_VMT_MEMDONE_DONE8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE8 */
#define IFX_VMT_MEMDONE_DONE8_OFF (8u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE9 */
#define IFX_VMT_MEMDONE_DONE9_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE9 */
#define IFX_VMT_MEMDONE_DONE9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE9 */
#define IFX_VMT_MEMDONE_DONE9_OFF (9u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE10 */
#define IFX_VMT_MEMDONE_DONE10_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE10 */
#define IFX_VMT_MEMDONE_DONE10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE10 */
#define IFX_VMT_MEMDONE_DONE10_OFF (10u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE11 */
#define IFX_VMT_MEMDONE_DONE11_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE11 */
#define IFX_VMT_MEMDONE_DONE11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE11 */
#define IFX_VMT_MEMDONE_DONE11_OFF (11u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE12 */
#define IFX_VMT_MEMDONE_DONE12_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE12 */
#define IFX_VMT_MEMDONE_DONE12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE12 */
#define IFX_VMT_MEMDONE_DONE12_OFF (12u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE13 */
#define IFX_VMT_MEMDONE_DONE13_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE13 */
#define IFX_VMT_MEMDONE_DONE13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE13 */
#define IFX_VMT_MEMDONE_DONE13_OFF (13u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE14 */
#define IFX_VMT_MEMDONE_DONE14_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE14 */
#define IFX_VMT_MEMDONE_DONE14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE14 */
#define IFX_VMT_MEMDONE_DONE14_OFF (14u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE15 */
#define IFX_VMT_MEMDONE_DONE15_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE15 */
#define IFX_VMT_MEMDONE_DONE15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE15 */
#define IFX_VMT_MEMDONE_DONE15_OFF (15u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE16 */
#define IFX_VMT_MEMDONE_DONE16_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE16 */
#define IFX_VMT_MEMDONE_DONE16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE16 */
#define IFX_VMT_MEMDONE_DONE16_OFF (16u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE17 */
#define IFX_VMT_MEMDONE_DONE17_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE17 */
#define IFX_VMT_MEMDONE_DONE17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE17 */
#define IFX_VMT_MEMDONE_DONE17_OFF (17u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE18 */
#define IFX_VMT_MEMDONE_DONE18_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE18 */
#define IFX_VMT_MEMDONE_DONE18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE18 */
#define IFX_VMT_MEMDONE_DONE18_OFF (18u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE19 */
#define IFX_VMT_MEMDONE_DONE19_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE19 */
#define IFX_VMT_MEMDONE_DONE19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE19 */
#define IFX_VMT_MEMDONE_DONE19_OFF (19u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE20 */
#define IFX_VMT_MEMDONE_DONE20_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE20 */
#define IFX_VMT_MEMDONE_DONE20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE20 */
#define IFX_VMT_MEMDONE_DONE20_OFF (20u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE21 */
#define IFX_VMT_MEMDONE_DONE21_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE21 */
#define IFX_VMT_MEMDONE_DONE21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE21 */
#define IFX_VMT_MEMDONE_DONE21_OFF (21u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE22 */
#define IFX_VMT_MEMDONE_DONE22_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE22 */
#define IFX_VMT_MEMDONE_DONE22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE22 */
#define IFX_VMT_MEMDONE_DONE22_OFF (22u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE23 */
#define IFX_VMT_MEMDONE_DONE23_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE23 */
#define IFX_VMT_MEMDONE_DONE23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE23 */
#define IFX_VMT_MEMDONE_DONE23_OFF (23u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE24 */
#define IFX_VMT_MEMDONE_DONE24_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE24 */
#define IFX_VMT_MEMDONE_DONE24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE24 */
#define IFX_VMT_MEMDONE_DONE24_OFF (24u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE25 */
#define IFX_VMT_MEMDONE_DONE25_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE25 */
#define IFX_VMT_MEMDONE_DONE25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE25 */
#define IFX_VMT_MEMDONE_DONE25_OFF (25u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE26 */
#define IFX_VMT_MEMDONE_DONE26_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE26 */
#define IFX_VMT_MEMDONE_DONE26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE26 */
#define IFX_VMT_MEMDONE_DONE26_OFF (26u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE27 */
#define IFX_VMT_MEMDONE_DONE27_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE27 */
#define IFX_VMT_MEMDONE_DONE27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE27 */
#define IFX_VMT_MEMDONE_DONE27_OFF (27u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE28 */
#define IFX_VMT_MEMDONE_DONE28_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE28 */
#define IFX_VMT_MEMDONE_DONE28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE28 */
#define IFX_VMT_MEMDONE_DONE28_OFF (28u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE29 */
#define IFX_VMT_MEMDONE_DONE29_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE29 */
#define IFX_VMT_MEMDONE_DONE29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE29 */
#define IFX_VMT_MEMDONE_DONE29_OFF (29u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE30 */
#define IFX_VMT_MEMDONE_DONE30_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE30 */
#define IFX_VMT_MEMDONE_DONE30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE30 */
#define IFX_VMT_MEMDONE_DONE30_OFF (30u)

/** \brief Length for Ifx_VMT_MEMDONE_Bits.DONE31 */
#define IFX_VMT_MEMDONE_DONE31_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONE_Bits.DONE31 */
#define IFX_VMT_MEMDONE_DONE31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONE_Bits.DONE31 */
#define IFX_VMT_MEMDONE_DONE31_OFF (31u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA0 */
#define IFX_VMT_MEMFDA_FDA0_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA0 */
#define IFX_VMT_MEMFDA_FDA0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA0 */
#define IFX_VMT_MEMFDA_FDA0_OFF (0u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA1 */
#define IFX_VMT_MEMFDA_FDA1_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA1 */
#define IFX_VMT_MEMFDA_FDA1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA1 */
#define IFX_VMT_MEMFDA_FDA1_OFF (1u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA2 */
#define IFX_VMT_MEMFDA_FDA2_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA2 */
#define IFX_VMT_MEMFDA_FDA2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA2 */
#define IFX_VMT_MEMFDA_FDA2_OFF (2u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA3 */
#define IFX_VMT_MEMFDA_FDA3_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA3 */
#define IFX_VMT_MEMFDA_FDA3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA3 */
#define IFX_VMT_MEMFDA_FDA3_OFF (3u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA4 */
#define IFX_VMT_MEMFDA_FDA4_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA4 */
#define IFX_VMT_MEMFDA_FDA4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA4 */
#define IFX_VMT_MEMFDA_FDA4_OFF (4u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA5 */
#define IFX_VMT_MEMFDA_FDA5_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA5 */
#define IFX_VMT_MEMFDA_FDA5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA5 */
#define IFX_VMT_MEMFDA_FDA5_OFF (5u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA6 */
#define IFX_VMT_MEMFDA_FDA6_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA6 */
#define IFX_VMT_MEMFDA_FDA6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA6 */
#define IFX_VMT_MEMFDA_FDA6_OFF (6u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA7 */
#define IFX_VMT_MEMFDA_FDA7_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA7 */
#define IFX_VMT_MEMFDA_FDA7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA7 */
#define IFX_VMT_MEMFDA_FDA7_OFF (7u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA8 */
#define IFX_VMT_MEMFDA_FDA8_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA8 */
#define IFX_VMT_MEMFDA_FDA8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA8 */
#define IFX_VMT_MEMFDA_FDA8_OFF (8u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA9 */
#define IFX_VMT_MEMFDA_FDA9_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA9 */
#define IFX_VMT_MEMFDA_FDA9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA9 */
#define IFX_VMT_MEMFDA_FDA9_OFF (9u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA10 */
#define IFX_VMT_MEMFDA_FDA10_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA10 */
#define IFX_VMT_MEMFDA_FDA10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA10 */
#define IFX_VMT_MEMFDA_FDA10_OFF (10u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA11 */
#define IFX_VMT_MEMFDA_FDA11_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA11 */
#define IFX_VMT_MEMFDA_FDA11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA11 */
#define IFX_VMT_MEMFDA_FDA11_OFF (11u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA12 */
#define IFX_VMT_MEMFDA_FDA12_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA12 */
#define IFX_VMT_MEMFDA_FDA12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA12 */
#define IFX_VMT_MEMFDA_FDA12_OFF (12u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA13 */
#define IFX_VMT_MEMFDA_FDA13_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA13 */
#define IFX_VMT_MEMFDA_FDA13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA13 */
#define IFX_VMT_MEMFDA_FDA13_OFF (13u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA14 */
#define IFX_VMT_MEMFDA_FDA14_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA14 */
#define IFX_VMT_MEMFDA_FDA14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA14 */
#define IFX_VMT_MEMFDA_FDA14_OFF (14u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA15 */
#define IFX_VMT_MEMFDA_FDA15_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA15 */
#define IFX_VMT_MEMFDA_FDA15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA15 */
#define IFX_VMT_MEMFDA_FDA15_OFF (15u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA16 */
#define IFX_VMT_MEMFDA_FDA16_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA16 */
#define IFX_VMT_MEMFDA_FDA16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA16 */
#define IFX_VMT_MEMFDA_FDA16_OFF (16u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA17 */
#define IFX_VMT_MEMFDA_FDA17_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA17 */
#define IFX_VMT_MEMFDA_FDA17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA17 */
#define IFX_VMT_MEMFDA_FDA17_OFF (17u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA18 */
#define IFX_VMT_MEMFDA_FDA18_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA18 */
#define IFX_VMT_MEMFDA_FDA18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA18 */
#define IFX_VMT_MEMFDA_FDA18_OFF (18u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA19 */
#define IFX_VMT_MEMFDA_FDA19_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA19 */
#define IFX_VMT_MEMFDA_FDA19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA19 */
#define IFX_VMT_MEMFDA_FDA19_OFF (19u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA20 */
#define IFX_VMT_MEMFDA_FDA20_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA20 */
#define IFX_VMT_MEMFDA_FDA20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA20 */
#define IFX_VMT_MEMFDA_FDA20_OFF (20u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA21 */
#define IFX_VMT_MEMFDA_FDA21_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA21 */
#define IFX_VMT_MEMFDA_FDA21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA21 */
#define IFX_VMT_MEMFDA_FDA21_OFF (21u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA22 */
#define IFX_VMT_MEMFDA_FDA22_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA22 */
#define IFX_VMT_MEMFDA_FDA22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA22 */
#define IFX_VMT_MEMFDA_FDA22_OFF (22u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA23 */
#define IFX_VMT_MEMFDA_FDA23_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA23 */
#define IFX_VMT_MEMFDA_FDA23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA23 */
#define IFX_VMT_MEMFDA_FDA23_OFF (23u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA24 */
#define IFX_VMT_MEMFDA_FDA24_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA24 */
#define IFX_VMT_MEMFDA_FDA24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA24 */
#define IFX_VMT_MEMFDA_FDA24_OFF (24u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA25 */
#define IFX_VMT_MEMFDA_FDA25_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA25 */
#define IFX_VMT_MEMFDA_FDA25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA25 */
#define IFX_VMT_MEMFDA_FDA25_OFF (25u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA26 */
#define IFX_VMT_MEMFDA_FDA26_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA26 */
#define IFX_VMT_MEMFDA_FDA26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA26 */
#define IFX_VMT_MEMFDA_FDA26_OFF (26u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA27 */
#define IFX_VMT_MEMFDA_FDA27_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA27 */
#define IFX_VMT_MEMFDA_FDA27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA27 */
#define IFX_VMT_MEMFDA_FDA27_OFF (27u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA28 */
#define IFX_VMT_MEMFDA_FDA28_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA28 */
#define IFX_VMT_MEMFDA_FDA28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA28 */
#define IFX_VMT_MEMFDA_FDA28_OFF (28u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA29 */
#define IFX_VMT_MEMFDA_FDA29_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA29 */
#define IFX_VMT_MEMFDA_FDA29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA29 */
#define IFX_VMT_MEMFDA_FDA29_OFF (29u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA30 */
#define IFX_VMT_MEMFDA_FDA30_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA30 */
#define IFX_VMT_MEMFDA_FDA30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA30 */
#define IFX_VMT_MEMFDA_FDA30_OFF (30u)

/** \brief Length for Ifx_VMT_MEMFDA_Bits.FDA31 */
#define IFX_VMT_MEMFDA_FDA31_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDA_Bits.FDA31 */
#define IFX_VMT_MEMFDA_FDA31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDA_Bits.FDA31 */
#define IFX_VMT_MEMFDA_FDA31_OFF (31u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM0 */
#define IFX_VMT_CEALARM_CEALM0_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM0 */
#define IFX_VMT_CEALARM_CEALM0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM0 */
#define IFX_VMT_CEALARM_CEALM0_OFF (0u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM1 */
#define IFX_VMT_CEALARM_CEALM1_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM1 */
#define IFX_VMT_CEALARM_CEALM1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM1 */
#define IFX_VMT_CEALARM_CEALM1_OFF (1u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM2 */
#define IFX_VMT_CEALARM_CEALM2_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM2 */
#define IFX_VMT_CEALARM_CEALM2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM2 */
#define IFX_VMT_CEALARM_CEALM2_OFF (2u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM3 */
#define IFX_VMT_CEALARM_CEALM3_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM3 */
#define IFX_VMT_CEALARM_CEALM3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM3 */
#define IFX_VMT_CEALARM_CEALM3_OFF (3u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM4 */
#define IFX_VMT_CEALARM_CEALM4_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM4 */
#define IFX_VMT_CEALARM_CEALM4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM4 */
#define IFX_VMT_CEALARM_CEALM4_OFF (4u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM5 */
#define IFX_VMT_CEALARM_CEALM5_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM5 */
#define IFX_VMT_CEALARM_CEALM5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM5 */
#define IFX_VMT_CEALARM_CEALM5_OFF (5u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM6 */
#define IFX_VMT_CEALARM_CEALM6_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM6 */
#define IFX_VMT_CEALARM_CEALM6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM6 */
#define IFX_VMT_CEALARM_CEALM6_OFF (6u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM7 */
#define IFX_VMT_CEALARM_CEALM7_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM7 */
#define IFX_VMT_CEALARM_CEALM7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM7 */
#define IFX_VMT_CEALARM_CEALM7_OFF (7u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM8 */
#define IFX_VMT_CEALARM_CEALM8_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM8 */
#define IFX_VMT_CEALARM_CEALM8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM8 */
#define IFX_VMT_CEALARM_CEALM8_OFF (8u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM9 */
#define IFX_VMT_CEALARM_CEALM9_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM9 */
#define IFX_VMT_CEALARM_CEALM9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM9 */
#define IFX_VMT_CEALARM_CEALM9_OFF (9u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM10 */
#define IFX_VMT_CEALARM_CEALM10_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM10 */
#define IFX_VMT_CEALARM_CEALM10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM10 */
#define IFX_VMT_CEALARM_CEALM10_OFF (10u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM11 */
#define IFX_VMT_CEALARM_CEALM11_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM11 */
#define IFX_VMT_CEALARM_CEALM11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM11 */
#define IFX_VMT_CEALARM_CEALM11_OFF (11u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM12 */
#define IFX_VMT_CEALARM_CEALM12_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM12 */
#define IFX_VMT_CEALARM_CEALM12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM12 */
#define IFX_VMT_CEALARM_CEALM12_OFF (12u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM13 */
#define IFX_VMT_CEALARM_CEALM13_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM13 */
#define IFX_VMT_CEALARM_CEALM13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM13 */
#define IFX_VMT_CEALARM_CEALM13_OFF (13u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM14 */
#define IFX_VMT_CEALARM_CEALM14_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM14 */
#define IFX_VMT_CEALARM_CEALM14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM14 */
#define IFX_VMT_CEALARM_CEALM14_OFF (14u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM15 */
#define IFX_VMT_CEALARM_CEALM15_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM15 */
#define IFX_VMT_CEALARM_CEALM15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM15 */
#define IFX_VMT_CEALARM_CEALM15_OFF (15u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM16 */
#define IFX_VMT_CEALARM_CEALM16_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM16 */
#define IFX_VMT_CEALARM_CEALM16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM16 */
#define IFX_VMT_CEALARM_CEALM16_OFF (16u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM17 */
#define IFX_VMT_CEALARM_CEALM17_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM17 */
#define IFX_VMT_CEALARM_CEALM17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM17 */
#define IFX_VMT_CEALARM_CEALM17_OFF (17u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM18 */
#define IFX_VMT_CEALARM_CEALM18_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM18 */
#define IFX_VMT_CEALARM_CEALM18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM18 */
#define IFX_VMT_CEALARM_CEALM18_OFF (18u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM19 */
#define IFX_VMT_CEALARM_CEALM19_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM19 */
#define IFX_VMT_CEALARM_CEALM19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM19 */
#define IFX_VMT_CEALARM_CEALM19_OFF (19u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM20 */
#define IFX_VMT_CEALARM_CEALM20_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM20 */
#define IFX_VMT_CEALARM_CEALM20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM20 */
#define IFX_VMT_CEALARM_CEALM20_OFF (20u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM21 */
#define IFX_VMT_CEALARM_CEALM21_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM21 */
#define IFX_VMT_CEALARM_CEALM21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM21 */
#define IFX_VMT_CEALARM_CEALM21_OFF (21u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM22 */
#define IFX_VMT_CEALARM_CEALM22_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM22 */
#define IFX_VMT_CEALARM_CEALM22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM22 */
#define IFX_VMT_CEALARM_CEALM22_OFF (22u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM23 */
#define IFX_VMT_CEALARM_CEALM23_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM23 */
#define IFX_VMT_CEALARM_CEALM23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM23 */
#define IFX_VMT_CEALARM_CEALM23_OFF (23u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM24 */
#define IFX_VMT_CEALARM_CEALM24_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM24 */
#define IFX_VMT_CEALARM_CEALM24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM24 */
#define IFX_VMT_CEALARM_CEALM24_OFF (24u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM25 */
#define IFX_VMT_CEALARM_CEALM25_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM25 */
#define IFX_VMT_CEALARM_CEALM25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM25 */
#define IFX_VMT_CEALARM_CEALM25_OFF (25u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM26 */
#define IFX_VMT_CEALARM_CEALM26_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM26 */
#define IFX_VMT_CEALARM_CEALM26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM26 */
#define IFX_VMT_CEALARM_CEALM26_OFF (26u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM27 */
#define IFX_VMT_CEALARM_CEALM27_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM27 */
#define IFX_VMT_CEALARM_CEALM27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM27 */
#define IFX_VMT_CEALARM_CEALM27_OFF (27u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM28 */
#define IFX_VMT_CEALARM_CEALM28_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM28 */
#define IFX_VMT_CEALARM_CEALM28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM28 */
#define IFX_VMT_CEALARM_CEALM28_OFF (28u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM29 */
#define IFX_VMT_CEALARM_CEALM29_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM29 */
#define IFX_VMT_CEALARM_CEALM29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM29 */
#define IFX_VMT_CEALARM_CEALM29_OFF (29u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM30 */
#define IFX_VMT_CEALARM_CEALM30_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM30 */
#define IFX_VMT_CEALARM_CEALM30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM30 */
#define IFX_VMT_CEALARM_CEALM30_OFF (30u)

/** \brief Length for Ifx_VMT_CEALARM_Bits.CEALM31 */
#define IFX_VMT_CEALARM_CEALM31_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARM_Bits.CEALM31 */
#define IFX_VMT_CEALARM_CEALM31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARM_Bits.CEALM31 */
#define IFX_VMT_CEALARM_CEALM31_OFF (31u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM0 */
#define IFX_VMT_UCEALARM_UCEALM0_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM0 */
#define IFX_VMT_UCEALARM_UCEALM0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM0 */
#define IFX_VMT_UCEALARM_UCEALM0_OFF (0u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM1 */
#define IFX_VMT_UCEALARM_UCEALM1_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM1 */
#define IFX_VMT_UCEALARM_UCEALM1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM1 */
#define IFX_VMT_UCEALARM_UCEALM1_OFF (1u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM2 */
#define IFX_VMT_UCEALARM_UCEALM2_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM2 */
#define IFX_VMT_UCEALARM_UCEALM2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM2 */
#define IFX_VMT_UCEALARM_UCEALM2_OFF (2u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM3 */
#define IFX_VMT_UCEALARM_UCEALM3_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM3 */
#define IFX_VMT_UCEALARM_UCEALM3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM3 */
#define IFX_VMT_UCEALARM_UCEALM3_OFF (3u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM4 */
#define IFX_VMT_UCEALARM_UCEALM4_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM4 */
#define IFX_VMT_UCEALARM_UCEALM4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM4 */
#define IFX_VMT_UCEALARM_UCEALM4_OFF (4u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM5 */
#define IFX_VMT_UCEALARM_UCEALM5_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM5 */
#define IFX_VMT_UCEALARM_UCEALM5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM5 */
#define IFX_VMT_UCEALARM_UCEALM5_OFF (5u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM6 */
#define IFX_VMT_UCEALARM_UCEALM6_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM6 */
#define IFX_VMT_UCEALARM_UCEALM6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM6 */
#define IFX_VMT_UCEALARM_UCEALM6_OFF (6u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM7 */
#define IFX_VMT_UCEALARM_UCEALM7_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM7 */
#define IFX_VMT_UCEALARM_UCEALM7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM7 */
#define IFX_VMT_UCEALARM_UCEALM7_OFF (7u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM8 */
#define IFX_VMT_UCEALARM_UCEALM8_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM8 */
#define IFX_VMT_UCEALARM_UCEALM8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM8 */
#define IFX_VMT_UCEALARM_UCEALM8_OFF (8u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM9 */
#define IFX_VMT_UCEALARM_UCEALM9_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM9 */
#define IFX_VMT_UCEALARM_UCEALM9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM9 */
#define IFX_VMT_UCEALARM_UCEALM9_OFF (9u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM10 */
#define IFX_VMT_UCEALARM_UCEALM10_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM10 */
#define IFX_VMT_UCEALARM_UCEALM10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM10 */
#define IFX_VMT_UCEALARM_UCEALM10_OFF (10u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM11 */
#define IFX_VMT_UCEALARM_UCEALM11_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM11 */
#define IFX_VMT_UCEALARM_UCEALM11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM11 */
#define IFX_VMT_UCEALARM_UCEALM11_OFF (11u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM12 */
#define IFX_VMT_UCEALARM_UCEALM12_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM12 */
#define IFX_VMT_UCEALARM_UCEALM12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM12 */
#define IFX_VMT_UCEALARM_UCEALM12_OFF (12u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM13 */
#define IFX_VMT_UCEALARM_UCEALM13_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM13 */
#define IFX_VMT_UCEALARM_UCEALM13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM13 */
#define IFX_VMT_UCEALARM_UCEALM13_OFF (13u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM14 */
#define IFX_VMT_UCEALARM_UCEALM14_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM14 */
#define IFX_VMT_UCEALARM_UCEALM14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM14 */
#define IFX_VMT_UCEALARM_UCEALM14_OFF (14u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM15 */
#define IFX_VMT_UCEALARM_UCEALM15_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM15 */
#define IFX_VMT_UCEALARM_UCEALM15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM15 */
#define IFX_VMT_UCEALARM_UCEALM15_OFF (15u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM16 */
#define IFX_VMT_UCEALARM_UCEALM16_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM16 */
#define IFX_VMT_UCEALARM_UCEALM16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM16 */
#define IFX_VMT_UCEALARM_UCEALM16_OFF (16u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM17 */
#define IFX_VMT_UCEALARM_UCEALM17_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM17 */
#define IFX_VMT_UCEALARM_UCEALM17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM17 */
#define IFX_VMT_UCEALARM_UCEALM17_OFF (17u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM18 */
#define IFX_VMT_UCEALARM_UCEALM18_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM18 */
#define IFX_VMT_UCEALARM_UCEALM18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM18 */
#define IFX_VMT_UCEALARM_UCEALM18_OFF (18u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM19 */
#define IFX_VMT_UCEALARM_UCEALM19_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM19 */
#define IFX_VMT_UCEALARM_UCEALM19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM19 */
#define IFX_VMT_UCEALARM_UCEALM19_OFF (19u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM20 */
#define IFX_VMT_UCEALARM_UCEALM20_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM20 */
#define IFX_VMT_UCEALARM_UCEALM20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM20 */
#define IFX_VMT_UCEALARM_UCEALM20_OFF (20u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM21 */
#define IFX_VMT_UCEALARM_UCEALM21_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM21 */
#define IFX_VMT_UCEALARM_UCEALM21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM21 */
#define IFX_VMT_UCEALARM_UCEALM21_OFF (21u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM22 */
#define IFX_VMT_UCEALARM_UCEALM22_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM22 */
#define IFX_VMT_UCEALARM_UCEALM22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM22 */
#define IFX_VMT_UCEALARM_UCEALM22_OFF (22u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM23 */
#define IFX_VMT_UCEALARM_UCEALM23_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM23 */
#define IFX_VMT_UCEALARM_UCEALM23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM23 */
#define IFX_VMT_UCEALARM_UCEALM23_OFF (23u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM24 */
#define IFX_VMT_UCEALARM_UCEALM24_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM24 */
#define IFX_VMT_UCEALARM_UCEALM24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM24 */
#define IFX_VMT_UCEALARM_UCEALM24_OFF (24u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM25 */
#define IFX_VMT_UCEALARM_UCEALM25_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM25 */
#define IFX_VMT_UCEALARM_UCEALM25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM25 */
#define IFX_VMT_UCEALARM_UCEALM25_OFF (25u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM26 */
#define IFX_VMT_UCEALARM_UCEALM26_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM26 */
#define IFX_VMT_UCEALARM_UCEALM26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM26 */
#define IFX_VMT_UCEALARM_UCEALM26_OFF (26u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM27 */
#define IFX_VMT_UCEALARM_UCEALM27_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM27 */
#define IFX_VMT_UCEALARM_UCEALM27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM27 */
#define IFX_VMT_UCEALARM_UCEALM27_OFF (27u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM28 */
#define IFX_VMT_UCEALARM_UCEALM28_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM28 */
#define IFX_VMT_UCEALARM_UCEALM28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM28 */
#define IFX_VMT_UCEALARM_UCEALM28_OFF (28u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM29 */
#define IFX_VMT_UCEALARM_UCEALM29_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM29 */
#define IFX_VMT_UCEALARM_UCEALM29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM29 */
#define IFX_VMT_UCEALARM_UCEALM29_OFF (29u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM30 */
#define IFX_VMT_UCEALARM_UCEALM30_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM30 */
#define IFX_VMT_UCEALARM_UCEALM30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM30 */
#define IFX_VMT_UCEALARM_UCEALM30_OFF (30u)

/** \brief Length for Ifx_VMT_UCEALARM_Bits.UCEALM31 */
#define IFX_VMT_UCEALARM_UCEALM31_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARM_Bits.UCEALM31 */
#define IFX_VMT_UCEALARM_UCEALM31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARM_Bits.UCEALM31 */
#define IFX_VMT_UCEALARM_UCEALM31_OFF (31u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM0 */
#define IFX_VMT_MEALARM_MEALM0_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM0 */
#define IFX_VMT_MEALARM_MEALM0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM0 */
#define IFX_VMT_MEALARM_MEALM0_OFF (0u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM1 */
#define IFX_VMT_MEALARM_MEALM1_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM1 */
#define IFX_VMT_MEALARM_MEALM1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM1 */
#define IFX_VMT_MEALARM_MEALM1_OFF (1u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM2 */
#define IFX_VMT_MEALARM_MEALM2_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM2 */
#define IFX_VMT_MEALARM_MEALM2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM2 */
#define IFX_VMT_MEALARM_MEALM2_OFF (2u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM3 */
#define IFX_VMT_MEALARM_MEALM3_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM3 */
#define IFX_VMT_MEALARM_MEALM3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM3 */
#define IFX_VMT_MEALARM_MEALM3_OFF (3u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM4 */
#define IFX_VMT_MEALARM_MEALM4_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM4 */
#define IFX_VMT_MEALARM_MEALM4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM4 */
#define IFX_VMT_MEALARM_MEALM4_OFF (4u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM5 */
#define IFX_VMT_MEALARM_MEALM5_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM5 */
#define IFX_VMT_MEALARM_MEALM5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM5 */
#define IFX_VMT_MEALARM_MEALM5_OFF (5u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM6 */
#define IFX_VMT_MEALARM_MEALM6_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM6 */
#define IFX_VMT_MEALARM_MEALM6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM6 */
#define IFX_VMT_MEALARM_MEALM6_OFF (6u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM7 */
#define IFX_VMT_MEALARM_MEALM7_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM7 */
#define IFX_VMT_MEALARM_MEALM7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM7 */
#define IFX_VMT_MEALARM_MEALM7_OFF (7u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM8 */
#define IFX_VMT_MEALARM_MEALM8_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM8 */
#define IFX_VMT_MEALARM_MEALM8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM8 */
#define IFX_VMT_MEALARM_MEALM8_OFF (8u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM9 */
#define IFX_VMT_MEALARM_MEALM9_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM9 */
#define IFX_VMT_MEALARM_MEALM9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM9 */
#define IFX_VMT_MEALARM_MEALM9_OFF (9u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM10 */
#define IFX_VMT_MEALARM_MEALM10_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM10 */
#define IFX_VMT_MEALARM_MEALM10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM10 */
#define IFX_VMT_MEALARM_MEALM10_OFF (10u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM11 */
#define IFX_VMT_MEALARM_MEALM11_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM11 */
#define IFX_VMT_MEALARM_MEALM11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM11 */
#define IFX_VMT_MEALARM_MEALM11_OFF (11u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM12 */
#define IFX_VMT_MEALARM_MEALM12_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM12 */
#define IFX_VMT_MEALARM_MEALM12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM12 */
#define IFX_VMT_MEALARM_MEALM12_OFF (12u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM13 */
#define IFX_VMT_MEALARM_MEALM13_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM13 */
#define IFX_VMT_MEALARM_MEALM13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM13 */
#define IFX_VMT_MEALARM_MEALM13_OFF (13u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM14 */
#define IFX_VMT_MEALARM_MEALM14_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM14 */
#define IFX_VMT_MEALARM_MEALM14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM14 */
#define IFX_VMT_MEALARM_MEALM14_OFF (14u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM15 */
#define IFX_VMT_MEALARM_MEALM15_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM15 */
#define IFX_VMT_MEALARM_MEALM15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM15 */
#define IFX_VMT_MEALARM_MEALM15_OFF (15u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM16 */
#define IFX_VMT_MEALARM_MEALM16_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM16 */
#define IFX_VMT_MEALARM_MEALM16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM16 */
#define IFX_VMT_MEALARM_MEALM16_OFF (16u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM17 */
#define IFX_VMT_MEALARM_MEALM17_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM17 */
#define IFX_VMT_MEALARM_MEALM17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM17 */
#define IFX_VMT_MEALARM_MEALM17_OFF (17u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM18 */
#define IFX_VMT_MEALARM_MEALM18_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM18 */
#define IFX_VMT_MEALARM_MEALM18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM18 */
#define IFX_VMT_MEALARM_MEALM18_OFF (18u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM19 */
#define IFX_VMT_MEALARM_MEALM19_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM19 */
#define IFX_VMT_MEALARM_MEALM19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM19 */
#define IFX_VMT_MEALARM_MEALM19_OFF (19u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM20 */
#define IFX_VMT_MEALARM_MEALM20_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM20 */
#define IFX_VMT_MEALARM_MEALM20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM20 */
#define IFX_VMT_MEALARM_MEALM20_OFF (20u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM21 */
#define IFX_VMT_MEALARM_MEALM21_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM21 */
#define IFX_VMT_MEALARM_MEALM21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM21 */
#define IFX_VMT_MEALARM_MEALM21_OFF (21u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM22 */
#define IFX_VMT_MEALARM_MEALM22_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM22 */
#define IFX_VMT_MEALARM_MEALM22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM22 */
#define IFX_VMT_MEALARM_MEALM22_OFF (22u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM23 */
#define IFX_VMT_MEALARM_MEALM23_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM23 */
#define IFX_VMT_MEALARM_MEALM23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM23 */
#define IFX_VMT_MEALARM_MEALM23_OFF (23u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM24 */
#define IFX_VMT_MEALARM_MEALM24_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM24 */
#define IFX_VMT_MEALARM_MEALM24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM24 */
#define IFX_VMT_MEALARM_MEALM24_OFF (24u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM25 */
#define IFX_VMT_MEALARM_MEALM25_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM25 */
#define IFX_VMT_MEALARM_MEALM25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM25 */
#define IFX_VMT_MEALARM_MEALM25_OFF (25u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM26 */
#define IFX_VMT_MEALARM_MEALM26_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM26 */
#define IFX_VMT_MEALARM_MEALM26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM26 */
#define IFX_VMT_MEALARM_MEALM26_OFF (26u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM27 */
#define IFX_VMT_MEALARM_MEALM27_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM27 */
#define IFX_VMT_MEALARM_MEALM27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM27 */
#define IFX_VMT_MEALARM_MEALM27_OFF (27u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM28 */
#define IFX_VMT_MEALARM_MEALM28_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM28 */
#define IFX_VMT_MEALARM_MEALM28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM28 */
#define IFX_VMT_MEALARM_MEALM28_OFF (28u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM29 */
#define IFX_VMT_MEALARM_MEALM29_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM29 */
#define IFX_VMT_MEALARM_MEALM29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM29 */
#define IFX_VMT_MEALARM_MEALM29_OFF (29u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM30 */
#define IFX_VMT_MEALARM_MEALM30_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM30 */
#define IFX_VMT_MEALARM_MEALM30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM30 */
#define IFX_VMT_MEALARM_MEALM30_OFF (30u)

/** \brief Length for Ifx_VMT_MEALARM_Bits.MEALM31 */
#define IFX_VMT_MEALARM_MEALM31_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARM_Bits.MEALM31 */
#define IFX_VMT_MEALARM_MEALM31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARM_Bits.MEALM31 */
#define IFX_VMT_MEALARM_MEALM31_OFF (31u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN0 */
#define IFX_VMT_MEMTESTCS_EN0_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN0 */
#define IFX_VMT_MEMTESTCS_EN0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN0 */
#define IFX_VMT_MEMTESTCS_EN0_OFF (0u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN1 */
#define IFX_VMT_MEMTESTCS_EN1_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN1 */
#define IFX_VMT_MEMTESTCS_EN1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN1 */
#define IFX_VMT_MEMTESTCS_EN1_OFF (1u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN2 */
#define IFX_VMT_MEMTESTCS_EN2_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN2 */
#define IFX_VMT_MEMTESTCS_EN2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN2 */
#define IFX_VMT_MEMTESTCS_EN2_OFF (2u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN3 */
#define IFX_VMT_MEMTESTCS_EN3_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN3 */
#define IFX_VMT_MEMTESTCS_EN3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN3 */
#define IFX_VMT_MEMTESTCS_EN3_OFF (3u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN4 */
#define IFX_VMT_MEMTESTCS_EN4_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN4 */
#define IFX_VMT_MEMTESTCS_EN4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN4 */
#define IFX_VMT_MEMTESTCS_EN4_OFF (4u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN5 */
#define IFX_VMT_MEMTESTCS_EN5_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN5 */
#define IFX_VMT_MEMTESTCS_EN5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN5 */
#define IFX_VMT_MEMTESTCS_EN5_OFF (5u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN6 */
#define IFX_VMT_MEMTESTCS_EN6_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN6 */
#define IFX_VMT_MEMTESTCS_EN6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN6 */
#define IFX_VMT_MEMTESTCS_EN6_OFF (6u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN7 */
#define IFX_VMT_MEMTESTCS_EN7_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN7 */
#define IFX_VMT_MEMTESTCS_EN7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN7 */
#define IFX_VMT_MEMTESTCS_EN7_OFF (7u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN8 */
#define IFX_VMT_MEMTESTCS_EN8_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN8 */
#define IFX_VMT_MEMTESTCS_EN8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN8 */
#define IFX_VMT_MEMTESTCS_EN8_OFF (8u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN9 */
#define IFX_VMT_MEMTESTCS_EN9_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN9 */
#define IFX_VMT_MEMTESTCS_EN9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN9 */
#define IFX_VMT_MEMTESTCS_EN9_OFF (9u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN10 */
#define IFX_VMT_MEMTESTCS_EN10_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN10 */
#define IFX_VMT_MEMTESTCS_EN10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN10 */
#define IFX_VMT_MEMTESTCS_EN10_OFF (10u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN11 */
#define IFX_VMT_MEMTESTCS_EN11_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN11 */
#define IFX_VMT_MEMTESTCS_EN11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN11 */
#define IFX_VMT_MEMTESTCS_EN11_OFF (11u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN12 */
#define IFX_VMT_MEMTESTCS_EN12_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN12 */
#define IFX_VMT_MEMTESTCS_EN12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN12 */
#define IFX_VMT_MEMTESTCS_EN12_OFF (12u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN13 */
#define IFX_VMT_MEMTESTCS_EN13_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN13 */
#define IFX_VMT_MEMTESTCS_EN13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN13 */
#define IFX_VMT_MEMTESTCS_EN13_OFF (13u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN14 */
#define IFX_VMT_MEMTESTCS_EN14_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN14 */
#define IFX_VMT_MEMTESTCS_EN14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN14 */
#define IFX_VMT_MEMTESTCS_EN14_OFF (14u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN15 */
#define IFX_VMT_MEMTESTCS_EN15_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN15 */
#define IFX_VMT_MEMTESTCS_EN15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN15 */
#define IFX_VMT_MEMTESTCS_EN15_OFF (15u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN16 */
#define IFX_VMT_MEMTESTCS_EN16_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN16 */
#define IFX_VMT_MEMTESTCS_EN16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN16 */
#define IFX_VMT_MEMTESTCS_EN16_OFF (16u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN17 */
#define IFX_VMT_MEMTESTCS_EN17_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN17 */
#define IFX_VMT_MEMTESTCS_EN17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN17 */
#define IFX_VMT_MEMTESTCS_EN17_OFF (17u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN18 */
#define IFX_VMT_MEMTESTCS_EN18_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN18 */
#define IFX_VMT_MEMTESTCS_EN18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN18 */
#define IFX_VMT_MEMTESTCS_EN18_OFF (18u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN19 */
#define IFX_VMT_MEMTESTCS_EN19_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN19 */
#define IFX_VMT_MEMTESTCS_EN19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN19 */
#define IFX_VMT_MEMTESTCS_EN19_OFF (19u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN20 */
#define IFX_VMT_MEMTESTCS_EN20_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN20 */
#define IFX_VMT_MEMTESTCS_EN20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN20 */
#define IFX_VMT_MEMTESTCS_EN20_OFF (20u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN21 */
#define IFX_VMT_MEMTESTCS_EN21_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN21 */
#define IFX_VMT_MEMTESTCS_EN21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN21 */
#define IFX_VMT_MEMTESTCS_EN21_OFF (21u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN22 */
#define IFX_VMT_MEMTESTCS_EN22_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN22 */
#define IFX_VMT_MEMTESTCS_EN22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN22 */
#define IFX_VMT_MEMTESTCS_EN22_OFF (22u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN23 */
#define IFX_VMT_MEMTESTCS_EN23_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN23 */
#define IFX_VMT_MEMTESTCS_EN23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN23 */
#define IFX_VMT_MEMTESTCS_EN23_OFF (23u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN24 */
#define IFX_VMT_MEMTESTCS_EN24_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN24 */
#define IFX_VMT_MEMTESTCS_EN24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN24 */
#define IFX_VMT_MEMTESTCS_EN24_OFF (24u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN25 */
#define IFX_VMT_MEMTESTCS_EN25_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN25 */
#define IFX_VMT_MEMTESTCS_EN25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN25 */
#define IFX_VMT_MEMTESTCS_EN25_OFF (25u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN26 */
#define IFX_VMT_MEMTESTCS_EN26_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN26 */
#define IFX_VMT_MEMTESTCS_EN26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN26 */
#define IFX_VMT_MEMTESTCS_EN26_OFF (26u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN27 */
#define IFX_VMT_MEMTESTCS_EN27_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN27 */
#define IFX_VMT_MEMTESTCS_EN27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN27 */
#define IFX_VMT_MEMTESTCS_EN27_OFF (27u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN28 */
#define IFX_VMT_MEMTESTCS_EN28_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN28 */
#define IFX_VMT_MEMTESTCS_EN28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN28 */
#define IFX_VMT_MEMTESTCS_EN28_OFF (28u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN29 */
#define IFX_VMT_MEMTESTCS_EN29_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN29 */
#define IFX_VMT_MEMTESTCS_EN29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN29 */
#define IFX_VMT_MEMTESTCS_EN29_OFF (29u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN30 */
#define IFX_VMT_MEMTESTCS_EN30_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN30 */
#define IFX_VMT_MEMTESTCS_EN30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN30 */
#define IFX_VMT_MEMTESTCS_EN30_OFF (30u)

/** \brief Length for Ifx_VMT_MEMTESTCS_Bits.EN31 */
#define IFX_VMT_MEMTESTCS_EN31_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMTESTCS_Bits.EN31 */
#define IFX_VMT_MEMTESTCS_EN31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMTESTCS_Bits.EN31 */
#define IFX_VMT_MEMTESTCS_EN31_OFF (31u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN0 */
#define IFX_VMT_MEMMAPCS_EN0_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN0 */
#define IFX_VMT_MEMMAPCS_EN0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN0 */
#define IFX_VMT_MEMMAPCS_EN0_OFF (0u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN1 */
#define IFX_VMT_MEMMAPCS_EN1_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN1 */
#define IFX_VMT_MEMMAPCS_EN1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN1 */
#define IFX_VMT_MEMMAPCS_EN1_OFF (1u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN2 */
#define IFX_VMT_MEMMAPCS_EN2_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN2 */
#define IFX_VMT_MEMMAPCS_EN2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN2 */
#define IFX_VMT_MEMMAPCS_EN2_OFF (2u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN3 */
#define IFX_VMT_MEMMAPCS_EN3_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN3 */
#define IFX_VMT_MEMMAPCS_EN3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN3 */
#define IFX_VMT_MEMMAPCS_EN3_OFF (3u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN4 */
#define IFX_VMT_MEMMAPCS_EN4_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN4 */
#define IFX_VMT_MEMMAPCS_EN4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN4 */
#define IFX_VMT_MEMMAPCS_EN4_OFF (4u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN5 */
#define IFX_VMT_MEMMAPCS_EN5_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN5 */
#define IFX_VMT_MEMMAPCS_EN5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN5 */
#define IFX_VMT_MEMMAPCS_EN5_OFF (5u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN6 */
#define IFX_VMT_MEMMAPCS_EN6_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN6 */
#define IFX_VMT_MEMMAPCS_EN6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN6 */
#define IFX_VMT_MEMMAPCS_EN6_OFF (6u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN7 */
#define IFX_VMT_MEMMAPCS_EN7_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN7 */
#define IFX_VMT_MEMMAPCS_EN7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN7 */
#define IFX_VMT_MEMMAPCS_EN7_OFF (7u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN8 */
#define IFX_VMT_MEMMAPCS_EN8_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN8 */
#define IFX_VMT_MEMMAPCS_EN8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN8 */
#define IFX_VMT_MEMMAPCS_EN8_OFF (8u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN9 */
#define IFX_VMT_MEMMAPCS_EN9_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN9 */
#define IFX_VMT_MEMMAPCS_EN9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN9 */
#define IFX_VMT_MEMMAPCS_EN9_OFF (9u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN10 */
#define IFX_VMT_MEMMAPCS_EN10_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN10 */
#define IFX_VMT_MEMMAPCS_EN10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN10 */
#define IFX_VMT_MEMMAPCS_EN10_OFF (10u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN11 */
#define IFX_VMT_MEMMAPCS_EN11_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN11 */
#define IFX_VMT_MEMMAPCS_EN11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN11 */
#define IFX_VMT_MEMMAPCS_EN11_OFF (11u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN12 */
#define IFX_VMT_MEMMAPCS_EN12_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN12 */
#define IFX_VMT_MEMMAPCS_EN12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN12 */
#define IFX_VMT_MEMMAPCS_EN12_OFF (12u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN13 */
#define IFX_VMT_MEMMAPCS_EN13_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN13 */
#define IFX_VMT_MEMMAPCS_EN13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN13 */
#define IFX_VMT_MEMMAPCS_EN13_OFF (13u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN14 */
#define IFX_VMT_MEMMAPCS_EN14_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN14 */
#define IFX_VMT_MEMMAPCS_EN14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN14 */
#define IFX_VMT_MEMMAPCS_EN14_OFF (14u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN15 */
#define IFX_VMT_MEMMAPCS_EN15_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN15 */
#define IFX_VMT_MEMMAPCS_EN15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN15 */
#define IFX_VMT_MEMMAPCS_EN15_OFF (15u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN16 */
#define IFX_VMT_MEMMAPCS_EN16_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN16 */
#define IFX_VMT_MEMMAPCS_EN16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN16 */
#define IFX_VMT_MEMMAPCS_EN16_OFF (16u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN17 */
#define IFX_VMT_MEMMAPCS_EN17_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN17 */
#define IFX_VMT_MEMMAPCS_EN17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN17 */
#define IFX_VMT_MEMMAPCS_EN17_OFF (17u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN18 */
#define IFX_VMT_MEMMAPCS_EN18_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN18 */
#define IFX_VMT_MEMMAPCS_EN18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN18 */
#define IFX_VMT_MEMMAPCS_EN18_OFF (18u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN19 */
#define IFX_VMT_MEMMAPCS_EN19_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN19 */
#define IFX_VMT_MEMMAPCS_EN19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN19 */
#define IFX_VMT_MEMMAPCS_EN19_OFF (19u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN20 */
#define IFX_VMT_MEMMAPCS_EN20_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN20 */
#define IFX_VMT_MEMMAPCS_EN20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN20 */
#define IFX_VMT_MEMMAPCS_EN20_OFF (20u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN21 */
#define IFX_VMT_MEMMAPCS_EN21_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN21 */
#define IFX_VMT_MEMMAPCS_EN21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN21 */
#define IFX_VMT_MEMMAPCS_EN21_OFF (21u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN22 */
#define IFX_VMT_MEMMAPCS_EN22_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN22 */
#define IFX_VMT_MEMMAPCS_EN22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN22 */
#define IFX_VMT_MEMMAPCS_EN22_OFF (22u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN23 */
#define IFX_VMT_MEMMAPCS_EN23_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN23 */
#define IFX_VMT_MEMMAPCS_EN23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN23 */
#define IFX_VMT_MEMMAPCS_EN23_OFF (23u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN24 */
#define IFX_VMT_MEMMAPCS_EN24_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN24 */
#define IFX_VMT_MEMMAPCS_EN24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN24 */
#define IFX_VMT_MEMMAPCS_EN24_OFF (24u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN25 */
#define IFX_VMT_MEMMAPCS_EN25_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN25 */
#define IFX_VMT_MEMMAPCS_EN25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN25 */
#define IFX_VMT_MEMMAPCS_EN25_OFF (25u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN26 */
#define IFX_VMT_MEMMAPCS_EN26_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN26 */
#define IFX_VMT_MEMMAPCS_EN26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN26 */
#define IFX_VMT_MEMMAPCS_EN26_OFF (26u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN27 */
#define IFX_VMT_MEMMAPCS_EN27_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN27 */
#define IFX_VMT_MEMMAPCS_EN27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN27 */
#define IFX_VMT_MEMMAPCS_EN27_OFF (27u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN28 */
#define IFX_VMT_MEMMAPCS_EN28_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN28 */
#define IFX_VMT_MEMMAPCS_EN28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN28 */
#define IFX_VMT_MEMMAPCS_EN28_OFF (28u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN29 */
#define IFX_VMT_MEMMAPCS_EN29_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN29 */
#define IFX_VMT_MEMMAPCS_EN29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN29 */
#define IFX_VMT_MEMMAPCS_EN29_OFF (29u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN30 */
#define IFX_VMT_MEMMAPCS_EN30_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN30 */
#define IFX_VMT_MEMMAPCS_EN30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN30 */
#define IFX_VMT_MEMMAPCS_EN30_OFF (30u)

/** \brief Length for Ifx_VMT_MEMMAPCS_Bits.EN31 */
#define IFX_VMT_MEMMAPCS_EN31_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMMAPCS_Bits.EN31 */
#define IFX_VMT_MEMMAPCS_EN31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMMAPCS_Bits.EN31 */
#define IFX_VMT_MEMMAPCS_EN31_OFF (31u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU0 */
#define IFX_VMT_MEMSTATCS_AIU0_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU0 */
#define IFX_VMT_MEMSTATCS_AIU0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU0 */
#define IFX_VMT_MEMSTATCS_AIU0_OFF (0u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU1 */
#define IFX_VMT_MEMSTATCS_AIU1_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU1 */
#define IFX_VMT_MEMSTATCS_AIU1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU1 */
#define IFX_VMT_MEMSTATCS_AIU1_OFF (1u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU2 */
#define IFX_VMT_MEMSTATCS_AIU2_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU2 */
#define IFX_VMT_MEMSTATCS_AIU2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU2 */
#define IFX_VMT_MEMSTATCS_AIU2_OFF (2u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU3 */
#define IFX_VMT_MEMSTATCS_AIU3_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU3 */
#define IFX_VMT_MEMSTATCS_AIU3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU3 */
#define IFX_VMT_MEMSTATCS_AIU3_OFF (3u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU4 */
#define IFX_VMT_MEMSTATCS_AIU4_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU4 */
#define IFX_VMT_MEMSTATCS_AIU4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU4 */
#define IFX_VMT_MEMSTATCS_AIU4_OFF (4u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU5 */
#define IFX_VMT_MEMSTATCS_AIU5_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU5 */
#define IFX_VMT_MEMSTATCS_AIU5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU5 */
#define IFX_VMT_MEMSTATCS_AIU5_OFF (5u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU6 */
#define IFX_VMT_MEMSTATCS_AIU6_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU6 */
#define IFX_VMT_MEMSTATCS_AIU6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU6 */
#define IFX_VMT_MEMSTATCS_AIU6_OFF (6u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU7 */
#define IFX_VMT_MEMSTATCS_AIU7_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU7 */
#define IFX_VMT_MEMSTATCS_AIU7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU7 */
#define IFX_VMT_MEMSTATCS_AIU7_OFF (7u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU8 */
#define IFX_VMT_MEMSTATCS_AIU8_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU8 */
#define IFX_VMT_MEMSTATCS_AIU8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU8 */
#define IFX_VMT_MEMSTATCS_AIU8_OFF (8u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU9 */
#define IFX_VMT_MEMSTATCS_AIU9_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU9 */
#define IFX_VMT_MEMSTATCS_AIU9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU9 */
#define IFX_VMT_MEMSTATCS_AIU9_OFF (9u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU10 */
#define IFX_VMT_MEMSTATCS_AIU10_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU10 */
#define IFX_VMT_MEMSTATCS_AIU10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU10 */
#define IFX_VMT_MEMSTATCS_AIU10_OFF (10u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU11 */
#define IFX_VMT_MEMSTATCS_AIU11_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU11 */
#define IFX_VMT_MEMSTATCS_AIU11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU11 */
#define IFX_VMT_MEMSTATCS_AIU11_OFF (11u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU12 */
#define IFX_VMT_MEMSTATCS_AIU12_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU12 */
#define IFX_VMT_MEMSTATCS_AIU12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU12 */
#define IFX_VMT_MEMSTATCS_AIU12_OFF (12u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU13 */
#define IFX_VMT_MEMSTATCS_AIU13_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU13 */
#define IFX_VMT_MEMSTATCS_AIU13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU13 */
#define IFX_VMT_MEMSTATCS_AIU13_OFF (13u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU14 */
#define IFX_VMT_MEMSTATCS_AIU14_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU14 */
#define IFX_VMT_MEMSTATCS_AIU14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU14 */
#define IFX_VMT_MEMSTATCS_AIU14_OFF (14u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU15 */
#define IFX_VMT_MEMSTATCS_AIU15_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU15 */
#define IFX_VMT_MEMSTATCS_AIU15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU15 */
#define IFX_VMT_MEMSTATCS_AIU15_OFF (15u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU16 */
#define IFX_VMT_MEMSTATCS_AIU16_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU16 */
#define IFX_VMT_MEMSTATCS_AIU16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU16 */
#define IFX_VMT_MEMSTATCS_AIU16_OFF (16u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU17 */
#define IFX_VMT_MEMSTATCS_AIU17_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU17 */
#define IFX_VMT_MEMSTATCS_AIU17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU17 */
#define IFX_VMT_MEMSTATCS_AIU17_OFF (17u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU18 */
#define IFX_VMT_MEMSTATCS_AIU18_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU18 */
#define IFX_VMT_MEMSTATCS_AIU18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU18 */
#define IFX_VMT_MEMSTATCS_AIU18_OFF (18u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU19 */
#define IFX_VMT_MEMSTATCS_AIU19_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU19 */
#define IFX_VMT_MEMSTATCS_AIU19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU19 */
#define IFX_VMT_MEMSTATCS_AIU19_OFF (19u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU20 */
#define IFX_VMT_MEMSTATCS_AIU20_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU20 */
#define IFX_VMT_MEMSTATCS_AIU20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU20 */
#define IFX_VMT_MEMSTATCS_AIU20_OFF (20u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU21 */
#define IFX_VMT_MEMSTATCS_AIU21_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU21 */
#define IFX_VMT_MEMSTATCS_AIU21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU21 */
#define IFX_VMT_MEMSTATCS_AIU21_OFF (21u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU22 */
#define IFX_VMT_MEMSTATCS_AIU22_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU22 */
#define IFX_VMT_MEMSTATCS_AIU22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU22 */
#define IFX_VMT_MEMSTATCS_AIU22_OFF (22u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU23 */
#define IFX_VMT_MEMSTATCS_AIU23_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU23 */
#define IFX_VMT_MEMSTATCS_AIU23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU23 */
#define IFX_VMT_MEMSTATCS_AIU23_OFF (23u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU24 */
#define IFX_VMT_MEMSTATCS_AIU24_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU24 */
#define IFX_VMT_MEMSTATCS_AIU24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU24 */
#define IFX_VMT_MEMSTATCS_AIU24_OFF (24u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU25 */
#define IFX_VMT_MEMSTATCS_AIU25_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU25 */
#define IFX_VMT_MEMSTATCS_AIU25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU25 */
#define IFX_VMT_MEMSTATCS_AIU25_OFF (25u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU26 */
#define IFX_VMT_MEMSTATCS_AIU26_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU26 */
#define IFX_VMT_MEMSTATCS_AIU26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU26 */
#define IFX_VMT_MEMSTATCS_AIU26_OFF (26u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU27 */
#define IFX_VMT_MEMSTATCS_AIU27_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU27 */
#define IFX_VMT_MEMSTATCS_AIU27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU27 */
#define IFX_VMT_MEMSTATCS_AIU27_OFF (27u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU28 */
#define IFX_VMT_MEMSTATCS_AIU28_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU28 */
#define IFX_VMT_MEMSTATCS_AIU28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU28 */
#define IFX_VMT_MEMSTATCS_AIU28_OFF (28u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU29 */
#define IFX_VMT_MEMSTATCS_AIU29_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU29 */
#define IFX_VMT_MEMSTATCS_AIU29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU29 */
#define IFX_VMT_MEMSTATCS_AIU29_OFF (29u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU30 */
#define IFX_VMT_MEMSTATCS_AIU30_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU30 */
#define IFX_VMT_MEMSTATCS_AIU30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU30 */
#define IFX_VMT_MEMSTATCS_AIU30_OFF (30u)

/** \brief Length for Ifx_VMT_MEMSTATCS_Bits.AIU31 */
#define IFX_VMT_MEMSTATCS_AIU31_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMSTATCS_Bits.AIU31 */
#define IFX_VMT_MEMSTATCS_AIU31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMSTATCS_Bits.AIU31 */
#define IFX_VMT_MEMSTATCS_AIU31_OFF (31u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE0 */
#define IFX_VMT_MEMDONECS_DONE0_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE0 */
#define IFX_VMT_MEMDONECS_DONE0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE0 */
#define IFX_VMT_MEMDONECS_DONE0_OFF (0u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE1 */
#define IFX_VMT_MEMDONECS_DONE1_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE1 */
#define IFX_VMT_MEMDONECS_DONE1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE1 */
#define IFX_VMT_MEMDONECS_DONE1_OFF (1u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE2 */
#define IFX_VMT_MEMDONECS_DONE2_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE2 */
#define IFX_VMT_MEMDONECS_DONE2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE2 */
#define IFX_VMT_MEMDONECS_DONE2_OFF (2u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE3 */
#define IFX_VMT_MEMDONECS_DONE3_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE3 */
#define IFX_VMT_MEMDONECS_DONE3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE3 */
#define IFX_VMT_MEMDONECS_DONE3_OFF (3u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE4 */
#define IFX_VMT_MEMDONECS_DONE4_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE4 */
#define IFX_VMT_MEMDONECS_DONE4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE4 */
#define IFX_VMT_MEMDONECS_DONE4_OFF (4u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE5 */
#define IFX_VMT_MEMDONECS_DONE5_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE5 */
#define IFX_VMT_MEMDONECS_DONE5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE5 */
#define IFX_VMT_MEMDONECS_DONE5_OFF (5u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE6 */
#define IFX_VMT_MEMDONECS_DONE6_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE6 */
#define IFX_VMT_MEMDONECS_DONE6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE6 */
#define IFX_VMT_MEMDONECS_DONE6_OFF (6u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE7 */
#define IFX_VMT_MEMDONECS_DONE7_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE7 */
#define IFX_VMT_MEMDONECS_DONE7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE7 */
#define IFX_VMT_MEMDONECS_DONE7_OFF (7u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE8 */
#define IFX_VMT_MEMDONECS_DONE8_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE8 */
#define IFX_VMT_MEMDONECS_DONE8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE8 */
#define IFX_VMT_MEMDONECS_DONE8_OFF (8u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE9 */
#define IFX_VMT_MEMDONECS_DONE9_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE9 */
#define IFX_VMT_MEMDONECS_DONE9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE9 */
#define IFX_VMT_MEMDONECS_DONE9_OFF (9u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE10 */
#define IFX_VMT_MEMDONECS_DONE10_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE10 */
#define IFX_VMT_MEMDONECS_DONE10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE10 */
#define IFX_VMT_MEMDONECS_DONE10_OFF (10u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE11 */
#define IFX_VMT_MEMDONECS_DONE11_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE11 */
#define IFX_VMT_MEMDONECS_DONE11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE11 */
#define IFX_VMT_MEMDONECS_DONE11_OFF (11u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE12 */
#define IFX_VMT_MEMDONECS_DONE12_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE12 */
#define IFX_VMT_MEMDONECS_DONE12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE12 */
#define IFX_VMT_MEMDONECS_DONE12_OFF (12u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE13 */
#define IFX_VMT_MEMDONECS_DONE13_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE13 */
#define IFX_VMT_MEMDONECS_DONE13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE13 */
#define IFX_VMT_MEMDONECS_DONE13_OFF (13u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE14 */
#define IFX_VMT_MEMDONECS_DONE14_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE14 */
#define IFX_VMT_MEMDONECS_DONE14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE14 */
#define IFX_VMT_MEMDONECS_DONE14_OFF (14u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE15 */
#define IFX_VMT_MEMDONECS_DONE15_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE15 */
#define IFX_VMT_MEMDONECS_DONE15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE15 */
#define IFX_VMT_MEMDONECS_DONE15_OFF (15u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE16 */
#define IFX_VMT_MEMDONECS_DONE16_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE16 */
#define IFX_VMT_MEMDONECS_DONE16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE16 */
#define IFX_VMT_MEMDONECS_DONE16_OFF (16u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE17 */
#define IFX_VMT_MEMDONECS_DONE17_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE17 */
#define IFX_VMT_MEMDONECS_DONE17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE17 */
#define IFX_VMT_MEMDONECS_DONE17_OFF (17u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE18 */
#define IFX_VMT_MEMDONECS_DONE18_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE18 */
#define IFX_VMT_MEMDONECS_DONE18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE18 */
#define IFX_VMT_MEMDONECS_DONE18_OFF (18u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE19 */
#define IFX_VMT_MEMDONECS_DONE19_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE19 */
#define IFX_VMT_MEMDONECS_DONE19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE19 */
#define IFX_VMT_MEMDONECS_DONE19_OFF (19u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE20 */
#define IFX_VMT_MEMDONECS_DONE20_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE20 */
#define IFX_VMT_MEMDONECS_DONE20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE20 */
#define IFX_VMT_MEMDONECS_DONE20_OFF (20u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE21 */
#define IFX_VMT_MEMDONECS_DONE21_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE21 */
#define IFX_VMT_MEMDONECS_DONE21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE21 */
#define IFX_VMT_MEMDONECS_DONE21_OFF (21u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE22 */
#define IFX_VMT_MEMDONECS_DONE22_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE22 */
#define IFX_VMT_MEMDONECS_DONE22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE22 */
#define IFX_VMT_MEMDONECS_DONE22_OFF (22u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE23 */
#define IFX_VMT_MEMDONECS_DONE23_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE23 */
#define IFX_VMT_MEMDONECS_DONE23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE23 */
#define IFX_VMT_MEMDONECS_DONE23_OFF (23u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE24 */
#define IFX_VMT_MEMDONECS_DONE24_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE24 */
#define IFX_VMT_MEMDONECS_DONE24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE24 */
#define IFX_VMT_MEMDONECS_DONE24_OFF (24u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE25 */
#define IFX_VMT_MEMDONECS_DONE25_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE25 */
#define IFX_VMT_MEMDONECS_DONE25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE25 */
#define IFX_VMT_MEMDONECS_DONE25_OFF (25u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE26 */
#define IFX_VMT_MEMDONECS_DONE26_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE26 */
#define IFX_VMT_MEMDONECS_DONE26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE26 */
#define IFX_VMT_MEMDONECS_DONE26_OFF (26u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE27 */
#define IFX_VMT_MEMDONECS_DONE27_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE27 */
#define IFX_VMT_MEMDONECS_DONE27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE27 */
#define IFX_VMT_MEMDONECS_DONE27_OFF (27u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE28 */
#define IFX_VMT_MEMDONECS_DONE28_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE28 */
#define IFX_VMT_MEMDONECS_DONE28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE28 */
#define IFX_VMT_MEMDONECS_DONE28_OFF (28u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE29 */
#define IFX_VMT_MEMDONECS_DONE29_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE29 */
#define IFX_VMT_MEMDONECS_DONE29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE29 */
#define IFX_VMT_MEMDONECS_DONE29_OFF (29u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE30 */
#define IFX_VMT_MEMDONECS_DONE30_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE30 */
#define IFX_VMT_MEMDONECS_DONE30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE30 */
#define IFX_VMT_MEMDONECS_DONE30_OFF (30u)

/** \brief Length for Ifx_VMT_MEMDONECS_Bits.DONE31 */
#define IFX_VMT_MEMDONECS_DONE31_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMDONECS_Bits.DONE31 */
#define IFX_VMT_MEMDONECS_DONE31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMDONECS_Bits.DONE31 */
#define IFX_VMT_MEMDONECS_DONE31_OFF (31u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA0 */
#define IFX_VMT_MEMFDACS_FDA0_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA0 */
#define IFX_VMT_MEMFDACS_FDA0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA0 */
#define IFX_VMT_MEMFDACS_FDA0_OFF (0u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA1 */
#define IFX_VMT_MEMFDACS_FDA1_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA1 */
#define IFX_VMT_MEMFDACS_FDA1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA1 */
#define IFX_VMT_MEMFDACS_FDA1_OFF (1u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA2 */
#define IFX_VMT_MEMFDACS_FDA2_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA2 */
#define IFX_VMT_MEMFDACS_FDA2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA2 */
#define IFX_VMT_MEMFDACS_FDA2_OFF (2u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA3 */
#define IFX_VMT_MEMFDACS_FDA3_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA3 */
#define IFX_VMT_MEMFDACS_FDA3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA3 */
#define IFX_VMT_MEMFDACS_FDA3_OFF (3u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA4 */
#define IFX_VMT_MEMFDACS_FDA4_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA4 */
#define IFX_VMT_MEMFDACS_FDA4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA4 */
#define IFX_VMT_MEMFDACS_FDA4_OFF (4u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA5 */
#define IFX_VMT_MEMFDACS_FDA5_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA5 */
#define IFX_VMT_MEMFDACS_FDA5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA5 */
#define IFX_VMT_MEMFDACS_FDA5_OFF (5u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA6 */
#define IFX_VMT_MEMFDACS_FDA6_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA6 */
#define IFX_VMT_MEMFDACS_FDA6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA6 */
#define IFX_VMT_MEMFDACS_FDA6_OFF (6u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA7 */
#define IFX_VMT_MEMFDACS_FDA7_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA7 */
#define IFX_VMT_MEMFDACS_FDA7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA7 */
#define IFX_VMT_MEMFDACS_FDA7_OFF (7u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA8 */
#define IFX_VMT_MEMFDACS_FDA8_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA8 */
#define IFX_VMT_MEMFDACS_FDA8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA8 */
#define IFX_VMT_MEMFDACS_FDA8_OFF (8u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA9 */
#define IFX_VMT_MEMFDACS_FDA9_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA9 */
#define IFX_VMT_MEMFDACS_FDA9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA9 */
#define IFX_VMT_MEMFDACS_FDA9_OFF (9u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA10 */
#define IFX_VMT_MEMFDACS_FDA10_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA10 */
#define IFX_VMT_MEMFDACS_FDA10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA10 */
#define IFX_VMT_MEMFDACS_FDA10_OFF (10u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA11 */
#define IFX_VMT_MEMFDACS_FDA11_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA11 */
#define IFX_VMT_MEMFDACS_FDA11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA11 */
#define IFX_VMT_MEMFDACS_FDA11_OFF (11u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA12 */
#define IFX_VMT_MEMFDACS_FDA12_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA12 */
#define IFX_VMT_MEMFDACS_FDA12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA12 */
#define IFX_VMT_MEMFDACS_FDA12_OFF (12u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA13 */
#define IFX_VMT_MEMFDACS_FDA13_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA13 */
#define IFX_VMT_MEMFDACS_FDA13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA13 */
#define IFX_VMT_MEMFDACS_FDA13_OFF (13u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA14 */
#define IFX_VMT_MEMFDACS_FDA14_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA14 */
#define IFX_VMT_MEMFDACS_FDA14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA14 */
#define IFX_VMT_MEMFDACS_FDA14_OFF (14u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA15 */
#define IFX_VMT_MEMFDACS_FDA15_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA15 */
#define IFX_VMT_MEMFDACS_FDA15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA15 */
#define IFX_VMT_MEMFDACS_FDA15_OFF (15u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA16 */
#define IFX_VMT_MEMFDACS_FDA16_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA16 */
#define IFX_VMT_MEMFDACS_FDA16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA16 */
#define IFX_VMT_MEMFDACS_FDA16_OFF (16u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA17 */
#define IFX_VMT_MEMFDACS_FDA17_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA17 */
#define IFX_VMT_MEMFDACS_FDA17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA17 */
#define IFX_VMT_MEMFDACS_FDA17_OFF (17u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA18 */
#define IFX_VMT_MEMFDACS_FDA18_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA18 */
#define IFX_VMT_MEMFDACS_FDA18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA18 */
#define IFX_VMT_MEMFDACS_FDA18_OFF (18u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA19 */
#define IFX_VMT_MEMFDACS_FDA19_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA19 */
#define IFX_VMT_MEMFDACS_FDA19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA19 */
#define IFX_VMT_MEMFDACS_FDA19_OFF (19u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA20 */
#define IFX_VMT_MEMFDACS_FDA20_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA20 */
#define IFX_VMT_MEMFDACS_FDA20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA20 */
#define IFX_VMT_MEMFDACS_FDA20_OFF (20u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA21 */
#define IFX_VMT_MEMFDACS_FDA21_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA21 */
#define IFX_VMT_MEMFDACS_FDA21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA21 */
#define IFX_VMT_MEMFDACS_FDA21_OFF (21u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA22 */
#define IFX_VMT_MEMFDACS_FDA22_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA22 */
#define IFX_VMT_MEMFDACS_FDA22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA22 */
#define IFX_VMT_MEMFDACS_FDA22_OFF (22u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA23 */
#define IFX_VMT_MEMFDACS_FDA23_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA23 */
#define IFX_VMT_MEMFDACS_FDA23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA23 */
#define IFX_VMT_MEMFDACS_FDA23_OFF (23u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA24 */
#define IFX_VMT_MEMFDACS_FDA24_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA24 */
#define IFX_VMT_MEMFDACS_FDA24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA24 */
#define IFX_VMT_MEMFDACS_FDA24_OFF (24u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA25 */
#define IFX_VMT_MEMFDACS_FDA25_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA25 */
#define IFX_VMT_MEMFDACS_FDA25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA25 */
#define IFX_VMT_MEMFDACS_FDA25_OFF (25u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA26 */
#define IFX_VMT_MEMFDACS_FDA26_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA26 */
#define IFX_VMT_MEMFDACS_FDA26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA26 */
#define IFX_VMT_MEMFDACS_FDA26_OFF (26u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA27 */
#define IFX_VMT_MEMFDACS_FDA27_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA27 */
#define IFX_VMT_MEMFDACS_FDA27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA27 */
#define IFX_VMT_MEMFDACS_FDA27_OFF (27u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA28 */
#define IFX_VMT_MEMFDACS_FDA28_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA28 */
#define IFX_VMT_MEMFDACS_FDA28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA28 */
#define IFX_VMT_MEMFDACS_FDA28_OFF (28u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA29 */
#define IFX_VMT_MEMFDACS_FDA29_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA29 */
#define IFX_VMT_MEMFDACS_FDA29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA29 */
#define IFX_VMT_MEMFDACS_FDA29_OFF (29u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA30 */
#define IFX_VMT_MEMFDACS_FDA30_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA30 */
#define IFX_VMT_MEMFDACS_FDA30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA30 */
#define IFX_VMT_MEMFDACS_FDA30_OFF (30u)

/** \brief Length for Ifx_VMT_MEMFDACS_Bits.FDA31 */
#define IFX_VMT_MEMFDACS_FDA31_LEN (1u)

/** \brief Mask for Ifx_VMT_MEMFDACS_Bits.FDA31 */
#define IFX_VMT_MEMFDACS_FDA31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEMFDACS_Bits.FDA31 */
#define IFX_VMT_MEMFDACS_FDA31_OFF (31u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM0 */
#define IFX_VMT_CEALARMCS_CEALM0_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM0 */
#define IFX_VMT_CEALARMCS_CEALM0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM0 */
#define IFX_VMT_CEALARMCS_CEALM0_OFF (0u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM1 */
#define IFX_VMT_CEALARMCS_CEALM1_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM1 */
#define IFX_VMT_CEALARMCS_CEALM1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM1 */
#define IFX_VMT_CEALARMCS_CEALM1_OFF (1u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM2 */
#define IFX_VMT_CEALARMCS_CEALM2_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM2 */
#define IFX_VMT_CEALARMCS_CEALM2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM2 */
#define IFX_VMT_CEALARMCS_CEALM2_OFF (2u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM3 */
#define IFX_VMT_CEALARMCS_CEALM3_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM3 */
#define IFX_VMT_CEALARMCS_CEALM3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM3 */
#define IFX_VMT_CEALARMCS_CEALM3_OFF (3u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM4 */
#define IFX_VMT_CEALARMCS_CEALM4_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM4 */
#define IFX_VMT_CEALARMCS_CEALM4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM4 */
#define IFX_VMT_CEALARMCS_CEALM4_OFF (4u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM5 */
#define IFX_VMT_CEALARMCS_CEALM5_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM5 */
#define IFX_VMT_CEALARMCS_CEALM5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM5 */
#define IFX_VMT_CEALARMCS_CEALM5_OFF (5u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM6 */
#define IFX_VMT_CEALARMCS_CEALM6_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM6 */
#define IFX_VMT_CEALARMCS_CEALM6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM6 */
#define IFX_VMT_CEALARMCS_CEALM6_OFF (6u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM7 */
#define IFX_VMT_CEALARMCS_CEALM7_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM7 */
#define IFX_VMT_CEALARMCS_CEALM7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM7 */
#define IFX_VMT_CEALARMCS_CEALM7_OFF (7u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM8 */
#define IFX_VMT_CEALARMCS_CEALM8_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM8 */
#define IFX_VMT_CEALARMCS_CEALM8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM8 */
#define IFX_VMT_CEALARMCS_CEALM8_OFF (8u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM9 */
#define IFX_VMT_CEALARMCS_CEALM9_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM9 */
#define IFX_VMT_CEALARMCS_CEALM9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM9 */
#define IFX_VMT_CEALARMCS_CEALM9_OFF (9u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM10 */
#define IFX_VMT_CEALARMCS_CEALM10_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM10 */
#define IFX_VMT_CEALARMCS_CEALM10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM10 */
#define IFX_VMT_CEALARMCS_CEALM10_OFF (10u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM11 */
#define IFX_VMT_CEALARMCS_CEALM11_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM11 */
#define IFX_VMT_CEALARMCS_CEALM11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM11 */
#define IFX_VMT_CEALARMCS_CEALM11_OFF (11u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM12 */
#define IFX_VMT_CEALARMCS_CEALM12_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM12 */
#define IFX_VMT_CEALARMCS_CEALM12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM12 */
#define IFX_VMT_CEALARMCS_CEALM12_OFF (12u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM13 */
#define IFX_VMT_CEALARMCS_CEALM13_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM13 */
#define IFX_VMT_CEALARMCS_CEALM13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM13 */
#define IFX_VMT_CEALARMCS_CEALM13_OFF (13u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM14 */
#define IFX_VMT_CEALARMCS_CEALM14_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM14 */
#define IFX_VMT_CEALARMCS_CEALM14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM14 */
#define IFX_VMT_CEALARMCS_CEALM14_OFF (14u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM15 */
#define IFX_VMT_CEALARMCS_CEALM15_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM15 */
#define IFX_VMT_CEALARMCS_CEALM15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM15 */
#define IFX_VMT_CEALARMCS_CEALM15_OFF (15u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM16 */
#define IFX_VMT_CEALARMCS_CEALM16_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM16 */
#define IFX_VMT_CEALARMCS_CEALM16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM16 */
#define IFX_VMT_CEALARMCS_CEALM16_OFF (16u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM17 */
#define IFX_VMT_CEALARMCS_CEALM17_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM17 */
#define IFX_VMT_CEALARMCS_CEALM17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM17 */
#define IFX_VMT_CEALARMCS_CEALM17_OFF (17u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM18 */
#define IFX_VMT_CEALARMCS_CEALM18_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM18 */
#define IFX_VMT_CEALARMCS_CEALM18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM18 */
#define IFX_VMT_CEALARMCS_CEALM18_OFF (18u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM19 */
#define IFX_VMT_CEALARMCS_CEALM19_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM19 */
#define IFX_VMT_CEALARMCS_CEALM19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM19 */
#define IFX_VMT_CEALARMCS_CEALM19_OFF (19u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM20 */
#define IFX_VMT_CEALARMCS_CEALM20_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM20 */
#define IFX_VMT_CEALARMCS_CEALM20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM20 */
#define IFX_VMT_CEALARMCS_CEALM20_OFF (20u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM21 */
#define IFX_VMT_CEALARMCS_CEALM21_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM21 */
#define IFX_VMT_CEALARMCS_CEALM21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM21 */
#define IFX_VMT_CEALARMCS_CEALM21_OFF (21u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM22 */
#define IFX_VMT_CEALARMCS_CEALM22_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM22 */
#define IFX_VMT_CEALARMCS_CEALM22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM22 */
#define IFX_VMT_CEALARMCS_CEALM22_OFF (22u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM23 */
#define IFX_VMT_CEALARMCS_CEALM23_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM23 */
#define IFX_VMT_CEALARMCS_CEALM23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM23 */
#define IFX_VMT_CEALARMCS_CEALM23_OFF (23u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM24 */
#define IFX_VMT_CEALARMCS_CEALM24_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM24 */
#define IFX_VMT_CEALARMCS_CEALM24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM24 */
#define IFX_VMT_CEALARMCS_CEALM24_OFF (24u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM25 */
#define IFX_VMT_CEALARMCS_CEALM25_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM25 */
#define IFX_VMT_CEALARMCS_CEALM25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM25 */
#define IFX_VMT_CEALARMCS_CEALM25_OFF (25u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM26 */
#define IFX_VMT_CEALARMCS_CEALM26_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM26 */
#define IFX_VMT_CEALARMCS_CEALM26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM26 */
#define IFX_VMT_CEALARMCS_CEALM26_OFF (26u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM27 */
#define IFX_VMT_CEALARMCS_CEALM27_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM27 */
#define IFX_VMT_CEALARMCS_CEALM27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM27 */
#define IFX_VMT_CEALARMCS_CEALM27_OFF (27u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM28 */
#define IFX_VMT_CEALARMCS_CEALM28_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM28 */
#define IFX_VMT_CEALARMCS_CEALM28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM28 */
#define IFX_VMT_CEALARMCS_CEALM28_OFF (28u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM29 */
#define IFX_VMT_CEALARMCS_CEALM29_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM29 */
#define IFX_VMT_CEALARMCS_CEALM29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM29 */
#define IFX_VMT_CEALARMCS_CEALM29_OFF (29u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM30 */
#define IFX_VMT_CEALARMCS_CEALM30_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM30 */
#define IFX_VMT_CEALARMCS_CEALM30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM30 */
#define IFX_VMT_CEALARMCS_CEALM30_OFF (30u)

/** \brief Length for Ifx_VMT_CEALARMCS_Bits.CEALM31 */
#define IFX_VMT_CEALARMCS_CEALM31_LEN (1u)

/** \brief Mask for Ifx_VMT_CEALARMCS_Bits.CEALM31 */
#define IFX_VMT_CEALARMCS_CEALM31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_CEALARMCS_Bits.CEALM31 */
#define IFX_VMT_CEALARMCS_CEALM31_OFF (31u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM0 */
#define IFX_VMT_UCEALARMCS_UCEALM0_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM0 */
#define IFX_VMT_UCEALARMCS_UCEALM0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM0 */
#define IFX_VMT_UCEALARMCS_UCEALM0_OFF (0u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM1 */
#define IFX_VMT_UCEALARMCS_UCEALM1_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM1 */
#define IFX_VMT_UCEALARMCS_UCEALM1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM1 */
#define IFX_VMT_UCEALARMCS_UCEALM1_OFF (1u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM2 */
#define IFX_VMT_UCEALARMCS_UCEALM2_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM2 */
#define IFX_VMT_UCEALARMCS_UCEALM2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM2 */
#define IFX_VMT_UCEALARMCS_UCEALM2_OFF (2u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM3 */
#define IFX_VMT_UCEALARMCS_UCEALM3_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM3 */
#define IFX_VMT_UCEALARMCS_UCEALM3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM3 */
#define IFX_VMT_UCEALARMCS_UCEALM3_OFF (3u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM4 */
#define IFX_VMT_UCEALARMCS_UCEALM4_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM4 */
#define IFX_VMT_UCEALARMCS_UCEALM4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM4 */
#define IFX_VMT_UCEALARMCS_UCEALM4_OFF (4u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM5 */
#define IFX_VMT_UCEALARMCS_UCEALM5_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM5 */
#define IFX_VMT_UCEALARMCS_UCEALM5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM5 */
#define IFX_VMT_UCEALARMCS_UCEALM5_OFF (5u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM6 */
#define IFX_VMT_UCEALARMCS_UCEALM6_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM6 */
#define IFX_VMT_UCEALARMCS_UCEALM6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM6 */
#define IFX_VMT_UCEALARMCS_UCEALM6_OFF (6u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM7 */
#define IFX_VMT_UCEALARMCS_UCEALM7_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM7 */
#define IFX_VMT_UCEALARMCS_UCEALM7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM7 */
#define IFX_VMT_UCEALARMCS_UCEALM7_OFF (7u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM8 */
#define IFX_VMT_UCEALARMCS_UCEALM8_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM8 */
#define IFX_VMT_UCEALARMCS_UCEALM8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM8 */
#define IFX_VMT_UCEALARMCS_UCEALM8_OFF (8u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM9 */
#define IFX_VMT_UCEALARMCS_UCEALM9_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM9 */
#define IFX_VMT_UCEALARMCS_UCEALM9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM9 */
#define IFX_VMT_UCEALARMCS_UCEALM9_OFF (9u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM10 */
#define IFX_VMT_UCEALARMCS_UCEALM10_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM10 */
#define IFX_VMT_UCEALARMCS_UCEALM10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM10 */
#define IFX_VMT_UCEALARMCS_UCEALM10_OFF (10u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM11 */
#define IFX_VMT_UCEALARMCS_UCEALM11_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM11 */
#define IFX_VMT_UCEALARMCS_UCEALM11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM11 */
#define IFX_VMT_UCEALARMCS_UCEALM11_OFF (11u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM12 */
#define IFX_VMT_UCEALARMCS_UCEALM12_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM12 */
#define IFX_VMT_UCEALARMCS_UCEALM12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM12 */
#define IFX_VMT_UCEALARMCS_UCEALM12_OFF (12u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM13 */
#define IFX_VMT_UCEALARMCS_UCEALM13_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM13 */
#define IFX_VMT_UCEALARMCS_UCEALM13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM13 */
#define IFX_VMT_UCEALARMCS_UCEALM13_OFF (13u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM14 */
#define IFX_VMT_UCEALARMCS_UCEALM14_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM14 */
#define IFX_VMT_UCEALARMCS_UCEALM14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM14 */
#define IFX_VMT_UCEALARMCS_UCEALM14_OFF (14u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM15 */
#define IFX_VMT_UCEALARMCS_UCEALM15_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM15 */
#define IFX_VMT_UCEALARMCS_UCEALM15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM15 */
#define IFX_VMT_UCEALARMCS_UCEALM15_OFF (15u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM16 */
#define IFX_VMT_UCEALARMCS_UCEALM16_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM16 */
#define IFX_VMT_UCEALARMCS_UCEALM16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM16 */
#define IFX_VMT_UCEALARMCS_UCEALM16_OFF (16u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM17 */
#define IFX_VMT_UCEALARMCS_UCEALM17_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM17 */
#define IFX_VMT_UCEALARMCS_UCEALM17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM17 */
#define IFX_VMT_UCEALARMCS_UCEALM17_OFF (17u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM18 */
#define IFX_VMT_UCEALARMCS_UCEALM18_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM18 */
#define IFX_VMT_UCEALARMCS_UCEALM18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM18 */
#define IFX_VMT_UCEALARMCS_UCEALM18_OFF (18u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM19 */
#define IFX_VMT_UCEALARMCS_UCEALM19_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM19 */
#define IFX_VMT_UCEALARMCS_UCEALM19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM19 */
#define IFX_VMT_UCEALARMCS_UCEALM19_OFF (19u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM20 */
#define IFX_VMT_UCEALARMCS_UCEALM20_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM20 */
#define IFX_VMT_UCEALARMCS_UCEALM20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM20 */
#define IFX_VMT_UCEALARMCS_UCEALM20_OFF (20u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM21 */
#define IFX_VMT_UCEALARMCS_UCEALM21_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM21 */
#define IFX_VMT_UCEALARMCS_UCEALM21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM21 */
#define IFX_VMT_UCEALARMCS_UCEALM21_OFF (21u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM22 */
#define IFX_VMT_UCEALARMCS_UCEALM22_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM22 */
#define IFX_VMT_UCEALARMCS_UCEALM22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM22 */
#define IFX_VMT_UCEALARMCS_UCEALM22_OFF (22u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM23 */
#define IFX_VMT_UCEALARMCS_UCEALM23_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM23 */
#define IFX_VMT_UCEALARMCS_UCEALM23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM23 */
#define IFX_VMT_UCEALARMCS_UCEALM23_OFF (23u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM24 */
#define IFX_VMT_UCEALARMCS_UCEALM24_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM24 */
#define IFX_VMT_UCEALARMCS_UCEALM24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM24 */
#define IFX_VMT_UCEALARMCS_UCEALM24_OFF (24u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM25 */
#define IFX_VMT_UCEALARMCS_UCEALM25_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM25 */
#define IFX_VMT_UCEALARMCS_UCEALM25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM25 */
#define IFX_VMT_UCEALARMCS_UCEALM25_OFF (25u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM26 */
#define IFX_VMT_UCEALARMCS_UCEALM26_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM26 */
#define IFX_VMT_UCEALARMCS_UCEALM26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM26 */
#define IFX_VMT_UCEALARMCS_UCEALM26_OFF (26u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM27 */
#define IFX_VMT_UCEALARMCS_UCEALM27_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM27 */
#define IFX_VMT_UCEALARMCS_UCEALM27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM27 */
#define IFX_VMT_UCEALARMCS_UCEALM27_OFF (27u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM28 */
#define IFX_VMT_UCEALARMCS_UCEALM28_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM28 */
#define IFX_VMT_UCEALARMCS_UCEALM28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM28 */
#define IFX_VMT_UCEALARMCS_UCEALM28_OFF (28u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM29 */
#define IFX_VMT_UCEALARMCS_UCEALM29_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM29 */
#define IFX_VMT_UCEALARMCS_UCEALM29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM29 */
#define IFX_VMT_UCEALARMCS_UCEALM29_OFF (29u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM30 */
#define IFX_VMT_UCEALARMCS_UCEALM30_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM30 */
#define IFX_VMT_UCEALARMCS_UCEALM30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM30 */
#define IFX_VMT_UCEALARMCS_UCEALM30_OFF (30u)

/** \brief Length for Ifx_VMT_UCEALARMCS_Bits.UCEALM31 */
#define IFX_VMT_UCEALARMCS_UCEALM31_LEN (1u)

/** \brief Mask for Ifx_VMT_UCEALARMCS_Bits.UCEALM31 */
#define IFX_VMT_UCEALARMCS_UCEALM31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_UCEALARMCS_Bits.UCEALM31 */
#define IFX_VMT_UCEALARMCS_UCEALM31_OFF (31u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM0 */
#define IFX_VMT_MEALARMCS_MEALM0_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM0 */
#define IFX_VMT_MEALARMCS_MEALM0_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM0 */
#define IFX_VMT_MEALARMCS_MEALM0_OFF (0u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM1 */
#define IFX_VMT_MEALARMCS_MEALM1_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM1 */
#define IFX_VMT_MEALARMCS_MEALM1_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM1 */
#define IFX_VMT_MEALARMCS_MEALM1_OFF (1u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM2 */
#define IFX_VMT_MEALARMCS_MEALM2_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM2 */
#define IFX_VMT_MEALARMCS_MEALM2_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM2 */
#define IFX_VMT_MEALARMCS_MEALM2_OFF (2u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM3 */
#define IFX_VMT_MEALARMCS_MEALM3_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM3 */
#define IFX_VMT_MEALARMCS_MEALM3_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM3 */
#define IFX_VMT_MEALARMCS_MEALM3_OFF (3u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM4 */
#define IFX_VMT_MEALARMCS_MEALM4_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM4 */
#define IFX_VMT_MEALARMCS_MEALM4_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM4 */
#define IFX_VMT_MEALARMCS_MEALM4_OFF (4u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM5 */
#define IFX_VMT_MEALARMCS_MEALM5_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM5 */
#define IFX_VMT_MEALARMCS_MEALM5_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM5 */
#define IFX_VMT_MEALARMCS_MEALM5_OFF (5u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM6 */
#define IFX_VMT_MEALARMCS_MEALM6_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM6 */
#define IFX_VMT_MEALARMCS_MEALM6_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM6 */
#define IFX_VMT_MEALARMCS_MEALM6_OFF (6u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM7 */
#define IFX_VMT_MEALARMCS_MEALM7_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM7 */
#define IFX_VMT_MEALARMCS_MEALM7_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM7 */
#define IFX_VMT_MEALARMCS_MEALM7_OFF (7u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM8 */
#define IFX_VMT_MEALARMCS_MEALM8_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM8 */
#define IFX_VMT_MEALARMCS_MEALM8_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM8 */
#define IFX_VMT_MEALARMCS_MEALM8_OFF (8u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM9 */
#define IFX_VMT_MEALARMCS_MEALM9_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM9 */
#define IFX_VMT_MEALARMCS_MEALM9_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM9 */
#define IFX_VMT_MEALARMCS_MEALM9_OFF (9u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM10 */
#define IFX_VMT_MEALARMCS_MEALM10_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM10 */
#define IFX_VMT_MEALARMCS_MEALM10_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM10 */
#define IFX_VMT_MEALARMCS_MEALM10_OFF (10u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM11 */
#define IFX_VMT_MEALARMCS_MEALM11_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM11 */
#define IFX_VMT_MEALARMCS_MEALM11_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM11 */
#define IFX_VMT_MEALARMCS_MEALM11_OFF (11u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM12 */
#define IFX_VMT_MEALARMCS_MEALM12_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM12 */
#define IFX_VMT_MEALARMCS_MEALM12_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM12 */
#define IFX_VMT_MEALARMCS_MEALM12_OFF (12u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM13 */
#define IFX_VMT_MEALARMCS_MEALM13_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM13 */
#define IFX_VMT_MEALARMCS_MEALM13_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM13 */
#define IFX_VMT_MEALARMCS_MEALM13_OFF (13u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM14 */
#define IFX_VMT_MEALARMCS_MEALM14_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM14 */
#define IFX_VMT_MEALARMCS_MEALM14_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM14 */
#define IFX_VMT_MEALARMCS_MEALM14_OFF (14u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM15 */
#define IFX_VMT_MEALARMCS_MEALM15_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM15 */
#define IFX_VMT_MEALARMCS_MEALM15_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM15 */
#define IFX_VMT_MEALARMCS_MEALM15_OFF (15u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM16 */
#define IFX_VMT_MEALARMCS_MEALM16_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM16 */
#define IFX_VMT_MEALARMCS_MEALM16_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM16 */
#define IFX_VMT_MEALARMCS_MEALM16_OFF (16u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM17 */
#define IFX_VMT_MEALARMCS_MEALM17_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM17 */
#define IFX_VMT_MEALARMCS_MEALM17_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM17 */
#define IFX_VMT_MEALARMCS_MEALM17_OFF (17u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM18 */
#define IFX_VMT_MEALARMCS_MEALM18_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM18 */
#define IFX_VMT_MEALARMCS_MEALM18_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM18 */
#define IFX_VMT_MEALARMCS_MEALM18_OFF (18u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM19 */
#define IFX_VMT_MEALARMCS_MEALM19_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM19 */
#define IFX_VMT_MEALARMCS_MEALM19_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM19 */
#define IFX_VMT_MEALARMCS_MEALM19_OFF (19u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM20 */
#define IFX_VMT_MEALARMCS_MEALM20_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM20 */
#define IFX_VMT_MEALARMCS_MEALM20_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM20 */
#define IFX_VMT_MEALARMCS_MEALM20_OFF (20u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM21 */
#define IFX_VMT_MEALARMCS_MEALM21_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM21 */
#define IFX_VMT_MEALARMCS_MEALM21_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM21 */
#define IFX_VMT_MEALARMCS_MEALM21_OFF (21u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM22 */
#define IFX_VMT_MEALARMCS_MEALM22_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM22 */
#define IFX_VMT_MEALARMCS_MEALM22_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM22 */
#define IFX_VMT_MEALARMCS_MEALM22_OFF (22u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM23 */
#define IFX_VMT_MEALARMCS_MEALM23_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM23 */
#define IFX_VMT_MEALARMCS_MEALM23_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM23 */
#define IFX_VMT_MEALARMCS_MEALM23_OFF (23u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM24 */
#define IFX_VMT_MEALARMCS_MEALM24_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM24 */
#define IFX_VMT_MEALARMCS_MEALM24_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM24 */
#define IFX_VMT_MEALARMCS_MEALM24_OFF (24u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM25 */
#define IFX_VMT_MEALARMCS_MEALM25_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM25 */
#define IFX_VMT_MEALARMCS_MEALM25_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM25 */
#define IFX_VMT_MEALARMCS_MEALM25_OFF (25u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM26 */
#define IFX_VMT_MEALARMCS_MEALM26_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM26 */
#define IFX_VMT_MEALARMCS_MEALM26_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM26 */
#define IFX_VMT_MEALARMCS_MEALM26_OFF (26u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM27 */
#define IFX_VMT_MEALARMCS_MEALM27_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM27 */
#define IFX_VMT_MEALARMCS_MEALM27_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM27 */
#define IFX_VMT_MEALARMCS_MEALM27_OFF (27u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM28 */
#define IFX_VMT_MEALARMCS_MEALM28_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM28 */
#define IFX_VMT_MEALARMCS_MEALM28_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM28 */
#define IFX_VMT_MEALARMCS_MEALM28_OFF (28u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM29 */
#define IFX_VMT_MEALARMCS_MEALM29_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM29 */
#define IFX_VMT_MEALARMCS_MEALM29_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM29 */
#define IFX_VMT_MEALARMCS_MEALM29_OFF (29u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM30 */
#define IFX_VMT_MEALARMCS_MEALM30_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM30 */
#define IFX_VMT_MEALARMCS_MEALM30_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM30 */
#define IFX_VMT_MEALARMCS_MEALM30_OFF (30u)

/** \brief Length for Ifx_VMT_MEALARMCS_Bits.MEALM31 */
#define IFX_VMT_MEALARMCS_MEALM31_LEN (1u)

/** \brief Mask for Ifx_VMT_MEALARMCS_Bits.MEALM31 */
#define IFX_VMT_MEALARMCS_MEALM31_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MEALARMCS_Bits.MEALM31 */
#define IFX_VMT_MEALARMCS_MEALM31_OFF (31u)

/** \brief Length for Ifx_VMT_MC_CONFIG0_Bits.ACCSTYPE */
#define IFX_VMT_MC_CONFIG0_ACCSTYPE_LEN (8u)

/** \brief Mask for Ifx_VMT_MC_CONFIG0_Bits.ACCSTYPE */
#define IFX_VMT_MC_CONFIG0_ACCSTYPE_MSK (0xffu)

/** \brief Offset for Ifx_VMT_MC_CONFIG0_Bits.ACCSTYPE */
#define IFX_VMT_MC_CONFIG0_ACCSTYPE_OFF (0u)

/** \brief Length for Ifx_VMT_MC_CONFIG0_Bits.NUMACCS */
#define IFX_VMT_MC_CONFIG0_NUMACCS_LEN (4u)

/** \brief Mask for Ifx_VMT_MC_CONFIG0_Bits.NUMACCS */
#define IFX_VMT_MC_CONFIG0_NUMACCS_MSK (0xfu)

/** \brief Offset for Ifx_VMT_MC_CONFIG0_Bits.NUMACCS */
#define IFX_VMT_MC_CONFIG0_NUMACCS_OFF (12u)

/** \brief Length for Ifx_VMT_MC_CONFIG1_Bits.ACCSPAT */
#define IFX_VMT_MC_CONFIG1_ACCSPAT_LEN (8u)

/** \brief Mask for Ifx_VMT_MC_CONFIG1_Bits.ACCSPAT */
#define IFX_VMT_MC_CONFIG1_ACCSPAT_MSK (0xffu)

/** \brief Offset for Ifx_VMT_MC_CONFIG1_Bits.ACCSPAT */
#define IFX_VMT_MC_CONFIG1_ACCSPAT_OFF (0u)

/** \brief Length for Ifx_VMT_MC_CONFIG1_Bits.SELFASTB */
#define IFX_VMT_MC_CONFIG1_SELFASTB_LEN (4u)

/** \brief Mask for Ifx_VMT_MC_CONFIG1_Bits.SELFASTB */
#define IFX_VMT_MC_CONFIG1_SELFASTB_MSK (0xfu)

/** \brief Offset for Ifx_VMT_MC_CONFIG1_Bits.SELFASTB */
#define IFX_VMT_MC_CONFIG1_SELFASTB_OFF (8u)

/** \brief Length for Ifx_VMT_MC_CONFIG1_Bits.AG_MOD */
#define IFX_VMT_MC_CONFIG1_AG_MOD_LEN (4u)

/** \brief Mask for Ifx_VMT_MC_CONFIG1_Bits.AG_MOD */
#define IFX_VMT_MC_CONFIG1_AG_MOD_MSK (0xfu)

/** \brief Offset for Ifx_VMT_MC_CONFIG1_Bits.AG_MOD */
#define IFX_VMT_MC_CONFIG1_AG_MOD_OFF (12u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.START */
#define IFX_VMT_MC_MCONTROL_START_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.START */
#define IFX_VMT_MC_MCONTROL_START_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.START */
#define IFX_VMT_MC_MCONTROL_START_OFF (0u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.RESUME */
#define IFX_VMT_MC_MCONTROL_RESUME_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.RESUME */
#define IFX_VMT_MC_MCONTROL_RESUME_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.RESUME */
#define IFX_VMT_MC_MCONTROL_RESUME_OFF (1u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.ESTF */
#define IFX_VMT_MC_MCONTROL_ESTF_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.ESTF */
#define IFX_VMT_MC_MCONTROL_ESTF_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.ESTF */
#define IFX_VMT_MC_MCONTROL_ESTF_OFF (2u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.DIR */
#define IFX_VMT_MC_MCONTROL_DIR_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.DIR */
#define IFX_VMT_MC_MCONTROL_DIR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.DIR */
#define IFX_VMT_MC_MCONTROL_DIR_OFF (3u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.DINIT */
#define IFX_VMT_MC_MCONTROL_DINIT_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.DINIT */
#define IFX_VMT_MC_MCONTROL_DINIT_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.DINIT */
#define IFX_VMT_MC_MCONTROL_DINIT_OFF (4u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.RCADR */
#define IFX_VMT_MC_MCONTROL_RCADR_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.RCADR */
#define IFX_VMT_MC_MCONTROL_RCADR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.RCADR */
#define IFX_VMT_MC_MCONTROL_RCADR_OFF (5u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.ROWTOG */
#define IFX_VMT_MC_MCONTROL_ROWTOG_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.ROWTOG */
#define IFX_VMT_MC_MCONTROL_ROWTOG_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.ROWTOG */
#define IFX_VMT_MC_MCONTROL_ROWTOG_OFF (6u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.BITTOG */
#define IFX_VMT_MC_MCONTROL_BITTOG_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.BITTOG */
#define IFX_VMT_MC_MCONTROL_BITTOG_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.BITTOG */
#define IFX_VMT_MC_MCONTROL_BITTOG_OFF (7u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.FAILDMP */
#define IFX_VMT_MC_MCONTROL_FAILDMP_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.FAILDMP */
#define IFX_VMT_MC_MCONTROL_FAILDMP_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.FAILDMP */
#define IFX_VMT_MC_MCONTROL_FAILDMP_OFF (9u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.INJERR */
#define IFX_VMT_MC_MCONTROL_INJERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.INJERR */
#define IFX_VMT_MC_MCONTROL_INJERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.INJERR */
#define IFX_VMT_MC_MCONTROL_INJERR_OFF (11u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.INIT */
#define IFX_VMT_MC_MCONTROL_INIT_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.INIT */
#define IFX_VMT_MC_MCONTROL_INIT_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.INIT */
#define IFX_VMT_MC_MCONTROL_INIT_OFF (12u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.GATH */
#define IFX_VMT_MC_MCONTROL_GATH_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.GATH */
#define IFX_VMT_MC_MCONTROL_GATH_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.GATH */
#define IFX_VMT_MC_MCONTROL_GATH_OFF (13u)

/** \brief Length for Ifx_VMT_MC_MCONTROL_Bits.SRAM_CLR */
#define IFX_VMT_MC_MCONTROL_SRAM_CLR_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MCONTROL_Bits.SRAM_CLR */
#define IFX_VMT_MC_MCONTROL_SRAM_CLR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MCONTROL_Bits.SRAM_CLR */
#define IFX_VMT_MC_MCONTROL_SRAM_CLR_OFF (15u)

/** \brief Length for Ifx_VMT_MC_MSTATUS_Bits.DONE */
#define IFX_VMT_MC_MSTATUS_DONE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MSTATUS_Bits.DONE */
#define IFX_VMT_MC_MSTATUS_DONE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MSTATUS_Bits.DONE */
#define IFX_VMT_MC_MSTATUS_DONE_OFF (0u)

/** \brief Length for Ifx_VMT_MC_MSTATUS_Bits.FAIL */
#define IFX_VMT_MC_MSTATUS_FAIL_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MSTATUS_Bits.FAIL */
#define IFX_VMT_MC_MSTATUS_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MSTATUS_Bits.FAIL */
#define IFX_VMT_MC_MSTATUS_FAIL_OFF (1u)

/** \brief Length for Ifx_VMT_MC_MSTATUS_Bits.FDA */
#define IFX_VMT_MC_MSTATUS_FDA_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MSTATUS_Bits.FDA */
#define IFX_VMT_MC_MSTATUS_FDA_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MSTATUS_Bits.FDA */
#define IFX_VMT_MC_MSTATUS_FDA_OFF (2u)

/** \brief Length for Ifx_VMT_MC_MSTATUS_Bits.SFAIL */
#define IFX_VMT_MC_MSTATUS_SFAIL_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MSTATUS_Bits.SFAIL */
#define IFX_VMT_MC_MSTATUS_SFAIL_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MSTATUS_Bits.SFAIL */
#define IFX_VMT_MC_MSTATUS_SFAIL_OFF (3u)

/** \brief Length for Ifx_VMT_MC_MSTATUS_Bits.ADD_ERR */
#define IFX_VMT_MC_MSTATUS_ADD_ERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_MSTATUS_Bits.ADD_ERR */
#define IFX_VMT_MC_MSTATUS_ADD_ERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_MSTATUS_Bits.ADD_ERR */
#define IFX_VMT_MC_MSTATUS_ADD_ERR_OFF (5u)

/** \brief Length for Ifx_VMT_MC_RANGE_Bits.ADDR */
#define IFX_VMT_MC_RANGE_ADDR_LEN (15u)

/** \brief Mask for Ifx_VMT_MC_RANGE_Bits.ADDR */
#define IFX_VMT_MC_RANGE_ADDR_MSK (0x7fffu)

/** \brief Offset for Ifx_VMT_MC_RANGE_Bits.ADDR */
#define IFX_VMT_MC_RANGE_ADDR_OFF (0u)

/** \brief Length for Ifx_VMT_MC_RANGE_Bits.RAEN */
#define IFX_VMT_MC_RANGE_RAEN_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_RANGE_Bits.RAEN */
#define IFX_VMT_MC_RANGE_RAEN_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_RANGE_Bits.RAEN */
#define IFX_VMT_MC_RANGE_RAEN_OFF (15u)

/** \brief Length for Ifx_VMT_MC_REVID_Bits.REV_ID */
#define IFX_VMT_MC_REVID_REV_ID_LEN (16u)

/** \brief Mask for Ifx_VMT_MC_REVID_Bits.REV_ID */
#define IFX_VMT_MC_REVID_REV_ID_MSK (0xffffu)

/** \brief Offset for Ifx_VMT_MC_REVID_Bits.REV_ID */
#define IFX_VMT_MC_REVID_REV_ID_OFF (0u)

/** \brief Length for Ifx_VMT_MC_ECCS_Bits.CENE */
#define IFX_VMT_MC_ECCS_CENE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCS_Bits.CENE */
#define IFX_VMT_MC_ECCS_CENE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCS_Bits.CENE */
#define IFX_VMT_MC_ECCS_CENE_OFF (0u)

/** \brief Length for Ifx_VMT_MC_ECCS_Bits.UCENE */
#define IFX_VMT_MC_ECCS_UCENE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCS_Bits.UCENE */
#define IFX_VMT_MC_ECCS_UCENE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCS_Bits.UCENE */
#define IFX_VMT_MC_ECCS_UCENE_OFF (1u)

/** \brief Length for Ifx_VMT_MC_ECCS_Bits.MENE */
#define IFX_VMT_MC_ECCS_MENE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCS_Bits.MENE */
#define IFX_VMT_MC_ECCS_MENE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCS_Bits.MENE */
#define IFX_VMT_MC_ECCS_MENE_OFF (2u)

/** \brief Length for Ifx_VMT_MC_ECCS_Bits.ECE */
#define IFX_VMT_MC_ECCS_ECE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCS_Bits.ECE */
#define IFX_VMT_MC_ECCS_ECE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCS_Bits.ECE */
#define IFX_VMT_MC_ECCS_ECE_OFF (3u)

/** \brief Length for Ifx_VMT_MC_ECCS_Bits.TRE */
#define IFX_VMT_MC_ECCS_TRE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCS_Bits.TRE */
#define IFX_VMT_MC_ECCS_TRE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCS_Bits.TRE */
#define IFX_VMT_MC_ECCS_TRE_OFF (4u)

/** \brief Length for Ifx_VMT_MC_ECCS_Bits.BFLE */
#define IFX_VMT_MC_ECCS_BFLE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCS_Bits.BFLE */
#define IFX_VMT_MC_ECCS_BFLE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCS_Bits.BFLE */
#define IFX_VMT_MC_ECCS_BFLE_OFF (5u)

/** \brief Length for Ifx_VMT_MC_ECCS_Bits.SFLE */
#define IFX_VMT_MC_ECCS_SFLE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCS_Bits.SFLE */
#define IFX_VMT_MC_ECCS_SFLE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCS_Bits.SFLE */
#define IFX_VMT_MC_ECCS_SFLE_OFF (6u)

/** \brief Length for Ifx_VMT_MC_ECCS_Bits.ECCMAP */
#define IFX_VMT_MC_ECCS_ECCMAP_LEN (2u)

/** \brief Mask for Ifx_VMT_MC_ECCS_Bits.ECCMAP */
#define IFX_VMT_MC_ECCS_ECCMAP_MSK (0x3u)

/** \brief Offset for Ifx_VMT_MC_ECCS_Bits.ECCMAP */
#define IFX_VMT_MC_ECCS_ECCMAP_OFF (8u)

/** \brief Length for Ifx_VMT_MC_ECCS_Bits.SFFD */
#define IFX_VMT_MC_ECCS_SFFD_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCS_Bits.SFFD */
#define IFX_VMT_MC_ECCS_SFFD_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCS_Bits.SFFD */
#define IFX_VMT_MC_ECCS_SFFD_OFF (11u)

/** \brief Length for Ifx_VMT_MC_ECCD_Bits.SERR */
#define IFX_VMT_MC_ECCD_SERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCD_Bits.SERR */
#define IFX_VMT_MC_ECCD_SERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCD_Bits.SERR */
#define IFX_VMT_MC_ECCD_SERR_OFF (0u)

/** \brief Length for Ifx_VMT_MC_ECCD_Bits.CERR */
#define IFX_VMT_MC_ECCD_CERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCD_Bits.CERR */
#define IFX_VMT_MC_ECCD_CERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCD_Bits.CERR */
#define IFX_VMT_MC_ECCD_CERR_OFF (1u)

/** \brief Length for Ifx_VMT_MC_ECCD_Bits.UCERR */
#define IFX_VMT_MC_ECCD_UCERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCD_Bits.UCERR */
#define IFX_VMT_MC_ECCD_UCERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCD_Bits.UCERR */
#define IFX_VMT_MC_ECCD_UCERR_OFF (2u)

/** \brief Length for Ifx_VMT_MC_ECCD_Bits.MERR */
#define IFX_VMT_MC_ECCD_MERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCD_Bits.MERR */
#define IFX_VMT_MC_ECCD_MERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCD_Bits.MERR */
#define IFX_VMT_MC_ECCD_MERR_OFF (3u)

/** \brief Length for Ifx_VMT_MC_ECCD_Bits.TRC */
#define IFX_VMT_MC_ECCD_TRC_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCD_Bits.TRC */
#define IFX_VMT_MC_ECCD_TRC_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCD_Bits.TRC */
#define IFX_VMT_MC_ECCD_TRC_OFF (4u)

/** \brief Length for Ifx_VMT_MC_ECCD_Bits.VAL */
#define IFX_VMT_MC_ECCD_VAL_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ECCD_Bits.VAL */
#define IFX_VMT_MC_ECCD_VAL_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ECCD_Bits.VAL */
#define IFX_VMT_MC_ECCD_VAL_OFF (5u)

/** \brief Length for Ifx_VMT_MC_ETRR_Bits.ADDR */
#define IFX_VMT_MC_ETRR_ADDR_LEN (15u)

/** \brief Mask for Ifx_VMT_MC_ETRR_Bits.ADDR */
#define IFX_VMT_MC_ETRR_ADDR_MSK (0x7fffu)

/** \brief Offset for Ifx_VMT_MC_ETRR_Bits.ADDR */
#define IFX_VMT_MC_ETRR_ADDR_OFF (0u)

/** \brief Length for Ifx_VMT_MC_RDBFL_Bits.WDATA */
#define IFX_VMT_MC_RDBFL_WDATA_LEN (16u)

/** \brief Mask for Ifx_VMT_MC_RDBFL_Bits.WDATA */
#define IFX_VMT_MC_RDBFL_WDATA_MSK (0xffffu)

/** \brief Offset for Ifx_VMT_MC_RDBFL_Bits.WDATA */
#define IFX_VMT_MC_RDBFL_WDATA_OFF (0u)

/** \brief Length for Ifx_VMT_MC_ALMSRCS_Bits.SBE */
#define IFX_VMT_MC_ALMSRCS_SBE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ALMSRCS_Bits.SBE */
#define IFX_VMT_MC_ALMSRCS_SBE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ALMSRCS_Bits.SBE */
#define IFX_VMT_MC_ALMSRCS_SBE_OFF (0u)

/** \brief Length for Ifx_VMT_MC_ALMSRCS_Bits.DBE */
#define IFX_VMT_MC_ALMSRCS_DBE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ALMSRCS_Bits.DBE */
#define IFX_VMT_MC_ALMSRCS_DBE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ALMSRCS_Bits.DBE */
#define IFX_VMT_MC_ALMSRCS_DBE_OFF (1u)

/** \brief Length for Ifx_VMT_MC_ALMSRCS_Bits.ADDRE */
#define IFX_VMT_MC_ALMSRCS_ADDRE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ALMSRCS_Bits.ADDRE */
#define IFX_VMT_MC_ALMSRCS_ADDRE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ALMSRCS_Bits.ADDRE */
#define IFX_VMT_MC_ALMSRCS_ADDRE_OFF (2u)

/** \brief Length for Ifx_VMT_MC_ALMSRCS_Bits.OPENE */
#define IFX_VMT_MC_ALMSRCS_OPENE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ALMSRCS_Bits.OPENE */
#define IFX_VMT_MC_ALMSRCS_OPENE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ALMSRCS_Bits.OPENE */
#define IFX_VMT_MC_ALMSRCS_OPENE_OFF (4u)

/** \brief Length for Ifx_VMT_MC_ALMSRCS_Bits.MISCE */
#define IFX_VMT_MC_ALMSRCS_MISCE_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ALMSRCS_Bits.MISCE */
#define IFX_VMT_MC_ALMSRCS_MISCE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ALMSRCS_Bits.MISCE */
#define IFX_VMT_MC_ALMSRCS_MISCE_OFF (5u)

/** \brief Length for Ifx_VMT_MC_FAULTSTS_Bits.OPERR */
#define IFX_VMT_MC_FAULTSTS_OPERR_LEN (8u)

/** \brief Mask for Ifx_VMT_MC_FAULTSTS_Bits.OPERR */
#define IFX_VMT_MC_FAULTSTS_OPERR_MSK (0xffu)

/** \brief Offset for Ifx_VMT_MC_FAULTSTS_Bits.OPERR */
#define IFX_VMT_MC_FAULTSTS_OPERR_OFF (0u)

/** \brief Length for Ifx_VMT_MC_FAULTSTS_Bits.MISCERR */
#define IFX_VMT_MC_FAULTSTS_MISCERR_LEN (6u)

/** \brief Mask for Ifx_VMT_MC_FAULTSTS_Bits.MISCERR */
#define IFX_VMT_MC_FAULTSTS_MISCERR_MSK (0x3fu)

/** \brief Offset for Ifx_VMT_MC_FAULTSTS_Bits.MISCERR */
#define IFX_VMT_MC_FAULTSTS_MISCERR_OFF (8u)

/** \brief Length for Ifx_VMT_MC_ERRINFO_Bits.DBERR */
#define IFX_VMT_MC_ERRINFO_DBERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ERRINFO_Bits.DBERR */
#define IFX_VMT_MC_ERRINFO_DBERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ERRINFO_Bits.DBERR */
#define IFX_VMT_MC_ERRINFO_DBERR_OFF (1u)

/** \brief Length for Ifx_VMT_MC_ERRINFO_Bits.ADDRERR */
#define IFX_VMT_MC_ERRINFO_ADDRERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MC_ERRINFO_Bits.ADDRERR */
#define IFX_VMT_MC_ERRINFO_ADDRERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MC_ERRINFO_Bits.ADDRERR */
#define IFX_VMT_MC_ERRINFO_ADDRERR_OFF (2u)

/** \brief Length for Ifx_VMT_MC_ERRINFO_Bits.MBI */
#define IFX_VMT_MC_ERRINFO_MBI_LEN (3u)

/** \brief Mask for Ifx_VMT_MC_ERRINFO_Bits.MBI */
#define IFX_VMT_MC_ERRINFO_MBI_MSK (0x7u)

/** \brief Offset for Ifx_VMT_MC_ERRINFO_Bits.MBI */
#define IFX_VMT_MC_ERRINFO_MBI_OFF (4u)

/** \brief Length for Ifx_VMT_MCCS_CONFIG0_Bits.ACCSTYPE */
#define IFX_VMT_MCCS_CONFIG0_ACCSTYPE_LEN (8u)

/** \brief Mask for Ifx_VMT_MCCS_CONFIG0_Bits.ACCSTYPE */
#define IFX_VMT_MCCS_CONFIG0_ACCSTYPE_MSK (0xffu)

/** \brief Offset for Ifx_VMT_MCCS_CONFIG0_Bits.ACCSTYPE */
#define IFX_VMT_MCCS_CONFIG0_ACCSTYPE_OFF (0u)

/** \brief Length for Ifx_VMT_MCCS_CONFIG0_Bits.NUMACCS */
#define IFX_VMT_MCCS_CONFIG0_NUMACCS_LEN (4u)

/** \brief Mask for Ifx_VMT_MCCS_CONFIG0_Bits.NUMACCS */
#define IFX_VMT_MCCS_CONFIG0_NUMACCS_MSK (0xfu)

/** \brief Offset for Ifx_VMT_MCCS_CONFIG0_Bits.NUMACCS */
#define IFX_VMT_MCCS_CONFIG0_NUMACCS_OFF (12u)

/** \brief Length for Ifx_VMT_MCCS_CONFIG1_Bits.ACCSPAT */
#define IFX_VMT_MCCS_CONFIG1_ACCSPAT_LEN (8u)

/** \brief Mask for Ifx_VMT_MCCS_CONFIG1_Bits.ACCSPAT */
#define IFX_VMT_MCCS_CONFIG1_ACCSPAT_MSK (0xffu)

/** \brief Offset for Ifx_VMT_MCCS_CONFIG1_Bits.ACCSPAT */
#define IFX_VMT_MCCS_CONFIG1_ACCSPAT_OFF (0u)

/** \brief Length for Ifx_VMT_MCCS_CONFIG1_Bits.SELFASTB */
#define IFX_VMT_MCCS_CONFIG1_SELFASTB_LEN (4u)

/** \brief Mask for Ifx_VMT_MCCS_CONFIG1_Bits.SELFASTB */
#define IFX_VMT_MCCS_CONFIG1_SELFASTB_MSK (0xfu)

/** \brief Offset for Ifx_VMT_MCCS_CONFIG1_Bits.SELFASTB */
#define IFX_VMT_MCCS_CONFIG1_SELFASTB_OFF (8u)

/** \brief Length for Ifx_VMT_MCCS_CONFIG1_Bits.AG_MOD */
#define IFX_VMT_MCCS_CONFIG1_AG_MOD_LEN (4u)

/** \brief Mask for Ifx_VMT_MCCS_CONFIG1_Bits.AG_MOD */
#define IFX_VMT_MCCS_CONFIG1_AG_MOD_MSK (0xfu)

/** \brief Offset for Ifx_VMT_MCCS_CONFIG1_Bits.AG_MOD */
#define IFX_VMT_MCCS_CONFIG1_AG_MOD_OFF (12u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.START */
#define IFX_VMT_MCCS_MCONTROL_START_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.START */
#define IFX_VMT_MCCS_MCONTROL_START_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.START */
#define IFX_VMT_MCCS_MCONTROL_START_OFF (0u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.RESUME */
#define IFX_VMT_MCCS_MCONTROL_RESUME_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.RESUME */
#define IFX_VMT_MCCS_MCONTROL_RESUME_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.RESUME */
#define IFX_VMT_MCCS_MCONTROL_RESUME_OFF (1u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.ESTF */
#define IFX_VMT_MCCS_MCONTROL_ESTF_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.ESTF */
#define IFX_VMT_MCCS_MCONTROL_ESTF_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.ESTF */
#define IFX_VMT_MCCS_MCONTROL_ESTF_OFF (2u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.DIR */
#define IFX_VMT_MCCS_MCONTROL_DIR_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.DIR */
#define IFX_VMT_MCCS_MCONTROL_DIR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.DIR */
#define IFX_VMT_MCCS_MCONTROL_DIR_OFF (3u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.DINIT */
#define IFX_VMT_MCCS_MCONTROL_DINIT_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.DINIT */
#define IFX_VMT_MCCS_MCONTROL_DINIT_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.DINIT */
#define IFX_VMT_MCCS_MCONTROL_DINIT_OFF (4u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.RCADR */
#define IFX_VMT_MCCS_MCONTROL_RCADR_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.RCADR */
#define IFX_VMT_MCCS_MCONTROL_RCADR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.RCADR */
#define IFX_VMT_MCCS_MCONTROL_RCADR_OFF (5u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.ROWTOG */
#define IFX_VMT_MCCS_MCONTROL_ROWTOG_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.ROWTOG */
#define IFX_VMT_MCCS_MCONTROL_ROWTOG_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.ROWTOG */
#define IFX_VMT_MCCS_MCONTROL_ROWTOG_OFF (6u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.BITTOG */
#define IFX_VMT_MCCS_MCONTROL_BITTOG_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.BITTOG */
#define IFX_VMT_MCCS_MCONTROL_BITTOG_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.BITTOG */
#define IFX_VMT_MCCS_MCONTROL_BITTOG_OFF (7u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.FAILDMP */
#define IFX_VMT_MCCS_MCONTROL_FAILDMP_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.FAILDMP */
#define IFX_VMT_MCCS_MCONTROL_FAILDMP_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.FAILDMP */
#define IFX_VMT_MCCS_MCONTROL_FAILDMP_OFF (9u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.INJERR */
#define IFX_VMT_MCCS_MCONTROL_INJERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.INJERR */
#define IFX_VMT_MCCS_MCONTROL_INJERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.INJERR */
#define IFX_VMT_MCCS_MCONTROL_INJERR_OFF (11u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.INIT */
#define IFX_VMT_MCCS_MCONTROL_INIT_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.INIT */
#define IFX_VMT_MCCS_MCONTROL_INIT_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.INIT */
#define IFX_VMT_MCCS_MCONTROL_INIT_OFF (12u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.GATH */
#define IFX_VMT_MCCS_MCONTROL_GATH_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.GATH */
#define IFX_VMT_MCCS_MCONTROL_GATH_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.GATH */
#define IFX_VMT_MCCS_MCONTROL_GATH_OFF (13u)

/** \brief Length for Ifx_VMT_MCCS_MCONTROL_Bits.SRAM_CLR */
#define IFX_VMT_MCCS_MCONTROL_SRAM_CLR_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MCONTROL_Bits.SRAM_CLR */
#define IFX_VMT_MCCS_MCONTROL_SRAM_CLR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MCONTROL_Bits.SRAM_CLR */
#define IFX_VMT_MCCS_MCONTROL_SRAM_CLR_OFF (15u)

/** \brief Length for Ifx_VMT_MCCS_MSTATUS_Bits.DONE */
#define IFX_VMT_MCCS_MSTATUS_DONE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MSTATUS_Bits.DONE */
#define IFX_VMT_MCCS_MSTATUS_DONE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MSTATUS_Bits.DONE */
#define IFX_VMT_MCCS_MSTATUS_DONE_OFF (0u)

/** \brief Length for Ifx_VMT_MCCS_MSTATUS_Bits.FAIL */
#define IFX_VMT_MCCS_MSTATUS_FAIL_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MSTATUS_Bits.FAIL */
#define IFX_VMT_MCCS_MSTATUS_FAIL_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MSTATUS_Bits.FAIL */
#define IFX_VMT_MCCS_MSTATUS_FAIL_OFF (1u)

/** \brief Length for Ifx_VMT_MCCS_MSTATUS_Bits.FDA */
#define IFX_VMT_MCCS_MSTATUS_FDA_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MSTATUS_Bits.FDA */
#define IFX_VMT_MCCS_MSTATUS_FDA_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MSTATUS_Bits.FDA */
#define IFX_VMT_MCCS_MSTATUS_FDA_OFF (2u)

/** \brief Length for Ifx_VMT_MCCS_MSTATUS_Bits.SFAIL */
#define IFX_VMT_MCCS_MSTATUS_SFAIL_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MSTATUS_Bits.SFAIL */
#define IFX_VMT_MCCS_MSTATUS_SFAIL_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MSTATUS_Bits.SFAIL */
#define IFX_VMT_MCCS_MSTATUS_SFAIL_OFF (3u)

/** \brief Length for Ifx_VMT_MCCS_MSTATUS_Bits.ADD_ERR */
#define IFX_VMT_MCCS_MSTATUS_ADD_ERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_MSTATUS_Bits.ADD_ERR */
#define IFX_VMT_MCCS_MSTATUS_ADD_ERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_MSTATUS_Bits.ADD_ERR */
#define IFX_VMT_MCCS_MSTATUS_ADD_ERR_OFF (5u)

/** \brief Length for Ifx_VMT_MCCS_RANGE_Bits.ADDR */
#define IFX_VMT_MCCS_RANGE_ADDR_LEN (15u)

/** \brief Mask for Ifx_VMT_MCCS_RANGE_Bits.ADDR */
#define IFX_VMT_MCCS_RANGE_ADDR_MSK (0x7fffu)

/** \brief Offset for Ifx_VMT_MCCS_RANGE_Bits.ADDR */
#define IFX_VMT_MCCS_RANGE_ADDR_OFF (0u)

/** \brief Length for Ifx_VMT_MCCS_RANGE_Bits.RAEN */
#define IFX_VMT_MCCS_RANGE_RAEN_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_RANGE_Bits.RAEN */
#define IFX_VMT_MCCS_RANGE_RAEN_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_RANGE_Bits.RAEN */
#define IFX_VMT_MCCS_RANGE_RAEN_OFF (15u)

/** \brief Length for Ifx_VMT_MCCS_REVID_Bits.REV_ID */
#define IFX_VMT_MCCS_REVID_REV_ID_LEN (16u)

/** \brief Mask for Ifx_VMT_MCCS_REVID_Bits.REV_ID */
#define IFX_VMT_MCCS_REVID_REV_ID_MSK (0xffffu)

/** \brief Offset for Ifx_VMT_MCCS_REVID_Bits.REV_ID */
#define IFX_VMT_MCCS_REVID_REV_ID_OFF (0u)

/** \brief Length for Ifx_VMT_MCCS_ECCS_Bits.CENE */
#define IFX_VMT_MCCS_ECCS_CENE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCS_Bits.CENE */
#define IFX_VMT_MCCS_ECCS_CENE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCS_Bits.CENE */
#define IFX_VMT_MCCS_ECCS_CENE_OFF (0u)

/** \brief Length for Ifx_VMT_MCCS_ECCS_Bits.UCENE */
#define IFX_VMT_MCCS_ECCS_UCENE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCS_Bits.UCENE */
#define IFX_VMT_MCCS_ECCS_UCENE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCS_Bits.UCENE */
#define IFX_VMT_MCCS_ECCS_UCENE_OFF (1u)

/** \brief Length for Ifx_VMT_MCCS_ECCS_Bits.MENE */
#define IFX_VMT_MCCS_ECCS_MENE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCS_Bits.MENE */
#define IFX_VMT_MCCS_ECCS_MENE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCS_Bits.MENE */
#define IFX_VMT_MCCS_ECCS_MENE_OFF (2u)

/** \brief Length for Ifx_VMT_MCCS_ECCS_Bits.ECE */
#define IFX_VMT_MCCS_ECCS_ECE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCS_Bits.ECE */
#define IFX_VMT_MCCS_ECCS_ECE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCS_Bits.ECE */
#define IFX_VMT_MCCS_ECCS_ECE_OFF (3u)

/** \brief Length for Ifx_VMT_MCCS_ECCS_Bits.TRE */
#define IFX_VMT_MCCS_ECCS_TRE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCS_Bits.TRE */
#define IFX_VMT_MCCS_ECCS_TRE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCS_Bits.TRE */
#define IFX_VMT_MCCS_ECCS_TRE_OFF (4u)

/** \brief Length for Ifx_VMT_MCCS_ECCS_Bits.BFLE */
#define IFX_VMT_MCCS_ECCS_BFLE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCS_Bits.BFLE */
#define IFX_VMT_MCCS_ECCS_BFLE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCS_Bits.BFLE */
#define IFX_VMT_MCCS_ECCS_BFLE_OFF (5u)

/** \brief Length for Ifx_VMT_MCCS_ECCS_Bits.SFLE */
#define IFX_VMT_MCCS_ECCS_SFLE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCS_Bits.SFLE */
#define IFX_VMT_MCCS_ECCS_SFLE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCS_Bits.SFLE */
#define IFX_VMT_MCCS_ECCS_SFLE_OFF (6u)

/** \brief Length for Ifx_VMT_MCCS_ECCS_Bits.ECCMAP */
#define IFX_VMT_MCCS_ECCS_ECCMAP_LEN (2u)

/** \brief Mask for Ifx_VMT_MCCS_ECCS_Bits.ECCMAP */
#define IFX_VMT_MCCS_ECCS_ECCMAP_MSK (0x3u)

/** \brief Offset for Ifx_VMT_MCCS_ECCS_Bits.ECCMAP */
#define IFX_VMT_MCCS_ECCS_ECCMAP_OFF (8u)

/** \brief Length for Ifx_VMT_MCCS_ECCS_Bits.SFFD */
#define IFX_VMT_MCCS_ECCS_SFFD_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCS_Bits.SFFD */
#define IFX_VMT_MCCS_ECCS_SFFD_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCS_Bits.SFFD */
#define IFX_VMT_MCCS_ECCS_SFFD_OFF (11u)

/** \brief Length for Ifx_VMT_MCCS_ECCD_Bits.SERR */
#define IFX_VMT_MCCS_ECCD_SERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCD_Bits.SERR */
#define IFX_VMT_MCCS_ECCD_SERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCD_Bits.SERR */
#define IFX_VMT_MCCS_ECCD_SERR_OFF (0u)

/** \brief Length for Ifx_VMT_MCCS_ECCD_Bits.CERR */
#define IFX_VMT_MCCS_ECCD_CERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCD_Bits.CERR */
#define IFX_VMT_MCCS_ECCD_CERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCD_Bits.CERR */
#define IFX_VMT_MCCS_ECCD_CERR_OFF (1u)

/** \brief Length for Ifx_VMT_MCCS_ECCD_Bits.UCERR */
#define IFX_VMT_MCCS_ECCD_UCERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCD_Bits.UCERR */
#define IFX_VMT_MCCS_ECCD_UCERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCD_Bits.UCERR */
#define IFX_VMT_MCCS_ECCD_UCERR_OFF (2u)

/** \brief Length for Ifx_VMT_MCCS_ECCD_Bits.MERR */
#define IFX_VMT_MCCS_ECCD_MERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCD_Bits.MERR */
#define IFX_VMT_MCCS_ECCD_MERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCD_Bits.MERR */
#define IFX_VMT_MCCS_ECCD_MERR_OFF (3u)

/** \brief Length for Ifx_VMT_MCCS_ECCD_Bits.TRC */
#define IFX_VMT_MCCS_ECCD_TRC_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCD_Bits.TRC */
#define IFX_VMT_MCCS_ECCD_TRC_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCD_Bits.TRC */
#define IFX_VMT_MCCS_ECCD_TRC_OFF (4u)

/** \brief Length for Ifx_VMT_MCCS_ECCD_Bits.VAL */
#define IFX_VMT_MCCS_ECCD_VAL_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ECCD_Bits.VAL */
#define IFX_VMT_MCCS_ECCD_VAL_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ECCD_Bits.VAL */
#define IFX_VMT_MCCS_ECCD_VAL_OFF (5u)

/** \brief Length for Ifx_VMT_MCCS_ETRR_Bits.ADDR */
#define IFX_VMT_MCCS_ETRR_ADDR_LEN (15u)

/** \brief Mask for Ifx_VMT_MCCS_ETRR_Bits.ADDR */
#define IFX_VMT_MCCS_ETRR_ADDR_MSK (0x7fffu)

/** \brief Offset for Ifx_VMT_MCCS_ETRR_Bits.ADDR */
#define IFX_VMT_MCCS_ETRR_ADDR_OFF (0u)

/** \brief Length for Ifx_VMT_MCCS_RDBFL_Bits.WDATA */
#define IFX_VMT_MCCS_RDBFL_WDATA_LEN (16u)

/** \brief Mask for Ifx_VMT_MCCS_RDBFL_Bits.WDATA */
#define IFX_VMT_MCCS_RDBFL_WDATA_MSK (0xffffu)

/** \brief Offset for Ifx_VMT_MCCS_RDBFL_Bits.WDATA */
#define IFX_VMT_MCCS_RDBFL_WDATA_OFF (0u)

/** \brief Length for Ifx_VMT_MCCS_ALMSRCS_Bits.SBE */
#define IFX_VMT_MCCS_ALMSRCS_SBE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ALMSRCS_Bits.SBE */
#define IFX_VMT_MCCS_ALMSRCS_SBE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ALMSRCS_Bits.SBE */
#define IFX_VMT_MCCS_ALMSRCS_SBE_OFF (0u)

/** \brief Length for Ifx_VMT_MCCS_ALMSRCS_Bits.DBE */
#define IFX_VMT_MCCS_ALMSRCS_DBE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ALMSRCS_Bits.DBE */
#define IFX_VMT_MCCS_ALMSRCS_DBE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ALMSRCS_Bits.DBE */
#define IFX_VMT_MCCS_ALMSRCS_DBE_OFF (1u)

/** \brief Length for Ifx_VMT_MCCS_ALMSRCS_Bits.ADDRE */
#define IFX_VMT_MCCS_ALMSRCS_ADDRE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ALMSRCS_Bits.ADDRE */
#define IFX_VMT_MCCS_ALMSRCS_ADDRE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ALMSRCS_Bits.ADDRE */
#define IFX_VMT_MCCS_ALMSRCS_ADDRE_OFF (2u)

/** \brief Length for Ifx_VMT_MCCS_ALMSRCS_Bits.OPENE */
#define IFX_VMT_MCCS_ALMSRCS_OPENE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ALMSRCS_Bits.OPENE */
#define IFX_VMT_MCCS_ALMSRCS_OPENE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ALMSRCS_Bits.OPENE */
#define IFX_VMT_MCCS_ALMSRCS_OPENE_OFF (4u)

/** \brief Length for Ifx_VMT_MCCS_ALMSRCS_Bits.MISCE */
#define IFX_VMT_MCCS_ALMSRCS_MISCE_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ALMSRCS_Bits.MISCE */
#define IFX_VMT_MCCS_ALMSRCS_MISCE_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ALMSRCS_Bits.MISCE */
#define IFX_VMT_MCCS_ALMSRCS_MISCE_OFF (5u)

/** \brief Length for Ifx_VMT_MCCS_FAULTSTS_Bits.OPERR */
#define IFX_VMT_MCCS_FAULTSTS_OPERR_LEN (8u)

/** \brief Mask for Ifx_VMT_MCCS_FAULTSTS_Bits.OPERR */
#define IFX_VMT_MCCS_FAULTSTS_OPERR_MSK (0xffu)

/** \brief Offset for Ifx_VMT_MCCS_FAULTSTS_Bits.OPERR */
#define IFX_VMT_MCCS_FAULTSTS_OPERR_OFF (0u)

/** \brief Length for Ifx_VMT_MCCS_FAULTSTS_Bits.MISCERR */
#define IFX_VMT_MCCS_FAULTSTS_MISCERR_LEN (6u)

/** \brief Mask for Ifx_VMT_MCCS_FAULTSTS_Bits.MISCERR */
#define IFX_VMT_MCCS_FAULTSTS_MISCERR_MSK (0x3fu)

/** \brief Offset for Ifx_VMT_MCCS_FAULTSTS_Bits.MISCERR */
#define IFX_VMT_MCCS_FAULTSTS_MISCERR_OFF (8u)

/** \brief Length for Ifx_VMT_MCCS_ERRINFO_Bits.DBERR */
#define IFX_VMT_MCCS_ERRINFO_DBERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ERRINFO_Bits.DBERR */
#define IFX_VMT_MCCS_ERRINFO_DBERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ERRINFO_Bits.DBERR */
#define IFX_VMT_MCCS_ERRINFO_DBERR_OFF (1u)

/** \brief Length for Ifx_VMT_MCCS_ERRINFO_Bits.ADDRERR */
#define IFX_VMT_MCCS_ERRINFO_ADDRERR_LEN (1u)

/** \brief Mask for Ifx_VMT_MCCS_ERRINFO_Bits.ADDRERR */
#define IFX_VMT_MCCS_ERRINFO_ADDRERR_MSK (0x1u)

/** \brief Offset for Ifx_VMT_MCCS_ERRINFO_Bits.ADDRERR */
#define IFX_VMT_MCCS_ERRINFO_ADDRERR_OFF (2u)

/** \brief Length for Ifx_VMT_MCCS_ERRINFO_Bits.MBI */
#define IFX_VMT_MCCS_ERRINFO_MBI_LEN (3u)

/** \brief Mask for Ifx_VMT_MCCS_ERRINFO_Bits.MBI */
#define IFX_VMT_MCCS_ERRINFO_MBI_MSK (0x7u)

/** \brief Offset for Ifx_VMT_MCCS_ERRINFO_Bits.MBI */
#define IFX_VMT_MCCS_ERRINFO_MBI_OFF (4u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXVMT_BF_H */
