./rtl/core/Adder/macros.vh
./rtl/core/Adder/prefix_operator.v
./rtl/core/Adder/sklansky_adder.v
./rtl/core/ALU/alu_pkg.sv
./rtl/core/ALU/alu.sv
./rtl/core/BranchDecoderUnit/branch_decoder_unit_pkg.sv
./rtl/core/BranchDecoderUnit/branch_decoder_unit.sv
./rtl/core/ControlUnit/control_unit.sv
./rtl/core/ControlUnit/macros.vh
./rtl/core/core/core.v
./rtl/core/core/macros.vh
./rtl/core/CSR/csr_mem_pkg.sv
./rtl/core/CSR/csr_mem.sv
./rtl/core/CSR/csr_pkg.sv
./rtl/core/CSR/csr.sv
./rtl/core/CSR/macros.vh
./rtl/core/Dataflow/dataflow_pkg.sv
./rtl/core/Dataflow/dataflow.sv
./rtl/core/Dataflow/macros.vh
./rtl/core/ForwardingUnit/forwarding_unit_pkg.sv
./rtl/core/ForwardingUnit/forwarding_unit.sv
./rtl/core/HazardUnit/hazard_unit_pkg.sv
./rtl/core/HazardUnit/hazard_unit.sv
./rtl/core/ImmediateExtender/immediate_extender.sv
./rtl/core/ImmediateExtender/macros.vh
./rtl/core/MemoryUnit/memory_unit_pkg.sv
./rtl/core/MemoryUnit/memory_unit.sv
./rtl/core/RegisterFile/macros.vh
./rtl/core/RegisterFile/register_file.v
./rtl/core/Shifter/barrel_shifter_r.sv
./rtl/core/Shifter/full_barrel_shifter.sv
./rtl/core/Shifter/left_barrel_shifter.sv
./rtl/core/ULA/macros.vh
./rtl/memory/Cache/cache_control.sv
./rtl/memory/Cache/cache_path.sv
./rtl/memory/Cache/cache_pkg.sv
./rtl/memory/Cache/cache.sv
./rtl/memory/Cache/macros.vh
./rtl/memory/Controller/macros.vh
./rtl/memory/Controller/memory_controller.v
./rtl/memory/RAM/macros.vh
./rtl/memory/RAM/single_port_ram.sv
./rtl/memory/ROM/macros.vh
./rtl/memory/ROM/rom.sv
./rtl/memory/SD/macros.vh
./rtl/memory/SDRAM/litedram.v
./rtl/memory/SDRAM/macros.vh
./rtl/memory/SDRAM/sdram_controller2.v
./rtl/memory/SDRAM/sdram_controller.v
./rtl/memory/SDRAM/sdram_init.v
./rtl/memory/SDRAM/sdram_params.vh
./rtl/memory/SDRAM/sdram_read_write.v
./rtl/memory/SDRAM/sdram_ref.v
./rtl/memory/SD/sd_controller.v
./rtl/memory/SD/sd_receiver.v
./rtl/memory/SD/sd_sender.v
./rtl/peripheral/UART/FIFO.v
./rtl/peripheral/UART/macros.vh
./rtl/peripheral/UART/uart_bank.v
./rtl/peripheral/UART/uart_fsm.v
./rtl/peripheral/UART/uart_phy.v
./rtl/peripheral/UART/uart_rx.v
./rtl/peripheral/UART/uart_tx.v
./rtl/peripheral/UART/uart.v
./simulation/extensions.vh
./synthesis/Altera/SD/db/pll_altpll.v
./synthesis/Altera/SD/edge_detector.v
./synthesis/Altera/SD/pll_inst.v
./synthesis/Altera/SD/pll.v
./synthesis/Altera/SDRAM_test/db/pll_altpll.v
./synthesis/Altera/SDRAM_test/pll_inst.v
./synthesis/Altera/SDRAM_test/pll.v
./synthesis/Altera/SDRAM_test/sdram_controller2.v
./synthesis/Altera/SDRAM_test/sdram_test2.v
./synthesis/Altera/SDRAM_test/sdram_test_toplevel.v
./synthesis/Altera/SDRAM_test/sdram_test.v
./synthesis/Altera/SD/register_d.v
./synthesis/Altera/SD/sd_controller2.v
./synthesis/Altera/SD/sd_controller_test_driver.v
./synthesis/Altera/SD/sd_controller_top.v
./synthesis/Altera/SD/sd_controller.v
./synthesis/Altera/SD/sd_receiver2.v
./synthesis/Altera/SD/sd_receiver.v
./synthesis/Altera/SD/sd_sender2.v
./synthesis/Altera/SD/sd_sender.v
./synthesis/Altera/SD/sync_parallel_counter.v
./testbench/components/decoderN_tb.sv
./testbench/components/gen_mux_tb.sv
./testbench/components/macros.vh
./testbench/components/priority_encoder_tb.sv
./testbench/components/register_d_tb.sv
./testbench/components/sync_parallel_counter_tb.sv
./testbench/core/Adder/macros.vh
./testbench/core/Adder/sklansky_adder_tb.sv
./testbench/core/ALU/alu_tb.sv
./testbench/core/BranchDecoderUnit/branch_decoder_unit_tb.sv
./testbench/core/ControlUnit/control_unit_tb.sv
./testbench/core/ControlUnit/macros.vh
./testbench/core/core/core_tb.v
./testbench/core/core/macros.vh
./testbench/core/core/RV32I_litex_de10nano_tb.v
./testbench/core/core/RV32I_litex_nexys4ddr_tb.v
./testbench/core/core/RV32I_uart_tb.v
./testbench/core/CSR/csr_mem_tb.sv
./testbench/core/CSR/CSR_tb.sv
./testbench/core/CSR/macros.vh
./testbench/core/Dataflow/Dataflow_tb.v
./testbench/core/Dataflow/macros.vh
./testbench/core/ForwardingUnit/forwarding_unit_tb.sv
./testbench/core/HazardUnit/hazard_unit_tb.sv
./testbench/core/ImmediateExtender/immediate_extender_tb.sv
./testbench/core/ImmediateExtender/macros.vh
./testbench/core/MemoryUnit/memory_unit_tb.sv
./testbench/core/Multiplier/macros.vh
./testbench/core/Multiplier/multiplier_top_tb.v
./testbench/core/RegisterFile/macros.vh
./testbench/core/RegisterFile/register_file_tb.sv
./testbench/core/Shifter/barrel_shifter_r_tb.sv
./testbench/core/Shifter/full_barrel_shifter_tb.sv
./testbench/core/Shifter/left_barrel_shifter_tb.sv
./testbench/core/ULA/macros.vh
./testbench/memory/Cache/cache_tb.sv
./testbench/memory/Cache/macros.vh
./testbench/memory/Controller/macros.vh
./testbench/memory/Controller/memory_controller_tb.v
./testbench/memory/RAM/macros.vh
./testbench/memory/RAM/single_port_ram_tb.sv
./testbench/memory/ROM/macros.vh
./testbench/memory/ROM/rom_tb.sv
./testbench/memory/SD/macros.vh
./testbench/memory/SDRAM/macros.vh
./testbench/memory/SDRAM/sdram_controller_tb.v
./testbench/memory/SD/sd_controller_tb.v
./testbench/memory/SD/sd_model.v
./testbench/peripheral/SD/macros.vh
./testbench/peripheral/UART/FIFO_tb.v
./testbench/peripheral/UART/macros.vh
./testbench/peripheral/UART/uart_rx_tb.v
./testbench/peripheral/UART/uart_tb.v
./testbench/peripheral/UART/uart_tx_tb.v
./toplevel/core/core/csr_and_clint.v
./toplevel/core/core/litedram_core.v
./toplevel/core/core/litex_core_top.v
./toplevel/memory/SD/macros.vh
./toplevel/memory/SD/sd_controller_test_driver.v
./toplevel/memory/SD/sd_controller_top.v
./toplevel/peripheral/UART/macros.vh
./toplevel/peripheral/UART/uart_echo_top.v
./toplevel/peripheral/UART/uart_top.v
./utils/7_segments/display.v
./utils/7_segments/hexa7seg.v
./utils/7_segments/macros.vh
./utils/components/decoderN.v
./utils/components/edge_detector.v
./utils/components/gen_mux.v
./utils/components/macros.vh
./utils/components/mux2to1.v
./utils/components/priority_encoder.v
./utils/components/register_d.v
./utils/components/sync_parallel_counter.v
./utils/globals/extensions_pkg.sv
./utils/globals/extensions.vh
./utils/globals/instruction_pkg.sv
./utils/globals/macros_pkg.sv
./utils/globals/wishbone_if.sv
