Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Thu Nov  3 15:59:03 2016
| Host             : pantho-Rockz running 64-bit Ubuntu 14.04.5 LTS
| Command          : 
| Design           : top_module
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.807 |
| Dynamic (W)              | 1.674 |
| Device Static (W)        | 0.133 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.2  |
| Junction Temperature (C) | 45.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        9 |       --- |             --- |
| Slice Logic             |     0.002 |     5218 |       --- |             --- |
|   LUT as Logic          |     0.002 |     1700 |     17600 |            9.66 |
|   Register              |    <0.001 |     2412 |     35200 |            6.85 |
|   CARRY4                |    <0.001 |       82 |      4400 |            1.86 |
|   LUT as Shift Register |    <0.001 |      146 |      6000 |            2.43 |
|   Others                |     0.000 |      404 |       --- |             --- |
| Signals                 |     0.003 |     3857 |       --- |             --- |
| Block RAM               |     0.018 |       32 |        60 |           53.33 |
| MMCM                    |     0.115 |        1 |         2 |           50.00 |
| I/O                     |     0.004 |       23 |       100 |           23.00 |
| PS7                     |     1.525 |        1 |       --- |             --- |
| Static Power            |     0.133 |          |           |                 |
| Total                   |     1.807 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.028 |      0.009 |
| Vccaux    |       1.800 |     0.076 |       0.064 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.722 |      0.032 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-----------------------------------------------------------------+-----------------+
| Clock                | Domain                                                          | Constraint (ns) |
+----------------------+-----------------------------------------------------------------+-----------------+
| clk                  | clk                                                             |             8.0 |
| clk_fpga_0           | uPS/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_out1_clk_wiz_0   | uVGA_CLK/inst/clk_out1_clk_wiz_0                                |            40.0 |
| clk_out1_clk_wiz_0_1 | uVGA_CLK/inst/clk_out1_clk_wiz_0                                |            40.0 |
| clkfbout_clk_wiz_0   | uVGA_CLK/inst/clkfbout_clk_wiz_0                                |            40.0 |
| clkfbout_clk_wiz_0_1 | uVGA_CLK/inst/clkfbout_clk_wiz_0                                |            40.0 |
| sys_clk_pin          | clk                                                             |             8.0 |
+----------------------+-----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------+-----------+
| Name                                                           | Power (W) |
+----------------------------------------------------------------+-----------+
| top_module                                                     |     1.674 |
|   uPS                                                          |     1.554 |
|     design_1_i                                                 |     1.554 |
|       axi_bram_ctrl_0                                          |     0.001 |
|         U0                                                     |     0.001 |
|           gext_inst.abcv4_0_ext_inst                           |     0.001 |
|             GEN_AXI4.I_FULL_AXI                                |     0.001 |
|               GEN_ARB.I_SNG_PORT                               |    <0.001 |
|               I_RD_CHNL                                        |    <0.001 |
|                 I_WRAP_BRST                                    |    <0.001 |
|               I_WR_CHNL                                        |    <0.001 |
|                 BID_FIFO                                       |    <0.001 |
|                 I_WRAP_BRST                                    |    <0.001 |
|       axi_gpio_0                                               |    <0.001 |
|         U0                                                     |    <0.001 |
|           AXI_LITE_IPIF_I                                      |    <0.001 |
|             I_SLAVE_ATTACHMENT                                 |    <0.001 |
|               I_DECODER                                        |    <0.001 |
|           gpio_core_1                                          |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                        |    <0.001 |
|       blk_mem_gen_0                                            |     0.019 |
|         U0                                                     |     0.019 |
|           inst_blk_mem_gen                                     |     0.019 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen     |     0.019 |
|               valid.cstr                                       |     0.019 |
|                 ramloop[0].ram.r                               |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[10].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[11].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[12].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[13].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[14].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[15].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[16].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[17].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[18].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[19].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[1].ram.r                               |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[20].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[21].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[22].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[23].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[24].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[25].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[26].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[27].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[28].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[29].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[2].ram.r                               |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[30].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[31].ram.r                              |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[3].ram.r                               |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[4].ram.r                               |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[5].ram.r                               |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[6].ram.r                               |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[7].ram.r                               |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[8].ram.r                               |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|                 ramloop[9].ram.r                               |    <0.001 |
|                   prim_noinit.ram                              |    <0.001 |
|       processing_system7_0                                     |     1.526 |
|         inst                                                   |     1.526 |
|           xlnx_axi_wrshim_unwrap_inst_gp0                      |     0.000 |
|           xlnx_axi_wrshim_unwrap_inst_gp1                      |     0.000 |
|       processing_system7_0_axi_periph                          |     0.007 |
|         m00_couplers                                           |     0.002 |
|           auto_pc                                              |     0.002 |
|             inst                                               |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s             |     0.002 |
|                 RD.ar_channel_0                                |    <0.001 |
|                   ar_cmd_fsm_0                                 |    <0.001 |
|                   cmd_translator_0                             |    <0.001 |
|                     incr_cmd_0                                 |    <0.001 |
|                     wrap_cmd_0                                 |    <0.001 |
|                 RD.r_channel_0                                 |    <0.001 |
|                   rd_data_fifo_0                               |    <0.001 |
|                   transaction_fifo_0                           |    <0.001 |
|                 SI_REG                                         |    <0.001 |
|                   ar_pipe                                      |    <0.001 |
|                   aw_pipe                                      |    <0.001 |
|                   b_pipe                                       |    <0.001 |
|                   r_pipe                                       |    <0.001 |
|                 WR.aw_channel_0                                |    <0.001 |
|                   aw_cmd_fsm_0                                 |    <0.001 |
|                   cmd_translator_0                             |    <0.001 |
|                     incr_cmd_0                                 |    <0.001 |
|                     wrap_cmd_0                                 |    <0.001 |
|                 WR.b_channel_0                                 |    <0.001 |
|                   bid_fifo_0                                   |    <0.001 |
|                   bresp_fifo_0                                 |    <0.001 |
|         m01_couplers                                           |     0.002 |
|           auto_pc                                              |     0.002 |
|             inst                                               |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s             |     0.002 |
|                 RD.ar_channel_0                                |    <0.001 |
|                   ar_cmd_fsm_0                                 |    <0.001 |
|                   cmd_translator_0                             |    <0.001 |
|                     incr_cmd_0                                 |    <0.001 |
|                     wrap_cmd_0                                 |    <0.001 |
|                 RD.r_channel_0                                 |    <0.001 |
|                   rd_data_fifo_0                               |    <0.001 |
|                   transaction_fifo_0                           |    <0.001 |
|                 SI_REG                                         |    <0.001 |
|                   ar_pipe                                      |    <0.001 |
|                   aw_pipe                                      |    <0.001 |
|                   b_pipe                                       |    <0.001 |
|                   r_pipe                                       |    <0.001 |
|                 WR.aw_channel_0                                |    <0.001 |
|                   aw_cmd_fsm_0                                 |    <0.001 |
|                   cmd_translator_0                             |    <0.001 |
|                     incr_cmd_0                                 |    <0.001 |
|                     wrap_cmd_0                                 |    <0.001 |
|                 WR.b_channel_0                                 |    <0.001 |
|                   bid_fifo_0                                   |    <0.001 |
|                   bresp_fifo_0                                 |    <0.001 |
|         s00_couplers                                           |     0.000 |
|           auto_pc                                              |     0.000 |
|         xbar                                                   |     0.003 |
|           inst                                                 |     0.003 |
|             gen_samd.crossbar_samd                             |     0.003 |
|               addr_arbiter_ar                                  |    <0.001 |
|               addr_arbiter_aw                                  |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst               |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                 |    <0.001 |
|                 b_pipe                                         |    <0.001 |
|                 r_pipe                                         |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                 |    <0.001 |
|                 b_pipe                                         |    <0.001 |
|                 r_pipe                                         |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                 |    <0.001 |
|                 b_pipe                                         |    <0.001 |
|                 r_pipe                                         |    <0.001 |
|               gen_master_slots[3].reg_slice_mi                 |    <0.001 |
|                 b_pipe                                         |    <0.001 |
|                 r_pipe                                         |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar  |    <0.001 |
|                 gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw |    <0.001 |
|                 gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si   |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w   |    <0.001 |
|                 wrouter_aw_fifo                                |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1               |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1               |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1               |    <0.001 |
|               splitter_aw_mi                                   |    <0.001 |
|       rst_processing_system7_0_50M                             |    <0.001 |
|         U0                                                     |    <0.001 |
|           EXT_LPF                                              |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|           SEQ                                                  |    <0.001 |
|             SEQ_COUNTER                                        |    <0.001 |
|       vga_RnM                                                  |    <0.001 |
|         U0                                                     |    <0.001 |
|           AXI_LITE_IPIF_I                                      |    <0.001 |
|             I_SLAVE_ATTACHMENT                                 |    <0.001 |
|               I_DECODER                                        |    <0.001 |
|           gpio_core_1                                          |    <0.001 |
|   uVGA                                                         |    <0.001 |
|   uVGA_CLK                                                     |     0.115 |
|     inst                                                       |     0.115 |
+----------------------------------------------------------------+-----------+


