

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Tue Apr 13 11:31:27 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      148|      148|  1.480 us|  1.480 us|  149|  149|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 149
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_11_addr_1 = getelementptr i16 %p_11, i64 0, i64 2" [dfg_199.c:28]   --->   Operation 150 'getelementptr' 'p_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [2/2] (2.32ns)   --->   "%p_11_load = load i2 %p_11_addr_1" [dfg_199.c:28]   --->   Operation 151 'load' 'p_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 152 [1/2] (2.32ns)   --->   "%p_11_load = load i2 %p_11_addr_1" [dfg_199.c:28]   --->   Operation 152 'load' 'p_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %p_11_load" [dfg_199.c:28]   --->   Operation 153 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [68/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 154 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 155 [67/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 155 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 156 [66/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 156 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%p_11_addr = getelementptr i16 %p_11, i64 0, i64 1" [dfg_199.c:23]   --->   Operation 157 'getelementptr' 'p_11_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (2.32ns)   --->   "%result = load i2 %p_11_addr" [dfg_199.c:23]   --->   Operation 158 'load' 'result' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_6 : Operation 159 [65/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 159 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 160 [1/2] (2.32ns)   --->   "%result = load i2 %p_11_addr" [dfg_199.c:23]   --->   Operation 160 'load' 'result' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_7 : Operation 161 [64/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 161 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:7]   --->   Operation 162 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%v_15 = trunc i64 %p_read" [dfg_199.c:19]   --->   Operation 163 'trunc' 'v_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [6/6] (6.41ns)   --->   "%v_13 = sitofp i64 %p_read" [dfg_199.c:20]   --->   Operation 164 'sitofp' 'v_13' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i16 %result" [dfg_199.c:23]   --->   Operation 165 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [6/6] (6.41ns)   --->   "%conv = uitofp i64 %sext_ln23" [dfg_199.c:26]   --->   Operation 166 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 167 [63/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 167 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 168 [5/6] (6.41ns)   --->   "%v_13 = sitofp i64 %p_read" [dfg_199.c:20]   --->   Operation 168 'sitofp' 'v_13' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 169 [5/6] (6.41ns)   --->   "%conv = uitofp i64 %sext_ln23" [dfg_199.c:26]   --->   Operation 169 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 170 [62/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 170 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 171 [4/6] (6.41ns)   --->   "%v_13 = sitofp i64 %p_read" [dfg_199.c:20]   --->   Operation 171 'sitofp' 'v_13' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 172 [4/6] (6.41ns)   --->   "%conv = uitofp i64 %sext_ln23" [dfg_199.c:26]   --->   Operation 172 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 173 [61/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 173 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 174 [3/6] (6.41ns)   --->   "%v_13 = sitofp i64 %p_read" [dfg_199.c:20]   --->   Operation 174 'sitofp' 'v_13' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 175 [3/6] (6.41ns)   --->   "%conv = uitofp i64 %sext_ln23" [dfg_199.c:26]   --->   Operation 175 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 176 [60/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 176 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 177 [2/6] (6.41ns)   --->   "%v_13 = sitofp i64 %p_read" [dfg_199.c:20]   --->   Operation 177 'sitofp' 'v_13' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 178 [2/6] (6.41ns)   --->   "%conv = uitofp i64 %sext_ln23" [dfg_199.c:26]   --->   Operation 178 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 179 [59/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 179 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 180 [1/6] (6.41ns)   --->   "%v_13 = sitofp i64 %p_read" [dfg_199.c:20]   --->   Operation 180 'sitofp' 'v_13' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 181 [1/6] (6.41ns)   --->   "%conv = uitofp i64 %sext_ln23" [dfg_199.c:26]   --->   Operation 181 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 182 [58/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 182 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 183 [4/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv, i32 %v_13" [dfg_199.c:26]   --->   Operation 183 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [57/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 184 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 185 [3/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv, i32 %v_13" [dfg_199.c:26]   --->   Operation 185 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [56/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 186 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 187 [2/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv, i32 %v_13" [dfg_199.c:26]   --->   Operation 187 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [55/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 188 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 189 [1/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv, i32 %v_13" [dfg_199.c:26]   --->   Operation 189 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 190 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 191 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %data_V_2"   --->   Operation 192 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [54/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 193 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_24" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 194 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (1.91ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 195 'add' 'add_ln341_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 196 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (1.91ns)   --->   "%sub_ln1311_2 = sub i8 127, i8 %tmp_24"   --->   Operation 197 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %sub_ln1311_2"   --->   Operation 198 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341_1"   --->   Operation 199 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 200 [53/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 200 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i16 %v_15" [dfg_199.c:26]   --->   Operation 201 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 202 [1/1] (2.59ns)   --->   "%add_ln26 = add i33 %sext_ln26, i33 4796441731" [dfg_199.c:26]   --->   Operation 202 'add' 'add_ln26' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_25, i1 0"   --->   Operation 203 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i25 %mantissa_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 204 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i56_cast_cast_cast = sext i9 %ush_2"   --->   Operation 205 'sext' 'sh_prom_i_i_i_i_i56_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i56_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i56_cast_cast_cast"   --->   Operation 206 'zext' 'sh_prom_i_i_i_i_i56_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_1)   --->   "%r_V_4 = lshr i111 %zext_ln68_1, i111 %sh_prom_i_i_i_i_i56_cast_cast_cast_cast"   --->   Operation 207 'lshr' 'r_V_4' <Predicate = (isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_1)   --->   "%r_V_5 = shl i111 %zext_ln68_1, i111 %sh_prom_i_i_i_i_i56_cast_cast_cast_cast"   --->   Operation 208 'shl' 'r_V_5' <Predicate = (!isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_4, i32 24"   --->   Operation 209 'bitselect' 'tmp_10' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_1)   --->   "%zext_ln662_2 = zext i1 %tmp_10"   --->   Operation 210 'zext' 'zext_ln662_2' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_1)   --->   "%tmp_3 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_5, i32 24, i32 87"   --->   Operation 211 'partselect' 'tmp_3' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_1)   --->   "%val_2 = select i1 %isNeg_2, i64 %zext_ln662_2, i64 %tmp_3"   --->   Operation 212 'select' 'val_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 213 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln26_1 = add i64 %val_2, i64 769" [dfg_199.c:26]   --->   Operation 213 'add' 'add_ln26_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [1/1] (2.42ns)   --->   "%icmp_ln27 = icmp_eq  i16 %v_15, i16 0" [dfg_199.c:27]   --->   Operation 214 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 215 [52/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 215 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i33 %add_ln26" [dfg_199.c:26]   --->   Operation 216 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [68/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 217 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [51/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 218 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 219 [5/5] (7.25ns)   --->   "%add = fsub i32 356, i32 %v_13" [dfg_199.c:25]   --->   Operation 219 'fsub' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 220 [67/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 220 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 221 [50/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 221 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 222 [4/5] (7.25ns)   --->   "%add = fsub i32 356, i32 %v_13" [dfg_199.c:25]   --->   Operation 222 'fsub' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [66/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 223 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 224 [49/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 224 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 225 [3/5] (7.25ns)   --->   "%add = fsub i32 356, i32 %v_13" [dfg_199.c:25]   --->   Operation 225 'fsub' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 226 [65/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 226 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 227 [48/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 227 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 228 [2/5] (7.25ns)   --->   "%add = fsub i32 356, i32 %v_13" [dfg_199.c:25]   --->   Operation 228 'fsub' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [64/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 229 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 230 [47/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 230 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 231 [1/5] (7.25ns)   --->   "%add = fsub i32 356, i32 %v_13" [dfg_199.c:25]   --->   Operation 231 'fsub' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 232 [63/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 232 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 233 [46/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 233 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 234 [2/2] (4.43ns)   --->   "%conv7 = fpext i32 %add" [dfg_199.c:25]   --->   Operation 234 'fpext' 'conv7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 235 [62/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 235 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 236 [45/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 236 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 237 [1/2] (4.43ns)   --->   "%conv7 = fpext i32 %add" [dfg_199.c:25]   --->   Operation 237 'fpext' 'conv7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 238 [61/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 238 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 239 [44/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 239 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 240 [59/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 240 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 241 [60/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 241 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 242 [43/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 242 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 243 [58/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 243 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 244 [59/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 244 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 245 [42/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 245 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 246 [57/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 246 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 247 [58/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 247 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 248 [41/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 248 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 249 [56/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 249 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 250 [57/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 250 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 251 [40/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 251 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 252 [55/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 252 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 253 [56/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 253 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 254 [39/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 254 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 255 [54/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 255 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 256 [55/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 256 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 257 [38/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 257 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 258 [53/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 258 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 259 [54/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 259 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 260 [37/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 260 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 261 [52/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 261 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 262 [53/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 262 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 263 [36/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 263 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 264 [51/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 264 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 265 [52/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 265 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 266 [35/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 266 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 267 [50/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 267 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 268 [51/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 268 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 269 [34/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 269 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 270 [49/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 270 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 271 [50/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 271 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 272 [33/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 272 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 273 [48/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 273 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 274 [49/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 274 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 275 [32/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 275 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 276 [47/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 276 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 277 [48/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 277 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 278 [31/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 278 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 279 [46/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 279 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 280 [47/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 280 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 281 [30/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 281 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 282 [45/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 282 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 283 [46/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 283 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 284 [29/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 284 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 285 [44/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 285 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 286 [45/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 286 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 287 [28/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 287 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 288 [1/1] (0.00ns)   --->   "%p_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_4" [dfg_199.c:7]   --->   Operation 288 'read' 'p_4_read' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i16 %result" [dfg_199.c:17]   --->   Operation 289 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 290 [43/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 290 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 291 [44/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 291 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 292 [27/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 292 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 293 [1/1] (2.55ns)   --->   "%sub_ln35 = sub i32 0, i32 %p_4_read" [dfg_199.c:35]   --->   Operation 293 'sub' 'sub_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 294 [1/1] (2.49ns)   --->   "%add_ln37 = add i30 %sext_ln17, i30 572268357" [dfg_199.c:37]   --->   Operation 294 'add' 'add_ln37' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 295 [42/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 295 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 296 [43/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 296 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 297 [26/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 297 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i32 %sub_ln35" [dfg_199.c:35]   --->   Operation 298 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i30 %add_ln37" [dfg_199.c:35]   --->   Operation 299 'sext' 'sext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i32 %sext_ln35_1" [dfg_199.c:35]   --->   Operation 300 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 301 [68/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 301 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 302 [41/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 302 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 303 [42/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 303 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 304 [25/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 304 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 305 [67/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 305 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 306 [40/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 306 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 307 [41/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 307 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 308 [24/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 308 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 309 [66/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 309 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 310 [39/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 310 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 311 [40/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 311 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 312 [23/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 312 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 313 [65/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 313 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 314 [38/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 314 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 315 [39/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 315 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 316 [22/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 316 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 317 [64/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 317 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 318 [37/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 318 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 319 [38/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 319 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 320 [21/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 320 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 321 [63/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 321 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 322 [36/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 322 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 323 [37/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 323 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 324 [20/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 324 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 325 [62/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 325 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 326 [35/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 326 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 327 [36/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 327 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 328 [19/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 328 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 329 [61/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 329 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 330 [34/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 330 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 331 [35/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 331 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 332 [18/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 332 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 333 [60/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 333 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 334 [33/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 334 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 335 [34/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 335 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 336 [17/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 336 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 337 [59/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 337 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 338 [32/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 338 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 339 [33/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 339 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 340 [16/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 340 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 341 [58/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 341 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 342 [31/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 342 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 343 [32/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 343 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 344 [15/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 344 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 345 [57/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 345 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 346 [30/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 346 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 347 [31/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 347 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 348 [14/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 348 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 349 [56/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 349 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 350 [29/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 350 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 351 [30/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 351 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 352 [13/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 352 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 353 [55/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 353 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 354 [28/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 354 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 355 [29/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 355 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 356 [12/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 356 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 357 [54/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 357 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 358 [27/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 358 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 359 [28/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 359 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 360 [11/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 360 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 361 [53/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 361 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 362 [26/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 362 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 363 [27/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 363 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 364 [10/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 364 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 365 [52/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 365 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 366 [25/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 366 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 367 [26/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 367 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 368 [9/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 368 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 369 [51/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 369 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 370 [24/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 370 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 371 [25/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 371 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 372 [8/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 372 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 373 [50/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 373 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 374 [23/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 374 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 375 [24/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 375 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 376 [7/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 376 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 377 [49/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 377 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 378 [22/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 378 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 379 [23/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 379 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 380 [6/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 380 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 381 [48/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 381 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 382 [21/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 382 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 383 [22/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 383 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 384 [5/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 384 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 385 [47/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 385 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 386 [20/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 386 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 387 [21/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 387 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 388 [4/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 388 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 389 [46/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 389 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 390 [19/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 390 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 391 [20/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 391 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 392 [3/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 392 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 393 [45/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 393 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 394 [18/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 394 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 395 [19/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 395 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 396 [2/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 396 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 397 [1/1] (0.00ns)   --->   "%p_11_addr_2 = getelementptr i16 %p_11, i64 0, i64 3" [dfg_199.c:29]   --->   Operation 397 'getelementptr' 'p_11_addr_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 398 [2/2] (2.32ns)   --->   "%p_11_load_1 = load i2 %p_11_addr_2" [dfg_199.c:29]   --->   Operation 398 'load' 'p_11_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_69 : Operation 399 [44/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 399 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 400 [17/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 400 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 401 [18/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 401 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 402 [1/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %sext_ln28, i64 3793493154" [dfg_199.c:28]   --->   Operation 402 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 403 [1/2] (2.32ns)   --->   "%p_11_load_1 = load i2 %p_11_addr_2" [dfg_199.c:29]   --->   Operation 403 'load' 'p_11_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_70 : Operation 404 [1/1] (2.42ns)   --->   "%icmp_ln29 = icmp_eq  i16 %p_11_load_1, i16 0" [dfg_199.c:29]   --->   Operation 404 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 405 [43/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 405 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 406 [16/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 406 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 407 [17/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 407 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %urem_ln28" [dfg_199.c:29]   --->   Operation 408 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 409 [1/1] (0.69ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i32 570, i32 569" [dfg_199.c:28]   --->   Operation 409 'select' 'select_ln28' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 410 [36/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 410 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 411 [42/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 411 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 412 [15/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 412 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 413 [16/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 413 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 414 [35/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 414 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 415 [41/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 415 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 416 [14/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 416 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 417 [15/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 417 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 418 [34/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 418 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 419 [40/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 419 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 420 [13/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 420 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 421 [14/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 421 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 422 [33/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 422 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 423 [39/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 423 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 424 [12/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 424 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 425 [13/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 425 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 426 [32/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 426 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 427 [38/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 427 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 428 [11/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 428 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 429 [12/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 429 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 430 [31/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 430 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 431 [37/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 431 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 432 [10/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 432 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 433 [11/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 433 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 434 [30/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 434 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 435 [36/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 435 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 436 [9/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 436 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 437 [10/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 437 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 438 [29/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 438 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 439 [35/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 439 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 440 [8/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 440 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 441 [9/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 441 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 442 [28/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 442 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 443 [34/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 443 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 444 [7/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 444 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 445 [8/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 445 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 446 [27/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 446 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 447 [33/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 447 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 448 [6/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 448 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 449 [7/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 449 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 450 [26/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 450 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 451 [32/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 451 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 452 [5/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 452 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 453 [6/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 453 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 454 [25/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 454 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 455 [31/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 455 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 456 [4/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 456 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 457 [5/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 457 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 458 [24/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 458 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 459 [30/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 459 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 460 [3/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 460 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 461 [4/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 461 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 462 [23/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 462 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 463 [29/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 463 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 464 [2/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 464 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 465 [3/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 465 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 466 [22/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 466 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 467 [28/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 467 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 468 [1/59] (4.55ns)   --->   "%dc = ddiv i64 2.71257e+13, i64 %conv7" [dfg_199.c:25]   --->   Operation 468 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 469 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 469 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 470 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i64 %data_V_1"   --->   Operation 471 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 472 [2/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 472 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 473 [21/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 473 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 474 [27/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 474 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.94>
ST_87 : Operation 475 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_23, i1 0"   --->   Operation 475 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 476 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_22" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 477 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 478 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 478 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 479 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 479 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 480 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_22"   --->   Operation 480 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 481 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 482 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510"   --->   Operation 482 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 483 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i30_cast_cast_cast = sext i12 %ush_1"   --->   Operation 483 'sext' 'sh_prom_i_i_i_i_i30_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 484 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i30_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i30_cast_cast_cast"   --->   Operation 484 'zext' 'sh_prom_i_i_i_i_i30_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i30_cast_cast_cast_cast"   --->   Operation 485 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i30_cast_cast_cast_cast"   --->   Operation 486 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_2, i32 53"   --->   Operation 487 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_6"   --->   Operation 488 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_3, i32 53, i32 116"   --->   Operation 489 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 490 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i64 %zext_ln662_1, i64 %tmp_s"   --->   Operation 490 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 491 [1/68] (5.07ns)   --->   "%udiv_ln26 = udiv i64 %sext_ln26_1, i64 %add_ln26_1" [dfg_199.c:26]   --->   Operation 491 'udiv' 'udiv_ln26' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 492 [20/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 492 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 493 [26/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 493 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.97>
ST_88 : Operation 494 [5/5] (6.97ns)   --->   "%mul_ln25 = mul i64 %udiv_ln26, i64 %val_1" [dfg_199.c:25]   --->   Operation 494 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 495 [19/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 495 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 496 [25/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 496 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.97>
ST_89 : Operation 497 [4/5] (6.97ns)   --->   "%mul_ln25 = mul i64 %udiv_ln26, i64 %val_1" [dfg_199.c:25]   --->   Operation 497 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 498 [18/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 498 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 499 [24/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 499 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.97>
ST_90 : Operation 500 [3/5] (6.97ns)   --->   "%mul_ln25 = mul i64 %udiv_ln26, i64 %val_1" [dfg_199.c:25]   --->   Operation 500 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 501 [17/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 501 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 502 [23/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 502 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.97>
ST_91 : Operation 503 [2/5] (6.97ns)   --->   "%mul_ln25 = mul i64 %udiv_ln26, i64 %val_1" [dfg_199.c:25]   --->   Operation 503 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 504 [16/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 504 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 505 [22/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 505 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.97>
ST_92 : Operation 506 [1/5] (6.97ns)   --->   "%mul_ln25 = mul i64 %udiv_ln26, i64 %val_1" [dfg_199.c:25]   --->   Operation 506 'mul' 'mul_ln25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 507 [15/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 507 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 508 [21/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 508 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.27>
ST_93 : Operation 509 [1/1] (0.99ns)   --->   "%xor_ln25 = xor i64 %mul_ln25, i64 18446744073709551615" [dfg_199.c:25]   --->   Operation 509 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 510 [6/6] (6.28ns)   --->   "%v_19 = uitodp i64 %xor_ln25" [dfg_199.c:25]   --->   Operation 510 'uitodp' 'v_19' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 511 [14/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 511 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 512 [20/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 512 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.28>
ST_94 : Operation 513 [5/6] (6.28ns)   --->   "%v_19 = uitodp i64 %xor_ln25" [dfg_199.c:25]   --->   Operation 513 'uitodp' 'v_19' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 514 [13/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 514 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 515 [19/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 515 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.28>
ST_95 : Operation 516 [4/6] (6.28ns)   --->   "%v_19 = uitodp i64 %xor_ln25" [dfg_199.c:25]   --->   Operation 516 'uitodp' 'v_19' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 517 [12/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 517 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 518 [18/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 518 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.28>
ST_96 : Operation 519 [3/6] (6.28ns)   --->   "%v_19 = uitodp i64 %xor_ln25" [dfg_199.c:25]   --->   Operation 519 'uitodp' 'v_19' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 520 [11/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 520 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 521 [17/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 521 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.28>
ST_97 : Operation 522 [2/6] (6.28ns)   --->   "%v_19 = uitodp i64 %xor_ln25" [dfg_199.c:25]   --->   Operation 522 'uitodp' 'v_19' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 523 [10/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 523 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 524 [16/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 524 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.28>
ST_98 : Operation 525 [1/6] (6.28ns)   --->   "%v_19 = uitodp i64 %xor_ln25" [dfg_199.c:25]   --->   Operation 525 'uitodp' 'v_19' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 526 [9/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 526 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 527 [15/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 527 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.29>
ST_99 : Operation 528 [8/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 528 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 529 [7/7] (7.29ns)   --->   "%dc_3 = dadd i64 %v_19, i64 20378" [dfg_199.c:30]   --->   Operation 529 'dadd' 'dc_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 530 [14/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 530 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.29>
ST_100 : Operation 531 [7/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 531 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 532 [6/7] (7.29ns)   --->   "%dc_3 = dadd i64 %v_19, i64 20378" [dfg_199.c:30]   --->   Operation 532 'dadd' 'dc_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 533 [13/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 533 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.29>
ST_101 : Operation 534 [6/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 534 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 535 [5/7] (7.29ns)   --->   "%dc_3 = dadd i64 %v_19, i64 20378" [dfg_199.c:30]   --->   Operation 535 'dadd' 'dc_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 536 [12/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 536 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.29>
ST_102 : Operation 537 [5/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 537 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 538 [4/7] (7.29ns)   --->   "%dc_3 = dadd i64 %v_19, i64 20378" [dfg_199.c:30]   --->   Operation 538 'dadd' 'dc_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 539 [11/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 539 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.29>
ST_103 : Operation 540 [4/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 540 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 541 [3/7] (7.29ns)   --->   "%dc_3 = dadd i64 %v_19, i64 20378" [dfg_199.c:30]   --->   Operation 541 'dadd' 'dc_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 542 [10/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 542 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.29>
ST_104 : Operation 543 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %v_13" [dfg_199.c:24]   --->   Operation 543 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 544 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 544 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 545 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %data_V_3"   --->   Operation 546 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln341_2 = zext i8 %tmp_26" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 547 'zext' 'zext_ln341_2' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 548 [1/1] (1.91ns)   --->   "%add_ln341_2 = add i9 %zext_ln341_2, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 548 'add' 'add_ln341_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 549 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_2, i32 8"   --->   Operation 549 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 550 [1/1] (1.91ns)   --->   "%sub_ln1311_3 = sub i8 127, i8 %tmp_26"   --->   Operation 550 'sub' 'sub_ln1311_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i8 %sub_ln1311_3"   --->   Operation 551 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 552 [1/1] (0.96ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1311_3, i9 %add_ln341_2"   --->   Operation 552 'select' 'ush_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 553 [3/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 553 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 554 [2/7] (7.29ns)   --->   "%dc_3 = dadd i64 %v_19, i64 20378" [dfg_199.c:30]   --->   Operation 554 'dadd' 'dc_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 555 [9/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 555 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.29>
ST_105 : Operation 556 [1/1] (0.99ns)   --->   "%data_V = xor i32 %data_V_3, i32 2147483648" [dfg_199.c:24]   --->   Operation 556 'xor' 'data_V' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 557 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i32 %data_V"   --->   Operation 558 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_20" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 559 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 560 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 560 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 561 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 561 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 562 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_20"   --->   Operation 562 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 563 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 564 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 564 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 565 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_27, i1 0"   --->   Operation 565 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 566 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 567 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i80_cast_cast_cast = sext i9 %ush_3"   --->   Operation 567 'sext' 'sh_prom_i_i_i_i_i80_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 568 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i80_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i80_cast_cast_cast"   --->   Operation 568 'zext' 'sh_prom_i_i_i_i_i80_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_6 = lshr i63 %zext_ln15_1, i63 %sh_prom_i_i_i_i_i80_cast_cast_cast_cast"   --->   Operation 569 'lshr' 'r_V_6' <Predicate = (isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_7 = shl i63 %zext_ln15_1, i63 %sh_prom_i_i_i_i_i80_cast_cast_cast_cast"   --->   Operation 570 'shl' 'r_V_7' <Predicate = (!isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_6, i32 24"   --->   Operation 571 'bitselect' 'tmp_15' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_105 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln662_3 = zext i1 %tmp_15"   --->   Operation 572 'zext' 'zext_ln662_3' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_105 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_7, i32 24, i32 39"   --->   Operation 573 'partselect' 'tmp_5' <Predicate = (!isNeg_3)> <Delay = 0.00>
ST_105 : Operation 574 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i16 %zext_ln662_3, i16 %tmp_5"   --->   Operation 574 'select' 'val_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 575 [2/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 575 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 576 [1/7] (7.29ns)   --->   "%dc_3 = dadd i64 %v_19, i64 20378" [dfg_199.c:30]   --->   Operation 576 'dadd' 'dc_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 577 [1/1] (0.00ns)   --->   "%data_V_4 = bitcast i64 %dc_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 577 'bitcast' 'data_V_4' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_4, i32 52, i32 62"   --->   Operation 578 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i64 %data_V_4"   --->   Operation 579 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 580 [8/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 580 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.94>
ST_106 : Operation 581 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_21, i1 0"   --->   Operation 581 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 582 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 583 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 583 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 584 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 584 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 585 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 586 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 587 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_106 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 588 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_106 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i111.i32.i32, i111 %r_V_1, i32 24, i32 28"   --->   Operation 589 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_106 : Operation 590 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i5 %zext_ln662, i5 %tmp_1"   --->   Operation 590 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 591 [1/1] (1.78ns)   --->   "%result_V_2 = sub i5 0, i5 %val"   --->   Operation 591 'sub' 'result_V_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 592 [1/1] (2.07ns)   --->   "%result_V_6 = sub i16 0, i16 %val_3"   --->   Operation 592 'sub' 'result_V_6' <Predicate = (p_Result_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 593 [1/1] (0.80ns)   --->   "%result_V_7 = select i1 %p_Result_1, i16 %result_V_6, i16 %val_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 593 'select' 'result_V_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 594 [1/36] (4.13ns)   --->   "%urem_ln28_1 = urem i32 %trunc_ln29, i32 %select_ln28" [dfg_199.c:28]   --->   Operation 594 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 595 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_29, i1 0"   --->   Operation 595 'bitconcatenate' 'mantissa_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i54 %mantissa_4" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 596 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_28" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 597 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 598 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 598 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 599 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 599 'bitselect' 'isNeg_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 600 [1/1] (1.63ns)   --->   "%sub_ln1311_4 = sub i11 1023, i11 %tmp_28"   --->   Operation 600 'sub' 'sub_ln1311_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_4"   --->   Operation 601 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 602 [1/1] (0.69ns)   --->   "%ush_4 = select i1 %isNeg_4, i12 %sext_ln1311_4, i12 %add_ln510_1"   --->   Operation 602 'select' 'ush_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 603 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i113_cast_cast_cast = sext i12 %ush_4"   --->   Operation 603 'sext' 'sh_prom_i_i_i_i_i113_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 604 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i113_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i113_cast_cast_cast"   --->   Operation 604 'zext' 'sh_prom_i_i_i_i_i113_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29)   --->   "%r_V_8 = lshr i137 %zext_ln68_2, i137 %sh_prom_i_i_i_i_i113_cast_cast_cast_cast"   --->   Operation 605 'lshr' 'r_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29)   --->   "%r_V_9 = shl i137 %zext_ln68_2, i137 %sh_prom_i_i_i_i_i113_cast_cast_cast_cast"   --->   Operation 606 'shl' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_8, i32 53"   --->   Operation 607 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29)   --->   "%zext_ln662_4 = zext i1 %tmp_19"   --->   Operation 608 'zext' 'zext_ln662_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i137.i32.i32, i137 %r_V_9, i32 53, i32 58"   --->   Operation 609 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29)   --->   "%val_4 = select i1 %isNeg_4, i6 %zext_ln662_4, i6 %tmp_8"   --->   Operation 610 'select' 'val_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29)   --->   "%zext_ln29_1 = zext i6 %val_4" [dfg_199.c:29]   --->   Operation 611 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 612 [1/1] (4.61ns) (out node of the LUT)   --->   "%xor_ln29 = xor i7 %zext_ln29_1, i7 127" [dfg_199.c:29]   --->   Operation 612 'xor' 'xor_ln29' <Predicate = true> <Delay = 4.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 613 [7/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 613 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.59>
ST_107 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29_1)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 614 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29_1)   --->   "%result_V = select i1 %p_Result_s, i5 %result_V_2, i5 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 615 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i1 %icmp_ln27" [dfg_199.c:27]   --->   Operation 616 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln27 = sub i16 %result_V_7, i16 %zext_ln27" [dfg_199.c:27]   --->   Operation 617 'sub' 'sub_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_107 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i10 %urem_ln28_1" [dfg_199.c:27]   --->   Operation 618 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i10 %trunc_ln27" [dfg_199.c:27]   --->   Operation 619 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 620 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sub_ln27_1 = sub i16 %sub_ln27, i16 %zext_ln27_1" [dfg_199.c:27]   --->   Operation 620 'sub' 'sub_ln27_1' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_107 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29_1)   --->   "%zext_ln29 = zext i5 %result_V" [dfg_199.c:29]   --->   Operation 621 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29_1)   --->   "%lshr_ln29 = lshr i64 3793492861, i64 %zext_ln29" [dfg_199.c:29]   --->   Operation 622 'lshr' 'lshr_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29_1)   --->   "%trunc_ln30 = trunc i64 %lshr_ln29" [dfg_199.c:30]   --->   Operation 623 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln29_1)   --->   "%sext_ln29 = sext i7 %xor_ln29" [dfg_199.c:29]   --->   Operation 624 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 625 [1/1] (4.44ns) (out node of the LUT)   --->   "%xor_ln29_1 = xor i16 %trunc_ln30, i16 %sext_ln29" [dfg_199.c:29]   --->   Operation 625 'xor' 'xor_ln29_1' <Predicate = true> <Delay = 4.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 626 [4/4] (2.15ns) (root node of the DSP)   --->   "%v_7 = mul i16 %xor_ln29_1, i16 %sub_ln27_1" [dfg_199.c:27]   --->   Operation 626 'mul' 'v_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 627 [6/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 627 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 628 [3/4] (2.15ns) (root node of the DSP)   --->   "%v_7 = mul i16 %xor_ln29_1, i16 %sub_ln27_1" [dfg_199.c:27]   --->   Operation 628 'mul' 'v_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 629 [5/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 629 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 630 [2/4] (2.15ns) (root node of the DSP)   --->   "%v_7 = mul i16 %xor_ln29_1, i16 %sub_ln27_1" [dfg_199.c:27]   --->   Operation 630 'mul' 'v_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 631 [4/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 631 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 632 [1/4] (0.00ns) (root node of the DSP)   --->   "%v_7 = mul i16 %xor_ln29_1, i16 %sub_ln27_1" [dfg_199.c:27]   --->   Operation 632 'mul' 'v_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i16 %v_7" [dfg_199.c:33]   --->   Operation 633 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 634 [3/3] (1.05ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i32 %sext_ln33, i32 30843" [dfg_199.c:33]   --->   Operation 634 'mul' 'mul_ln33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 635 [3/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 635 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 636 [2/3] (1.05ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i32 %sext_ln33, i32 30843" [dfg_199.c:33]   --->   Operation 636 'mul' 'mul_ln33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 637 [2/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 637 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i32 %p_4_read" [dfg_199.c:34]   --->   Operation 638 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 639 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i32 %sext_ln33, i32 30843" [dfg_199.c:33]   --->   Operation 639 'mul' 'mul_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 640 [1/1] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%sext_ln33_1 = sext i32 %mul_ln33" [dfg_199.c:33]   --->   Operation 640 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 641 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i33 %sext_ln33_1, i33 %sext_ln34" [dfg_199.c:33]   --->   Operation 641 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 642 [1/68] (5.07ns)   --->   "%urem_ln35 = urem i64 %sext_ln35, i64 %zext_ln35" [dfg_199.c:35]   --->   Operation 642 'urem' 'urem_ln35' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.71>
ST_113 : Operation 643 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i33 %sext_ln33_1, i33 %sext_ln34" [dfg_199.c:33]   --->   Operation 643 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %urem_ln35" [dfg_199.c:37]   --->   Operation 644 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 645 [1/1] (2.55ns)   --->   "%add_ln37_1 = add i32 %trunc_ln37, i32 240" [dfg_199.c:37]   --->   Operation 645 'add' 'add_ln37_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i32 %add_ln37_1" [dfg_199.c:34]   --->   Operation 646 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 647 [37/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 647 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 4.16>
ST_114 : Operation 648 [36/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 648 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 4.16>
ST_115 : Operation 649 [35/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 649 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 4.16>
ST_116 : Operation 650 [34/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 650 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 4.16>
ST_117 : Operation 651 [33/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 651 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 4.16>
ST_118 : Operation 652 [32/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 652 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 4.16>
ST_119 : Operation 653 [31/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 653 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 4.16>
ST_120 : Operation 654 [30/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 654 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 4.16>
ST_121 : Operation 655 [29/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 655 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 4.16>
ST_122 : Operation 656 [28/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 656 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 4.16>
ST_123 : Operation 657 [27/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 657 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 4.16>
ST_124 : Operation 658 [26/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 658 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 4.16>
ST_125 : Operation 659 [25/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 659 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 4.16>
ST_126 : Operation 660 [24/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 660 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 4.16>
ST_127 : Operation 661 [23/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 661 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 4.16>
ST_128 : Operation 662 [22/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 662 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 4.16>
ST_129 : Operation 663 [21/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 663 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 4.16>
ST_130 : Operation 664 [20/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 664 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 4.16>
ST_131 : Operation 665 [19/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 665 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 4.16>
ST_132 : Operation 666 [18/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 666 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 4.16>
ST_133 : Operation 667 [17/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 667 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 4.16>
ST_134 : Operation 668 [16/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 668 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 4.16>
ST_135 : Operation 669 [15/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 669 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 4.16>
ST_136 : Operation 670 [14/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 670 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 4.16>
ST_137 : Operation 671 [13/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 671 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 4.16>
ST_138 : Operation 672 [12/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 672 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 4.16>
ST_139 : Operation 673 [11/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 673 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 4.16>
ST_140 : Operation 674 [10/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 674 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 4.16>
ST_141 : Operation 675 [9/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 675 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 4.16>
ST_142 : Operation 676 [8/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 676 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 4.16>
ST_143 : Operation 677 [7/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 677 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 4.16>
ST_144 : Operation 678 [6/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 678 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 4.16>
ST_145 : Operation 679 [5/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 679 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 4.16>
ST_146 : Operation 680 [4/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 680 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 4.16>
ST_147 : Operation 681 [3/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 681 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 4.16>
ST_148 : Operation 682 [2/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 682 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 5.15>
ST_149 : Operation 683 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 683 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 684 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 684 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 685 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 685 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 686 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 686 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 687 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_4"   --->   Operation 687 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 688 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 688 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 689 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 689 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 690 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_11"   --->   Operation 690 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 691 [1/37] (4.16ns)   --->   "%srem_ln34 = srem i33 %add_ln33, i33 %zext_ln34" [dfg_199.c:34]   --->   Operation 691 'srem' 'srem_ln34' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 692 [1/1] (0.99ns)   --->   "%result_4 = xor i33 %srem_ln34, i33 8589934591" [dfg_199.c:32]   --->   Operation 692 'xor' 'result_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i33 %result_4" [dfg_199.c:17]   --->   Operation 693 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 694 [1/1] (0.00ns)   --->   "%ret_ln38 = ret i64 %sext_ln17_1" [dfg_199.c:38]   --->   Operation 694 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('p_11_addr_1', dfg_199.c:28) [118]  (0 ns)
	'load' operation ('p_11_load', dfg_199.c:28) on array 'p_11' [119]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('p_11_load', dfg_199.c:28) on array 'p_11' [119]  (2.32 ns)

 <State 3>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', dfg_199.c:28) [121]  (5.07 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', dfg_199.c:28) [121]  (5.07 ns)

 <State 5>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', dfg_199.c:28) [121]  (5.07 ns)

 <State 6>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', dfg_199.c:28) [121]  (5.07 ns)

 <State 7>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', dfg_199.c:28) [121]  (5.07 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:7) [13]  (0 ns)
	'sitofp' operation ('v_13', dfg_199.c:20) [15]  (6.41 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v_13', dfg_199.c:20) [15]  (6.41 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v_13', dfg_199.c:20) [15]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v_13', dfg_199.c:20) [15]  (6.41 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v_13', dfg_199.c:20) [15]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v_13', dfg_199.c:20) [15]  (6.41 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', dfg_199.c:26) [69]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', dfg_199.c:26) [69]  (5.7 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', dfg_199.c:26) [69]  (5.7 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', dfg_199.c:26) [69]  (5.7 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', dfg_199.c:28) [121]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', dfg_199.c:28) [121]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('add', dfg_199.c:25) [43]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('add', dfg_199.c:25) [43]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('add', dfg_199.c:25) [43]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('add', dfg_199.c:25) [43]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('add', dfg_199.c:25) [43]  (7.26 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 77>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 78>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 79>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 80>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 81>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 82>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 83>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 84>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 85>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 86>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln26', dfg_199.c:26) [90]  (5.07 ns)

 <State 87>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [52]  (1.64 ns)
	'select' operation ('ush') [56]  (0.697 ns)
	'lshr' operation ('r.V') [59]  (0 ns)
	'select' operation ('val') [64]  (4.61 ns)

 <State 88>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', dfg_199.c:25) [91]  (6.98 ns)

 <State 89>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', dfg_199.c:25) [91]  (6.98 ns)

 <State 90>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', dfg_199.c:25) [91]  (6.98 ns)

 <State 91>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', dfg_199.c:25) [91]  (6.98 ns)

 <State 92>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln25', dfg_199.c:25) [91]  (6.98 ns)

 <State 93>: 7.27ns
The critical path consists of the following:
	'xor' operation ('xor_ln25', dfg_199.c:25) [92]  (0.99 ns)
	'uitodp' operation ('v_19', dfg_199.c:25) [93]  (6.28 ns)

 <State 94>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_19', dfg_199.c:25) [93]  (6.28 ns)

 <State 95>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_19', dfg_199.c:25) [93]  (6.28 ns)

 <State 96>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_19', dfg_199.c:25) [93]  (6.28 ns)

 <State 97>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_19', dfg_199.c:25) [93]  (6.28 ns)

 <State 98>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v_19', dfg_199.c:25) [93]  (6.28 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:30) [134]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:30) [134]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:30) [134]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:30) [134]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:30) [134]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:30) [134]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:30) [134]  (7.3 ns)

 <State 106>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [141]  (1.64 ns)
	'select' operation ('ush') [145]  (0.697 ns)
	'lshr' operation ('r.V') [148]  (0 ns)
	'select' operation ('val') [153]  (0 ns)
	'xor' operation ('xor_ln29', dfg_199.c:29) [155]  (4.61 ns)

 <State 107>: 6.6ns
The critical path consists of the following:
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [42]  (0 ns)
	'lshr' operation ('lshr_ln29', dfg_199.c:29) [132]  (0 ns)
	'xor' operation ('xor_ln29_1', dfg_199.c:29) [157]  (4.45 ns)
	'mul' operation of DSP[158] ('v_7', dfg_199.c:27) [158]  (2.15 ns)

 <State 108>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln35', dfg_199.c:35) [169]  (5.07 ns)

 <State 109>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln35', dfg_199.c:35) [169]  (5.07 ns)

 <State 110>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln35', dfg_199.c:35) [169]  (5.07 ns)

 <State 111>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln35', dfg_199.c:35) [169]  (5.07 ns)

 <State 112>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln35', dfg_199.c:35) [169]  (5.07 ns)

 <State 113>: 6.72ns
The critical path consists of the following:
	'add' operation ('add_ln37_1', dfg_199.c:37) [171]  (2.55 ns)
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 114>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 115>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 116>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 117>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 118>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 119>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 120>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 121>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 122>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 123>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 124>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 125>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 126>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 127>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 128>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 129>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 130>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 131>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 132>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 133>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 134>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 135>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 136>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 137>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 138>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 139>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 140>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 141>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 142>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 143>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 144>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 145>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 146>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 147>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 148>: 4.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)

 <State 149>: 5.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln34', dfg_199.c:34) [173]  (4.16 ns)
	'xor' operation ('result', dfg_199.c:32) [174]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
