<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="rsa_baseline_hls" solutionName="solution1" date="2024-11-28T14:40:04.106-0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-273] In function 'mod_exp(ap_uint&lt;16>, ap_uint&lt;16>, ap_uint&lt;16>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:7:0)" projectName="rsa_baseline_hls" solutionName="solution1" date="2024-11-28T14:40:01.087-0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp&#xA;Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html" projectName="rsa_baseline_hls" solutionName="solution1" date="2024-11-28T14:39:59.065-0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (RSA_Implementation_on_PYNQ/rsa_baseline_synthesis/rsa.cpp:50:6)&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html" projectName="rsa_baseline_hls" solutionName="solution1" date="2024-11-28T14:39:57.556-0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
