|ARM_System
CLOCK_27 => CLOCK_27.IN1
KEY[0] => reset_ff.DATAIN
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
UART_RXD => UART_RXD.IN1
UART_TXD <= miniUART:UART.TxD
HEX7[0] <= GPIO:uGPIO.HEX7
HEX7[1] <= GPIO:uGPIO.HEX7
HEX7[2] <= GPIO:uGPIO.HEX7
HEX7[3] <= GPIO:uGPIO.HEX7
HEX7[4] <= GPIO:uGPIO.HEX7
HEX7[5] <= GPIO:uGPIO.HEX7
HEX7[6] <= GPIO:uGPIO.HEX7
HEX6[0] <= GPIO:uGPIO.HEX6
HEX6[1] <= GPIO:uGPIO.HEX6
HEX6[2] <= GPIO:uGPIO.HEX6
HEX6[3] <= GPIO:uGPIO.HEX6
HEX6[4] <= GPIO:uGPIO.HEX6
HEX6[5] <= GPIO:uGPIO.HEX6
HEX6[6] <= GPIO:uGPIO.HEX6
HEX5[0] <= GPIO:uGPIO.HEX5
HEX5[1] <= GPIO:uGPIO.HEX5
HEX5[2] <= GPIO:uGPIO.HEX5
HEX5[3] <= GPIO:uGPIO.HEX5
HEX5[4] <= GPIO:uGPIO.HEX5
HEX5[5] <= GPIO:uGPIO.HEX5
HEX5[6] <= GPIO:uGPIO.HEX5
HEX4[0] <= GPIO:uGPIO.HEX4
HEX4[1] <= GPIO:uGPIO.HEX4
HEX4[2] <= GPIO:uGPIO.HEX4
HEX4[3] <= GPIO:uGPIO.HEX4
HEX4[4] <= GPIO:uGPIO.HEX4
HEX4[5] <= GPIO:uGPIO.HEX4
HEX4[6] <= GPIO:uGPIO.HEX4
HEX3[0] <= GPIO:uGPIO.HEX3
HEX3[1] <= GPIO:uGPIO.HEX3
HEX3[2] <= GPIO:uGPIO.HEX3
HEX3[3] <= GPIO:uGPIO.HEX3
HEX3[4] <= GPIO:uGPIO.HEX3
HEX3[5] <= GPIO:uGPIO.HEX3
HEX3[6] <= GPIO:uGPIO.HEX3
HEX2[0] <= GPIO:uGPIO.HEX2
HEX2[1] <= GPIO:uGPIO.HEX2
HEX2[2] <= GPIO:uGPIO.HEX2
HEX2[3] <= GPIO:uGPIO.HEX2
HEX2[4] <= GPIO:uGPIO.HEX2
HEX2[5] <= GPIO:uGPIO.HEX2
HEX2[6] <= GPIO:uGPIO.HEX2
HEX1[0] <= GPIO:uGPIO.HEX1
HEX1[1] <= GPIO:uGPIO.HEX1
HEX1[2] <= GPIO:uGPIO.HEX1
HEX1[3] <= GPIO:uGPIO.HEX1
HEX1[4] <= GPIO:uGPIO.HEX1
HEX1[5] <= GPIO:uGPIO.HEX1
HEX1[6] <= GPIO:uGPIO.HEX1
HEX0[0] <= GPIO:uGPIO.HEX0
HEX0[1] <= GPIO:uGPIO.HEX0
HEX0[2] <= GPIO:uGPIO.HEX0
HEX0[3] <= GPIO:uGPIO.HEX0
HEX0[4] <= GPIO:uGPIO.HEX0
HEX0[5] <= GPIO:uGPIO.HEX0
HEX0[6] <= GPIO:uGPIO.HEX0
LEDR[0] <= GPIO:uGPIO.LEDR
LEDR[1] <= GPIO:uGPIO.LEDR
LEDR[2] <= GPIO:uGPIO.LEDR
LEDR[3] <= GPIO:uGPIO.LEDR
LEDR[4] <= GPIO:uGPIO.LEDR
LEDR[5] <= GPIO:uGPIO.LEDR
LEDR[6] <= GPIO:uGPIO.LEDR
LEDR[7] <= GPIO:uGPIO.LEDR
LEDR[8] <= GPIO:uGPIO.LEDR
LEDR[9] <= GPIO:uGPIO.LEDR
LEDR[10] <= GPIO:uGPIO.LEDR
LEDR[11] <= GPIO:uGPIO.LEDR
LEDR[12] <= GPIO:uGPIO.LEDR
LEDR[13] <= GPIO:uGPIO.LEDR
LEDR[14] <= GPIO:uGPIO.LEDR
LEDR[15] <= GPIO:uGPIO.LEDR
LEDR[16] <= GPIO:uGPIO.LEDR
LEDR[17] <= GPIO:uGPIO.LEDR
LEDG[0] <= GPIO:uGPIO.LEDG
LEDG[1] <= GPIO:uGPIO.LEDG
LEDG[2] <= GPIO:uGPIO.LEDG
LEDG[3] <= GPIO:uGPIO.LEDG
LEDG[4] <= GPIO:uGPIO.LEDG
LEDG[5] <= GPIO:uGPIO.LEDG
LEDG[6] <= GPIO:uGPIO.LEDG
LEDG[7] <= GPIO:uGPIO.LEDG
LEDG[8] <= GPIO:uGPIO.LEDG


|ARM_System|ALTPLL_clkgen:pll0
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ARM_System|armreduced:arm_cpu
clk => clk.IN4
reset => reset.IN2
pc[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
inst[0] => inst[0].IN1
inst[1] => inst[1].IN1
inst[2] => inst[2].IN1
inst[3] => inst[3].IN1
inst[4] => inst[4].IN1
inst[5] => inst[5].IN1
inst[6] => inst[6].IN1
inst[7] => inst[7].IN1
inst[8] => inst[8].IN1
inst[9] => inst[9].IN1
inst[10] => inst[10].IN1
inst[11] => inst[11].IN1
inst[12] => inst[12].IN3
inst[13] => inst[13].IN3
inst[14] => inst[14].IN3
inst[15] => inst[15].IN3
inst[16] => inst[16].IN1
inst[17] => inst[17].IN1
inst[18] => inst[18].IN1
inst[19] => inst[19].IN1
inst[20] => inst[20].IN2
inst[21] => inst[21].IN2
inst[22] => inst[22].IN2
inst[23] => inst[23].IN2
inst[24] => inst[24].IN1
inst[25] => inst[25].IN1
inst[26] => inst[26].IN1
inst[27] => inst[27].IN1
inst[28] => inst[28].IN1
inst[29] => inst[29].IN1
inst[30] => inst[30].IN1
inst[31] => inst[31].IN1
nIRQ => ~NO_FANOUT~
be[0] <= <VCC>
be[1] <= <VCC>
be[2] <= <VCC>
be[3] <= <VCC>
memaddr[0] <= ALU:alu.ALUResult
memaddr[1] <= ALU:alu.ALUResult
memaddr[2] <= ALU:alu.ALUResult
memaddr[3] <= ALU:alu.ALUResult
memaddr[4] <= ALU:alu.ALUResult
memaddr[5] <= ALU:alu.ALUResult
memaddr[6] <= ALU:alu.ALUResult
memaddr[7] <= ALU:alu.ALUResult
memaddr[8] <= ALU:alu.ALUResult
memaddr[9] <= ALU:alu.ALUResult
memaddr[10] <= ALU:alu.ALUResult
memaddr[11] <= ALU:alu.ALUResult
memaddr[12] <= ALU:alu.ALUResult
memaddr[13] <= ALU:alu.ALUResult
memaddr[14] <= ALU:alu.ALUResult
memaddr[15] <= ALU:alu.ALUResult
memaddr[16] <= ALU:alu.ALUResult
memaddr[17] <= ALU:alu.ALUResult
memaddr[18] <= ALU:alu.ALUResult
memaddr[19] <= ALU:alu.ALUResult
memaddr[20] <= ALU:alu.ALUResult
memaddr[21] <= ALU:alu.ALUResult
memaddr[22] <= ALU:alu.ALUResult
memaddr[23] <= ALU:alu.ALUResult
memaddr[24] <= ALU:alu.ALUResult
memaddr[25] <= ALU:alu.ALUResult
memaddr[26] <= ALU:alu.ALUResult
memaddr[27] <= ALU:alu.ALUResult
memaddr[28] <= ALU:alu.ALUResult
memaddr[29] <= ALU:alu.ALUResult
memaddr[30] <= ALU:alu.ALUResult
memaddr[31] <= ALU:alu.ALUResult
memwrite <= ControlUnit:controlunit.MemWrite
memread <= <VCC>
writedata[0] <= RegisterFile:registerfile.RD2
writedata[1] <= RegisterFile:registerfile.RD2
writedata[2] <= RegisterFile:registerfile.RD2
writedata[3] <= RegisterFile:registerfile.RD2
writedata[4] <= RegisterFile:registerfile.RD2
writedata[5] <= RegisterFile:registerfile.RD2
writedata[6] <= RegisterFile:registerfile.RD2
writedata[7] <= RegisterFile:registerfile.RD2
writedata[8] <= RegisterFile:registerfile.RD2
writedata[9] <= RegisterFile:registerfile.RD2
writedata[10] <= RegisterFile:registerfile.RD2
writedata[11] <= RegisterFile:registerfile.RD2
writedata[12] <= RegisterFile:registerfile.RD2
writedata[13] <= RegisterFile:registerfile.RD2
writedata[14] <= RegisterFile:registerfile.RD2
writedata[15] <= RegisterFile:registerfile.RD2
writedata[16] <= RegisterFile:registerfile.RD2
writedata[17] <= RegisterFile:registerfile.RD2
writedata[18] <= RegisterFile:registerfile.RD2
writedata[19] <= RegisterFile:registerfile.RD2
writedata[20] <= RegisterFile:registerfile.RD2
writedata[21] <= RegisterFile:registerfile.RD2
writedata[22] <= RegisterFile:registerfile.RD2
writedata[23] <= RegisterFile:registerfile.RD2
writedata[24] <= RegisterFile:registerfile.RD2
writedata[25] <= RegisterFile:registerfile.RD2
writedata[26] <= RegisterFile:registerfile.RD2
writedata[27] <= RegisterFile:registerfile.RD2
writedata[28] <= RegisterFile:registerfile.RD2
writedata[29] <= RegisterFile:registerfile.RD2
writedata[30] <= RegisterFile:registerfile.RD2
writedata[31] <= RegisterFile:registerfile.RD2
readdata[0] => Result.DATAB
readdata[1] => Result.DATAB
readdata[2] => Result.DATAB
readdata[3] => Result.DATAB
readdata[4] => Result.DATAB
readdata[5] => Result.DATAB
readdata[6] => Result.DATAB
readdata[7] => Result.DATAB
readdata[8] => Result.DATAB
readdata[9] => Result.DATAB
readdata[10] => Result.DATAB
readdata[11] => Result.DATAB
readdata[12] => Result.DATAB
readdata[13] => Result.DATAB
readdata[14] => Result.DATAB
readdata[15] => Result.DATAB
readdata[16] => Result.DATAB
readdata[17] => Result.DATAB
readdata[18] => Result.DATAB
readdata[19] => Result.DATAB
readdata[20] => Result.DATAB
readdata[21] => Result.DATAB
readdata[22] => Result.DATAB
readdata[23] => Result.DATAB
readdata[24] => Result.DATAB
readdata[25] => Result.DATAB
readdata[26] => Result.DATAB
readdata[27] => Result.DATAB
readdata[28] => Result.DATAB
readdata[29] => Result.DATAB
readdata[30] => Result.DATAB
readdata[31] => Result.DATAB


|ARM_System|armreduced:arm_cpu|ControlUnit:controlunit
clk => ~NO_FANOUT~
reset => MemtoReg$latch.ACLR
reset => PCSrc$latch.ACLR
reset => RegSrc[1]$latch.ACLR
reset => MemWrite$latch.ACLR
reset => ALUControl[2]$latch.ACLR
reset => RegWrite[0]$latch.ACLR
reset => RegWrite[1]$latch.ACLR
reset => ImmSrc[0]$latch.ACLR
reset => ImmSrc[1]$latch.ACLR
reset => ALUSrc$latch.ACLR
reset => ALUControl[0]$latch.ACLR
reset => ALUControl[1]$latch.ACLR
reset => RegSrc[0]$latch.ACLR
Cond[0] => Decoder1.IN3
Cond[0] => Mux26.IN19
Cond[0] => Mux12.IN19
Cond[0] => Mux0.IN18
Cond[0] => Mux32.IN19
Cond[0] => Mux22.IN19
Cond[0] => Mux35.IN18
Cond[0] => Mux37.IN19
Cond[0] => Mux25.IN19
Cond[0] => Mux29.IN18
Cond[0] => Mux8.IN19
Cond[0] => Mux40.IN19
Cond[0] => Mux27.IN19
Cond[0] => Mux33.IN19
Cond[0] => Mux13.IN18
Cond[0] => Mux42.IN19
Cond[0] => Mux24.IN19
Cond[0] => Mux28.IN18
Cond[0] => Mux1.IN18
Cond[0] => Mux3.IN19
Cond[0] => Mux36.IN19
Cond[0] => Mux11.IN19
Cond[0] => Mux31.IN19
Cond[0] => Mux34.IN18
Cond[0] => Mux15.IN19
Cond[1] => Decoder1.IN2
Cond[1] => Mux26.IN18
Cond[1] => Mux12.IN18
Cond[1] => Mux0.IN17
Cond[1] => Mux32.IN18
Cond[1] => Mux22.IN18
Cond[1] => Mux35.IN17
Cond[1] => Mux37.IN18
Cond[1] => Mux25.IN18
Cond[1] => Mux29.IN17
Cond[1] => Mux8.IN18
Cond[1] => Mux40.IN18
Cond[1] => Mux27.IN18
Cond[1] => Mux33.IN18
Cond[1] => Mux13.IN17
Cond[1] => Mux42.IN18
Cond[1] => Mux24.IN18
Cond[1] => Mux28.IN17
Cond[1] => Mux1.IN17
Cond[1] => Mux3.IN18
Cond[1] => Mux36.IN18
Cond[1] => Mux11.IN18
Cond[1] => Mux31.IN18
Cond[1] => Mux34.IN17
Cond[1] => Mux15.IN18
Cond[2] => Decoder1.IN1
Cond[2] => Mux26.IN17
Cond[2] => Mux12.IN17
Cond[2] => Mux0.IN16
Cond[2] => Mux32.IN17
Cond[2] => Mux22.IN17
Cond[2] => Mux35.IN16
Cond[2] => Mux37.IN17
Cond[2] => Mux25.IN17
Cond[2] => Mux29.IN16
Cond[2] => Mux8.IN17
Cond[2] => Mux40.IN17
Cond[2] => Mux27.IN17
Cond[2] => Mux33.IN17
Cond[2] => Mux13.IN16
Cond[2] => Mux42.IN17
Cond[2] => Mux24.IN17
Cond[2] => Mux28.IN16
Cond[2] => Mux1.IN16
Cond[2] => Mux3.IN17
Cond[2] => Mux36.IN17
Cond[2] => Mux11.IN17
Cond[2] => Mux31.IN17
Cond[2] => Mux34.IN16
Cond[2] => Mux15.IN17
Cond[3] => Decoder1.IN0
Cond[3] => Mux26.IN16
Cond[3] => Mux12.IN16
Cond[3] => Mux0.IN15
Cond[3] => Mux32.IN16
Cond[3] => Mux22.IN16
Cond[3] => Mux35.IN15
Cond[3] => Mux37.IN16
Cond[3] => Mux25.IN16
Cond[3] => Mux29.IN15
Cond[3] => Mux8.IN16
Cond[3] => Mux40.IN16
Cond[3] => Mux27.IN16
Cond[3] => Mux33.IN16
Cond[3] => Mux13.IN15
Cond[3] => Mux42.IN16
Cond[3] => Mux24.IN16
Cond[3] => Mux28.IN15
Cond[3] => Mux1.IN15
Cond[3] => Mux3.IN16
Cond[3] => Mux36.IN16
Cond[3] => Mux11.IN16
Cond[3] => Mux31.IN16
Cond[3] => Mux34.IN15
Cond[3] => Mux15.IN16
Op[0] => Decoder2.IN1
Op[0] => Mux16.IN5
Op[0] => Mux9.IN5
Op[0] => Mux38.IN5
Op[0] => Mux10.IN5
Op[0] => Mux20.IN5
Op[0] => Mux39.IN5
Op[0] => Mux19.IN5
Op[0] => Mux41.IN5
Op[0] => Mux14.IN5
Op[0] => Mux6.IN5
Op[0] => Mux23.IN5
Op[0] => Mux2.IN5
Op[0] => Mux17.IN5
Op[0] => Mux4.IN5
Op[0] => Mux21.IN5
Op[0] => Mux43.IN5
Op[0] => Mux18.IN5
Op[0] => Mux44.IN5
Op[0] => Mux7.IN5
Op[0] => Mux45.IN5
Op[0] => Mux30.IN5
Op[0] => Mux5.IN5
Op[1] => Decoder2.IN0
Op[1] => Mux16.IN4
Op[1] => Mux9.IN4
Op[1] => Mux38.IN4
Op[1] => Mux10.IN4
Op[1] => Mux20.IN4
Op[1] => Mux39.IN4
Op[1] => Mux19.IN4
Op[1] => Mux41.IN4
Op[1] => Mux14.IN4
Op[1] => Mux6.IN4
Op[1] => Mux23.IN4
Op[1] => Mux2.IN4
Op[1] => Mux17.IN4
Op[1] => Mux4.IN4
Op[1] => Mux21.IN4
Op[1] => Mux43.IN4
Op[1] => Mux18.IN4
Op[1] => Mux44.IN4
Op[1] => Mux7.IN4
Op[1] => Mux45.IN4
Op[1] => Mux30.IN4
Op[1] => Mux5.IN4
Funct[0] => Decoder0.IN5
Funct[0] => ALUControl[2]$latch.DATAIN
Funct[1] => Decoder0.IN4
Funct[2] => Decoder0.IN3
Funct[3] => Decoder0.IN2
Funct[4] => Decoder0.IN1
Funct[4] => Equal0.IN3
Funct[4] => Equal1.IN3
Funct[5] => Decoder0.IN0
Funct[5] => Equal0.IN2
Funct[5] => Equal1.IN2
Rd[0] => ~NO_FANOUT~
Rd[1] => ~NO_FANOUT~
Rd[2] => ~NO_FANOUT~
Rd[3] => ~NO_FANOUT~
ALUFlags => Mux29.IN19
ALUFlags => Mux13.IN19
ALUFlags => Mux28.IN19
ALUFlags => Mux34.IN19
ALUFlags => Mux1.IN19
ALUFlags => Mux35.IN19
ALUFlags => Mux0.IN19
ALUFlags => Mux34.IN14
ALUFlags => Mux1.IN1
ALUFlags => Selector30.IN2
ALUFlags => Mux29.IN14
ALUFlags => Selector34.IN2
ALUFlags => Mux13.IN14
ALUFlags => Mux28.IN14
ALUFlags => Mux35.IN1
ALUFlags => Mux0.IN1
RegSrc[0] <= RegSrc[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RegSrc[1] <= RegSrc[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RegWrite[0] <= RegWrite[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RegWrite[1] <= RegWrite[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= ImmSrc[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= ImmSrc[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= ALUControl[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ALUControl[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= ALUControl[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg$latch.DB_MAX_OUTPUT_PORT_TYPE
PCSrc <= PCSrc$latch.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|RegisterFile:registerfile
clk => RD2[0]~reg0.CLK
clk => RD2[1]~reg0.CLK
clk => RD2[2]~reg0.CLK
clk => RD2[3]~reg0.CLK
clk => RD2[4]~reg0.CLK
clk => RD2[5]~reg0.CLK
clk => RD2[6]~reg0.CLK
clk => RD2[7]~reg0.CLK
clk => RD2[8]~reg0.CLK
clk => RD2[9]~reg0.CLK
clk => RD2[10]~reg0.CLK
clk => RD2[11]~reg0.CLK
clk => RD2[12]~reg0.CLK
clk => RD2[13]~reg0.CLK
clk => RD2[14]~reg0.CLK
clk => RD2[15]~reg0.CLK
clk => RD2[16]~reg0.CLK
clk => RD2[17]~reg0.CLK
clk => RD2[18]~reg0.CLK
clk => RD2[19]~reg0.CLK
clk => RD2[20]~reg0.CLK
clk => RD2[21]~reg0.CLK
clk => RD2[22]~reg0.CLK
clk => RD2[23]~reg0.CLK
clk => RD2[24]~reg0.CLK
clk => RD2[25]~reg0.CLK
clk => RD2[26]~reg0.CLK
clk => RD2[27]~reg0.CLK
clk => RD2[28]~reg0.CLK
clk => RD2[29]~reg0.CLK
clk => RD2[30]~reg0.CLK
clk => RD2[31]~reg0.CLK
clk => RD1[0]~reg0.CLK
clk => RD1[1]~reg0.CLK
clk => RD1[2]~reg0.CLK
clk => RD1[3]~reg0.CLK
clk => RD1[4]~reg0.CLK
clk => RD1[5]~reg0.CLK
clk => RD1[6]~reg0.CLK
clk => RD1[7]~reg0.CLK
clk => RD1[8]~reg0.CLK
clk => RD1[9]~reg0.CLK
clk => RD1[10]~reg0.CLK
clk => RD1[11]~reg0.CLK
clk => RD1[12]~reg0.CLK
clk => RD1[13]~reg0.CLK
clk => RD1[14]~reg0.CLK
clk => RD1[15]~reg0.CLK
clk => RD1[16]~reg0.CLK
clk => RD1[17]~reg0.CLK
clk => RD1[18]~reg0.CLK
clk => RD1[19]~reg0.CLK
clk => RD1[20]~reg0.CLK
clk => RD1[21]~reg0.CLK
clk => RD1[22]~reg0.CLK
clk => RD1[23]~reg0.CLK
clk => RD1[24]~reg0.CLK
clk => RD1[25]~reg0.CLK
clk => RD1[26]~reg0.CLK
clk => RD1[27]~reg0.CLK
clk => RD1[28]~reg0.CLK
clk => RD1[29]~reg0.CLK
clk => RD1[30]~reg0.CLK
clk => RD1[31]~reg0.CLK
clk => Rf[0][0].CLK
clk => Rf[0][1].CLK
clk => Rf[0][2].CLK
clk => Rf[0][3].CLK
clk => Rf[0][4].CLK
clk => Rf[0][5].CLK
clk => Rf[0][6].CLK
clk => Rf[0][7].CLK
clk => Rf[0][8].CLK
clk => Rf[0][9].CLK
clk => Rf[0][10].CLK
clk => Rf[0][11].CLK
clk => Rf[0][12].CLK
clk => Rf[0][13].CLK
clk => Rf[0][14].CLK
clk => Rf[0][15].CLK
clk => Rf[0][16].CLK
clk => Rf[0][17].CLK
clk => Rf[0][18].CLK
clk => Rf[0][19].CLK
clk => Rf[0][20].CLK
clk => Rf[0][21].CLK
clk => Rf[0][22].CLK
clk => Rf[0][23].CLK
clk => Rf[0][24].CLK
clk => Rf[0][25].CLK
clk => Rf[0][26].CLK
clk => Rf[0][27].CLK
clk => Rf[0][28].CLK
clk => Rf[0][29].CLK
clk => Rf[0][30].CLK
clk => Rf[0][31].CLK
clk => Rf[1][0].CLK
clk => Rf[1][1].CLK
clk => Rf[1][2].CLK
clk => Rf[1][3].CLK
clk => Rf[1][4].CLK
clk => Rf[1][5].CLK
clk => Rf[1][6].CLK
clk => Rf[1][7].CLK
clk => Rf[1][8].CLK
clk => Rf[1][9].CLK
clk => Rf[1][10].CLK
clk => Rf[1][11].CLK
clk => Rf[1][12].CLK
clk => Rf[1][13].CLK
clk => Rf[1][14].CLK
clk => Rf[1][15].CLK
clk => Rf[1][16].CLK
clk => Rf[1][17].CLK
clk => Rf[1][18].CLK
clk => Rf[1][19].CLK
clk => Rf[1][20].CLK
clk => Rf[1][21].CLK
clk => Rf[1][22].CLK
clk => Rf[1][23].CLK
clk => Rf[1][24].CLK
clk => Rf[1][25].CLK
clk => Rf[1][26].CLK
clk => Rf[1][27].CLK
clk => Rf[1][28].CLK
clk => Rf[1][29].CLK
clk => Rf[1][30].CLK
clk => Rf[1][31].CLK
clk => Rf[2][0].CLK
clk => Rf[2][1].CLK
clk => Rf[2][2].CLK
clk => Rf[2][3].CLK
clk => Rf[2][4].CLK
clk => Rf[2][5].CLK
clk => Rf[2][6].CLK
clk => Rf[2][7].CLK
clk => Rf[2][8].CLK
clk => Rf[2][9].CLK
clk => Rf[2][10].CLK
clk => Rf[2][11].CLK
clk => Rf[2][12].CLK
clk => Rf[2][13].CLK
clk => Rf[2][14].CLK
clk => Rf[2][15].CLK
clk => Rf[2][16].CLK
clk => Rf[2][17].CLK
clk => Rf[2][18].CLK
clk => Rf[2][19].CLK
clk => Rf[2][20].CLK
clk => Rf[2][21].CLK
clk => Rf[2][22].CLK
clk => Rf[2][23].CLK
clk => Rf[2][24].CLK
clk => Rf[2][25].CLK
clk => Rf[2][26].CLK
clk => Rf[2][27].CLK
clk => Rf[2][28].CLK
clk => Rf[2][29].CLK
clk => Rf[2][30].CLK
clk => Rf[2][31].CLK
clk => Rf[3][0].CLK
clk => Rf[3][1].CLK
clk => Rf[3][2].CLK
clk => Rf[3][3].CLK
clk => Rf[3][4].CLK
clk => Rf[3][5].CLK
clk => Rf[3][6].CLK
clk => Rf[3][7].CLK
clk => Rf[3][8].CLK
clk => Rf[3][9].CLK
clk => Rf[3][10].CLK
clk => Rf[3][11].CLK
clk => Rf[3][12].CLK
clk => Rf[3][13].CLK
clk => Rf[3][14].CLK
clk => Rf[3][15].CLK
clk => Rf[3][16].CLK
clk => Rf[3][17].CLK
clk => Rf[3][18].CLK
clk => Rf[3][19].CLK
clk => Rf[3][20].CLK
clk => Rf[3][21].CLK
clk => Rf[3][22].CLK
clk => Rf[3][23].CLK
clk => Rf[3][24].CLK
clk => Rf[3][25].CLK
clk => Rf[3][26].CLK
clk => Rf[3][27].CLK
clk => Rf[3][28].CLK
clk => Rf[3][29].CLK
clk => Rf[3][30].CLK
clk => Rf[3][31].CLK
clk => Rf[4][0].CLK
clk => Rf[4][1].CLK
clk => Rf[4][2].CLK
clk => Rf[4][3].CLK
clk => Rf[4][4].CLK
clk => Rf[4][5].CLK
clk => Rf[4][6].CLK
clk => Rf[4][7].CLK
clk => Rf[4][8].CLK
clk => Rf[4][9].CLK
clk => Rf[4][10].CLK
clk => Rf[4][11].CLK
clk => Rf[4][12].CLK
clk => Rf[4][13].CLK
clk => Rf[4][14].CLK
clk => Rf[4][15].CLK
clk => Rf[4][16].CLK
clk => Rf[4][17].CLK
clk => Rf[4][18].CLK
clk => Rf[4][19].CLK
clk => Rf[4][20].CLK
clk => Rf[4][21].CLK
clk => Rf[4][22].CLK
clk => Rf[4][23].CLK
clk => Rf[4][24].CLK
clk => Rf[4][25].CLK
clk => Rf[4][26].CLK
clk => Rf[4][27].CLK
clk => Rf[4][28].CLK
clk => Rf[4][29].CLK
clk => Rf[4][30].CLK
clk => Rf[4][31].CLK
clk => Rf[5][0].CLK
clk => Rf[5][1].CLK
clk => Rf[5][2].CLK
clk => Rf[5][3].CLK
clk => Rf[5][4].CLK
clk => Rf[5][5].CLK
clk => Rf[5][6].CLK
clk => Rf[5][7].CLK
clk => Rf[5][8].CLK
clk => Rf[5][9].CLK
clk => Rf[5][10].CLK
clk => Rf[5][11].CLK
clk => Rf[5][12].CLK
clk => Rf[5][13].CLK
clk => Rf[5][14].CLK
clk => Rf[5][15].CLK
clk => Rf[5][16].CLK
clk => Rf[5][17].CLK
clk => Rf[5][18].CLK
clk => Rf[5][19].CLK
clk => Rf[5][20].CLK
clk => Rf[5][21].CLK
clk => Rf[5][22].CLK
clk => Rf[5][23].CLK
clk => Rf[5][24].CLK
clk => Rf[5][25].CLK
clk => Rf[5][26].CLK
clk => Rf[5][27].CLK
clk => Rf[5][28].CLK
clk => Rf[5][29].CLK
clk => Rf[5][30].CLK
clk => Rf[5][31].CLK
clk => Rf[6][0].CLK
clk => Rf[6][1].CLK
clk => Rf[6][2].CLK
clk => Rf[6][3].CLK
clk => Rf[6][4].CLK
clk => Rf[6][5].CLK
clk => Rf[6][6].CLK
clk => Rf[6][7].CLK
clk => Rf[6][8].CLK
clk => Rf[6][9].CLK
clk => Rf[6][10].CLK
clk => Rf[6][11].CLK
clk => Rf[6][12].CLK
clk => Rf[6][13].CLK
clk => Rf[6][14].CLK
clk => Rf[6][15].CLK
clk => Rf[6][16].CLK
clk => Rf[6][17].CLK
clk => Rf[6][18].CLK
clk => Rf[6][19].CLK
clk => Rf[6][20].CLK
clk => Rf[6][21].CLK
clk => Rf[6][22].CLK
clk => Rf[6][23].CLK
clk => Rf[6][24].CLK
clk => Rf[6][25].CLK
clk => Rf[6][26].CLK
clk => Rf[6][27].CLK
clk => Rf[6][28].CLK
clk => Rf[6][29].CLK
clk => Rf[6][30].CLK
clk => Rf[6][31].CLK
clk => Rf[7][0].CLK
clk => Rf[7][1].CLK
clk => Rf[7][2].CLK
clk => Rf[7][3].CLK
clk => Rf[7][4].CLK
clk => Rf[7][5].CLK
clk => Rf[7][6].CLK
clk => Rf[7][7].CLK
clk => Rf[7][8].CLK
clk => Rf[7][9].CLK
clk => Rf[7][10].CLK
clk => Rf[7][11].CLK
clk => Rf[7][12].CLK
clk => Rf[7][13].CLK
clk => Rf[7][14].CLK
clk => Rf[7][15].CLK
clk => Rf[7][16].CLK
clk => Rf[7][17].CLK
clk => Rf[7][18].CLK
clk => Rf[7][19].CLK
clk => Rf[7][20].CLK
clk => Rf[7][21].CLK
clk => Rf[7][22].CLK
clk => Rf[7][23].CLK
clk => Rf[7][24].CLK
clk => Rf[7][25].CLK
clk => Rf[7][26].CLK
clk => Rf[7][27].CLK
clk => Rf[7][28].CLK
clk => Rf[7][29].CLK
clk => Rf[7][30].CLK
clk => Rf[7][31].CLK
clk => Rf[8][0].CLK
clk => Rf[8][1].CLK
clk => Rf[8][2].CLK
clk => Rf[8][3].CLK
clk => Rf[8][4].CLK
clk => Rf[8][5].CLK
clk => Rf[8][6].CLK
clk => Rf[8][7].CLK
clk => Rf[8][8].CLK
clk => Rf[8][9].CLK
clk => Rf[8][10].CLK
clk => Rf[8][11].CLK
clk => Rf[8][12].CLK
clk => Rf[8][13].CLK
clk => Rf[8][14].CLK
clk => Rf[8][15].CLK
clk => Rf[8][16].CLK
clk => Rf[8][17].CLK
clk => Rf[8][18].CLK
clk => Rf[8][19].CLK
clk => Rf[8][20].CLK
clk => Rf[8][21].CLK
clk => Rf[8][22].CLK
clk => Rf[8][23].CLK
clk => Rf[8][24].CLK
clk => Rf[8][25].CLK
clk => Rf[8][26].CLK
clk => Rf[8][27].CLK
clk => Rf[8][28].CLK
clk => Rf[8][29].CLK
clk => Rf[8][30].CLK
clk => Rf[8][31].CLK
clk => Rf[9][0].CLK
clk => Rf[9][1].CLK
clk => Rf[9][2].CLK
clk => Rf[9][3].CLK
clk => Rf[9][4].CLK
clk => Rf[9][5].CLK
clk => Rf[9][6].CLK
clk => Rf[9][7].CLK
clk => Rf[9][8].CLK
clk => Rf[9][9].CLK
clk => Rf[9][10].CLK
clk => Rf[9][11].CLK
clk => Rf[9][12].CLK
clk => Rf[9][13].CLK
clk => Rf[9][14].CLK
clk => Rf[9][15].CLK
clk => Rf[9][16].CLK
clk => Rf[9][17].CLK
clk => Rf[9][18].CLK
clk => Rf[9][19].CLK
clk => Rf[9][20].CLK
clk => Rf[9][21].CLK
clk => Rf[9][22].CLK
clk => Rf[9][23].CLK
clk => Rf[9][24].CLK
clk => Rf[9][25].CLK
clk => Rf[9][26].CLK
clk => Rf[9][27].CLK
clk => Rf[9][28].CLK
clk => Rf[9][29].CLK
clk => Rf[9][30].CLK
clk => Rf[9][31].CLK
clk => Rf[10][0].CLK
clk => Rf[10][1].CLK
clk => Rf[10][2].CLK
clk => Rf[10][3].CLK
clk => Rf[10][4].CLK
clk => Rf[10][5].CLK
clk => Rf[10][6].CLK
clk => Rf[10][7].CLK
clk => Rf[10][8].CLK
clk => Rf[10][9].CLK
clk => Rf[10][10].CLK
clk => Rf[10][11].CLK
clk => Rf[10][12].CLK
clk => Rf[10][13].CLK
clk => Rf[10][14].CLK
clk => Rf[10][15].CLK
clk => Rf[10][16].CLK
clk => Rf[10][17].CLK
clk => Rf[10][18].CLK
clk => Rf[10][19].CLK
clk => Rf[10][20].CLK
clk => Rf[10][21].CLK
clk => Rf[10][22].CLK
clk => Rf[10][23].CLK
clk => Rf[10][24].CLK
clk => Rf[10][25].CLK
clk => Rf[10][26].CLK
clk => Rf[10][27].CLK
clk => Rf[10][28].CLK
clk => Rf[10][29].CLK
clk => Rf[10][30].CLK
clk => Rf[10][31].CLK
clk => Rf[11][0].CLK
clk => Rf[11][1].CLK
clk => Rf[11][2].CLK
clk => Rf[11][3].CLK
clk => Rf[11][4].CLK
clk => Rf[11][5].CLK
clk => Rf[11][6].CLK
clk => Rf[11][7].CLK
clk => Rf[11][8].CLK
clk => Rf[11][9].CLK
clk => Rf[11][10].CLK
clk => Rf[11][11].CLK
clk => Rf[11][12].CLK
clk => Rf[11][13].CLK
clk => Rf[11][14].CLK
clk => Rf[11][15].CLK
clk => Rf[11][16].CLK
clk => Rf[11][17].CLK
clk => Rf[11][18].CLK
clk => Rf[11][19].CLK
clk => Rf[11][20].CLK
clk => Rf[11][21].CLK
clk => Rf[11][22].CLK
clk => Rf[11][23].CLK
clk => Rf[11][24].CLK
clk => Rf[11][25].CLK
clk => Rf[11][26].CLK
clk => Rf[11][27].CLK
clk => Rf[11][28].CLK
clk => Rf[11][29].CLK
clk => Rf[11][30].CLK
clk => Rf[11][31].CLK
clk => Rf[12][0].CLK
clk => Rf[12][1].CLK
clk => Rf[12][2].CLK
clk => Rf[12][3].CLK
clk => Rf[12][4].CLK
clk => Rf[12][5].CLK
clk => Rf[12][6].CLK
clk => Rf[12][7].CLK
clk => Rf[12][8].CLK
clk => Rf[12][9].CLK
clk => Rf[12][10].CLK
clk => Rf[12][11].CLK
clk => Rf[12][12].CLK
clk => Rf[12][13].CLK
clk => Rf[12][14].CLK
clk => Rf[12][15].CLK
clk => Rf[12][16].CLK
clk => Rf[12][17].CLK
clk => Rf[12][18].CLK
clk => Rf[12][19].CLK
clk => Rf[12][20].CLK
clk => Rf[12][21].CLK
clk => Rf[12][22].CLK
clk => Rf[12][23].CLK
clk => Rf[12][24].CLK
clk => Rf[12][25].CLK
clk => Rf[12][26].CLK
clk => Rf[12][27].CLK
clk => Rf[12][28].CLK
clk => Rf[12][29].CLK
clk => Rf[12][30].CLK
clk => Rf[12][31].CLK
clk => Rf[13][0].CLK
clk => Rf[13][1].CLK
clk => Rf[13][2].CLK
clk => Rf[13][3].CLK
clk => Rf[13][4].CLK
clk => Rf[13][5].CLK
clk => Rf[13][6].CLK
clk => Rf[13][7].CLK
clk => Rf[13][8].CLK
clk => Rf[13][9].CLK
clk => Rf[13][10].CLK
clk => Rf[13][11].CLK
clk => Rf[13][12].CLK
clk => Rf[13][13].CLK
clk => Rf[13][14].CLK
clk => Rf[13][15].CLK
clk => Rf[13][16].CLK
clk => Rf[13][17].CLK
clk => Rf[13][18].CLK
clk => Rf[13][19].CLK
clk => Rf[13][20].CLK
clk => Rf[13][21].CLK
clk => Rf[13][22].CLK
clk => Rf[13][23].CLK
clk => Rf[13][24].CLK
clk => Rf[13][25].CLK
clk => Rf[13][26].CLK
clk => Rf[13][27].CLK
clk => Rf[13][28].CLK
clk => Rf[13][29].CLK
clk => Rf[13][30].CLK
clk => Rf[13][31].CLK
clk => Rf[14][0].CLK
clk => Rf[14][1].CLK
clk => Rf[14][2].CLK
clk => Rf[14][3].CLK
clk => Rf[14][4].CLK
clk => Rf[14][5].CLK
clk => Rf[14][6].CLK
clk => Rf[14][7].CLK
clk => Rf[14][8].CLK
clk => Rf[14][9].CLK
clk => Rf[14][10].CLK
clk => Rf[14][11].CLK
clk => Rf[14][12].CLK
clk => Rf[14][13].CLK
clk => Rf[14][14].CLK
clk => Rf[14][15].CLK
clk => Rf[14][16].CLK
clk => Rf[14][17].CLK
clk => Rf[14][18].CLK
clk => Rf[14][19].CLK
clk => Rf[14][20].CLK
clk => Rf[14][21].CLK
clk => Rf[14][22].CLK
clk => Rf[14][23].CLK
clk => Rf[14][24].CLK
clk => Rf[14][25].CLK
clk => Rf[14][26].CLK
clk => Rf[14][27].CLK
clk => Rf[14][28].CLK
clk => Rf[14][29].CLK
clk => Rf[14][30].CLK
clk => Rf[14][31].CLK
clk => Rf[15][0].CLK
clk => Rf[15][1].CLK
clk => Rf[15][2].CLK
clk => Rf[15][3].CLK
clk => Rf[15][4].CLK
clk => Rf[15][5].CLK
clk => Rf[15][6].CLK
clk => Rf[15][7].CLK
clk => Rf[15][8].CLK
clk => Rf[15][9].CLK
clk => Rf[15][10].CLK
clk => Rf[15][11].CLK
clk => Rf[15][12].CLK
clk => Rf[15][13].CLK
clk => Rf[15][14].CLK
clk => Rf[15][15].CLK
clk => Rf[15][16].CLK
clk => Rf[15][17].CLK
clk => Rf[15][18].CLK
clk => Rf[15][19].CLK
clk => Rf[15][20].CLK
clk => Rf[15][21].CLK
clk => Rf[15][22].CLK
clk => Rf[15][23].CLK
clk => Rf[15][24].CLK
clk => Rf[15][25].CLK
clk => Rf[15][26].CLK
clk => Rf[15][27].CLK
clk => Rf[15][28].CLK
clk => Rf[15][29].CLK
clk => Rf[15][30].CLK
clk => Rf[15][31].CLK
reset => Rf[0][0].ACLR
reset => Rf[0][1].ACLR
reset => Rf[0][2].ACLR
reset => Rf[0][3].ACLR
reset => Rf[0][4].ACLR
reset => Rf[0][5].ACLR
reset => Rf[0][6].ACLR
reset => Rf[0][7].ACLR
reset => Rf[0][8].ACLR
reset => Rf[0][9].ACLR
reset => Rf[0][10].ACLR
reset => Rf[0][11].ACLR
reset => Rf[0][12].ACLR
reset => Rf[0][13].ACLR
reset => Rf[0][14].ACLR
reset => Rf[0][15].ACLR
reset => Rf[0][16].ACLR
reset => Rf[0][17].ACLR
reset => Rf[0][18].ACLR
reset => Rf[0][19].ACLR
reset => Rf[0][20].ACLR
reset => Rf[0][21].ACLR
reset => Rf[0][22].ACLR
reset => Rf[0][23].ACLR
reset => Rf[0][24].ACLR
reset => Rf[0][25].ACLR
reset => Rf[0][26].ACLR
reset => Rf[0][27].ACLR
reset => Rf[0][28].ACLR
reset => Rf[0][29].ACLR
reset => Rf[0][30].ACLR
reset => Rf[0][31].ACLR
reset => Rf[1][0].ACLR
reset => Rf[1][1].ACLR
reset => Rf[1][2].ACLR
reset => Rf[1][3].ACLR
reset => Rf[1][4].ACLR
reset => Rf[1][5].ACLR
reset => Rf[1][6].ACLR
reset => Rf[1][7].ACLR
reset => Rf[1][8].ACLR
reset => Rf[1][9].ACLR
reset => Rf[1][10].ACLR
reset => Rf[1][11].ACLR
reset => Rf[1][12].ACLR
reset => Rf[1][13].ACLR
reset => Rf[1][14].ACLR
reset => Rf[1][15].ACLR
reset => Rf[1][16].ACLR
reset => Rf[1][17].ACLR
reset => Rf[1][18].ACLR
reset => Rf[1][19].ACLR
reset => Rf[1][20].ACLR
reset => Rf[1][21].ACLR
reset => Rf[1][22].ACLR
reset => Rf[1][23].ACLR
reset => Rf[1][24].ACLR
reset => Rf[1][25].ACLR
reset => Rf[1][26].ACLR
reset => Rf[1][27].ACLR
reset => Rf[1][28].ACLR
reset => Rf[1][29].ACLR
reset => Rf[1][30].ACLR
reset => Rf[1][31].ACLR
reset => Rf[2][0].ACLR
reset => Rf[2][1].ACLR
reset => Rf[2][2].ACLR
reset => Rf[2][3].ACLR
reset => Rf[2][4].ACLR
reset => Rf[2][5].ACLR
reset => Rf[2][6].ACLR
reset => Rf[2][7].ACLR
reset => Rf[2][8].ACLR
reset => Rf[2][9].ACLR
reset => Rf[2][10].ACLR
reset => Rf[2][11].ACLR
reset => Rf[2][12].ACLR
reset => Rf[2][13].ACLR
reset => Rf[2][14].ACLR
reset => Rf[2][15].ACLR
reset => Rf[2][16].ACLR
reset => Rf[2][17].ACLR
reset => Rf[2][18].ACLR
reset => Rf[2][19].ACLR
reset => Rf[2][20].ACLR
reset => Rf[2][21].ACLR
reset => Rf[2][22].ACLR
reset => Rf[2][23].ACLR
reset => Rf[2][24].ACLR
reset => Rf[2][25].ACLR
reset => Rf[2][26].ACLR
reset => Rf[2][27].ACLR
reset => Rf[2][28].ACLR
reset => Rf[2][29].ACLR
reset => Rf[2][30].ACLR
reset => Rf[2][31].ACLR
reset => Rf[3][0].ACLR
reset => Rf[3][1].ACLR
reset => Rf[3][2].ACLR
reset => Rf[3][3].ACLR
reset => Rf[3][4].ACLR
reset => Rf[3][5].ACLR
reset => Rf[3][6].ACLR
reset => Rf[3][7].ACLR
reset => Rf[3][8].ACLR
reset => Rf[3][9].ACLR
reset => Rf[3][10].ACLR
reset => Rf[3][11].ACLR
reset => Rf[3][12].ACLR
reset => Rf[3][13].ACLR
reset => Rf[3][14].ACLR
reset => Rf[3][15].ACLR
reset => Rf[3][16].ACLR
reset => Rf[3][17].ACLR
reset => Rf[3][18].ACLR
reset => Rf[3][19].ACLR
reset => Rf[3][20].ACLR
reset => Rf[3][21].ACLR
reset => Rf[3][22].ACLR
reset => Rf[3][23].ACLR
reset => Rf[3][24].ACLR
reset => Rf[3][25].ACLR
reset => Rf[3][26].ACLR
reset => Rf[3][27].ACLR
reset => Rf[3][28].ACLR
reset => Rf[3][29].ACLR
reset => Rf[3][30].ACLR
reset => Rf[3][31].ACLR
reset => Rf[4][0].ACLR
reset => Rf[4][1].ACLR
reset => Rf[4][2].ACLR
reset => Rf[4][3].ACLR
reset => Rf[4][4].ACLR
reset => Rf[4][5].ACLR
reset => Rf[4][6].ACLR
reset => Rf[4][7].ACLR
reset => Rf[4][8].ACLR
reset => Rf[4][9].ACLR
reset => Rf[4][10].ACLR
reset => Rf[4][11].ACLR
reset => Rf[4][12].ACLR
reset => Rf[4][13].ACLR
reset => Rf[4][14].ACLR
reset => Rf[4][15].ACLR
reset => Rf[4][16].ACLR
reset => Rf[4][17].ACLR
reset => Rf[4][18].ACLR
reset => Rf[4][19].ACLR
reset => Rf[4][20].ACLR
reset => Rf[4][21].ACLR
reset => Rf[4][22].ACLR
reset => Rf[4][23].ACLR
reset => Rf[4][24].ACLR
reset => Rf[4][25].ACLR
reset => Rf[4][26].ACLR
reset => Rf[4][27].ACLR
reset => Rf[4][28].ACLR
reset => Rf[4][29].ACLR
reset => Rf[4][30].ACLR
reset => Rf[4][31].ACLR
reset => Rf[5][0].ACLR
reset => Rf[5][1].ACLR
reset => Rf[5][2].ACLR
reset => Rf[5][3].ACLR
reset => Rf[5][4].ACLR
reset => Rf[5][5].ACLR
reset => Rf[5][6].ACLR
reset => Rf[5][7].ACLR
reset => Rf[5][8].ACLR
reset => Rf[5][9].ACLR
reset => Rf[5][10].ACLR
reset => Rf[5][11].ACLR
reset => Rf[5][12].ACLR
reset => Rf[5][13].ACLR
reset => Rf[5][14].ACLR
reset => Rf[5][15].ACLR
reset => Rf[5][16].ACLR
reset => Rf[5][17].ACLR
reset => Rf[5][18].ACLR
reset => Rf[5][19].ACLR
reset => Rf[5][20].ACLR
reset => Rf[5][21].ACLR
reset => Rf[5][22].ACLR
reset => Rf[5][23].ACLR
reset => Rf[5][24].ACLR
reset => Rf[5][25].ACLR
reset => Rf[5][26].ACLR
reset => Rf[5][27].ACLR
reset => Rf[5][28].ACLR
reset => Rf[5][29].ACLR
reset => Rf[5][30].ACLR
reset => Rf[5][31].ACLR
reset => Rf[6][0].ACLR
reset => Rf[6][1].ACLR
reset => Rf[6][2].ACLR
reset => Rf[6][3].ACLR
reset => Rf[6][4].ACLR
reset => Rf[6][5].ACLR
reset => Rf[6][6].ACLR
reset => Rf[6][7].ACLR
reset => Rf[6][8].ACLR
reset => Rf[6][9].ACLR
reset => Rf[6][10].ACLR
reset => Rf[6][11].ACLR
reset => Rf[6][12].ACLR
reset => Rf[6][13].ACLR
reset => Rf[6][14].ACLR
reset => Rf[6][15].ACLR
reset => Rf[6][16].ACLR
reset => Rf[6][17].ACLR
reset => Rf[6][18].ACLR
reset => Rf[6][19].ACLR
reset => Rf[6][20].ACLR
reset => Rf[6][21].ACLR
reset => Rf[6][22].ACLR
reset => Rf[6][23].ACLR
reset => Rf[6][24].ACLR
reset => Rf[6][25].ACLR
reset => Rf[6][26].ACLR
reset => Rf[6][27].ACLR
reset => Rf[6][28].ACLR
reset => Rf[6][29].ACLR
reset => Rf[6][30].ACLR
reset => Rf[6][31].ACLR
reset => Rf[7][0].ACLR
reset => Rf[7][1].ACLR
reset => Rf[7][2].ACLR
reset => Rf[7][3].ACLR
reset => Rf[7][4].ACLR
reset => Rf[7][5].ACLR
reset => Rf[7][6].ACLR
reset => Rf[7][7].ACLR
reset => Rf[7][8].ACLR
reset => Rf[7][9].ACLR
reset => Rf[7][10].ACLR
reset => Rf[7][11].ACLR
reset => Rf[7][12].ACLR
reset => Rf[7][13].ACLR
reset => Rf[7][14].ACLR
reset => Rf[7][15].ACLR
reset => Rf[7][16].ACLR
reset => Rf[7][17].ACLR
reset => Rf[7][18].ACLR
reset => Rf[7][19].ACLR
reset => Rf[7][20].ACLR
reset => Rf[7][21].ACLR
reset => Rf[7][22].ACLR
reset => Rf[7][23].ACLR
reset => Rf[7][24].ACLR
reset => Rf[7][25].ACLR
reset => Rf[7][26].ACLR
reset => Rf[7][27].ACLR
reset => Rf[7][28].ACLR
reset => Rf[7][29].ACLR
reset => Rf[7][30].ACLR
reset => Rf[7][31].ACLR
reset => Rf[8][0].ACLR
reset => Rf[8][1].ACLR
reset => Rf[8][2].ACLR
reset => Rf[8][3].ACLR
reset => Rf[8][4].ACLR
reset => Rf[8][5].ACLR
reset => Rf[8][6].ACLR
reset => Rf[8][7].ACLR
reset => Rf[8][8].ACLR
reset => Rf[8][9].ACLR
reset => Rf[8][10].ACLR
reset => Rf[8][11].ACLR
reset => Rf[8][12].ACLR
reset => Rf[8][13].ACLR
reset => Rf[8][14].ACLR
reset => Rf[8][15].ACLR
reset => Rf[8][16].ACLR
reset => Rf[8][17].ACLR
reset => Rf[8][18].ACLR
reset => Rf[8][19].ACLR
reset => Rf[8][20].ACLR
reset => Rf[8][21].ACLR
reset => Rf[8][22].ACLR
reset => Rf[8][23].ACLR
reset => Rf[8][24].ACLR
reset => Rf[8][25].ACLR
reset => Rf[8][26].ACLR
reset => Rf[8][27].ACLR
reset => Rf[8][28].ACLR
reset => Rf[8][29].ACLR
reset => Rf[8][30].ACLR
reset => Rf[8][31].ACLR
reset => Rf[9][0].ACLR
reset => Rf[9][1].ACLR
reset => Rf[9][2].ACLR
reset => Rf[9][3].ACLR
reset => Rf[9][4].ACLR
reset => Rf[9][5].ACLR
reset => Rf[9][6].ACLR
reset => Rf[9][7].ACLR
reset => Rf[9][8].ACLR
reset => Rf[9][9].ACLR
reset => Rf[9][10].ACLR
reset => Rf[9][11].ACLR
reset => Rf[9][12].ACLR
reset => Rf[9][13].ACLR
reset => Rf[9][14].ACLR
reset => Rf[9][15].ACLR
reset => Rf[9][16].ACLR
reset => Rf[9][17].ACLR
reset => Rf[9][18].ACLR
reset => Rf[9][19].ACLR
reset => Rf[9][20].ACLR
reset => Rf[9][21].ACLR
reset => Rf[9][22].ACLR
reset => Rf[9][23].ACLR
reset => Rf[9][24].ACLR
reset => Rf[9][25].ACLR
reset => Rf[9][26].ACLR
reset => Rf[9][27].ACLR
reset => Rf[9][28].ACLR
reset => Rf[9][29].ACLR
reset => Rf[9][30].ACLR
reset => Rf[9][31].ACLR
reset => Rf[10][0].ACLR
reset => Rf[10][1].ACLR
reset => Rf[10][2].ACLR
reset => Rf[10][3].ACLR
reset => Rf[10][4].ACLR
reset => Rf[10][5].ACLR
reset => Rf[10][6].ACLR
reset => Rf[10][7].ACLR
reset => Rf[10][8].ACLR
reset => Rf[10][9].ACLR
reset => Rf[10][10].ACLR
reset => Rf[10][11].ACLR
reset => Rf[10][12].ACLR
reset => Rf[10][13].ACLR
reset => Rf[10][14].ACLR
reset => Rf[10][15].ACLR
reset => Rf[10][16].ACLR
reset => Rf[10][17].ACLR
reset => Rf[10][18].ACLR
reset => Rf[10][19].ACLR
reset => Rf[10][20].ACLR
reset => Rf[10][21].ACLR
reset => Rf[10][22].ACLR
reset => Rf[10][23].ACLR
reset => Rf[10][24].ACLR
reset => Rf[10][25].ACLR
reset => Rf[10][26].ACLR
reset => Rf[10][27].ACLR
reset => Rf[10][28].ACLR
reset => Rf[10][29].ACLR
reset => Rf[10][30].ACLR
reset => Rf[10][31].ACLR
reset => Rf[11][0].ACLR
reset => Rf[11][1].ACLR
reset => Rf[11][2].ACLR
reset => Rf[11][3].ACLR
reset => Rf[11][4].ACLR
reset => Rf[11][5].ACLR
reset => Rf[11][6].ACLR
reset => Rf[11][7].ACLR
reset => Rf[11][8].ACLR
reset => Rf[11][9].ACLR
reset => Rf[11][10].ACLR
reset => Rf[11][11].ACLR
reset => Rf[11][12].ACLR
reset => Rf[11][13].ACLR
reset => Rf[11][14].ACLR
reset => Rf[11][15].ACLR
reset => Rf[11][16].ACLR
reset => Rf[11][17].ACLR
reset => Rf[11][18].ACLR
reset => Rf[11][19].ACLR
reset => Rf[11][20].ACLR
reset => Rf[11][21].ACLR
reset => Rf[11][22].ACLR
reset => Rf[11][23].ACLR
reset => Rf[11][24].ACLR
reset => Rf[11][25].ACLR
reset => Rf[11][26].ACLR
reset => Rf[11][27].ACLR
reset => Rf[11][28].ACLR
reset => Rf[11][29].ACLR
reset => Rf[11][30].ACLR
reset => Rf[11][31].ACLR
reset => Rf[12][0].ACLR
reset => Rf[12][1].ACLR
reset => Rf[12][2].ACLR
reset => Rf[12][3].ACLR
reset => Rf[12][4].ACLR
reset => Rf[12][5].ACLR
reset => Rf[12][6].ACLR
reset => Rf[12][7].ACLR
reset => Rf[12][8].ACLR
reset => Rf[12][9].ACLR
reset => Rf[12][10].ACLR
reset => Rf[12][11].ACLR
reset => Rf[12][12].ACLR
reset => Rf[12][13].ACLR
reset => Rf[12][14].ACLR
reset => Rf[12][15].ACLR
reset => Rf[12][16].ACLR
reset => Rf[12][17].ACLR
reset => Rf[12][18].ACLR
reset => Rf[12][19].ACLR
reset => Rf[12][20].ACLR
reset => Rf[12][21].ACLR
reset => Rf[12][22].ACLR
reset => Rf[12][23].ACLR
reset => Rf[12][24].ACLR
reset => Rf[12][25].ACLR
reset => Rf[12][26].ACLR
reset => Rf[12][27].ACLR
reset => Rf[12][28].ACLR
reset => Rf[12][29].ACLR
reset => Rf[12][30].ACLR
reset => Rf[12][31].ACLR
reset => Rf[13][0].ACLR
reset => Rf[13][1].ACLR
reset => Rf[13][2].ACLR
reset => Rf[13][3].ACLR
reset => Rf[13][4].ACLR
reset => Rf[13][5].ACLR
reset => Rf[13][6].ACLR
reset => Rf[13][7].ACLR
reset => Rf[13][8].ACLR
reset => Rf[13][9].ACLR
reset => Rf[13][10].ACLR
reset => Rf[13][11].ACLR
reset => Rf[13][12].ACLR
reset => Rf[13][13].ACLR
reset => Rf[13][14].ACLR
reset => Rf[13][15].ACLR
reset => Rf[13][16].ACLR
reset => Rf[13][17].ACLR
reset => Rf[13][18].ACLR
reset => Rf[13][19].ACLR
reset => Rf[13][20].ACLR
reset => Rf[13][21].ACLR
reset => Rf[13][22].ACLR
reset => Rf[13][23].ACLR
reset => Rf[13][24].ACLR
reset => Rf[13][25].ACLR
reset => Rf[13][26].ACLR
reset => Rf[13][27].ACLR
reset => Rf[13][28].ACLR
reset => Rf[13][29].ACLR
reset => Rf[13][30].ACLR
reset => Rf[13][31].ACLR
reset => Rf[14][0].ACLR
reset => Rf[14][1].ACLR
reset => Rf[14][2].ACLR
reset => Rf[14][3].ACLR
reset => Rf[14][4].ACLR
reset => Rf[14][5].ACLR
reset => Rf[14][6].ACLR
reset => Rf[14][7].ACLR
reset => Rf[14][8].ACLR
reset => Rf[14][9].ACLR
reset => Rf[14][10].ACLR
reset => Rf[14][11].ACLR
reset => Rf[14][12].ACLR
reset => Rf[14][13].ACLR
reset => Rf[14][14].ACLR
reset => Rf[14][15].ACLR
reset => Rf[14][16].ACLR
reset => Rf[14][17].ACLR
reset => Rf[14][18].ACLR
reset => Rf[14][19].ACLR
reset => Rf[14][20].ACLR
reset => Rf[14][21].ACLR
reset => Rf[14][22].ACLR
reset => Rf[14][23].ACLR
reset => Rf[14][24].ACLR
reset => Rf[14][25].ACLR
reset => Rf[14][26].ACLR
reset => Rf[14][27].ACLR
reset => Rf[14][28].ACLR
reset => Rf[14][29].ACLR
reset => Rf[14][30].ACLR
reset => Rf[14][31].ACLR
reset => Rf[15][0].ACLR
reset => Rf[15][1].ACLR
reset => Rf[15][2].ACLR
reset => Rf[15][3].ACLR
reset => Rf[15][4].ACLR
reset => Rf[15][5].ACLR
reset => Rf[15][6].ACLR
reset => Rf[15][7].ACLR
reset => Rf[15][8].ACLR
reset => Rf[15][9].ACLR
reset => Rf[15][10].ACLR
reset => Rf[15][11].ACLR
reset => Rf[15][12].ACLR
reset => Rf[15][13].ACLR
reset => Rf[15][14].ACLR
reset => Rf[15][15].ACLR
reset => Rf[15][16].ACLR
reset => Rf[15][17].ACLR
reset => Rf[15][18].ACLR
reset => Rf[15][19].ACLR
reset => Rf[15][20].ACLR
reset => Rf[15][21].ACLR
reset => Rf[15][22].ACLR
reset => Rf[15][23].ACLR
reset => Rf[15][24].ACLR
reset => Rf[15][25].ACLR
reset => Rf[15][26].ACLR
reset => Rf[15][27].ACLR
reset => Rf[15][28].ACLR
reset => Rf[15][29].ACLR
reset => Rf[15][30].ACLR
reset => Rf[15][31].ACLR
A1[0] => Mux0.IN3
A1[0] => Mux1.IN3
A1[0] => Mux2.IN3
A1[0] => Mux3.IN3
A1[0] => Mux4.IN3
A1[0] => Mux5.IN3
A1[0] => Mux6.IN3
A1[0] => Mux7.IN3
A1[0] => Mux8.IN3
A1[0] => Mux9.IN3
A1[0] => Mux10.IN3
A1[0] => Mux11.IN3
A1[0] => Mux12.IN3
A1[0] => Mux13.IN3
A1[0] => Mux14.IN3
A1[0] => Mux15.IN3
A1[0] => Mux16.IN3
A1[0] => Mux17.IN3
A1[0] => Mux18.IN3
A1[0] => Mux19.IN3
A1[0] => Mux20.IN3
A1[0] => Mux21.IN3
A1[0] => Mux22.IN3
A1[0] => Mux23.IN3
A1[0] => Mux24.IN3
A1[0] => Mux25.IN3
A1[0] => Mux26.IN3
A1[0] => Mux27.IN3
A1[0] => Mux28.IN3
A1[0] => Mux29.IN3
A1[0] => Mux30.IN3
A1[0] => Mux31.IN3
A1[0] => Equal0.IN3
A1[1] => Mux0.IN2
A1[1] => Mux1.IN2
A1[1] => Mux2.IN2
A1[1] => Mux3.IN2
A1[1] => Mux4.IN2
A1[1] => Mux5.IN2
A1[1] => Mux6.IN2
A1[1] => Mux7.IN2
A1[1] => Mux8.IN2
A1[1] => Mux9.IN2
A1[1] => Mux10.IN2
A1[1] => Mux11.IN2
A1[1] => Mux12.IN2
A1[1] => Mux13.IN2
A1[1] => Mux14.IN2
A1[1] => Mux15.IN2
A1[1] => Mux16.IN2
A1[1] => Mux17.IN2
A1[1] => Mux18.IN2
A1[1] => Mux19.IN2
A1[1] => Mux20.IN2
A1[1] => Mux21.IN2
A1[1] => Mux22.IN2
A1[1] => Mux23.IN2
A1[1] => Mux24.IN2
A1[1] => Mux25.IN2
A1[1] => Mux26.IN2
A1[1] => Mux27.IN2
A1[1] => Mux28.IN2
A1[1] => Mux29.IN2
A1[1] => Mux30.IN2
A1[1] => Mux31.IN2
A1[1] => Equal0.IN2
A1[2] => Mux0.IN1
A1[2] => Mux1.IN1
A1[2] => Mux2.IN1
A1[2] => Mux3.IN1
A1[2] => Mux4.IN1
A1[2] => Mux5.IN1
A1[2] => Mux6.IN1
A1[2] => Mux7.IN1
A1[2] => Mux8.IN1
A1[2] => Mux9.IN1
A1[2] => Mux10.IN1
A1[2] => Mux11.IN1
A1[2] => Mux12.IN1
A1[2] => Mux13.IN1
A1[2] => Mux14.IN1
A1[2] => Mux15.IN1
A1[2] => Mux16.IN1
A1[2] => Mux17.IN1
A1[2] => Mux18.IN1
A1[2] => Mux19.IN1
A1[2] => Mux20.IN1
A1[2] => Mux21.IN1
A1[2] => Mux22.IN1
A1[2] => Mux23.IN1
A1[2] => Mux24.IN1
A1[2] => Mux25.IN1
A1[2] => Mux26.IN1
A1[2] => Mux27.IN1
A1[2] => Mux28.IN1
A1[2] => Mux29.IN1
A1[2] => Mux30.IN1
A1[2] => Mux31.IN1
A1[2] => Equal0.IN1
A1[3] => Mux0.IN0
A1[3] => Mux1.IN0
A1[3] => Mux2.IN0
A1[3] => Mux3.IN0
A1[3] => Mux4.IN0
A1[3] => Mux5.IN0
A1[3] => Mux6.IN0
A1[3] => Mux7.IN0
A1[3] => Mux8.IN0
A1[3] => Mux9.IN0
A1[3] => Mux10.IN0
A1[3] => Mux11.IN0
A1[3] => Mux12.IN0
A1[3] => Mux13.IN0
A1[3] => Mux14.IN0
A1[3] => Mux15.IN0
A1[3] => Mux16.IN0
A1[3] => Mux17.IN0
A1[3] => Mux18.IN0
A1[3] => Mux19.IN0
A1[3] => Mux20.IN0
A1[3] => Mux21.IN0
A1[3] => Mux22.IN0
A1[3] => Mux23.IN0
A1[3] => Mux24.IN0
A1[3] => Mux25.IN0
A1[3] => Mux26.IN0
A1[3] => Mux27.IN0
A1[3] => Mux28.IN0
A1[3] => Mux29.IN0
A1[3] => Mux30.IN0
A1[3] => Mux31.IN0
A1[3] => Equal0.IN0
A2[0] => Mux32.IN3
A2[0] => Mux33.IN3
A2[0] => Mux34.IN3
A2[0] => Mux35.IN3
A2[0] => Mux36.IN3
A2[0] => Mux37.IN3
A2[0] => Mux38.IN3
A2[0] => Mux39.IN3
A2[0] => Mux40.IN3
A2[0] => Mux41.IN3
A2[0] => Mux42.IN3
A2[0] => Mux43.IN3
A2[0] => Mux44.IN3
A2[0] => Mux45.IN3
A2[0] => Mux46.IN3
A2[0] => Mux47.IN3
A2[0] => Mux48.IN3
A2[0] => Mux49.IN3
A2[0] => Mux50.IN3
A2[0] => Mux51.IN3
A2[0] => Mux52.IN3
A2[0] => Mux53.IN3
A2[0] => Mux54.IN3
A2[0] => Mux55.IN3
A2[0] => Mux56.IN3
A2[0] => Mux57.IN3
A2[0] => Mux58.IN3
A2[0] => Mux59.IN3
A2[0] => Mux60.IN3
A2[0] => Mux61.IN3
A2[0] => Mux62.IN3
A2[0] => Mux63.IN3
A2[0] => Equal1.IN3
A2[1] => Mux32.IN2
A2[1] => Mux33.IN2
A2[1] => Mux34.IN2
A2[1] => Mux35.IN2
A2[1] => Mux36.IN2
A2[1] => Mux37.IN2
A2[1] => Mux38.IN2
A2[1] => Mux39.IN2
A2[1] => Mux40.IN2
A2[1] => Mux41.IN2
A2[1] => Mux42.IN2
A2[1] => Mux43.IN2
A2[1] => Mux44.IN2
A2[1] => Mux45.IN2
A2[1] => Mux46.IN2
A2[1] => Mux47.IN2
A2[1] => Mux48.IN2
A2[1] => Mux49.IN2
A2[1] => Mux50.IN2
A2[1] => Mux51.IN2
A2[1] => Mux52.IN2
A2[1] => Mux53.IN2
A2[1] => Mux54.IN2
A2[1] => Mux55.IN2
A2[1] => Mux56.IN2
A2[1] => Mux57.IN2
A2[1] => Mux58.IN2
A2[1] => Mux59.IN2
A2[1] => Mux60.IN2
A2[1] => Mux61.IN2
A2[1] => Mux62.IN2
A2[1] => Mux63.IN2
A2[1] => Equal1.IN2
A2[2] => Mux32.IN1
A2[2] => Mux33.IN1
A2[2] => Mux34.IN1
A2[2] => Mux35.IN1
A2[2] => Mux36.IN1
A2[2] => Mux37.IN1
A2[2] => Mux38.IN1
A2[2] => Mux39.IN1
A2[2] => Mux40.IN1
A2[2] => Mux41.IN1
A2[2] => Mux42.IN1
A2[2] => Mux43.IN1
A2[2] => Mux44.IN1
A2[2] => Mux45.IN1
A2[2] => Mux46.IN1
A2[2] => Mux47.IN1
A2[2] => Mux48.IN1
A2[2] => Mux49.IN1
A2[2] => Mux50.IN1
A2[2] => Mux51.IN1
A2[2] => Mux52.IN1
A2[2] => Mux53.IN1
A2[2] => Mux54.IN1
A2[2] => Mux55.IN1
A2[2] => Mux56.IN1
A2[2] => Mux57.IN1
A2[2] => Mux58.IN1
A2[2] => Mux59.IN1
A2[2] => Mux60.IN1
A2[2] => Mux61.IN1
A2[2] => Mux62.IN1
A2[2] => Mux63.IN1
A2[2] => Equal1.IN1
A2[3] => Mux32.IN0
A2[3] => Mux33.IN0
A2[3] => Mux34.IN0
A2[3] => Mux35.IN0
A2[3] => Mux36.IN0
A2[3] => Mux37.IN0
A2[3] => Mux38.IN0
A2[3] => Mux39.IN0
A2[3] => Mux40.IN0
A2[3] => Mux41.IN0
A2[3] => Mux42.IN0
A2[3] => Mux43.IN0
A2[3] => Mux44.IN0
A2[3] => Mux45.IN0
A2[3] => Mux46.IN0
A2[3] => Mux47.IN0
A2[3] => Mux48.IN0
A2[3] => Mux49.IN0
A2[3] => Mux50.IN0
A2[3] => Mux51.IN0
A2[3] => Mux52.IN0
A2[3] => Mux53.IN0
A2[3] => Mux54.IN0
A2[3] => Mux55.IN0
A2[3] => Mux56.IN0
A2[3] => Mux57.IN0
A2[3] => Mux58.IN0
A2[3] => Mux59.IN0
A2[3] => Mux60.IN0
A2[3] => Mux61.IN0
A2[3] => Mux62.IN0
A2[3] => Mux63.IN0
A2[3] => Equal1.IN0
A3[0] => Decoder0.IN3
A3[1] => Decoder0.IN2
A3[2] => Decoder0.IN1
A3[3] => Decoder0.IN0
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[0] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[1] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[2] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[3] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[4] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[5] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[6] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[7] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[8] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[9] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[10] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[11] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[12] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[13] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[14] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[15] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[16] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[17] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[18] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[19] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[20] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[21] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[22] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[23] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[24] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[25] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[26] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[27] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[28] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[29] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[30] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
WD3[31] => Rf.DATAB
RegWrite[0] => Equal2.IN1
RegWrite[0] => Equal3.IN1
RegWrite[1] => Equal2.IN0
RegWrite[1] => Equal3.IN0
PCPlus8[0] => RD1.DATAB
PCPlus8[0] => RD2.DATAB
PCPlus8[0] => Rf.DATAB
PCPlus8[0] => Rf.DATAA
PCPlus8[1] => RD1.DATAB
PCPlus8[1] => RD2.DATAB
PCPlus8[1] => Rf.DATAB
PCPlus8[1] => Rf.DATAA
PCPlus8[2] => RD1.DATAB
PCPlus8[2] => RD2.DATAB
PCPlus8[2] => Add0.IN60
PCPlus8[2] => Rf.DATAA
PCPlus8[3] => RD1.DATAB
PCPlus8[3] => RD2.DATAB
PCPlus8[3] => Add0.IN59
PCPlus8[3] => Rf.DATAA
PCPlus8[4] => RD1.DATAB
PCPlus8[4] => RD2.DATAB
PCPlus8[4] => Add0.IN58
PCPlus8[4] => Rf.DATAA
PCPlus8[5] => RD1.DATAB
PCPlus8[5] => RD2.DATAB
PCPlus8[5] => Add0.IN57
PCPlus8[5] => Rf.DATAA
PCPlus8[6] => RD1.DATAB
PCPlus8[6] => RD2.DATAB
PCPlus8[6] => Add0.IN56
PCPlus8[6] => Rf.DATAA
PCPlus8[7] => RD1.DATAB
PCPlus8[7] => RD2.DATAB
PCPlus8[7] => Add0.IN55
PCPlus8[7] => Rf.DATAA
PCPlus8[8] => RD1.DATAB
PCPlus8[8] => RD2.DATAB
PCPlus8[8] => Add0.IN54
PCPlus8[8] => Rf.DATAA
PCPlus8[9] => RD1.DATAB
PCPlus8[9] => RD2.DATAB
PCPlus8[9] => Add0.IN53
PCPlus8[9] => Rf.DATAA
PCPlus8[10] => RD1.DATAB
PCPlus8[10] => RD2.DATAB
PCPlus8[10] => Add0.IN52
PCPlus8[10] => Rf.DATAA
PCPlus8[11] => RD1.DATAB
PCPlus8[11] => RD2.DATAB
PCPlus8[11] => Add0.IN51
PCPlus8[11] => Rf.DATAA
PCPlus8[12] => RD1.DATAB
PCPlus8[12] => RD2.DATAB
PCPlus8[12] => Add0.IN50
PCPlus8[12] => Rf.DATAA
PCPlus8[13] => RD1.DATAB
PCPlus8[13] => RD2.DATAB
PCPlus8[13] => Add0.IN49
PCPlus8[13] => Rf.DATAA
PCPlus8[14] => RD1.DATAB
PCPlus8[14] => RD2.DATAB
PCPlus8[14] => Add0.IN48
PCPlus8[14] => Rf.DATAA
PCPlus8[15] => RD1.DATAB
PCPlus8[15] => RD2.DATAB
PCPlus8[15] => Add0.IN47
PCPlus8[15] => Rf.DATAA
PCPlus8[16] => RD1.DATAB
PCPlus8[16] => RD2.DATAB
PCPlus8[16] => Add0.IN46
PCPlus8[16] => Rf.DATAA
PCPlus8[17] => RD1.DATAB
PCPlus8[17] => RD2.DATAB
PCPlus8[17] => Add0.IN45
PCPlus8[17] => Rf.DATAA
PCPlus8[18] => RD1.DATAB
PCPlus8[18] => RD2.DATAB
PCPlus8[18] => Add0.IN44
PCPlus8[18] => Rf.DATAA
PCPlus8[19] => RD1.DATAB
PCPlus8[19] => RD2.DATAB
PCPlus8[19] => Add0.IN43
PCPlus8[19] => Rf.DATAA
PCPlus8[20] => RD1.DATAB
PCPlus8[20] => RD2.DATAB
PCPlus8[20] => Add0.IN42
PCPlus8[20] => Rf.DATAA
PCPlus8[21] => RD1.DATAB
PCPlus8[21] => RD2.DATAB
PCPlus8[21] => Add0.IN41
PCPlus8[21] => Rf.DATAA
PCPlus8[22] => RD1.DATAB
PCPlus8[22] => RD2.DATAB
PCPlus8[22] => Add0.IN40
PCPlus8[22] => Rf.DATAA
PCPlus8[23] => RD1.DATAB
PCPlus8[23] => RD2.DATAB
PCPlus8[23] => Add0.IN39
PCPlus8[23] => Rf.DATAA
PCPlus8[24] => RD1.DATAB
PCPlus8[24] => RD2.DATAB
PCPlus8[24] => Add0.IN38
PCPlus8[24] => Rf.DATAA
PCPlus8[25] => RD1.DATAB
PCPlus8[25] => RD2.DATAB
PCPlus8[25] => Add0.IN37
PCPlus8[25] => Rf.DATAA
PCPlus8[26] => RD1.DATAB
PCPlus8[26] => RD2.DATAB
PCPlus8[26] => Add0.IN36
PCPlus8[26] => Rf.DATAA
PCPlus8[27] => RD1.DATAB
PCPlus8[27] => RD2.DATAB
PCPlus8[27] => Add0.IN35
PCPlus8[27] => Rf.DATAA
PCPlus8[28] => RD1.DATAB
PCPlus8[28] => RD2.DATAB
PCPlus8[28] => Add0.IN34
PCPlus8[28] => Rf.DATAA
PCPlus8[29] => RD1.DATAB
PCPlus8[29] => RD2.DATAB
PCPlus8[29] => Add0.IN33
PCPlus8[29] => Rf.DATAA
PCPlus8[30] => RD1.DATAB
PCPlus8[30] => RD2.DATAB
PCPlus8[30] => Add0.IN32
PCPlus8[30] => Rf.DATAA
PCPlus8[31] => RD1.DATAB
PCPlus8[31] => RD2.DATAB
PCPlus8[31] => Add0.IN31
PCPlus8[31] => Rf.DATAA
RD1[0] <= RD1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[1] <= RD1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[2] <= RD1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[3] <= RD1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[4] <= RD1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[5] <= RD1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[6] <= RD1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[7] <= RD1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[8] <= RD1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[9] <= RD1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[10] <= RD1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[11] <= RD1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[12] <= RD1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[13] <= RD1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[14] <= RD1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[15] <= RD1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[16] <= RD1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[17] <= RD1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[18] <= RD1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[19] <= RD1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[20] <= RD1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[21] <= RD1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[22] <= RD1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[23] <= RD1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[24] <= RD1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[25] <= RD1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[26] <= RD1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[27] <= RD1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[28] <= RD1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[29] <= RD1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[30] <= RD1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1[31] <= RD1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[0] <= RD2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[1] <= RD2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[2] <= RD2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[3] <= RD2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[4] <= RD2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[5] <= RD2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[6] <= RD2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[7] <= RD2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[8] <= RD2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[9] <= RD2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[10] <= RD2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[11] <= RD2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[12] <= RD2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[13] <= RD2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[14] <= RD2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[15] <= RD2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[16] <= RD2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[17] <= RD2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[18] <= RD2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[19] <= RD2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[20] <= RD2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[21] <= RD2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[22] <= RD2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[23] <= RD2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[24] <= RD2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[25] <= RD2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[26] <= RD2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[27] <= RD2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[28] <= RD2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[29] <= RD2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[30] <= RD2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2[31] <= RD2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|Extend:extend
clk => ~NO_FANOUT~
Instr[0] => ExtImm.DATAB
Instr[0] => ExtImm.DATAA
Instr[1] => ExtImm.DATAB
Instr[1] => ExtImm.DATAA
Instr[2] => ExtImm.DATAB
Instr[2] => ExtImm.DATAA
Instr[3] => ExtImm.DATAB
Instr[3] => ExtImm.DATAA
Instr[4] => ExtImm.DATAB
Instr[4] => ExtImm.DATAA
Instr[5] => ExtImm.DATAB
Instr[5] => ExtImm.DATAA
Instr[6] => Mux3.IN3
Instr[6] => ExtImm.DATAA
Instr[7] => Mux2.IN3
Instr[7] => ExtImm.DATAA
Instr[8] => Mux1.IN3
Instr[8] => Mux3.IN2
Instr[9] => Mux0.IN3
Instr[9] => Mux2.IN2
Instr[10] => ExtImm.DATAB
Instr[10] => Mux1.IN2
Instr[11] => ExtImm.DATAB
Instr[11] => Mux0.IN2
Instr[12] => ExtImm.DATAB
Instr[13] => ExtImm.DATAB
Instr[14] => ExtImm.DATAB
Instr[15] => ExtImm.DATAB
Instr[16] => ExtImm.DATAB
Instr[17] => ExtImm.DATAB
Instr[18] => ExtImm.DATAB
Instr[19] => ExtImm.DATAB
Instr[20] => ExtImm.DATAB
Instr[21] => ExtImm.DATAB
Instr[22] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
ImmSrc[0] => Mux0.IN5
ImmSrc[0] => Mux1.IN5
ImmSrc[0] => Mux2.IN5
ImmSrc[0] => Mux3.IN5
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => Mux0.IN4
ImmSrc[1] => Mux1.IN4
ImmSrc[1] => Mux2.IN4
ImmSrc[1] => Mux3.IN4
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ExtImm[0] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[1] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[2] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[3] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[4] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[5] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[6] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[7] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[12] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[13] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[14] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[15] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[16] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[17] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[18] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[19] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[20] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[21] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[22] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[23] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[24] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[25] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[26] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[27] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[28] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[29] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[30] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[31] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ALU:alu
clk => ~NO_FANOUT~
SrcA[0] => Add0.IN32
SrcA[0] => Add1.IN64
SrcA[0] => Equal0.IN31
SrcA[1] => Add0.IN31
SrcA[1] => Add1.IN63
SrcA[1] => Equal0.IN30
SrcA[2] => Add0.IN30
SrcA[2] => Add1.IN62
SrcA[2] => Equal0.IN29
SrcA[3] => Add0.IN29
SrcA[3] => Add1.IN61
SrcA[3] => Equal0.IN28
SrcA[4] => Add0.IN28
SrcA[4] => Add1.IN60
SrcA[4] => Equal0.IN27
SrcA[5] => Add0.IN27
SrcA[5] => Add1.IN59
SrcA[5] => Equal0.IN26
SrcA[6] => Add0.IN26
SrcA[6] => Add1.IN58
SrcA[6] => Equal0.IN25
SrcA[7] => Add0.IN25
SrcA[7] => Add1.IN57
SrcA[7] => Equal0.IN24
SrcA[8] => Add0.IN24
SrcA[8] => Add1.IN56
SrcA[8] => Equal0.IN23
SrcA[9] => Add0.IN23
SrcA[9] => Add1.IN55
SrcA[9] => Equal0.IN22
SrcA[10] => Add0.IN22
SrcA[10] => Add1.IN54
SrcA[10] => Equal0.IN21
SrcA[11] => Add0.IN21
SrcA[11] => Add1.IN53
SrcA[11] => Equal0.IN20
SrcA[12] => Add0.IN20
SrcA[12] => Add1.IN52
SrcA[12] => Equal0.IN19
SrcA[13] => Add0.IN19
SrcA[13] => Add1.IN51
SrcA[13] => Equal0.IN18
SrcA[14] => Add0.IN18
SrcA[14] => Add1.IN50
SrcA[14] => Equal0.IN17
SrcA[15] => Add0.IN17
SrcA[15] => Add1.IN49
SrcA[15] => Equal0.IN16
SrcA[16] => Add0.IN16
SrcA[16] => Add1.IN48
SrcA[16] => Equal0.IN15
SrcA[17] => Add0.IN15
SrcA[17] => Add1.IN47
SrcA[17] => Equal0.IN14
SrcA[18] => Add0.IN14
SrcA[18] => Add1.IN46
SrcA[18] => Equal0.IN13
SrcA[19] => Add0.IN13
SrcA[19] => Add1.IN45
SrcA[19] => Equal0.IN12
SrcA[20] => Add0.IN12
SrcA[20] => Add1.IN44
SrcA[20] => Equal0.IN11
SrcA[21] => Add0.IN11
SrcA[21] => Add1.IN43
SrcA[21] => Equal0.IN10
SrcA[22] => Add0.IN10
SrcA[22] => Add1.IN42
SrcA[22] => Equal0.IN9
SrcA[23] => Add0.IN9
SrcA[23] => Add1.IN41
SrcA[23] => Equal0.IN8
SrcA[24] => Add0.IN8
SrcA[24] => Add1.IN40
SrcA[24] => Equal0.IN7
SrcA[25] => Add0.IN7
SrcA[25] => Add1.IN39
SrcA[25] => Equal0.IN6
SrcA[26] => Add0.IN6
SrcA[26] => Add1.IN38
SrcA[26] => Equal0.IN5
SrcA[27] => Add0.IN5
SrcA[27] => Add1.IN37
SrcA[27] => Equal0.IN4
SrcA[28] => Add0.IN4
SrcA[28] => Add1.IN36
SrcA[28] => Equal0.IN3
SrcA[29] => Add0.IN3
SrcA[29] => Add1.IN35
SrcA[29] => Equal0.IN2
SrcA[30] => Add0.IN2
SrcA[30] => Add1.IN34
SrcA[30] => Equal0.IN1
SrcA[31] => Add0.IN1
SrcA[31] => Add1.IN33
SrcA[31] => Equal0.IN0
SrcB[0] => Add0.IN64
SrcB[0] => Equal0.IN63
SrcB[0] => Mux21.IN6
SrcB[0] => Mux21.IN7
SrcB[0] => Add1.IN32
SrcB[1] => Add0.IN63
SrcB[1] => Equal0.IN62
SrcB[1] => Mux20.IN6
SrcB[1] => Mux20.IN7
SrcB[1] => Add1.IN31
SrcB[2] => Add0.IN62
SrcB[2] => Equal0.IN61
SrcB[2] => Mux19.IN6
SrcB[2] => Mux19.IN7
SrcB[2] => Add1.IN30
SrcB[3] => Add0.IN61
SrcB[3] => Equal0.IN60
SrcB[3] => Mux18.IN6
SrcB[3] => Mux18.IN7
SrcB[3] => Add1.IN29
SrcB[4] => Add0.IN60
SrcB[4] => Equal0.IN59
SrcB[4] => Mux17.IN6
SrcB[4] => Mux17.IN7
SrcB[4] => Add1.IN28
SrcB[5] => Add0.IN59
SrcB[5] => Equal0.IN58
SrcB[5] => Mux16.IN6
SrcB[5] => Mux16.IN7
SrcB[5] => Add1.IN27
SrcB[6] => Add0.IN58
SrcB[6] => Equal0.IN57
SrcB[6] => Mux15.IN6
SrcB[6] => Mux15.IN7
SrcB[6] => Add1.IN26
SrcB[7] => Add0.IN57
SrcB[7] => Equal0.IN56
SrcB[7] => Mux14.IN6
SrcB[7] => Mux14.IN7
SrcB[7] => Add1.IN25
SrcB[8] => Add0.IN56
SrcB[8] => Equal0.IN55
SrcB[8] => Mux13.IN6
SrcB[8] => Mux13.IN7
SrcB[8] => Add1.IN24
SrcB[9] => Add0.IN55
SrcB[9] => Equal0.IN54
SrcB[9] => Mux12.IN6
SrcB[9] => Mux12.IN7
SrcB[9] => Add1.IN23
SrcB[10] => Add0.IN54
SrcB[10] => Equal0.IN53
SrcB[10] => Mux11.IN6
SrcB[10] => Mux11.IN7
SrcB[10] => Add1.IN22
SrcB[11] => Add0.IN53
SrcB[11] => Equal0.IN52
SrcB[11] => Mux10.IN6
SrcB[11] => Mux10.IN7
SrcB[11] => Add1.IN21
SrcB[12] => Add0.IN52
SrcB[12] => Equal0.IN51
SrcB[12] => Mux9.IN6
SrcB[12] => Mux9.IN7
SrcB[12] => Add1.IN20
SrcB[13] => Add0.IN51
SrcB[13] => Equal0.IN50
SrcB[13] => Mux8.IN6
SrcB[13] => Mux8.IN7
SrcB[13] => Add1.IN19
SrcB[14] => Add0.IN50
SrcB[14] => Equal0.IN49
SrcB[14] => Mux7.IN6
SrcB[14] => Mux7.IN7
SrcB[14] => Add1.IN18
SrcB[15] => Add0.IN49
SrcB[15] => Equal0.IN48
SrcB[15] => Mux6.IN6
SrcB[15] => Mux6.IN7
SrcB[15] => Add1.IN17
SrcB[16] => Add0.IN48
SrcB[16] => Equal0.IN47
SrcB[16] => Mux5.IN6
SrcB[16] => Mux5.IN7
SrcB[16] => Add1.IN16
SrcB[17] => Add0.IN47
SrcB[17] => Equal0.IN46
SrcB[17] => Mux4.IN6
SrcB[17] => Mux4.IN7
SrcB[17] => Add1.IN15
SrcB[18] => Add0.IN46
SrcB[18] => Equal0.IN45
SrcB[18] => Mux3.IN6
SrcB[18] => Mux3.IN7
SrcB[18] => Add1.IN14
SrcB[19] => Add0.IN45
SrcB[19] => Equal0.IN44
SrcB[19] => Mux2.IN6
SrcB[19] => Mux2.IN7
SrcB[19] => Add1.IN13
SrcB[20] => Add0.IN44
SrcB[20] => Equal0.IN43
SrcB[20] => Mux1.IN6
SrcB[20] => Mux1.IN7
SrcB[20] => Add1.IN12
SrcB[21] => Add0.IN43
SrcB[21] => Equal0.IN42
SrcB[21] => Mux0.IN6
SrcB[21] => Mux0.IN7
SrcB[21] => Add1.IN11
SrcB[22] => Add0.IN42
SrcB[22] => Equal0.IN41
SrcB[22] => Mux22.IN6
SrcB[22] => Mux22.IN7
SrcB[22] => Add1.IN10
SrcB[23] => Add0.IN41
SrcB[23] => Equal0.IN40
SrcB[23] => Mux23.IN6
SrcB[23] => Mux23.IN7
SrcB[23] => Add1.IN9
SrcB[24] => Add0.IN40
SrcB[24] => Equal0.IN39
SrcB[24] => Mux24.IN6
SrcB[24] => Mux24.IN7
SrcB[24] => Add1.IN8
SrcB[25] => Add0.IN39
SrcB[25] => Equal0.IN38
SrcB[25] => Mux25.IN6
SrcB[25] => Mux25.IN7
SrcB[25] => Add1.IN7
SrcB[26] => Add0.IN38
SrcB[26] => Equal0.IN37
SrcB[26] => Mux26.IN6
SrcB[26] => Mux26.IN7
SrcB[26] => Add1.IN6
SrcB[27] => Add0.IN37
SrcB[27] => Equal0.IN36
SrcB[27] => Mux27.IN6
SrcB[27] => Mux27.IN7
SrcB[27] => Add1.IN5
SrcB[28] => Add0.IN36
SrcB[28] => Equal0.IN35
SrcB[28] => Mux28.IN6
SrcB[28] => Mux28.IN7
SrcB[28] => Add1.IN4
SrcB[29] => Add0.IN35
SrcB[29] => Equal0.IN34
SrcB[29] => Mux29.IN6
SrcB[29] => Mux29.IN7
SrcB[29] => Add1.IN3
SrcB[30] => Add0.IN34
SrcB[30] => Equal0.IN33
SrcB[30] => Mux30.IN6
SrcB[30] => Mux30.IN7
SrcB[30] => Add1.IN2
SrcB[31] => Add0.IN33
SrcB[31] => Equal0.IN32
SrcB[31] => Mux31.IN6
SrcB[31] => Mux31.IN7
SrcB[31] => Add1.IN1
ALUControl[0] => Mux21.IN10
ALUControl[0] => Mux20.IN10
ALUControl[0] => Mux19.IN10
ALUControl[0] => Mux18.IN10
ALUControl[0] => Mux17.IN10
ALUControl[0] => Mux16.IN10
ALUControl[0] => Mux15.IN10
ALUControl[0] => Mux14.IN10
ALUControl[0] => Mux13.IN10
ALUControl[0] => Mux12.IN10
ALUControl[0] => Mux11.IN10
ALUControl[0] => Mux10.IN10
ALUControl[0] => Mux9.IN10
ALUControl[0] => Mux8.IN10
ALUControl[0] => Mux7.IN10
ALUControl[0] => Mux6.IN10
ALUControl[0] => Mux5.IN10
ALUControl[0] => Mux4.IN10
ALUControl[0] => Mux3.IN10
ALUControl[0] => Mux2.IN10
ALUControl[0] => Mux1.IN10
ALUControl[0] => Mux0.IN10
ALUControl[0] => Mux22.IN10
ALUControl[0] => Mux23.IN10
ALUControl[0] => Mux24.IN10
ALUControl[0] => Mux25.IN10
ALUControl[0] => Mux26.IN10
ALUControl[0] => Mux27.IN10
ALUControl[0] => Mux28.IN10
ALUControl[0] => Mux29.IN10
ALUControl[0] => Mux30.IN10
ALUControl[0] => Mux31.IN10
ALUControl[0] => Mux32.IN10
ALUControl[0] => Mux33.IN10
ALUControl[0] => Mux34.IN10
ALUControl[1] => Mux21.IN9
ALUControl[1] => Mux20.IN9
ALUControl[1] => Mux19.IN9
ALUControl[1] => Mux18.IN9
ALUControl[1] => Mux17.IN9
ALUControl[1] => Mux16.IN9
ALUControl[1] => Mux15.IN9
ALUControl[1] => Mux14.IN9
ALUControl[1] => Mux13.IN9
ALUControl[1] => Mux12.IN9
ALUControl[1] => Mux11.IN9
ALUControl[1] => Mux10.IN9
ALUControl[1] => Mux9.IN9
ALUControl[1] => Mux8.IN9
ALUControl[1] => Mux7.IN9
ALUControl[1] => Mux6.IN9
ALUControl[1] => Mux5.IN9
ALUControl[1] => Mux4.IN9
ALUControl[1] => Mux3.IN9
ALUControl[1] => Mux2.IN9
ALUControl[1] => Mux1.IN9
ALUControl[1] => Mux0.IN9
ALUControl[1] => Mux22.IN9
ALUControl[1] => Mux23.IN9
ALUControl[1] => Mux24.IN9
ALUControl[1] => Mux25.IN9
ALUControl[1] => Mux26.IN9
ALUControl[1] => Mux27.IN9
ALUControl[1] => Mux28.IN9
ALUControl[1] => Mux29.IN9
ALUControl[1] => Mux30.IN9
ALUControl[1] => Mux31.IN9
ALUControl[1] => Mux32.IN9
ALUControl[1] => Mux33.IN9
ALUControl[1] => Mux34.IN9
ALUControl[2] => Mux21.IN8
ALUControl[2] => Mux20.IN8
ALUControl[2] => Mux19.IN8
ALUControl[2] => Mux18.IN8
ALUControl[2] => Mux17.IN8
ALUControl[2] => Mux16.IN8
ALUControl[2] => Mux15.IN8
ALUControl[2] => Mux14.IN8
ALUControl[2] => Mux13.IN8
ALUControl[2] => Mux12.IN8
ALUControl[2] => Mux11.IN8
ALUControl[2] => Mux10.IN8
ALUControl[2] => Mux9.IN8
ALUControl[2] => Mux8.IN8
ALUControl[2] => Mux7.IN8
ALUControl[2] => Mux6.IN8
ALUControl[2] => Mux5.IN8
ALUControl[2] => Mux4.IN8
ALUControl[2] => Mux3.IN8
ALUControl[2] => Mux2.IN8
ALUControl[2] => Mux1.IN8
ALUControl[2] => Mux0.IN8
ALUControl[2] => Mux22.IN8
ALUControl[2] => Mux23.IN8
ALUControl[2] => Mux24.IN8
ALUControl[2] => Mux25.IN8
ALUControl[2] => Mux26.IN8
ALUControl[2] => Mux27.IN8
ALUControl[2] => Mux28.IN8
ALUControl[2] => Mux29.IN8
ALUControl[2] => Mux30.IN8
ALUControl[2] => Mux31.IN8
ALUControl[2] => Mux32.IN8
ALUControl[2] => Mux33.IN8
ALUControl[2] => Mux34.IN8
ALUResult[0] <= ALUResult[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= ALUResult[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= ALUResult[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= ALUResult[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= ALUResult[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= ALUResult[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= ALUResult[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= ALUResult[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= ALUResult[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= ALUResult[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= ALUResult[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= ALUResult[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= ALUResult[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= ALUResult[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= ALUResult[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= ALUResult[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= ALUResult[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= ALUResult[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= ALUResult[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= ALUResult[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= ALUResult[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= ALUResult[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= ALUResult[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= ALUResult[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= ALUResult[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= ALUResult[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= ALUResult[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= ALUResult[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= ALUResult[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= ALUResult[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= ALUResult[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= ALUResult[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags <= ALUFlags$latch.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|ram2port_inst_data:Inst_Data_Mem
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
byteena_b[0] => byteena_b[0].IN1
byteena_b[1] => byteena_b[1].IN1
byteena_b[2] => byteena_b[2].IN1
byteena_b[3] => byteena_b[3].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
enable_a => enable_a.IN1
enable_b => enable_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component
wren_a => altsyncram_a5d2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_a5d2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a5d2:auto_generated.data_a[0]
data_a[1] => altsyncram_a5d2:auto_generated.data_a[1]
data_a[2] => altsyncram_a5d2:auto_generated.data_a[2]
data_a[3] => altsyncram_a5d2:auto_generated.data_a[3]
data_a[4] => altsyncram_a5d2:auto_generated.data_a[4]
data_a[5] => altsyncram_a5d2:auto_generated.data_a[5]
data_a[6] => altsyncram_a5d2:auto_generated.data_a[6]
data_a[7] => altsyncram_a5d2:auto_generated.data_a[7]
data_a[8] => altsyncram_a5d2:auto_generated.data_a[8]
data_a[9] => altsyncram_a5d2:auto_generated.data_a[9]
data_a[10] => altsyncram_a5d2:auto_generated.data_a[10]
data_a[11] => altsyncram_a5d2:auto_generated.data_a[11]
data_a[12] => altsyncram_a5d2:auto_generated.data_a[12]
data_a[13] => altsyncram_a5d2:auto_generated.data_a[13]
data_a[14] => altsyncram_a5d2:auto_generated.data_a[14]
data_a[15] => altsyncram_a5d2:auto_generated.data_a[15]
data_a[16] => altsyncram_a5d2:auto_generated.data_a[16]
data_a[17] => altsyncram_a5d2:auto_generated.data_a[17]
data_a[18] => altsyncram_a5d2:auto_generated.data_a[18]
data_a[19] => altsyncram_a5d2:auto_generated.data_a[19]
data_a[20] => altsyncram_a5d2:auto_generated.data_a[20]
data_a[21] => altsyncram_a5d2:auto_generated.data_a[21]
data_a[22] => altsyncram_a5d2:auto_generated.data_a[22]
data_a[23] => altsyncram_a5d2:auto_generated.data_a[23]
data_a[24] => altsyncram_a5d2:auto_generated.data_a[24]
data_a[25] => altsyncram_a5d2:auto_generated.data_a[25]
data_a[26] => altsyncram_a5d2:auto_generated.data_a[26]
data_a[27] => altsyncram_a5d2:auto_generated.data_a[27]
data_a[28] => altsyncram_a5d2:auto_generated.data_a[28]
data_a[29] => altsyncram_a5d2:auto_generated.data_a[29]
data_a[30] => altsyncram_a5d2:auto_generated.data_a[30]
data_a[31] => altsyncram_a5d2:auto_generated.data_a[31]
data_b[0] => altsyncram_a5d2:auto_generated.data_b[0]
data_b[1] => altsyncram_a5d2:auto_generated.data_b[1]
data_b[2] => altsyncram_a5d2:auto_generated.data_b[2]
data_b[3] => altsyncram_a5d2:auto_generated.data_b[3]
data_b[4] => altsyncram_a5d2:auto_generated.data_b[4]
data_b[5] => altsyncram_a5d2:auto_generated.data_b[5]
data_b[6] => altsyncram_a5d2:auto_generated.data_b[6]
data_b[7] => altsyncram_a5d2:auto_generated.data_b[7]
data_b[8] => altsyncram_a5d2:auto_generated.data_b[8]
data_b[9] => altsyncram_a5d2:auto_generated.data_b[9]
data_b[10] => altsyncram_a5d2:auto_generated.data_b[10]
data_b[11] => altsyncram_a5d2:auto_generated.data_b[11]
data_b[12] => altsyncram_a5d2:auto_generated.data_b[12]
data_b[13] => altsyncram_a5d2:auto_generated.data_b[13]
data_b[14] => altsyncram_a5d2:auto_generated.data_b[14]
data_b[15] => altsyncram_a5d2:auto_generated.data_b[15]
data_b[16] => altsyncram_a5d2:auto_generated.data_b[16]
data_b[17] => altsyncram_a5d2:auto_generated.data_b[17]
data_b[18] => altsyncram_a5d2:auto_generated.data_b[18]
data_b[19] => altsyncram_a5d2:auto_generated.data_b[19]
data_b[20] => altsyncram_a5d2:auto_generated.data_b[20]
data_b[21] => altsyncram_a5d2:auto_generated.data_b[21]
data_b[22] => altsyncram_a5d2:auto_generated.data_b[22]
data_b[23] => altsyncram_a5d2:auto_generated.data_b[23]
data_b[24] => altsyncram_a5d2:auto_generated.data_b[24]
data_b[25] => altsyncram_a5d2:auto_generated.data_b[25]
data_b[26] => altsyncram_a5d2:auto_generated.data_b[26]
data_b[27] => altsyncram_a5d2:auto_generated.data_b[27]
data_b[28] => altsyncram_a5d2:auto_generated.data_b[28]
data_b[29] => altsyncram_a5d2:auto_generated.data_b[29]
data_b[30] => altsyncram_a5d2:auto_generated.data_b[30]
data_b[31] => altsyncram_a5d2:auto_generated.data_b[31]
address_a[0] => altsyncram_a5d2:auto_generated.address_a[0]
address_a[1] => altsyncram_a5d2:auto_generated.address_a[1]
address_a[2] => altsyncram_a5d2:auto_generated.address_a[2]
address_a[3] => altsyncram_a5d2:auto_generated.address_a[3]
address_a[4] => altsyncram_a5d2:auto_generated.address_a[4]
address_a[5] => altsyncram_a5d2:auto_generated.address_a[5]
address_a[6] => altsyncram_a5d2:auto_generated.address_a[6]
address_a[7] => altsyncram_a5d2:auto_generated.address_a[7]
address_a[8] => altsyncram_a5d2:auto_generated.address_a[8]
address_a[9] => altsyncram_a5d2:auto_generated.address_a[9]
address_a[10] => altsyncram_a5d2:auto_generated.address_a[10]
address_b[0] => altsyncram_a5d2:auto_generated.address_b[0]
address_b[1] => altsyncram_a5d2:auto_generated.address_b[1]
address_b[2] => altsyncram_a5d2:auto_generated.address_b[2]
address_b[3] => altsyncram_a5d2:auto_generated.address_b[3]
address_b[4] => altsyncram_a5d2:auto_generated.address_b[4]
address_b[5] => altsyncram_a5d2:auto_generated.address_b[5]
address_b[6] => altsyncram_a5d2:auto_generated.address_b[6]
address_b[7] => altsyncram_a5d2:auto_generated.address_b[7]
address_b[8] => altsyncram_a5d2:auto_generated.address_b[8]
address_b[9] => altsyncram_a5d2:auto_generated.address_b[9]
address_b[10] => altsyncram_a5d2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a5d2:auto_generated.clock0
clock1 => altsyncram_a5d2:auto_generated.clock1
clocken0 => altsyncram_a5d2:auto_generated.clocken0
clocken1 => altsyncram_a5d2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => altsyncram_a5d2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_a5d2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_a5d2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_a5d2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_a5d2:auto_generated.q_a[0]
q_a[1] <= altsyncram_a5d2:auto_generated.q_a[1]
q_a[2] <= altsyncram_a5d2:auto_generated.q_a[2]
q_a[3] <= altsyncram_a5d2:auto_generated.q_a[3]
q_a[4] <= altsyncram_a5d2:auto_generated.q_a[4]
q_a[5] <= altsyncram_a5d2:auto_generated.q_a[5]
q_a[6] <= altsyncram_a5d2:auto_generated.q_a[6]
q_a[7] <= altsyncram_a5d2:auto_generated.q_a[7]
q_a[8] <= altsyncram_a5d2:auto_generated.q_a[8]
q_a[9] <= altsyncram_a5d2:auto_generated.q_a[9]
q_a[10] <= altsyncram_a5d2:auto_generated.q_a[10]
q_a[11] <= altsyncram_a5d2:auto_generated.q_a[11]
q_a[12] <= altsyncram_a5d2:auto_generated.q_a[12]
q_a[13] <= altsyncram_a5d2:auto_generated.q_a[13]
q_a[14] <= altsyncram_a5d2:auto_generated.q_a[14]
q_a[15] <= altsyncram_a5d2:auto_generated.q_a[15]
q_a[16] <= altsyncram_a5d2:auto_generated.q_a[16]
q_a[17] <= altsyncram_a5d2:auto_generated.q_a[17]
q_a[18] <= altsyncram_a5d2:auto_generated.q_a[18]
q_a[19] <= altsyncram_a5d2:auto_generated.q_a[19]
q_a[20] <= altsyncram_a5d2:auto_generated.q_a[20]
q_a[21] <= altsyncram_a5d2:auto_generated.q_a[21]
q_a[22] <= altsyncram_a5d2:auto_generated.q_a[22]
q_a[23] <= altsyncram_a5d2:auto_generated.q_a[23]
q_a[24] <= altsyncram_a5d2:auto_generated.q_a[24]
q_a[25] <= altsyncram_a5d2:auto_generated.q_a[25]
q_a[26] <= altsyncram_a5d2:auto_generated.q_a[26]
q_a[27] <= altsyncram_a5d2:auto_generated.q_a[27]
q_a[28] <= altsyncram_a5d2:auto_generated.q_a[28]
q_a[29] <= altsyncram_a5d2:auto_generated.q_a[29]
q_a[30] <= altsyncram_a5d2:auto_generated.q_a[30]
q_a[31] <= altsyncram_a5d2:auto_generated.q_a[31]
q_b[0] <= altsyncram_a5d2:auto_generated.q_b[0]
q_b[1] <= altsyncram_a5d2:auto_generated.q_b[1]
q_b[2] <= altsyncram_a5d2:auto_generated.q_b[2]
q_b[3] <= altsyncram_a5d2:auto_generated.q_b[3]
q_b[4] <= altsyncram_a5d2:auto_generated.q_b[4]
q_b[5] <= altsyncram_a5d2:auto_generated.q_b[5]
q_b[6] <= altsyncram_a5d2:auto_generated.q_b[6]
q_b[7] <= altsyncram_a5d2:auto_generated.q_b[7]
q_b[8] <= altsyncram_a5d2:auto_generated.q_b[8]
q_b[9] <= altsyncram_a5d2:auto_generated.q_b[9]
q_b[10] <= altsyncram_a5d2:auto_generated.q_b[10]
q_b[11] <= altsyncram_a5d2:auto_generated.q_b[11]
q_b[12] <= altsyncram_a5d2:auto_generated.q_b[12]
q_b[13] <= altsyncram_a5d2:auto_generated.q_b[13]
q_b[14] <= altsyncram_a5d2:auto_generated.q_b[14]
q_b[15] <= altsyncram_a5d2:auto_generated.q_b[15]
q_b[16] <= altsyncram_a5d2:auto_generated.q_b[16]
q_b[17] <= altsyncram_a5d2:auto_generated.q_b[17]
q_b[18] <= altsyncram_a5d2:auto_generated.q_b[18]
q_b[19] <= altsyncram_a5d2:auto_generated.q_b[19]
q_b[20] <= altsyncram_a5d2:auto_generated.q_b[20]
q_b[21] <= altsyncram_a5d2:auto_generated.q_b[21]
q_b[22] <= altsyncram_a5d2:auto_generated.q_b[22]
q_b[23] <= altsyncram_a5d2:auto_generated.q_b[23]
q_b[24] <= altsyncram_a5d2:auto_generated.q_b[24]
q_b[25] <= altsyncram_a5d2:auto_generated.q_b[25]
q_b[26] <= altsyncram_a5d2:auto_generated.q_b[26]
q_b[27] <= altsyncram_a5d2:auto_generated.q_b[27]
q_b[28] <= altsyncram_a5d2:auto_generated.q_b[28]
q_b[29] <= altsyncram_a5d2:auto_generated.q_b[29]
q_b[30] <= altsyncram_a5d2:auto_generated.q_b[30]
q_b[31] <= altsyncram_a5d2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|ARM_System|Addr_Decoder:Decoder
Addr[0] => ~NO_FANOUT~
Addr[1] => ~NO_FANOUT~
Addr[2] => ~NO_FANOUT~
Addr[3] => ~NO_FANOUT~
Addr[4] => ~NO_FANOUT~
Addr[5] => ~NO_FANOUT~
Addr[6] => ~NO_FANOUT~
Addr[7] => ~NO_FANOUT~
Addr[8] => ~NO_FANOUT~
Addr[9] => ~NO_FANOUT~
Addr[10] => ~NO_FANOUT~
Addr[11] => ~NO_FANOUT~
Addr[12] => Equal1.IN19
Addr[12] => Equal2.IN16
Addr[12] => Equal3.IN19
Addr[13] => Equal0.IN18
Addr[13] => Equal1.IN18
Addr[13] => Equal2.IN19
Addr[13] => Equal3.IN16
Addr[14] => Equal0.IN17
Addr[14] => Equal1.IN17
Addr[14] => Equal2.IN18
Addr[14] => Equal3.IN18
Addr[15] => Equal0.IN16
Addr[15] => Equal1.IN16
Addr[15] => Equal2.IN17
Addr[15] => Equal3.IN17
Addr[16] => Equal0.IN15
Addr[16] => Equal1.IN15
Addr[16] => Equal2.IN15
Addr[16] => Equal3.IN15
Addr[17] => Equal0.IN14
Addr[17] => Equal1.IN14
Addr[17] => Equal2.IN14
Addr[17] => Equal3.IN14
Addr[18] => Equal0.IN13
Addr[18] => Equal1.IN13
Addr[18] => Equal2.IN13
Addr[18] => Equal3.IN13
Addr[19] => Equal0.IN12
Addr[19] => Equal1.IN12
Addr[19] => Equal2.IN12
Addr[19] => Equal3.IN12
Addr[20] => Equal0.IN11
Addr[20] => Equal1.IN11
Addr[20] => Equal2.IN11
Addr[20] => Equal3.IN11
Addr[21] => Equal0.IN10
Addr[21] => Equal1.IN10
Addr[21] => Equal2.IN10
Addr[21] => Equal3.IN10
Addr[22] => Equal0.IN9
Addr[22] => Equal1.IN9
Addr[22] => Equal2.IN9
Addr[22] => Equal3.IN9
Addr[23] => Equal0.IN8
Addr[23] => Equal1.IN8
Addr[23] => Equal2.IN8
Addr[23] => Equal3.IN8
Addr[24] => Equal0.IN7
Addr[24] => Equal1.IN7
Addr[24] => Equal2.IN7
Addr[24] => Equal3.IN7
Addr[25] => Equal0.IN6
Addr[25] => Equal1.IN6
Addr[25] => Equal2.IN6
Addr[25] => Equal3.IN6
Addr[26] => Equal0.IN5
Addr[26] => Equal1.IN5
Addr[26] => Equal2.IN5
Addr[26] => Equal3.IN5
Addr[27] => Equal0.IN4
Addr[27] => Equal1.IN4
Addr[27] => Equal2.IN4
Addr[27] => Equal3.IN4
Addr[28] => Equal0.IN3
Addr[28] => Equal1.IN3
Addr[28] => Equal2.IN3
Addr[28] => Equal3.IN3
Addr[29] => Equal0.IN2
Addr[29] => Equal1.IN2
Addr[29] => Equal2.IN2
Addr[29] => Equal3.IN2
Addr[30] => Equal0.IN1
Addr[30] => Equal1.IN1
Addr[30] => Equal2.IN1
Addr[30] => Equal3.IN1
Addr[31] => Equal0.IN0
Addr[31] => Equal1.IN0
Addr[31] => Equal2.IN0
Addr[31] => Equal3.IN0
CS_MEM_N <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
CS_TC_N <= CS_TC_N.DB_MAX_OUTPUT_PORT_TYPE
CS_UART_N <= CS_UART_N.DB_MAX_OUTPUT_PORT_TYPE
CS_GPIO_N <= CS_GPIO_N.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|TimerCounter:Timer
clk => CounterR[0].CLK
clk => CounterR[1].CLK
clk => CounterR[2].CLK
clk => CounterR[3].CLK
clk => CounterR[4].CLK
clk => CounterR[5].CLK
clk => CounterR[6].CLK
clk => CounterR[7].CLK
clk => CounterR[8].CLK
clk => CounterR[9].CLK
clk => CounterR[10].CLK
clk => CounterR[11].CLK
clk => CounterR[12].CLK
clk => CounterR[13].CLK
clk => CounterR[14].CLK
clk => CounterR[15].CLK
clk => CounterR[16].CLK
clk => CounterR[17].CLK
clk => CounterR[18].CLK
clk => CounterR[19].CLK
clk => CounterR[20].CLK
clk => CounterR[21].CLK
clk => CounterR[22].CLK
clk => CounterR[23].CLK
clk => CounterR[24].CLK
clk => CounterR[25].CLK
clk => CounterR[26].CLK
clk => CounterR[27].CLK
clk => CounterR[28].CLK
clk => CounterR[29].CLK
clk => CounterR[30].CLK
clk => CounterR[31].CLK
clk => StatusR[0].CLK
clk => StatusR[1].CLK
clk => StatusR[2].CLK
clk => StatusR[3].CLK
clk => StatusR[4].CLK
clk => StatusR[5].CLK
clk => StatusR[6].CLK
clk => StatusR[7].CLK
clk => StatusR[8].CLK
clk => StatusR[9].CLK
clk => StatusR[10].CLK
clk => StatusR[11].CLK
clk => StatusR[12].CLK
clk => StatusR[13].CLK
clk => StatusR[14].CLK
clk => StatusR[15].CLK
clk => StatusR[16].CLK
clk => StatusR[17].CLK
clk => StatusR[18].CLK
clk => StatusR[19].CLK
clk => StatusR[20].CLK
clk => StatusR[21].CLK
clk => StatusR[22].CLK
clk => StatusR[23].CLK
clk => StatusR[24].CLK
clk => StatusR[25].CLK
clk => StatusR[26].CLK
clk => StatusR[27].CLK
clk => StatusR[28].CLK
clk => StatusR[29].CLK
clk => StatusR[30].CLK
clk => StatusR[31].CLK
clk => CompareR[0].CLK
clk => CompareR[1].CLK
clk => CompareR[2].CLK
clk => CompareR[3].CLK
clk => CompareR[4].CLK
clk => CompareR[5].CLK
clk => CompareR[6].CLK
clk => CompareR[7].CLK
clk => CompareR[8].CLK
clk => CompareR[9].CLK
clk => CompareR[10].CLK
clk => CompareR[11].CLK
clk => CompareR[12].CLK
clk => CompareR[13].CLK
clk => CompareR[14].CLK
clk => CompareR[15].CLK
clk => CompareR[16].CLK
clk => CompareR[17].CLK
clk => CompareR[18].CLK
clk => CompareR[19].CLK
clk => CompareR[20].CLK
clk => CompareR[21].CLK
clk => CompareR[22].CLK
clk => CompareR[23].CLK
clk => CompareR[24].CLK
clk => CompareR[25].CLK
clk => CompareR[26].CLK
clk => CompareR[27].CLK
clk => CompareR[28].CLK
clk => CompareR[29].CLK
clk => CompareR[30].CLK
clk => CompareR[31].CLK
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => always2.IN1
reset => StatusR.OUTPUTSELECT
reset => StatusR[1].ENA
reset => StatusR[2].ENA
reset => StatusR[3].ENA
reset => StatusR[4].ENA
reset => StatusR[5].ENA
reset => StatusR[6].ENA
reset => StatusR[7].ENA
reset => StatusR[8].ENA
reset => StatusR[9].ENA
reset => StatusR[10].ENA
reset => StatusR[11].ENA
reset => StatusR[12].ENA
reset => StatusR[13].ENA
reset => StatusR[14].ENA
reset => StatusR[15].ENA
reset => StatusR[16].ENA
reset => StatusR[17].ENA
reset => StatusR[18].ENA
reset => StatusR[19].ENA
reset => StatusR[20].ENA
reset => StatusR[21].ENA
reset => StatusR[22].ENA
reset => StatusR[23].ENA
reset => StatusR[24].ENA
reset => StatusR[25].ENA
reset => StatusR[26].ENA
reset => StatusR[27].ENA
reset => StatusR[28].ENA
reset => StatusR[29].ENA
reset => StatusR[30].ENA
reset => StatusR[31].ENA
CS_N => always3.IN0
CS_N => always0.IN0
RD_N => always3.IN1
WR_N => always0.IN1
Addr[0] => Equal1.IN11
Addr[0] => Equal2.IN11
Addr[0] => Equal3.IN11
Addr[1] => Equal1.IN10
Addr[1] => Equal2.IN10
Addr[1] => Equal3.IN10
Addr[2] => Equal1.IN9
Addr[2] => Equal2.IN9
Addr[2] => Equal3.IN9
Addr[3] => Equal1.IN8
Addr[3] => Equal2.IN8
Addr[3] => Equal3.IN8
Addr[4] => Equal1.IN7
Addr[4] => Equal2.IN7
Addr[4] => Equal3.IN7
Addr[5] => Equal1.IN6
Addr[5] => Equal2.IN6
Addr[5] => Equal3.IN6
Addr[6] => Equal1.IN5
Addr[6] => Equal2.IN5
Addr[6] => Equal3.IN5
Addr[7] => Equal1.IN4
Addr[7] => Equal2.IN4
Addr[7] => Equal3.IN4
Addr[8] => Equal1.IN3
Addr[8] => Equal2.IN0
Addr[8] => Equal3.IN3
Addr[9] => Equal1.IN2
Addr[9] => Equal2.IN3
Addr[9] => Equal3.IN0
Addr[10] => Equal1.IN1
Addr[10] => Equal2.IN2
Addr[10] => Equal3.IN2
Addr[11] => Equal1.IN0
Addr[11] => Equal2.IN1
Addr[11] => Equal3.IN1
DataIn[0] => CompareR.DATAB
DataIn[1] => CompareR.DATAB
DataIn[2] => CompareR.DATAB
DataIn[3] => CompareR.DATAB
DataIn[4] => CompareR.DATAB
DataIn[5] => CompareR.DATAB
DataIn[6] => CompareR.DATAB
DataIn[7] => CompareR.DATAB
DataIn[8] => CompareR.DATAB
DataIn[9] => CompareR.DATAB
DataIn[10] => CompareR.DATAB
DataIn[11] => CompareR.DATAB
DataIn[12] => CompareR.DATAB
DataIn[13] => CompareR.DATAB
DataIn[14] => CompareR.DATAB
DataIn[15] => CompareR.DATAB
DataIn[16] => CompareR.DATAB
DataIn[17] => CompareR.DATAB
DataIn[18] => CompareR.DATAB
DataIn[19] => CompareR.DATAB
DataIn[20] => CompareR.DATAB
DataIn[21] => CompareR.DATAB
DataIn[22] => CompareR.DATAB
DataIn[23] => CompareR.DATAB
DataIn[24] => CompareR.DATAB
DataIn[25] => CompareR.DATAB
DataIn[26] => CompareR.DATAB
DataIn[27] => CompareR.DATAB
DataIn[28] => CompareR.DATAB
DataIn[29] => CompareR.DATAB
DataIn[30] => CompareR.DATAB
DataIn[31] => CompareR.DATAB
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
Intr <= StatusR[0].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|miniUART:UART
SysClk => SysClk.IN3
Reset => Reset.IN3
CS_N => always1.IN0
CS_N => always1.IN0
RD_N => always1.IN1
WR_N => always1.IN1
RxD => RxD.IN1
TxD <= TxUnit:TxDev.TxD
IntRx_N <= IntRx_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
IntTx_N <= IntTx_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[0] => Equal0.IN1
Addr[0] => Equal1.IN1
Addr[0] => Equal2.IN0
Addr[1] => Equal0.IN0
Addr[1] => Equal1.IN0
Addr[1] => Equal2.IN1
DataIn[0] => TxData.DATAB
DataIn[1] => TxData.DATAB
DataIn[2] => TxData.DATAB
DataIn[3] => TxData.DATAB
DataIn[4] => TxData.DATAB
DataIn[5] => TxData.DATAB
DataIn[6] => TxData.DATAB
DataIn[7] => TxData.DATAB
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|miniUART:UART|ClkUnit:ClkDiv
SysClk => tmpEnTX.CLK
SysClk => Cnt16[0].CLK
SysClk => Cnt16[1].CLK
SysClk => Cnt16[2].CLK
SysClk => Cnt16[3].CLK
SysClk => Cnt16[4].CLK
SysClk => tmpEnRX.CLK
SysClk => Cnt10[0].CLK
SysClk => Cnt10[1].CLK
SysClk => Cnt10[2].CLK
SysClk => Cnt10[3].CLK
SysClk => ClkDiv33.CLK
SysClk => Cnt33[0].CLK
SysClk => Cnt33[1].CLK
SysClk => Cnt33[2].CLK
SysClk => Cnt33[3].CLK
SysClk => Cnt33[4].CLK
SysClk => Cnt33[5].CLK
EnableRx <= tmpEnRX.DB_MAX_OUTPUT_PORT_TYPE
EnableTx <= tmpEnTX.DB_MAX_OUTPUT_PORT_TYPE
Reset => Cnt10.OUTPUTSELECT
Reset => Cnt10.OUTPUTSELECT
Reset => Cnt10.OUTPUTSELECT
Reset => Cnt10.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => ClkDiv33.OUTPUTSELECT


|ARM_System|miniUART:UART|TxUnit:TxDev
Clk => TReg[0].CLK
Clk => TReg[1].CLK
Clk => TReg[2].CLK
Clk => TReg[3].CLK
Clk => TReg[4].CLK
Clk => TReg[5].CLK
Clk => TReg[6].CLK
Clk => TReg[7].CLK
Clk => TBuff[0].CLK
Clk => TBuff[1].CLK
Clk => TBuff[2].CLK
Clk => TBuff[3].CLK
Clk => TBuff[4].CLK
Clk => TBuff[5].CLK
Clk => TBuff[6].CLK
Clk => TBuff[7].CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Clk => TxD~reg0.CLK
Clk => tmpTBufE.CLK
Clk => tmpTRegE.CLK
Reset => tmpTRegE.OUTPUTSELECT
Reset => tmpTBufE.OUTPUTSELECT
Reset => TxD.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => TReg[0].ENA
Reset => TReg[1].ENA
Reset => TReg[2].ENA
Reset => TReg[3].ENA
Reset => TReg[4].ENA
Reset => TReg[5].ENA
Reset => TReg[6].ENA
Reset => TReg[7].ENA
Reset => TBuff[0].ENA
Reset => TBuff[1].ENA
Reset => TBuff[2].ENA
Reset => TBuff[3].ENA
Reset => TBuff[4].ENA
Reset => TBuff[5].ENA
Reset => TBuff[6].ENA
Reset => TBuff[7].ENA
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => tmpTRegE.OUTPUTSELECT
Enable => tmpTBufE.OUTPUTSELECT
Enable => TxD.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => tmpTBufE.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => tmpTRegE.OUTPUTSELECT
Load => TxD.OUTPUTSELECT
Load => BitCnt.OUTPUTSELECT
Load => BitCnt.OUTPUTSELECT
Load => BitCnt.OUTPUTSELECT
Load => BitCnt.OUTPUTSELECT
TxD <= TxD~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRegE <= tmpTRegE.DB_MAX_OUTPUT_PORT_TYPE
TBufE <= tmpTBufE.DB_MAX_OUTPUT_PORT_TYPE
DataO[0] => TBuff.DATAB
DataO[1] => TBuff.DATAB
DataO[2] => TBuff.DATAB
DataO[3] => TBuff.DATAB
DataO[4] => TBuff.DATAB
DataO[5] => TBuff.DATAB
DataO[6] => TBuff.DATAB
DataO[7] => TBuff.DATAB


|ARM_System|miniUART:UART|RxUnit:RxDev
Clk => tmpRxD.CLK
Clk => DOut[0].CLK
Clk => DOut[1].CLK
Clk => DOut[2].CLK
Clk => DOut[3].CLK
Clk => DOut[4].CLK
Clk => DOut[5].CLK
Clk => DOut[6].CLK
Clk => DOut[7].CLK
Clk => ShtReg[0].CLK
Clk => ShtReg[1].CLK
Clk => ShtReg[2].CLK
Clk => ShtReg[3].CLK
Clk => ShtReg[4].CLK
Clk => ShtReg[5].CLK
Clk => ShtReg[6].CLK
Clk => ShtReg[7].CLK
Clk => outErr.CLK
Clk => frameErr.CLK
Clk => tmpDRdy.CLK
Clk => Start.CLK
Clk => SampleCnt[0].CLK
Clk => SampleCnt[1].CLK
Clk => SampleCnt[2].CLK
Clk => SampleCnt[3].CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => SampleCnt.OUTPUTSELECT
Reset => SampleCnt.OUTPUTSELECT
Reset => SampleCnt.OUTPUTSELECT
Reset => SampleCnt.OUTPUTSELECT
Reset => Start.OUTPUTSELECT
Reset => tmpDRdy.OUTPUTSELECT
Reset => frameErr.OUTPUTSELECT
Reset => outErr.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => tmpRxD.ENA
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => Start.OUTPUTSELECT
Enable => tmpRxD.OUTPUTSELECT
Enable => frameErr.OUTPUTSELECT
Enable => outErr.OUTPUTSELECT
Enable => tmpDRdy.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
RxD => tmpRxD.DATAB
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => Start.OUTPUTSELECT
RD => tmpDRdy.OUTPUTSELECT
FErr <= frameErr.DB_MAX_OUTPUT_PORT_TYPE
OErr <= outErr.DB_MAX_OUTPUT_PORT_TYPE
DRdy <= tmpDRdy.DB_MAX_OUTPUT_PORT_TYPE
DataIn[0] <= DOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataIn[1] <= DOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataIn[2] <= DOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataIn[3] <= DOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataIn[4] <= DOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataIn[5] <= DOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataIn[6] <= DOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataIn[7] <= DOut[7].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO
CLOCK_50 => CLOCK_50.IN21
reset => reset.IN21
CS_N => always2.IN0
CS_N => always3.IN0
RD_N => always2.IN1
WR_N => always3.IN1
Addr[0] => Equal0.IN11
Addr[0] => Equal1.IN11
Addr[0] => Equal2.IN11
Addr[0] => Equal3.IN11
Addr[0] => Equal4.IN11
Addr[0] => Equal5.IN11
Addr[0] => Equal6.IN11
Addr[0] => Equal7.IN11
Addr[0] => Equal8.IN11
Addr[0] => Equal9.IN11
Addr[0] => Equal10.IN11
Addr[0] => Equal11.IN11
Addr[1] => Equal0.IN10
Addr[1] => Equal1.IN10
Addr[1] => Equal2.IN10
Addr[1] => Equal3.IN10
Addr[1] => Equal4.IN10
Addr[1] => Equal5.IN10
Addr[1] => Equal6.IN10
Addr[1] => Equal7.IN10
Addr[1] => Equal8.IN10
Addr[1] => Equal9.IN10
Addr[1] => Equal10.IN10
Addr[1] => Equal11.IN10
Addr[2] => Equal0.IN9
Addr[2] => Equal1.IN0
Addr[2] => Equal2.IN9
Addr[2] => Equal3.IN1
Addr[2] => Equal4.IN9
Addr[2] => Equal5.IN1
Addr[2] => Equal6.IN9
Addr[2] => Equal7.IN2
Addr[2] => Equal8.IN9
Addr[2] => Equal9.IN1
Addr[2] => Equal10.IN9
Addr[2] => Equal11.IN2
Addr[3] => Equal0.IN8
Addr[3] => Equal1.IN9
Addr[3] => Equal2.IN0
Addr[3] => Equal3.IN0
Addr[3] => Equal4.IN8
Addr[3] => Equal5.IN9
Addr[3] => Equal6.IN1
Addr[3] => Equal7.IN1
Addr[3] => Equal8.IN8
Addr[3] => Equal9.IN9
Addr[3] => Equal10.IN1
Addr[3] => Equal11.IN1
Addr[4] => Equal0.IN7
Addr[4] => Equal1.IN8
Addr[4] => Equal2.IN8
Addr[4] => Equal3.IN9
Addr[4] => Equal4.IN0
Addr[4] => Equal5.IN0
Addr[4] => Equal6.IN0
Addr[4] => Equal7.IN0
Addr[4] => Equal8.IN7
Addr[4] => Equal9.IN8
Addr[4] => Equal10.IN8
Addr[4] => Equal11.IN9
Addr[5] => Equal0.IN6
Addr[5] => Equal1.IN7
Addr[5] => Equal2.IN7
Addr[5] => Equal3.IN8
Addr[5] => Equal4.IN7
Addr[5] => Equal5.IN8
Addr[5] => Equal6.IN8
Addr[5] => Equal7.IN9
Addr[5] => Equal8.IN0
Addr[5] => Equal9.IN0
Addr[5] => Equal10.IN0
Addr[5] => Equal11.IN0
Addr[6] => Equal0.IN5
Addr[6] => Equal1.IN6
Addr[6] => Equal2.IN6
Addr[6] => Equal3.IN7
Addr[6] => Equal4.IN6
Addr[6] => Equal5.IN7
Addr[6] => Equal6.IN7
Addr[6] => Equal7.IN8
Addr[6] => Equal8.IN6
Addr[6] => Equal9.IN7
Addr[6] => Equal10.IN7
Addr[6] => Equal11.IN8
Addr[7] => Equal0.IN4
Addr[7] => Equal1.IN5
Addr[7] => Equal2.IN5
Addr[7] => Equal3.IN6
Addr[7] => Equal4.IN5
Addr[7] => Equal5.IN6
Addr[7] => Equal6.IN6
Addr[7] => Equal7.IN7
Addr[7] => Equal8.IN5
Addr[7] => Equal9.IN6
Addr[7] => Equal10.IN6
Addr[7] => Equal11.IN7
Addr[8] => Equal0.IN3
Addr[8] => Equal1.IN4
Addr[8] => Equal2.IN4
Addr[8] => Equal3.IN5
Addr[8] => Equal4.IN4
Addr[8] => Equal5.IN5
Addr[8] => Equal6.IN5
Addr[8] => Equal7.IN6
Addr[8] => Equal8.IN4
Addr[8] => Equal9.IN5
Addr[8] => Equal10.IN5
Addr[8] => Equal11.IN6
Addr[9] => Equal0.IN2
Addr[9] => Equal1.IN3
Addr[9] => Equal2.IN3
Addr[9] => Equal3.IN4
Addr[9] => Equal4.IN3
Addr[9] => Equal5.IN4
Addr[9] => Equal6.IN4
Addr[9] => Equal7.IN5
Addr[9] => Equal8.IN3
Addr[9] => Equal9.IN4
Addr[9] => Equal10.IN4
Addr[9] => Equal11.IN5
Addr[10] => Equal0.IN1
Addr[10] => Equal1.IN2
Addr[10] => Equal2.IN2
Addr[10] => Equal3.IN3
Addr[10] => Equal4.IN2
Addr[10] => Equal5.IN3
Addr[10] => Equal6.IN3
Addr[10] => Equal7.IN4
Addr[10] => Equal8.IN2
Addr[10] => Equal9.IN3
Addr[10] => Equal10.IN3
Addr[10] => Equal11.IN4
Addr[11] => Equal0.IN0
Addr[11] => Equal1.IN1
Addr[11] => Equal2.IN1
Addr[11] => Equal3.IN2
Addr[11] => Equal4.IN1
Addr[11] => Equal5.IN2
Addr[11] => Equal6.IN2
Addr[11] => Equal7.IN3
Addr[11] => Equal8.IN1
Addr[11] => Equal9.IN2
Addr[11] => Equal10.IN2
Addr[11] => Equal11.IN3
DataIn[0] => HEX7_R.DATAB
DataIn[0] => HEX6_R.DATAB
DataIn[0] => HEX5_R.DATAB
DataIn[0] => HEX4_R.DATAB
DataIn[0] => HEX3_R.DATAB
DataIn[0] => HEX2_R.DATAB
DataIn[0] => HEX1_R.DATAB
DataIn[0] => HEX0_R.DATAB
DataIn[0] => LEDG_R.DATAB
DataIn[0] => LEDR_R.DATAB
DataIn[1] => HEX7_R.DATAB
DataIn[1] => HEX6_R.DATAB
DataIn[1] => HEX5_R.DATAB
DataIn[1] => HEX4_R.DATAB
DataIn[1] => HEX3_R.DATAB
DataIn[1] => HEX2_R.DATAB
DataIn[1] => HEX1_R.DATAB
DataIn[1] => HEX0_R.DATAB
DataIn[1] => LEDG_R.DATAB
DataIn[1] => LEDR_R.DATAB
DataIn[2] => HEX7_R.DATAB
DataIn[2] => HEX6_R.DATAB
DataIn[2] => HEX5_R.DATAB
DataIn[2] => HEX4_R.DATAB
DataIn[2] => HEX3_R.DATAB
DataIn[2] => HEX2_R.DATAB
DataIn[2] => HEX1_R.DATAB
DataIn[2] => HEX0_R.DATAB
DataIn[2] => LEDG_R.DATAB
DataIn[2] => LEDR_R.DATAB
DataIn[3] => HEX7_R.DATAB
DataIn[3] => HEX6_R.DATAB
DataIn[3] => HEX5_R.DATAB
DataIn[3] => HEX4_R.DATAB
DataIn[3] => HEX3_R.DATAB
DataIn[3] => HEX2_R.DATAB
DataIn[3] => HEX1_R.DATAB
DataIn[3] => HEX0_R.DATAB
DataIn[3] => LEDG_R.DATAB
DataIn[3] => LEDR_R.DATAB
DataIn[4] => HEX7_R.DATAB
DataIn[4] => HEX6_R.DATAB
DataIn[4] => HEX5_R.DATAB
DataIn[4] => HEX4_R.DATAB
DataIn[4] => HEX3_R.DATAB
DataIn[4] => HEX2_R.DATAB
DataIn[4] => HEX1_R.DATAB
DataIn[4] => HEX0_R.DATAB
DataIn[4] => LEDG_R.DATAB
DataIn[4] => LEDR_R.DATAB
DataIn[5] => HEX7_R.DATAB
DataIn[5] => HEX6_R.DATAB
DataIn[5] => HEX5_R.DATAB
DataIn[5] => HEX4_R.DATAB
DataIn[5] => HEX3_R.DATAB
DataIn[5] => HEX2_R.DATAB
DataIn[5] => HEX1_R.DATAB
DataIn[5] => HEX0_R.DATAB
DataIn[5] => LEDG_R.DATAB
DataIn[5] => LEDR_R.DATAB
DataIn[6] => HEX7_R.DATAB
DataIn[6] => HEX6_R.DATAB
DataIn[6] => HEX5_R.DATAB
DataIn[6] => HEX4_R.DATAB
DataIn[6] => HEX3_R.DATAB
DataIn[6] => HEX2_R.DATAB
DataIn[6] => HEX1_R.DATAB
DataIn[6] => HEX0_R.DATAB
DataIn[6] => LEDG_R.DATAB
DataIn[6] => LEDR_R.DATAB
DataIn[7] => LEDG_R.DATAB
DataIn[7] => LEDR_R.DATAB
DataIn[8] => LEDG_R.DATAB
DataIn[8] => LEDR_R.DATAB
DataIn[9] => LEDR_R.DATAB
DataIn[10] => LEDR_R.DATAB
DataIn[11] => LEDR_R.DATAB
DataIn[12] => LEDR_R.DATAB
DataIn[13] => LEDR_R.DATAB
DataIn[14] => LEDR_R.DATAB
DataIn[15] => LEDR_R.DATAB
DataIn[16] => LEDR_R.DATAB
DataIn[17] => LEDR_R.DATAB
DataIn[18] => ~NO_FANOUT~
DataIn[19] => ~NO_FANOUT~
DataIn[20] => ~NO_FANOUT~
DataIn[21] => ~NO_FANOUT~
DataIn[22] => ~NO_FANOUT~
DataIn[23] => ~NO_FANOUT~
DataIn[24] => ~NO_FANOUT~
DataIn[25] => ~NO_FANOUT~
DataIn[26] => ~NO_FANOUT~
DataIn[27] => ~NO_FANOUT~
DataIn[28] => ~NO_FANOUT~
DataIn[29] => ~NO_FANOUT~
DataIn[30] => ~NO_FANOUT~
DataIn[31] => ~NO_FANOUT~
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => _.IN1
SW[1] => _.IN1
SW[2] => _.IN1
SW[3] => _.IN1
SW[4] => _.IN1
SW[5] => _.IN1
SW[6] => _.IN1
SW[7] => _.IN1
SW[8] => _.IN1
SW[9] => _.IN1
SW[10] => _.IN1
SW[11] => _.IN1
SW[12] => _.IN1
SW[13] => _.IN1
SW[14] => _.IN1
SW[15] => _.IN1
SW[16] => _.IN1
SW[17] => _.IN1
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
Intr <= Intr.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= HEX0_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= LEDR_R[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR_R[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR_R[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR_R[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR_R[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR_R[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR_R[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR_R[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR_R[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDR_R[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDR_R[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDR_R[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDR_R[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDR_R[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= LEDR_R[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= LEDR_R[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LEDR_R[17].DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= LEDG_R[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LEDG_R[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG_R[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG_R[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDG_R[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDG_R[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDG_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG_R[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= LEDG_R[8].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:key1
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:key2
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:key3
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw0
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw1
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw2
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw3
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw4
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw5
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw6
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw7
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw8
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw9
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw10
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw11
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw12
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw13
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw14
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw15
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw16
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw17
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


