
*** Running vivado
    with args -log masterSlave.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source masterSlave.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source masterSlave.tcl -notrace
Command: synth_design -top masterSlave -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 792.172 ; gain = 177.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'masterSlave' [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/masterSlave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counterUp' [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/counterUp.sv:3]
INFO: [Synth 8-6157] synthesizing module 't20ms' [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/t20ms.sv:3]
	Parameter limit bound to: 20000000 - type: integer 
WARNING: [Synth 8-5788] Register clk2_reg in module t20ms is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/t20ms.sv:15]
INFO: [Synth 8-6155] done synthesizing module 't20ms' (1#1) [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/t20ms.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'counterUp' (2#1) [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/counterUp.sv:3]
INFO: [Synth 8-6157] synthesizing module 'slaveReg' [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/slaveReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'slaveReg' (3#1) [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/slaveReg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'masterReg' [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/masterReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'masterReg' (4#1) [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/masterReg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Seven_Seg' [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/Seven_Seg.sv:23]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/Seven_Seg.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'Seven_Seg' (5#1) [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/Seven_Seg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'masterSlave' (6#1) [E:/VivadoProjects/Lab5/Lab5.srcs/sources_1/new/masterSlave.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 856.133 ; gain = 241.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 856.133 ; gain = 241.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 856.133 ; gain = 241.316
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/VivadoProjects/Lab5/Lab5.srcs/constrs_1/new/BasysLab5.xdc]
Finished Parsing XDC File [E:/VivadoProjects/Lab5/Lab5.srcs/constrs_1/new/BasysLab5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/VivadoProjects/Lab5/Lab5.srcs/constrs_1/new/BasysLab5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/masterSlave_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/masterSlave_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 976.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 976.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 976.340 ; gain = 361.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 976.340 ; gain = 361.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 976.340 ; gain = 361.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 976.340 ; gain = 361.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module masterSlave 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module t20ms 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counterUp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module slaveReg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module masterReg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module Seven_Seg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design masterSlave has port dp driven by constant 1
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[24]' (FDC) to 'i_0/masterReg1/count/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[17]' (FDC) to 'i_0/masterReg1/count/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[2]' (FDC) to 'i_0/masterReg1/count/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[6]' (FDC) to 'i_0/masterReg1/count/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[1]' (FDC) to 'i_0/masterReg1/count/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[10]' (FDC) to 'i_0/masterReg1/count/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[7]' (FDC) to 'i_0/masterReg1/count/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[23]' (FDC) to 'i_0/masterReg1/count/countUp_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[22]' (FDC) to 'i_0/masterReg1/count/countUp_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[13]' (FDC) to 'i_0/masterReg1/count/countUp_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[19]' (FDC) to 'i_0/masterReg1/count/countUp_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[3]' (FDC) to 'i_0/masterReg1/count/countUp_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[5]' (FDC) to 'i_0/masterReg1/count/countUp_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[4]' (FDC) to 'i_0/masterReg1/count/countUp_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[20]' (FDC) to 'i_0/masterReg1/count/countUp_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[15]' (FDC) to 'i_0/masterReg1/count/countUp_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[16]' (FDC) to 'i_0/masterReg1/count/countUp_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[9]' (FDC) to 'i_0/masterReg1/count/countUp_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[21]' (FDC) to 'i_0/masterReg1/count/countUp_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[11]' (FDC) to 'i_0/masterReg1/count/countUp_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[18]' (FDC) to 'i_0/masterReg1/count/countUp_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[8]' (FDC) to 'i_0/masterReg1/count/countUp_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/masterReg1/count/countUp_reg[14]' (FDC) to 'i_0/masterReg1/count/countUp_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\masterReg1/count/countUp_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[16]' (FDC) to 'i_0/masterCounter/countUp_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[24]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[9]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[10]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[7]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[17]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[2]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[22]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[13]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[6]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[1]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[19]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[3]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[5]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[4]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[20]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[15]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[21]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[11]' (FDC) to 'i_0/masterCounter/countUp_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[23]' (FDC) to 'i_0/masterCounter/countUp_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[18]' (FDC) to 'i_0/masterCounter/countUp_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[8]' (FDC) to 'i_0/masterCounter/countUp_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/masterCounter/countUp_reg[14]' (FDC) to 'i_0/masterCounter/countUp_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\masterCounter/countUp_reg[12] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 976.340 ; gain = 361.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 976.340 ; gain = 361.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 981.418 ; gain = 366.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 984.348 ; gain = 369.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 989.145 ; gain = 374.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 989.145 ; gain = 374.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 989.145 ; gain = 374.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 989.145 ; gain = 374.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 989.145 ; gain = 374.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 989.145 ; gain = 374.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    33|
|3     |LUT1   |     7|
|4     |LUT2   |    22|
|5     |LUT3   |   108|
|6     |LUT4   |    24|
|7     |LUT5   |    11|
|8     |LUT6   |    16|
|9     |FDCE   |   134|
|10    |FDPE   |     2|
|11    |FDRE   |    22|
|12    |IBUF   |     6|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |   402|
|2     |  masterCounter |counterUp   |    71|
|3     |    t20ms       |t20ms_5     |    66|
|4     |  masterReg1    |masterReg   |    87|
|5     |    count       |counterUp_3 |    70|
|6     |      t20ms     |t20ms_4     |    66|
|7     |  sev           |Seven_Seg   |    39|
|8     |  slaveCounter  |counterUp_0 |    69|
|9     |    t20ms       |t20ms_2     |    66|
|10    |  slaveReg1     |slaveReg    |    93|
|11    |    count       |counterUp_1 |    68|
|12    |      t20ms     |t20ms       |    66|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 989.145 ; gain = 374.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 989.145 ; gain = 254.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 989.145 ; gain = 374.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1005.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1005.207 ; gain = 651.547
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1005.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/Lab5/Lab5.runs/synth_1/masterSlave.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file masterSlave_utilization_synth.rpt -pb masterSlave_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 09:03:46 2019...
