<profile>

<section name = "Vitis HLS Report for 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT'" level="0">
<item name = "Date">Thu Oct 19 11:51:03 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">proj_kernel_attention</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 36.500 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">15691, 15691, 0.785 ms, 0.785 ms, 15691, 15691, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5">15689, 15689, 11, 1, 1, 15680, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 536, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 8, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 144, -</column>
<column name="Register">-, -, 510, 160, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_3ns_13ns_15_1_1_U168">mul_3ns_13ns_15_1_1, 0, 0, 0, 4, 0</column>
<column name="mul_3ns_13ns_15_1_1_U169">mul_3ns_13ns_15_1_1, 0, 0, 0, 4, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U170">ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1, i0 + (i1 + i2) * i3</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln177_1_fu_662_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln177_fu_272_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln179_1_fu_538_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln179_fu_362_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln181_1_fu_524_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln181_fu_713_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln183_1_fu_510_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln183_fu_592_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln184_fu_504_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln185_1_fu_494_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln185_2_fu_656_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln185_4_fu_786_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln185_5_fu_768_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln185_6_fu_745_p2">+, 0, 0, 22, 15, 15</column>
<column name="empty_107_fu_646_p2">-, 0, 0, 14, 7, 7</column>
<column name="p_mid12943_fu_735_p2">-, 0, 0, 14, 7, 7</column>
<column name="and_ln177_1_fu_344_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln177_2_fu_356_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln177_fu_332_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln179_1_fu_436_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln179_fu_430_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln181_fu_468_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter5">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln177_fu_266_p2">icmp, 0, 0, 12, 14, 11</column>
<column name="icmp_ln179_fu_290_p2">icmp, 0, 0, 12, 13, 12</column>
<column name="icmp_ln181_fu_350_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="icmp_ln183_fu_338_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln184_fu_326_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln179_1_fu_424_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln179_fu_368_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln181_1_fu_456_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln181_fu_450_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln183_1_fu_480_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln183_fu_474_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln177_1_fu_678_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln177_2_fu_304_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln177_3_fu_312_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln177_4_fu_685_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln177_5_fu_692_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln177_fu_296_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln179_1_fu_386_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln179_2_fu_406_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln179_3_fu_706_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln179_4_fu_442_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln179_5_fu_544_p3">select, 0, 0, 13, 1, 1</column>
<column name="select_ln179_fu_699_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln181_1_fu_751_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln181_2_fu_758_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln181_3_fu_530_p3">select, 0, 0, 11, 1, 1</column>
<column name="select_ln181_fu_585_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln183_1_fu_598_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln183_2_fu_516_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln183_fu_486_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln177_fu_320_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln179_fu_418_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln181_fu_462_p2">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="b_1_fu_150">9, 2, 3, 6</column>
<column name="c_1_fu_142">9, 2, 3, 6</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="h_1_fu_134">9, 2, 3, 6</column>
<column name="indvar_flatten2932_fu_130">9, 2, 8, 16</column>
<column name="indvar_flatten2949_fu_138">9, 2, 11, 22</column>
<column name="indvar_flatten2985_fu_146">9, 2, 13, 26</column>
<column name="indvar_flatten3044_fu_154">9, 2, 14, 28</column>
<column name="w_fu_126">9, 2, 3, 6</column>
<column name="x_fu_122">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln177_2_reg_922">1, 0, 1, 0</column>
<column name="and_ln179_1_reg_932">1, 0, 1, 0</column>
<column name="and_ln181_reg_943">1, 0, 1, 0</column>
<column name="and_ln181_reg_943_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="b_1_fu_150">3, 0, 3, 0</column>
<column name="c_1_fu_142">3, 0, 3, 0</column>
<column name="gmem_addr_17_reg_953">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_959">32, 0, 32, 0</column>
<column name="h_1_fu_134">3, 0, 3, 0</column>
<column name="icmp_ln177_reg_911">1, 0, 1, 0</column>
<column name="icmp_ln179_reg_915">1, 0, 1, 0</column>
<column name="indvar_flatten2932_fu_130">8, 0, 8, 0</column>
<column name="indvar_flatten2949_fu_138">11, 0, 11, 0</column>
<column name="indvar_flatten2985_fu_146">13, 0, 13, 0</column>
<column name="indvar_flatten3044_fu_154">14, 0, 14, 0</column>
<column name="or_ln179_reg_927">1, 0, 1, 0</column>
<column name="or_ln181_1_reg_938">1, 0, 1, 0</column>
<column name="or_ln181_1_reg_938_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="w_fu_126">3, 0, 3, 0</column>
<column name="x_fu_122">5, 0, 5, 0</column>
<column name="and_ln177_2_reg_922">64, 32, 1, 0</column>
<column name="and_ln179_1_reg_932">64, 32, 1, 0</column>
<column name="icmp_ln177_reg_911">64, 32, 1, 0</column>
<column name="icmp_ln179_reg_915">64, 32, 1, 0</column>
<column name="or_ln179_reg_927">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="sext_ln177">in, 62, ap_none, sext_ln177, scalar</column>
<column name="afterRearrangeQKX">in, 64, ap_none, afterRearrangeQKX, scalar</column>
</table>
</item>
</section>
</profile>
