$date
	Thu Dec 16 21:52:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_case1 $end
$scope module U0 $end
$var wire 4 ! data0 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_case1 $end
$scope module U0 $end
$var wire 4 " data1 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_case1 $end
$scope module U0 $end
$var wire 4 # data2 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_case1 $end
$scope module U0 $end
$var wire 4 $ data3 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_case1 $end
$scope module U0 $end
$var wire 4 % data4 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_case1 $end
$scope module U0 $end
$var wire 4 & data5 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_case1 $end
$scope module U0 $end
$var wire 3 ' sel [2:0] $end
$upscope $end
$upscope $end
$scope module tb_case1 $end
$scope module U0 $end
$var reg 4 ( out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 (
b0 '
b1101 &
b1100 %
b1011 $
b1010 #
b1001 "
b1000 !
$end
#5
b1001 (
b1 '
#10
b1010 (
b10 '
#15
b1011 (
b11 '
#20
b1100 (
b100 '
#25
b1101 (
b101 '
#30
b0 (
b110 '
#35
b111 '
#45
