Quartus II 64-Bit
Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
15
1206
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
ip_core|ddr|
ip_core|ddr|ddr2_high_performance_controller-library|
ip_core|ddr|
ip_core|ddr|altmemphy-library|
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
ov5640_ddr_lcd
# storage
db|ov5640_ddr_lcd.(0).cnf
db|ov5640_ddr_lcd.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|ov5640_ddr_lcd.v
35675b43df90b68943fe6663a2fc5e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
|
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
system_ctrl
# storage
db|ov5640_ddr_lcd.(1).cnf
db|ov5640_ddr_lcd.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|system_ctrl.v
99e519e83a60146554b48da07d41d233
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
system_ctrl:u_system_ctrl
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
system_delay
# storage
db|ov5640_ddr_lcd.(2).cnf
db|ov5640_ddr_lcd.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|system_ctrl.v
99e519e83a60146554b48da07d41d233
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
system_ctrl:u_system_ctrl|system_delay:u_system_delay
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
pll
# storage
db|ov5640_ddr_lcd.(3).cnf
db|ov5640_ddr_lcd.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|pll|pll.v
e4861a2ce0efe0c02ff04d55730a230
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
system_ctrl:u_system_ctrl|pll:pll_inst
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altpll
# storage
db|ov5640_ddr_lcd.(4).cnf
db|ov5640_ddr_lcd.(4).cnf
# case_insensitive
# source_file
altpll.tdf
1432cd46f66d9cd9c995c4e7995ff8
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
LPM_HINT
CBX_MODULE_PREFIX=pll
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
9
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
12
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
50
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
25
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
pll_altpll
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
areset
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
scanclkena
-1
2
pllena
-1
2
phaseupdown
-1
2
phasestep
-1
2
phasecounterselect
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
}
# hierarchies {
system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component
}
# macro_sequence

# end
# entity
pll_altpll
# storage
db|ov5640_ddr_lcd.(5).cnf
db|ov5640_ddr_lcd.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
db|pll_altpll.v
d92d8f4b031e8b9864790cb4d779f17
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
power_on_delay
# storage
db|ov5640_ddr_lcd.(6).cnf
db|ov5640_ddr_lcd.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|ov5640|power_on_delay.v
c2a06d8b8f239a5759d73e4c9d55
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
power_on_delay:power_on_delay_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
reg_config
# storage
db|ov5640_ddr_lcd.(7).cnf
db|ov5640_ddr_lcd.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|ov5640|reg_config.v
88554a34ad59df27de5e8912aa43900
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
reg_config:reg_config_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
i2c_com
# storage
db|ov5640_ddr_lcd.(8).cnf
db|ov5640_ddr_lcd.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|ov5640|i2c_com.v
1811ba8ff284dd97323b27aa4daa3c72
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
reg_config:reg_config_inst|i2c_com:u1
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
camera_capture
# storage
db|ov5640_ddr_lcd.(9).cnf
db|ov5640_ddr_lcd.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|ov5640|camera_capture.v
757295886f188d2e57363fe27c99c3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
camera_capture:camera_capture_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
lcd_disp
# storage
db|ov5640_ddr_lcd.(10).cnf
db|ov5640_ddr_lcd.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|lcd_disp.v
606192e2dbfc902c64e6aaf8181129
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
LinePeriod
525
PARAMETER_SIGNED_DEC
DEF
H_SyncPulse
41
PARAMETER_SIGNED_DEC
DEF
H_BackPorch
2
PARAMETER_SIGNED_DEC
DEF
H_ActivePix
480
PARAMETER_SIGNED_DEC
DEF
H_FrontPorch
2
PARAMETER_SIGNED_DEC
DEF
Hde_start
43
PARAMETER_SIGNED_DEC
DEF
Hde_end
523
PARAMETER_SIGNED_DEC
DEF
FramePeriod
286
PARAMETER_SIGNED_DEC
DEF
V_SyncPulse
10
PARAMETER_SIGNED_DEC
DEF
V_BackPorch
2
PARAMETER_SIGNED_DEC
DEF
V_ActivePix
272
PARAMETER_SIGNED_DEC
DEF
V_FrontPorch
2
PARAMETER_SIGNED_DEC
DEF
Vde_start
12
PARAMETER_SIGNED_DEC
DEF
Vde_end
284
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
lcd_disp:lcd_disp_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr_2fifo_top
# storage
db|ov5640_ddr_lcd.(11).cnf
db|ov5640_ddr_lcd.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|ddr_2fifo_top.v
cee7ec1736dc6d5ddcc369a103cfba7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr_ctrl
# storage
db|ov5640_ddr_lcd.(12).cnf
db|ov5640_ddr_lcd.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|ddr_ctrl.v
46ec2de7ac23edeb75c9de65d3a7fce
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
32
PARAMETER_SIGNED_DEC
DEF
ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
mem_burst_v2
# storage
db|ov5640_ddr_lcd.(13).cnf
db|ov5640_ddr_lcd.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|mem_burst_v2.v
984777123c3369cbe79fd5c396dfd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_DATA_BITS
32
PARAMETER_SIGNED_DEC
USR
ADDR_BITS
25
PARAMETER_SIGNED_DEC
USR
LOCAL_SIZE_BITS
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2
# storage
db|ov5640_ddr_lcd.(14).cnf
db|ov5640_ddr_lcd.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2.v
ff7e4d3d20e6c55a8a99baf41a58ffc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_controller_phy
# storage
db|ov5640_ddr_lcd.(15).cnf
db|ov5640_ddr_lcd.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ddr2_controller_phy.v
24e44554d068d3946e982d5ba44cb883
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_alt_mem_ddrx_controller_top
# storage
db|ov5640_ddr_lcd.(16).cnf
db|ov5640_ddr_lcd.(16).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_alt_mem_ddrx_controller_top.v
c2b33229db1334f4ec48e795e96aac3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
ip_core|ddr|alt_mem_ddrx_define.iv
c6f44192733574f26c1480d77e9b45
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst
}
# macro_sequence
MMR_TYPE_LPDDR23'b100ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_mm_st_converter
# storage
db|ov5640_ddr_lcd.(17).cnf
db|ov5640_ddr_lcd.(17).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_mm_st_converter.v
a68cebbff7dc1b7331e045128a81c3a5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AVL_SIZE_WIDTH
3
PARAMETER_SIGNED_DEC
USR
AVL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
AVL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LOCAL_ID_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
CFG_DWIDTH_RATIO
4
PARAMETER_SIGNED_DEC
DEF
CFG_MM_ST_CONV_REG
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_controller_st_top
# storage
db|ov5640_ddr_lcd.(18).cnf
db|ov5640_ddr_lcd.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_controller_st_top.v
a8179f8653965fc5df515c3bca8948d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
LOCAL_SIZE_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LOCAL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
LOCAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LOCAL_BE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LOCAL_ID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LOCAL_CS_WIDTH
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_TYPE
AVALON
PARAMETER_STRING
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CTL_ODT_ENABLED
1
PARAMETER_SIGNED_DEC
USR
CTL_OUTPUT_REGD
1
PARAMETER_SIGNED_DEC
USR
CTL_TBP_NUM
4
PARAMETER_SIGNED_DEC
USR
WRBUFFER_ADDR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
RDBUFFER_ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
MEM_IF_ODT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MAX_MEM_IF_CS_WIDTH
30
PARAMETER_SIGNED_DEC
USR
MAX_MEM_IF_CHIP
4
PARAMETER_SIGNED_DEC
USR
MAX_MEM_IF_BANKADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MAX_MEM_IF_ROWADDR_WIDTH
16
PARAMETER_SIGNED_DEC
USR
MAX_MEM_IF_COLADDR_WIDTH
12
PARAMETER_SIGNED_DEC
USR
MAX_MEM_IF_ODT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MAX_MEM_IF_DQS_WIDTH
5
PARAMETER_SIGNED_DEC
USR
MAX_MEM_IF_DQ_WIDTH
40
PARAMETER_SIGNED_DEC
USR
MAX_MEM_IF_MASK_WIDTH
5
PARAMETER_SIGNED_DEC
USR
MAX_LOCAL_DATA_WIDTH
80
PARAMETER_SIGNED_DEC
USR
CFG_TYPE
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
CFG_INTERFACE_WIDTH
16
PARAMETER_SIGNED_DEC
USR
CFG_BURST_LENGTH
00000000000000000000000000000100
PARAMETER_UNSIGNED_BIN
USR
CFG_DEVICE_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_REORDER_DATA
1
PARAMETER_SIGNED_DEC
USR
CFG_DATA_REORDERING_TYPE
INTER_BANK
PARAMETER_STRING
USR
CFG_STARVE_LIMIT
10
PARAMETER_SIGNED_DEC
USR
CFG_ADDR_ORDER
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
USR
MEM_CAS_WR_LAT
5
PARAMETER_SIGNED_DEC
USR
MEM_ADD_LAT
0
PARAMETER_SIGNED_DEC
USR
MEM_TCL
3
PARAMETER_SIGNED_DEC
USR
MEM_TRRD
2
PARAMETER_SIGNED_DEC
USR
MEM_TFAW
9
PARAMETER_SIGNED_DEC
USR
MEM_TRFC
18
PARAMETER_SIGNED_DEC
USR
MEM_TREFI
1301
PARAMETER_SIGNED_DEC
USR
MEM_TRCD
3
PARAMETER_SIGNED_DEC
USR
MEM_TRP
3
PARAMETER_SIGNED_DEC
USR
MEM_TWR
3
PARAMETER_SIGNED_DEC
USR
MEM_TWTR
2
PARAMETER_SIGNED_DEC
USR
MEM_TRTP
2
PARAMETER_SIGNED_DEC
USR
MEM_TRAS
7
PARAMETER_SIGNED_DEC
USR
MEM_TRC
10
PARAMETER_SIGNED_DEC
USR
CFG_TCCD
2
PARAMETER_SIGNED_DEC
USR
MEM_AUTO_PD_CYCLES
0
PARAMETER_SIGNED_DEC
USR
CFG_SELF_RFSH_EXIT_CYCLES
200
PARAMETER_SIGNED_DEC
USR
CFG_PDN_EXIT_CYCLES
3
PARAMETER_SIGNED_DEC
USR
CFG_POWER_SAVING_EXIT_CYCLES
5
PARAMETER_SIGNED_DEC
USR
CFG_MEM_CLK_ENTRY_CYCLES
10
PARAMETER_SIGNED_DEC
USR
MEM_TMRD_CK
10
PARAMETER_SIGNED_DEC
USR
CTL_ECC_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_RMW_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ECC_MULTIPLES_16_24_40_72
1
PARAMETER_SIGNED_DEC
USR
CFG_GEN_SBE
0
PARAMETER_SIGNED_DEC
USR
CFG_GEN_DBE
0
PARAMETER_SIGNED_DEC
USR
CFG_ENABLE_INTR
0
PARAMETER_SIGNED_DEC
USR
CFG_MASK_SBE_INTR
0
PARAMETER_SIGNED_DEC
USR
CFG_MASK_DBE_INTR
0
PARAMETER_SIGNED_DEC
USR
CFG_MASK_CORRDROP_INTR
0
PARAMETER_SIGNED_DEC
USR
CFG_CLR_INTR
0
PARAMETER_SIGNED_DEC
USR
CTL_USR_REFRESH
0
PARAMETER_SIGNED_DEC
USR
CTL_REGDIMM_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CTL_ENABLE_BURST_INTERRUPT

PARAMETER_STRING
DEF
CTL_ENABLE_BURST_TERMINATE

PARAMETER_STRING
DEF
CFG_WRITE_ODT_CHIP
00000000000000000000000000000001
PARAMETER_UNSIGNED_BIN
USR
CFG_READ_ODT_CHIP
00000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
USR
CFG_PORT_WIDTH_WRITE_ODT_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_READ_ODT_CHIP
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CKE_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CTL_CSR_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CFG_ENABLE_NO_DM
0
PARAMETER_SIGNED_DEC
USR
CSR_ADDR_WIDTH
16
PARAMETER_SIGNED_DEC
USR
CSR_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
CSR_BE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_ENABLE_DQS_TRACKING
0
PARAMETER_SIGNED_DEC
DEF
CFG_WLAT_BUS_WIDTH
5
PARAMETER_SIGNED_DEC
USR
CFG_RLAT_BUS_WIDTH
5
PARAMETER_SIGNED_DEC
USR
CFG_RRANK_BUS_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
CFG_WRANK_BUS_WIDTH
0
PARAMETER_SIGNED_DEC
DEF
CFG_USE_SHADOW_REGS
0
PARAMETER_SIGNED_DEC
DEF
MEM_IF_RD_TO_WR_TURNAROUND_OCT
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_WR_TO_RD_TURNAROUND_OCT
0
PARAMETER_SIGNED_DEC
USR
CTL_RD_TO_PCH_EXTRA_CLK
0
PARAMETER_SIGNED_DEC
USR
CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK
0
PARAMETER_SIGNED_DEC
USR
CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK
0
PARAMETER_SIGNED_DEC
USR
CTL_ENABLE_WDATA_PATH_LATENCY
0
PARAMETER_SIGNED_DEC
DEF
CFG_ECC_DECODER_REG
0
PARAMETER_SIGNED_DEC
USR
CFG_ERRCMD_FIFO_REG
0
PARAMETER_SIGNED_DEC
USR
ENABLE_BURST_MERGE
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip_core|ddr|alt_mem_ddrx_define.iv
c6f44192733574f26c1480d77e9b45
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst
}
# macro_sequence
MMR_TYPE_LPDDR23'b100ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_controller
# storage
db|ov5640_ddr_lcd.(19).cnf
db|ov5640_ddr_lcd.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_controller.v
1f49184c934ee2b85ac29cb6411c3510
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_LOCAL_SIZE_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_ID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_IF_TYPE
AVALON
PARAMETER_STRING
USR
CFG_MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CKE_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ODT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_DQ_WIDTH
16
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_ODT_ENABLED
1
PARAMETER_SIGNED_DEC
USR
CFG_OUTPUT_REGD
0
PARAMETER_SIGNED_DEC
DEF
CFG_CTL_TBP_NUM
4
PARAMETER_SIGNED_DEC
USR
CFG_LPDDR2_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CFG_DATA_REORDERING_TYPE
INTER_BANK
PARAMETER_STRING
USR
CFG_ECC_MULTIPLES_16_24_40_72
1
PARAMETER_SIGNED_DEC
USR
CFG_WRBUFFER_ADDR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
CFG_RDBUFFER_ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TYPE
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_INTERFACE_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_BURST_LENGTH
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_DEVICE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_OUTPUT_REGD
2
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ADDR_ORDER
2
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_COL_ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ROW_ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_BANK_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_CS_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_CAS_WR_LAT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ADD_LAT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TCL
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRRD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TFAW
6
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRFC
8
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TREFI
13
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRCD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRP
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TWR
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TWTR
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRTP
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRAS
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRC
6
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TCCD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TMRD
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_SELF_RFSH_EXIT_CYCLES
10
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_PDN_EXIT_CYCLES
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_AUTO_PD_CYCLES
16
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_POWER_SAVING_EXIT_CYCLES
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_MEM_CLK_ENTRY_CYCLES
6
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_RDWR
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_PCH
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_ACT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_RD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_WR
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_WR_BC
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_PCH
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_AP_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_WR
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_RD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_RD_BC
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_PCH
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_AP_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_PCH_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_PCH_ALL_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_ARF_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_PDN_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_SRF_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_ARF_PERIOD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_PDN_PERIOD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_REORDER_DATA
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_STARVE_LIMIT
6
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_USER_RFSH
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_SELF_RFSH
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_REGDIMM_ENABLE
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_BURST_INTERRUPT
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_BURST_TERMINATE
1
PARAMETER_SIGNED_DEC
USR
CFG_ENABLE_CMD_SPLIT
1
PARAMETER_UNSIGNED_BIN
DEF
CFG_ENABLE_WDATA_PATH_LATENCY
0
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_ECC
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_AUTO_CORR
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_GEN_SBE
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_GEN_DBE
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_INTR
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_MASK_SBE_INTR
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_MASK_DBE_INTR
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_MASK_CORR_DROPPED_INTR
1
PARAMETER_SIGNED_DEC
DEF
CFG_PORT_WIDTH_CLR_INTR
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_ECC_CODE_OVERWRITES
1
PARAMETER_SIGNED_DEC
DEF
CFG_PORT_WIDTH_ENABLE_NO_DM
1
PARAMETER_SIGNED_DEC
DEF
CFG_ECC_DECODER_REG
0
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_WRITE_ODT_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_READ_ODT_CHIP
1
PARAMETER_SIGNED_DEC
USR
STS_PORT_WIDTH_SBE_ERROR
1
PARAMETER_SIGNED_DEC
DEF
STS_PORT_WIDTH_DBE_ERROR
1
PARAMETER_SIGNED_DEC
DEF
STS_PORT_WIDTH_CORR_DROP_ERROR
1
PARAMETER_SIGNED_DEC
DEF
STS_PORT_WIDTH_SBE_COUNT
8
PARAMETER_SIGNED_DEC
DEF
STS_PORT_WIDTH_DBE_COUNT
8
PARAMETER_SIGNED_DEC
DEF
STS_PORT_WIDTH_CORR_DROP_COUNT
8
PARAMETER_SIGNED_DEC
DEF
CFG_WLAT_BUS_WIDTH
5
PARAMETER_SIGNED_DEC
USR
CFG_RRANK_BUS_WIDTH
0
PARAMETER_SIGNED_DEC
USR
CFG_WRANK_BUS_WIDTH
0
PARAMETER_SIGNED_DEC
USR
CFG_USE_SHADOW_REGS
0
PARAMETER_SIGNED_DEC
USR
CFG_RDATA_RETURN_MODE
INORDER
PARAMETER_STRING
USR
CFG_ERRCMD_FIFO_REG
0
PARAMETER_SIGNED_DEC
USR
CFG_ENABLE_BURST_MERGE
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_input_if
# storage
db|ov5640_ddr_lcd.(20).cnf
db|ov5640_ddr_lcd.(20).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_input_if.v
9b1c232982615c314bf510f0be9fc7a6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_LOCAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_ID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_SIZE_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_AFI_INTF_PHASE_NUM
2
PARAMETER_SIGNED_DEC
USR
CFG_CTL_ARBITER_TYPE
ROWCOL
PARAMETER_STRING
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_cmd_gen
# storage
db|ov5640_ddr_lcd.(21).cnf
db|ov5640_ddr_lcd.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_cmd_gen.v
93289705ebb3213b9500c01d19df66
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_LOCAL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_SIZE_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_ID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_INT_SIZE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_COL_ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ROW_ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_BANK_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_CS_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_BURST_LENGTH
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ADDR_ORDER
2
PARAMETER_SIGNED_DEC
USR
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_CTL_QUEUE_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
CFG_DATA_ID_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_ENABLE_QUEUE
0
PARAMETER_SIGNED_DEC
USR
CFG_ENABLE_BURST_MERGE
0
PARAMETER_SIGNED_DEC
USR
CFG_CMD_GEN_OUTPUT_REG
1
PARAMETER_SIGNED_DEC
USR
CFG_CTL_TBP_NUM
4
PARAMETER_SIGNED_DEC
USR
CFG_CTL_SHADOW_TBP_NUM
4
PARAMETER_SIGNED_DEC
USR
MIN_COL
8
PARAMETER_SIGNED_DEC
DEF
MIN_ROW
12
PARAMETER_SIGNED_DEC
DEF
MIN_BANK
2
PARAMETER_SIGNED_DEC
DEF
MIN_CS
1
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip_core|ddr|alt_mem_ddrx_define.iv
c6f44192733574f26c1480d77e9b45
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst
}
# macro_sequence
MMR_ADDR_ORDER_ROW_CS_BA_COL2'b10MMR_ADDR_ORDER_CS_BA_ROW_COL2'b01MMR_ADDR_ORDER_CS_BA_ROW_COL2'b01MMR_ADDR_ORDER_ROW_CS_BA_COL2'b10MMR_ADDR_ORDER_ROW_CS_BA_COL2'b10MMR_ADDR_ORDER_CS_BA_ROW_COL2'b01ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_tbp
# storage
db|ov5640_ddr_lcd.(22).cnf
db|ov5640_ddr_lcd.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_tbp.v
84e088f2c094f84af8d0c5f2c029d3c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_CTL_TBP_NUM
4
PARAMETER_SIGNED_DEC
USR
CFG_CTL_SHADOW_TBP_NUM
4
PARAMETER_SIGNED_DEC
USR
CFG_ENABLE_SHADOW_TBP
0
PARAMETER_SIGNED_DEC
USR
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_CTL_ARBITER_TYPE
ROWCOL
PARAMETER_STRING
USR
CFG_MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_ID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_INT_SIZE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_DATA_ID_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_REG_REQ
0
PARAMETER_SIGNED_DEC
USR
CFG_REG_GRANT
1
PARAMETER_SIGNED_DEC
USR
CFG_DATA_REORDERING_TYPE
INTER_BANK
PARAMETER_STRING
USR
CFG_DISABLE_READ_REODERING
0
PARAMETER_SIGNED_DEC
USR
CFG_DISABLE_PRIORITY
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_REORDER_DATA
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_STARVE_LIMIT
6
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TYPE
3
PARAMETER_SIGNED_DEC
USR
T_PARAM_ACT_TO_RDWR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_ACT_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_ACT_TO_PCH_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_TO_PCH_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_TO_PCH_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_PCH_TO_VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_AP_TO_VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_AP_TO_VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip_core|ddr|alt_mem_ddrx_define.iv
c6f44192733574f26c1480d77e9b45
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst
}
# macro_sequence
MMR_TYPE_DDR33'b010MMR_TYPE_DDR33'b010ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_arbiter
# storage
db|ov5640_ddr_lcd.(23).cnf
db|ov5640_ddr_lcd.(23).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_arbiter.v
30bb33d0f9ef16c37cea71a0a7433
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_CTL_TBP_NUM
4
PARAMETER_SIGNED_DEC
USR
CFG_CTL_ARBITER_TYPE
ROWCOL
PARAMETER_STRING
USR
CFG_REG_GRANT
1
PARAMETER_SIGNED_DEC
USR
CFG_REG_REQ
0
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_ID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_DATA_ID_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_INT_SIZE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_AFI_INTF_PHASE_NUM
2
PARAMETER_SIGNED_DEC
USR
CFG_DISABLE_PRIORITY
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_burst_gen
# storage
db|ov5640_ddr_lcd.(24).cnf
db|ov5640_ddr_lcd.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_burst_gen.v
c87b91b0214d80998a357a5de62c3ce3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_CTL_ARBITER_TYPE
ROWCOL
PARAMETER_STRING
USR
CFG_REG_GRANT
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_ID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_DATA_ID_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_INT_SIZE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_AFI_INTF_PHASE_NUM
2
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TYPE
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_BURST_LENGTH
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TCCD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_BURST_INTERRUPT
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_BURST_TERMINATE
1
PARAMETER_SIGNED_DEC
USR
CFG_ENABLE_BURST_GEN_OUTPUT_REG
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip_core|ddr|alt_mem_ddrx_define.iv
c6f44192733574f26c1480d77e9b45
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst
}
# macro_sequence
MMR_TYPE_DDR33'b010MMR_TYPE_DDR33'b010MMR_TYPE_DDR33'b010MMR_TYPE_LPDDR13'b011MMR_TYPE_LPDDR23'b100MMR_TYPE_LPDDR13'b011MMR_TYPE_LPDDR23'b100MMR_TYPE_LPDDR13'b011MMR_TYPE_LPDDR23'b100MMR_TYPE_LPDDR13'b011MMR_TYPE_LPDDR23'b100MMR_TYPE_LPDDR13'b011MMR_TYPE_LPDDR23'b100MMR_TYPE_LPDDR13'b011MMR_TYPE_LPDDR23'b100ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_addr_cmd_wrap
# storage
db|ov5640_ddr_lcd.(25).cnf
db|ov5640_ddr_lcd.(25).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_addr_cmd_wrap.v
1e535d54d22dac44339ca2124636b42a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CKE_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_LPDDR2_ENABLED
0
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TYPE
3
PARAMETER_SIGNED_DEC
USR
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_AFI_INTF_PHASE_NUM
2
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_ID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_DATA_ID_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_INT_SIZE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_ODT_ENABLED
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ODT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_CAS_WR_LAT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TCL
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ADD_LAT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_WRITE_ODT_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_READ_ODT_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_OUTPUT_REGD
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip_core|ddr|alt_mem_ddrx_define.iv
c6f44192733574f26c1480d77e9b45
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst
}
# macro_sequence
MMR_TYPE_LPDDR23'b100ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_addr_cmd
# storage
db|ov5640_ddr_lcd.(26).cnf
db|ov5640_ddr_lcd.(26).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_addr_cmd.v
35658b5f76c61712eaf527d22f9f43
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_PORT_WIDTH_TYPE
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_OUTPUT_REGD
2
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CKE_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_CTL_RATE
FULL
PARAMETER_STRING
DEF
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip_core|ddr|alt_mem_ddrx_define.iv
c6f44192733574f26c1480d77e9b45
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst
}
# macro_sequence
MMR_TYPE_DDR33'b010MMR_TYPE_LPDDR13'b011MMR_TYPE_DDR33'b010MMR_TYPE_LPDDR13'b011ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_odt_gen
# storage
db|ov5640_ddr_lcd.(27).cnf
db|ov5640_ddr_lcd.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_odt_gen.v
4879eb5d4749867d4bb59ec2cda214a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_ODT_ENABLED
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ODT_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_OUTPUT_REGD
2
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_CAS_WR_LAT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TCL
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ADD_LAT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TYPE
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_WRITE_ODT_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_READ_ODT_CHIP
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip_core|ddr|alt_mem_ddrx_define.iv
c6f44192733574f26c1480d77e9b45
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst
}
# macro_sequence
MMR_TYPE_DDR23'b001MMR_TYPE_DDR33'b010ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_ddr2_odt_gen
# storage
db|ov5640_ddr_lcd.(28).cnf
db|ov5640_ddr_lcd.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_ddr2_odt_gen.v
28f7aad194b559b2c3b6b5683c6177
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ADD_LAT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_OUTPUT_REGD
2
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TCL
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_ddr3_odt_gen
# storage
db|ov5640_ddr_lcd.(29).cnf
db|ov5640_ddr_lcd.(29).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_ddr3_odt_gen.v
5476ee2e757a53198db4aff26fad75e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_OUTPUT_REGD
2
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TCL
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_CAS_WR_LAT
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_rdwr_data_tmg
# storage
db|ov5640_ddr_lcd.(30).cnf
db|ov5640_ddr_lcd.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_rdwr_data_tmg.v
749a358d817b2175a99775536aceea7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_DQ_WIDTH
16
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
CFG_WLAT_BUS_WIDTH
5
PARAMETER_SIGNED_DEC
USR
CFG_DRAM_WLAT_GROUP
1
PARAMETER_SIGNED_DEC
USR
CFG_DATA_ID_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_WDATA_REG
0
PARAMETER_SIGNED_DEC
USR
CFG_ECC_ENC_REG
1
PARAMETER_SIGNED_DEC
USR
CFG_AFI_INTF_PHASE_NUM
2
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_ECC
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_OUTPUT_REGD
2
PARAMETER_SIGNED_DEC
USR
CFG_CTL_ARBITER_TYPE
ROWCOL
PARAMETER_STRING
USR
CFG_USE_SHADOW_REGS
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_wdata_path
# storage
db|ov5640_ddr_lcd.(31).cnf
db|ov5640_ddr_lcd.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_wdata_path.v
049579557ee186e876c604fe664a398
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_LOCAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_DQ_WIDTH
16
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
CFG_INT_SIZE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_DATA_ID_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_DRAM_WLAT_GROUP
1
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_WLAT_GROUP
1
PARAMETER_SIGNED_DEC
USR
CFG_TBP_NUM
4
PARAMETER_SIGNED_DEC
USR
CFG_BUFFER_ADDR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_ECC_MULTIPLES
2
PARAMETER_SIGNED_DEC
USR
CFG_WDATA_REG
0
PARAMETER_SIGNED_DEC
USR
CFG_PARTIAL_BE_PER_WORD_ENABLE
1
PARAMETER_SIGNED_DEC
USR
CFG_ECC_CODE_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_BURST_LENGTH
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_ECC
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_AUTO_CORR
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_NO_DM
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_ECC_CODE_OVERWRITES
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_INTERFACE_WIDTH
8
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_list
# storage
db|ov5640_ddr_lcd.(32).cnf
db|ov5640_ddr_lcd.(32).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_list.v
9fafa05679116b0d1d0335ec41a8546
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CTL_LIST_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CTL_LIST_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CTL_LIST_INIT_VALUE_TYPE
INCR
PARAMETER_STRING
USR
CTL_LIST_INIT_VALID
VALID
PARAMETER_STRING
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_list
# storage
db|ov5640_ddr_lcd.(33).cnf
db|ov5640_ddr_lcd.(33).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_list.v
9fafa05679116b0d1d0335ec41a8546
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CTL_LIST_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CTL_LIST_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CTL_LIST_INIT_VALUE_TYPE
ZERO
PARAMETER_STRING
USR
CTL_LIST_INIT_VALID
INVALID
PARAMETER_STRING
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_burst_tracking
# storage
db|ov5640_ddr_lcd.(34).cnf
db|ov5640_ddr_lcd.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_burst_tracking.v
437be1c2d8e6d36d049588f58cbd60
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_BURSTCOUNT_TRACKING_WIDTH
7
PARAMETER_SIGNED_DEC
USR
CFG_BUFFER_ADDR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
CFG_INT_SIZE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_dataid_manager
# storage
db|ov5640_ddr_lcd.(35).cnf
db|ov5640_ddr_lcd.(35).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_dataid_manager.v
b82377ead7828c5a1179ae316916ca73
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_DATA_ID_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_DRAM_WLAT_GROUP
1
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_WLAT_GROUP
1
PARAMETER_SIGNED_DEC
USR
CFG_BUFFER_ADDR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
CFG_INT_SIZE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_TBP_NUM
4
PARAMETER_SIGNED_DEC
USR
CFG_BURSTCOUNT_TRACKING_WIDTH
7
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_BURST_LENGTH
5
PARAMETER_SIGNED_DEC
USR
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_list
# storage
db|ov5640_ddr_lcd.(36).cnf
db|ov5640_ddr_lcd.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_list.v
9fafa05679116b0d1d0335ec41a8546
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CTL_LIST_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CTL_LIST_DEPTH
8
PARAMETER_SIGNED_DEC
USR
CTL_LIST_INIT_VALUE_TYPE
ZERO
PARAMETER_STRING
USR
CTL_LIST_INIT_VALID
INVALID
PARAMETER_STRING
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_buffer
# storage
db|ov5640_ddr_lcd.(37).cnf
db|ov5640_ddr_lcd.(37).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_buffer.v
e1a1f77eeb485ee72a8d97163022e08b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
16
PARAMETER_SIGNED_DEC
USR
REGISTER_OUTPUT
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|ov5640_ddr_lcd.(38).cnf
db|ov5640_ddr_lcd.(38).cnf
# case_insensitive
# source_file
altsyncram.tdf
f8b1b3e6a95fdea61cd86b5880d92761
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
64
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
64
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_vll1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altrom.inc
192b74eafa8debf2248ea73881e77f91
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_vll1
# storage
db|ov5640_ddr_lcd.(39).cnf
db|ov5640_ddr_lcd.(39).cnf
# case_insensitive
# source_file
db|altsyncram_vll1.tdf
df88775161fd793f414e12bd1dffc6b4
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated
}
# macro_sequence

# end
# entity
alt_mem_ddrx_buffer
# storage
db|ov5640_ddr_lcd.(40).cnf
db|ov5640_ddr_lcd.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_buffer.v
e1a1f77eeb485ee72a8d97163022e08b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
2
PARAMETER_SIGNED_DEC
USR
REGISTER_OUTPUT
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|ov5640_ddr_lcd.(41).cnf
db|ov5640_ddr_lcd.(41).cnf
# case_insensitive
# source_file
altsyncram.tdf
f8b1b3e6a95fdea61cd86b5880d92761
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
64
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
2
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
64
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_lil1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altrom.inc
192b74eafa8debf2248ea73881e77f91
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_lil1
# storage
db|ov5640_ddr_lcd.(42).cnf
db|ov5640_ddr_lcd.(42).cnf
# case_insensitive
# source_file
db|altsyncram_lil1.tdf
e3582775dee2e2314b975799d4389836
7
# used_port {
wren_a
-1
3
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated
}
# macro_sequence

# end
# entity
alt_mem_ddrx_fifo
# storage
db|ov5640_ddr_lcd.(43).cnf
db|ov5640_ddr_lcd.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_fifo.v
865f53485bef4566d0f178ac446f9d36
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CTL_FIFO_DATA_WIDTH
50
PARAMETER_SIGNED_DEC
USR
CTL_FIFO_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|ov5640_ddr_lcd.(44).cnf
db|ov5640_ddr_lcd.(44).cnf
# case_insensitive
# source_file
scfifo.tdf
6c5618488fb55065464e8a851e68c3
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
50
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
3
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_5841
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
sclr
-1
1
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
}
# macro_sequence

# end
# entity
scfifo_5841
# storage
db|ov5640_ddr_lcd.(45).cnf
db|ov5640_ddr_lcd.(45).cnf
# case_insensitive
# source_file
db|scfifo_5841.tdf
94c45cbf4e6da088351e3711cbda6c9
7
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_ej31
# storage
db|ov5640_ddr_lcd.(46).cnf
db|ov5640_ddr_lcd.(46).cnf
# case_insensitive
# source_file
db|a_dpfifo_ej31.tdf
78f2d6dc316b1ac5a9f52cc9ec3964b0
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_jrd1
# storage
db|ov5640_ddr_lcd.(47).cnf
db|ov5640_ddr_lcd.(47).cnf
# case_insensitive
# source_file
db|altsyncram_jrd1.tdf
853a1ad4b63df220a84975ef673ec7e
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|altsyncram_jrd1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_gs8
# storage
db|ov5640_ddr_lcd.(48).cnf
db|ov5640_ddr_lcd.(48).cnf
# case_insensitive
# source_file
db|cmpr_gs8.tdf
6c8051a3a715e6421f97fda2ced9ef
7
# used_port {
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cmpr_gs8:almost_full_comparer
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo|cmpr_gs8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_gs8
# storage
db|ov5640_ddr_lcd.(49).cnf
db|ov5640_ddr_lcd.(49).cnf
# case_insensitive
# source_file
db|cmpr_gs8.tdf
6c8051a3a715e6421f97fda2ced9ef
7
# used_port {
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
1
datab1
-1
2
datab0
-1
2
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cmpr_gs8:three_comparison
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo|cmpr_gs8:three_comparison
}
# macro_sequence

# end
# entity
cntr_tnb
# storage
db|ov5640_ddr_lcd.(50).cnf
db|ov5640_ddr_lcd.(50).cnf
# case_insensitive
# source_file
db|cntr_tnb.tdf
81ad495cea7ca89973f1c7ff0bc71cb
7
# used_port {
sclr
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cntr_tnb:rd_ptr_msb
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo|cntr_tnb:rd_ptr_msb
}
# macro_sequence

# end
# entity
cntr_ao7
# storage
db|ov5640_ddr_lcd.(51).cnf
db|ov5640_ddr_lcd.(51).cnf
# case_insensitive
# source_file
db|cntr_ao7.tdf
f3f22fbfd561576fa6949ace723f15c
7
# used_port {
updown
-1
3
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cntr_ao7:usedw_counter
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo|cntr_ao7:usedw_counter
}
# macro_sequence

# end
# entity
cntr_unb
# storage
db|ov5640_ddr_lcd.(52).cnf
db|ov5640_ddr_lcd.(52).cnf
# case_insensitive
# source_file
db|cntr_unb.tdf
f310a294d84c5cd85ffc135fe48d819
7
# used_port {
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cntr_unb:wr_ptr
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cntr_unb:rd_ptr_msb
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo|cntr_unb:wr_ptr
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_unb:rd_ptr_msb
}
# macro_sequence

# end
# entity
alt_mem_ddrx_rdata_path
# storage
db|ov5640_ddr_lcd.(53).cnf
db|ov5640_ddr_lcd.(53).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_rdata_path.v
cc71957c60fbe4d92e646d6018aaff
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_LOCAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
CFG_INT_SIZE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_DATA_ID_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_ID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
CFG_BUFFER_ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_ROW_WIDTH
13
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_COL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
CFG_MAX_READ_CMD_NUM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_RDATA_RETURN_MODE
INORDER
PARAMETER_STRING
USR
CFG_AFI_INTF_PHASE_NUM
2
PARAMETER_SIGNED_DEC
USR
CFG_ERRCMD_FIFO_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_ECC_MULTIPLES
2
PARAMETER_SIGNED_DEC
USR
CFG_ECC_CODE_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TYPE
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_ECC
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_AUTO_CORR
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_NO_DM
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_BURST_LENGTH
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ADDR_ORDER
2
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_COL_ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ROW_ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_BANK_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_CS_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_ERRCMD_FIFO_REG
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip_core|ddr|alt_mem_ddrx_define.iv
c6f44192733574f26c1480d77e9b45
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst
}
# macro_sequence
MMR_TYPE_DDR33'b010MMR_ADDR_ORDER_ROW_CS_BA_COL2'b10MMR_ADDR_ORDER_CS_BA_ROW_COL2'b01MMR_ADDR_ORDER_CS_BA_ROW_COL2'b01MMR_ADDR_ORDER_ROW_CS_BA_COL2'b10ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_fifo
# storage
db|ov5640_ddr_lcd.(54).cnf
db|ov5640_ddr_lcd.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_fifo.v
865f53485bef4566d0f178ac446f9d36
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CTL_FIFO_DATA_WIDTH
45
PARAMETER_SIGNED_DEC
USR
CTL_FIFO_ADDR_WIDTH
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|ov5640_ddr_lcd.(55).cnf
db|ov5640_ddr_lcd.(55).cnf
# case_insensitive
# source_file
scfifo.tdf
6c5618488fb55065464e8a851e68c3
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
45
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
16
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
4
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_p941
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
sclr
-1
1
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component
}
# macro_sequence

# end
# entity
scfifo_p941
# storage
db|ov5640_ddr_lcd.(56).cnf
db|ov5640_ddr_lcd.(56).cnf
# case_insensitive
# source_file
db|scfifo_p941.tdf
cb94911ba924f49f531d9fe6c145b5bf
7
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_2l31
# storage
db|ov5640_ddr_lcd.(57).cnf
db|ov5640_ddr_lcd.(57).cnf
# case_insensitive
# source_file
db|a_dpfifo_2l31.tdf
e2fbfc4c97e95c8d398d514d256aee8
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_rud1
# storage
db|ov5640_ddr_lcd.(58).cnf
db|ov5640_ddr_lcd.(58).cnf
# case_insensitive
# source_file
db|altsyncram_rud1.tdf
373eeedf2a3d882c19d259726fd50db
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_hs8
# storage
db|ov5640_ddr_lcd.(59).cnf
db|ov5640_ddr_lcd.(59).cnf
# case_insensitive
# source_file
db|cmpr_hs8.tdf
ee7e619b6c12d80ab8a60e2e5eb3e7
7
# used_port {
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa3
-1
2
dataa2
-1
2
dataa1
-1
2
dataa0
-1
2
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cmpr_hs8:almost_full_comparer
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cmpr_hs8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_hs8
# storage
db|ov5640_ddr_lcd.(60).cnf
db|ov5640_ddr_lcd.(60).cnf
# case_insensitive
# source_file
db|cmpr_hs8.tdf
ee7e619b6c12d80ab8a60e2e5eb3e7
7
# used_port {
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab3
-1
1
datab2
-1
1
datab1
-1
2
datab0
-1
2
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cmpr_hs8:three_comparison
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cmpr_hs8:three_comparison
}
# macro_sequence

# end
# entity
cntr_bo7
# storage
db|ov5640_ddr_lcd.(61).cnf
db|ov5640_ddr_lcd.(61).cnf
# case_insensitive
# source_file
db|cntr_bo7.tdf
13c37f583e5efaae8a8db57b8269c2b
7
# used_port {
updown
-1
3
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cntr_bo7:usedw_counter
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_bo7:usedw_counter
}
# macro_sequence

# end
# entity
cntr_vnb
# storage
db|ov5640_ddr_lcd.(62).cnf
db|ov5640_ddr_lcd.(62).cnf
# case_insensitive
# source_file
db|cntr_vnb.tdf
70f89b7c92b696b6bb1648ea7e3e3dd
7
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cntr_vnb:wr_ptr
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|cntr_vnb:wr_ptr
}
# macro_sequence

# end
# entity
alt_mem_ddrx_fifo
# storage
db|ov5640_ddr_lcd.(63).cnf
db|ov5640_ddr_lcd.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_fifo.v
865f53485bef4566d0f178ac446f9d36
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CTL_FIFO_DATA_WIDTH
39
PARAMETER_SIGNED_DEC
USR
CTL_FIFO_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|ov5640_ddr_lcd.(64).cnf
db|ov5640_ddr_lcd.(64).cnf
# case_insensitive
# source_file
scfifo.tdf
6c5618488fb55065464e8a851e68c3
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
39
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
8
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
3
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_c841
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
sclr
-1
1
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
}
# macro_sequence

# end
# entity
scfifo_c841
# storage
db|ov5640_ddr_lcd.(65).cnf
db|ov5640_ddr_lcd.(65).cnf
# case_insensitive
# source_file
db|scfifo_c841.tdf
bc2b92e5ff503a5561d18368bfedbc4a
7
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_lj31
# storage
db|ov5640_ddr_lcd.(66).cnf
db|ov5640_ddr_lcd.(66).cnf
# case_insensitive
# source_file
db|a_dpfifo_lj31.tdf
3e6bbe168bfc3d3903f6687e6154d8
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_1sd1
# storage
db|ov5640_ddr_lcd.(67).cnf
db|ov5640_ddr_lcd.(67).cnf
# case_insensitive
# source_file
db|altsyncram_1sd1.tdf
eb84939d48d694bf7dd42a7383f75a5
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo|altsyncram_1sd1:FIFOram
}
# macro_sequence

# end
# entity
alt_mem_ddrx_list
# storage
db|ov5640_ddr_lcd.(68).cnf
db|ov5640_ddr_lcd.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_list.v
9fafa05679116b0d1d0335ec41a8546
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CTL_LIST_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CTL_LIST_DEPTH
16
PARAMETER_SIGNED_DEC
USR
CTL_LIST_INIT_VALUE_TYPE
INCR
PARAMETER_STRING
USR
CTL_LIST_INIT_VALID
VALID
PARAMETER_STRING
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_list
# storage
db|ov5640_ddr_lcd.(69).cnf
db|ov5640_ddr_lcd.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_list.v
9fafa05679116b0d1d0335ec41a8546
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CTL_LIST_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CTL_LIST_DEPTH
16
PARAMETER_SIGNED_DEC
USR
CTL_LIST_INIT_VALUE_TYPE
ZERO
PARAMETER_STRING
USR
CTL_LIST_INIT_VALID
INVALID
PARAMETER_STRING
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_fifo
# storage
db|ov5640_ddr_lcd.(70).cnf
db|ov5640_ddr_lcd.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_fifo.v
865f53485bef4566d0f178ac446f9d36
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CTL_FIFO_DATA_WIDTH
12
PARAMETER_SIGNED_DEC
USR
CTL_FIFO_ADDR_WIDTH
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
scfifo
# storage
db|ov5640_ddr_lcd.(71).cnf
db|ov5640_ddr_lcd.(71).cnf
# case_insensitive
# source_file
scfifo.tdf
6c5618488fb55065464e8a851e68c3
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
12
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
16
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
4
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_j941
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
aclr
-1
3
sclr
-1
1
}
# include_file {
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
}
# macro_sequence

# end
# entity
scfifo_j941
# storage
db|ov5640_ddr_lcd.(72).cnf
db|ov5640_ddr_lcd.(72).cnf
# case_insensitive
# source_file
db|scfifo_j941.tdf
2957b64d96218c77d0b34c4f2abed
7
# used_port {
wrreq
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_sk31
# storage
db|ov5640_ddr_lcd.(73).cnf
db|ov5640_ddr_lcd.(73).cnf
# case_insensitive
# source_file
db|a_dpfifo_sk31.tdf
96e936c2c5a332aea2cfd733cc442ade
7
# used_port {
wreq
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_fud1
# storage
db|ov5640_ddr_lcd.(74).cnf
db|ov5640_ddr_lcd.(74).cnf
# case_insensitive
# source_file
db|altsyncram_fud1.tdf
7244da59b641025a5198c22e56760d4
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram
}
# macro_sequence

# end
# entity
alt_mem_ddrx_buffer
# storage
db|ov5640_ddr_lcd.(75).cnf
db|ov5640_ddr_lcd.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_buffer.v
e1a1f77eeb485ee72a8d97163022e08b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_WIDTH
8
PARAMETER_SIGNED_DEC
USR
DATA_WIDTH
33
PARAMETER_SIGNED_DEC
USR
REGISTER_OUTPUT
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|ov5640_ddr_lcd.(76).cnf
db|ov5640_ddr_lcd.(76).cnf
# case_insensitive
# source_file
altsyncram.tdf
f8b1b3e6a95fdea61cd86b5880d92761
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
33
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
33
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_7pl1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altrom.inc
192b74eafa8debf2248ea73881e77f91
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_7pl1
# storage
db|ov5640_ddr_lcd.(77).cnf
db|ov5640_ddr_lcd.(77).cnf
# case_insensitive
# source_file
db|altsyncram_7pl1.tdf
2987f4e784345132bbc3bd43b2438889
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated
}
# macro_sequence

# end
# entity
alt_mem_ddrx_ecc_encoder_decoder_wrapper
# storage
db|ov5640_ddr_lcd.(78).cnf
db|ov5640_ddr_lcd.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
9ef7e347c6dae7e1597d2d3484ecc0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_LOCAL_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
USR
CFG_LOCAL_ADDR_WIDTH
25
PARAMETER_SIGNED_DEC
USR
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_DQ_WIDTH
16
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
CFG_ECC_CODE_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_ECC_MULTIPLES
2
PARAMETER_SIGNED_DEC
USR
CFG_ECC_ENC_REG
1
PARAMETER_SIGNED_DEC
USR
CFG_ECC_DEC_REG
1
PARAMETER_SIGNED_DEC
USR
CFG_ECC_DECODER_REG
0
PARAMETER_SIGNED_DEC
USR
CFG_ECC_RDATA_REG
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_INTERFACE_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_ECC
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_GEN_SBE
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_GEN_DBE
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_INTR
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_MASK_SBE_INTR
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_MASK_DBE_INTR
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_MASK_CORR_DROPPED_INTR
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_CLR_INTR
1
PARAMETER_SIGNED_DEC
USR
STS_PORT_WIDTH_SBE_ERROR
1
PARAMETER_SIGNED_DEC
USR
STS_PORT_WIDTH_DBE_ERROR
1
PARAMETER_SIGNED_DEC
USR
STS_PORT_WIDTH_SBE_COUNT
8
PARAMETER_SIGNED_DEC
USR
STS_PORT_WIDTH_DBE_COUNT
8
PARAMETER_SIGNED_DEC
USR
STS_PORT_WIDTH_CORR_DROP_ERROR
1
PARAMETER_SIGNED_DEC
USR
STS_PORT_WIDTH_CORR_DROP_COUNT
8
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_ecc_encoder
# storage
db|ov5640_ddr_lcd.(79).cnf
db|ov5640_ddr_lcd.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_ecc_encoder.v
1d44dba61f79794e63fd7c9a8221095
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_DATA_WIDTH
16
PARAMETER_SIGNED_DEC
USR
CFG_ECC_CODE_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_ECC_ENC_REG
1
PARAMETER_SIGNED_DEC
USR
CFG_MMR_DRAM_DATA_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_MMR_LOCAL_DATA_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_ECC
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_ecc_encoder_32
# storage
db|ov5640_ddr_lcd.(80).cnf
db|ov5640_ddr_lcd.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_ecc_encoder_32_syn.v
5460baf3f8dd1ffd511715c83a567d6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_ECC_ENC_REG
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# storage
db|ov5640_ddr_lcd.(81).cnf
db|ov5640_ddr_lcd.(81).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_ecc_encoder_32_syn.v
5460baf3f8dd1ffd511715c83a567d6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_ECC_ENC_REG
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_ecc_decoder
# storage
db|ov5640_ddr_lcd.(82).cnf
db|ov5640_ddr_lcd.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_ecc_decoder.v
1ff9ebe67d0dea72aa28f3164747a9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_DATA_WIDTH
16
PARAMETER_SIGNED_DEC
USR
CFG_ECC_CODE_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_ECC_DEC_REG
1
PARAMETER_SIGNED_DEC
USR
CFG_ECC_DECODER_REG
0
PARAMETER_SIGNED_DEC
USR
CFG_ECC_RDATA_REG
1
PARAMETER_SIGNED_DEC
USR
CFG_MMR_DRAM_DATA_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_MMR_LOCAL_DATA_WIDTH
8
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ENABLE_ECC
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_ecc_decoder_32
# storage
db|ov5640_ddr_lcd.(83).cnf
db|ov5640_ddr_lcd.(83).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_ecc_decoder_32_syn.v
787fb4f549810a6655bf6deca554c4f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_ECC_DECODER_REG
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# storage
db|ov5640_ddr_lcd.(84).cnf
db|ov5640_ddr_lcd.(84).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_ecc_decoder_32_syn.v
787fb4f549810a6655bf6deca554c4f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_ECC_DECODER_REG
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_ecc_decoder_32_decode
# storage
db|ov5640_ddr_lcd.(85).cnf
db|ov5640_ddr_lcd.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_ecc_decoder_32_syn.v
787fb4f549810a6655bf6deca554c4f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_sideband
# storage
db|ov5640_ddr_lcd.(86).cnf
db|ov5640_ddr_lcd.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_sideband.v
342532ecb6dc67313184dad5bb8eb6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_PORT_WIDTH_TYPE
3
PARAMETER_SIGNED_DEC
USR
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_REG_GRANT
1
PARAMETER_SIGNED_DEC
USR
CFG_CTL_TBP_NUM
4
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_BA_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TCL
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_CS_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
CFG_RANK_TIMER_OUTPUT_REG
1
PARAMETER_SIGNED_DEC
USR
T_PARAM_ARF_TO_VALID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
T_PARAM_ARF_PERIOD_WIDTH
13
PARAMETER_SIGNED_DEC
USR
T_PARAM_PCH_ALL_TO_VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_SRF_TO_VALID_WIDTH
10
PARAMETER_SIGNED_DEC
USR
T_PARAM_SRF_TO_ZQ_CAL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
T_PARAM_PDN_TO_VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_PDN_PERIOD_WIDTH
16
PARAMETER_SIGNED_DEC
USR
T_PARAM_POWER_SAVING_EXIT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_MEM_CLK_ENTRY_CYCLES_WIDTH
4
PARAMETER_SIGNED_DEC
USR
BANK_TIMER_COUNTER_OFFSET
2
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
ip_core|ddr|alt_mem_ddrx_define.iv
c6f44192733574f26c1480d77e9b45
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst
}
# macro_sequence
MMR_TYPE_DDR33'b010MMR_TYPE_DDR33'b010MMR_TYPE_DDR33'b010MMR_TYPE_DDR33'b010MMR_TYPE_DDR33'b010MMR_TYPE_DDR33'b010ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_rank_timer
# storage
db|ov5640_ddr_lcd.(87).cnf
db|ov5640_ddr_lcd.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_rank_timer.v
e45d9d559ebc9dda2bdf9a853cf51120
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_CTL_TBP_NUM
4
PARAMETER_SIGNED_DEC
USR
CFG_CTL_ARBITER_TYPE
ROWCOL
PARAMETER_STRING
USR
CFG_MEM_IF_CHIP
1
PARAMETER_SIGNED_DEC
USR
CFG_MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
CFG_INT_SIZE_WIDTH
4
PARAMETER_SIGNED_DEC
USR
CFG_AFI_INTF_PHASE_NUM
2
PARAMETER_SIGNED_DEC
USR
CFG_REG_GRANT
1
PARAMETER_SIGNED_DEC
USR
CFG_RANK_TIMER_OUTPUT_REG
1
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_BURST_LENGTH
5
PARAMETER_SIGNED_DEC
USR
T_PARAM_FOUR_ACT_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_ACT_TO_ACT_DIFF_BANK_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_TO_WR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_TO_WR_DIFF_CHIP_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_TO_RD_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_TO_RD_BC_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_TO_RD_DIFF_CHIP_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_TO_RD_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_TO_RD_DIFF_CHIP_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_TO_WR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_TO_WR_BC_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_TO_WR_DIFF_CHIP_WIDTH
6
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
alt_mem_ddrx_timing_param
# storage
db|ov5640_ddr_lcd.(88).cnf
db|ov5640_ddr_lcd.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|alt_mem_ddrx_timing_param.v
e8d20b5cd636477582a663f6a1cee4b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CFG_DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
CFG_CTL_ARBITER_TYPE
ROWCOL
PARAMETER_STRING
USR
CFG_PORT_WIDTH_TYPE
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_BURST_LENGTH
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_CAS_WR_LAT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_ADD_LAT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TCL
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRRD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TFAW
6
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRFC
8
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TREFI
13
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRCD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRP
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TWR
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TWTR
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRTP
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRAS
5
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TRC
6
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TCCD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_TMRD
3
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_SELF_RFSH_EXIT_CYCLES
10
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_PDN_EXIT_CYCLES
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_AUTO_PD_CYCLES
16
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_POWER_SAVING_EXIT_CYCLES
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_MEM_CLK_ENTRY_CYCLES
6
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_RDWR
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_PCH
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_ACT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_RD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_WR
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_WR_BC
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_PCH
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_AP_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_WR
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_RD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_RD_BC
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_PCH
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_AP_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_PCH_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_PCH_ALL_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_ARF_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_PDN_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_SRF_TO_VALID
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_ARF_PERIOD
4
PARAMETER_SIGNED_DEC
USR
CFG_PORT_WIDTH_EXTRA_CTL_CLK_PDN_PERIOD
4
PARAMETER_SIGNED_DEC
USR
T_PARAM_ACT_TO_RDWR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_ACT_TO_PCH_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_ACT_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_TO_RD_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_TO_RD_DIFF_CHIP_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_TO_WR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_TO_WR_BC_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_TO_WR_DIFF_CHIP_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_TO_PCH_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_RD_AP_TO_VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_TO_WR_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_TO_WR_DIFF_CHIP_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_TO_RD_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_TO_RD_BC_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_TO_RD_DIFF_CHIP_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_TO_PCH_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_WR_AP_TO_VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_PCH_TO_VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_PCH_ALL_TO_VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_ACT_TO_ACT_DIFF_BANK_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_FOUR_ACT_TO_ACT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_ARF_TO_VALID_WIDTH
8
PARAMETER_SIGNED_DEC
USR
T_PARAM_PDN_TO_VALID_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_SRF_TO_VALID_WIDTH
10
PARAMETER_SIGNED_DEC
USR
T_PARAM_SRF_TO_ZQ_CAL_WIDTH
10
PARAMETER_SIGNED_DEC
USR
T_PARAM_ARF_PERIOD_WIDTH
13
PARAMETER_SIGNED_DEC
USR
T_PARAM_PDN_PERIOD_WIDTH
16
PARAMETER_SIGNED_DEC
USR
T_PARAM_POWER_SAVING_EXIT_WIDTH
6
PARAMETER_SIGNED_DEC
USR
T_PARAM_MEM_CLK_ENTRY_CYCLES_WIDTH
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip_core|ddr|alt_mem_ddrx_define.iv
c6f44192733574f26c1480d77e9b45
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst
}
# macro_sequence
MMR_TYPE_DDR13'b000MMR_TYPE_DDR23'b001MMR_TYPE_DDR33'b010MMR_TYPE_LPDDR13'b011MMR_TYPE_LPDDR23'b100ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_phy
# storage
db|ov5640_ddr_lcd.(89).cnf
db|ov5640_ddr_lcd.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy.v
26d36f5cae7f4e847f6ed29331be2044
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_phy_alt_mem_phy
# storage
db|ov5640_ddr_lcd.(90).cnf
db|ov5640_ddr_lcd.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy.v
dfe98999b9ecbb5cb11e6c183755bb9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FAMILY
Cyclone IV E
PARAMETER_STRING
USR
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
LEVELLING
0
PARAMETER_SIGNED_DEC
DEF
SPEED_GRADE
C6
PARAMETER_STRING
DEF
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DLL_DELAY_CHAIN_LENGTH
12
PARAMETER_SIGNED_DEC
USR
DQS_DELAY_CTL_WIDTH
6
PARAMETER_SIGNED_DEC
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
DQS_PHASE_SETTING
2
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_ADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_OCT_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
5999
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS_STR
5999 ps
PARAMETER_STRING
USR
MEM_IF_MR_0
1074
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_1
1092
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_2
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_MR_3
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_PRESET_RLAT
0
PARAMETER_SIGNED_DEC
DEF
PLL_STEPS_PER_CYCLE
56
PARAMETER_SIGNED_DEC
USR
SCAN_CLK_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
REDUCE_SIM_TIME
0
PARAMETER_SIGNED_DEC
DEF
CAPABILITIES
0
PARAMETER_SIGNED_DEC
DEF
TINIT_TCK
40000
PARAMETER_SIGNED_DEC
DEF
TINIT_RST
100000
PARAMETER_SIGNED_DEC
DEF
DBG_A_WIDTH
13
PARAMETER_SIGNED_DEC
DEF
SEQ_STRING_ID
seq_name
PARAMETER_STRING
DEF
MEM_IF_CS_PER_RANK
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_RANKS_PER_SLOT
1
PARAMETER_SIGNED_DEC
DEF
MEM_IF_RDV_PER_CHIP
0
PARAMETER_SIGNED_DEC
DEF
GENERATE_ADDITIONAL_DBG_RTL
0
PARAMETER_SIGNED_DEC
DEF
CAPTURE_PHASE_OFFSET
0
PARAMETER_SIGNED_DEC
DEF
MEM_IF_ADDR_CMD_PHASE
90
PARAMETER_SIGNED_DEC
USR
DLL_EXPORT_IMPORT
EXPORT
PARAMETER_STRING
USR
MEM_IF_DQSN_EN
0
PARAMETER_SIGNED_DEC
USR
RANK_HAS_ADDR_SWAP
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_phy_alt_mem_phy_dp_io
# storage
db|ov5640_ddr_lcd.(91).cnf
db|ov5640_ddr_lcd.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy.v
dfe98999b9ecbb5cb11e6c183755bb9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
MEM_IF_CLK_PS
5999
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_CAPTURE_EN
0
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_ROWADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_in
# storage
db|ov5640_ddr_lcd.(92).cnf
db|ov5640_ddr_lcd.(92).cnf
# case_insensitive
# source_file
altddio_in.tdf
18eb3e3ecdf436ce8234ea09f4a5
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
INVERT_INPUT_CLOCKS
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_in_9gd
PARAMETER_UNKNOWN
USR
}
# used_port {
inclock
-1
3
dataout_l
-1
3
dataout_h
-1
3
datain
-1
3
aclr
-1
3
inclocken
-1
2
}
# include_file {
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
}
# macro_sequence

# end
# entity
ddio_in_9gd
# storage
db|ov5640_ddr_lcd.(93).cnf
db|ov5640_ddr_lcd.(93).cnf
# case_insensitive
# source_file
db|ddio_in_9gd.tdf
fdd8e264e48273e3891198fce891513
7
# used_port {
inclock
-1
3
dataout_l0
-1
3
dataout_h0
-1
3
datain0
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated
}
# macro_sequence

# end
# entity
ddr2_phy_alt_mem_phy_read_dp
# storage
db|ov5640_ddr_lcd.(94).cnf
db|ov5640_ddr_lcd.(94).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy.v
dfe98999b9ecbb5cb11e6c183755bb9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ADDR_COUNT_WIDTH
4
PARAMETER_SIGNED_DEC
USR
BIDIR_DPINS
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
5999
PARAMETER_SIGNED_DEC
USR
FAMILY
Cyclone IV E
PARAMETER_STRING
USR
LOCAL_IF_DWIDTH
32
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MEM_IF_PHY_NAME
STRATIXII_DQS
PARAMETER_STRING
DEF
RDP_INITIAL_LAT
5
PARAMETER_SIGNED_DEC
USR
RDP_RESYNC_LAT_CTL_EN
0
PARAMETER_SIGNED_DEC
USR
RESYNC_PIPELINE_DEPTH
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|ov5640_ddr_lcd.(95).cnf
db|ov5640_ddr_lcd.(95).cnf
# case_insensitive
# source_file
altsyncram.tdf
f8b1b3e6a95fdea61cd86b5880d92761
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
16
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
4
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
16
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_reh1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
wren_a
-1
2
rden_b
-1
2
data_b
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altrom.inc
192b74eafa8debf2248ea73881e77f91
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_reh1
# storage
db|ov5640_ddr_lcd.(96).cnf
db|ov5640_ddr_lcd.(96).cnf
# case_insensitive
# source_file
db|altsyncram_reh1.tdf
68b4d5c05caf124b5f8e7b255b99055
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated
}
# macro_sequence

# end
# entity
ddr2_phy_alt_mem_phy_write_dp_fr
# storage
db|ov5640_ddr_lcd.(97).cnf
db|ov5640_ddr_lcd.(97).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy.v
dfe98999b9ecbb5cb11e6c183755bb9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
BIDIR_DPINS
1
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_DRATE
FULL
PARAMETER_STRING
USR
LOCAL_IF_DWIDTH
32
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
GENERATE_WRITE_DQS
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DM_PINS_EN
1
PARAMETER_SIGNED_DEC
USR
NUM_DUPLICATE_REGS
4
PARAMETER_SIGNED_DEC
DEF
DQ_OE_REPS
2
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_phy_alt_mem_phy_addr_cmd
# storage
db|ov5640_ddr_lcd.(98).cnf
db|ov5640_ddr_lcd.(98).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy.v
dfe98999b9ecbb5cb11e6c183755bb9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
MEM_ADDR_CMD_BUS_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_BANKADDR_WIDTH
3
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_MEMTYPE
DDR2
PARAMETER_STRING
USR
MEM_IF_ROWADDR_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc
}
# macro_sequence
ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_NUM_PIN_GROUPS8ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_CS_N_PERIOD_SEL7ADC_ADDR_PERIOD_SEL0ADC_BA_PERIOD_SEL1ADC_CAS_N_PERIOD_SEL2ADC_CKE_PERIOD_SEL3ADC_CS_N_PERIOD_SEL7ADC_ODT_PERIOD_SEL4ADC_RAS_N_PERIOD_SEL5ADC_WE_N_PERIOD_SEL6ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_phy_alt_mem_phy_ac
# storage
db|ov5640_ddr_lcd.(99).cnf
db|ov5640_ddr_lcd.(99).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy.v
dfe98999b9ecbb5cb11e6c183755bb9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
POWER_UP_HIGH
1
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_out
# storage
db|ov5640_ddr_lcd.(100).cnf
db|ov5640_ddr_lcd.(100).cnf
# case_insensitive
# source_file
altddio_out.tdf
ac8a4a38af83e8774bf724eaebe1fee7
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
ON
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_nhd
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout
-1
3
datain_l
-1
3
datain_h
-1
3
aset
-1
3
outclocken
-1
2
oe
-1
2
}
# include_file {
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin
}
# macro_sequence

# end
# entity
ddio_out_nhd
# storage
db|ov5640_ddr_lcd.(101).cnf
db|ov5640_ddr_lcd.(101).cnf
# case_insensitive
# source_file
db|ddio_out_nhd.tdf
32838bb7d24963b5eb60e8536d5f1ec1
7
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
3
datain_h0
-1
3
aset
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
}
# macro_sequence

# end
# entity
ddr2_phy_alt_mem_phy_ac
# storage
db|ov5640_ddr_lcd.(102).cnf
db|ov5640_ddr_lcd.(102).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy.v
dfe98999b9ecbb5cb11e6c183755bb9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
POWER_UP_HIGH
0
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altddio_out
# storage
db|ov5640_ddr_lcd.(103).cnf
db|ov5640_ddr_lcd.(103).cnf
# case_insensitive
# source_file
altddio_out.tdf
ac8a4a38af83e8774bf724eaebe1fee7
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_akd
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout
-1
3
datain_l
-1
3
datain_h
-1
3
aclr
-1
3
outclocken
-1
2
oe
-1
2
}
# include_file {
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin
}
# macro_sequence

# end
# entity
ddio_out_akd
# storage
db|ov5640_ddr_lcd.(104).cnf
db|ov5640_ddr_lcd.(104).cnf
# case_insensitive
# source_file
db|ddio_out_akd.tdf
c3e150ef9f23bae1d29feb37bb31e7b8
7
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
3
datain_h0
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
}
# macro_sequence

# end
# entity
ddr2_phy_alt_mem_phy_seq_wrapper
# storage
db|ov5640_ddr_lcd.(105).cnf
db|ov5640_ddr_lcd.(105).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy_seq_wrapper.v
4175551f879c0fd10f5a3cf6715a431
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_phy_alt_mem_phy_seq
# storage
db|ov5640_ddr_lcd.(106).cnf
db|ov5640_ddr_lcd.(106).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy_seq.vhd
b130fcc92a2944e851ad7175f79ebff
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
family
Cyclone IV E
PARAMETER_STRING
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
speed_grade
C8
PARAMETER_STRING
USR
familygroup_id
2
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_clk_pair_count
1
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_cs_width
1
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_ranks_per_slot
1
PARAMETER_SIGNED_DEC
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
resynchronise_avalon_dbg
0
PARAMETER_SIGNED_DEC
USR
av_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
chip_or_dimm
Discrete Device
PARAMETER_STRING
USR
rdimm_config_bits
0000000000000000000000000000000000000000000000000000000000000000
PARAMETER_STRING
USR
nom_dqs_phase_setting
2
PARAMETER_SIGNED_DEC
USR
scan_clk_divide_by
2
PARAMETER_SIGNED_DEC
USR
rdp_addr_width
4
PARAMETER_SIGNED_DEC
USR
pll_steps_per_cycle
56
PARAMETER_SIGNED_DEC
USR
ioe_phases_per_tck
12
PARAMETER_SIGNED_DEC
USR
ioe_delays_per_phs
5
PARAMETER_SIGNED_DEC
USR
mem_if_clk_ps
5999
PARAMETER_SIGNED_DEC
USR
write_deskew_t10
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t10
0
PARAMETER_SIGNED_DEC
USR
write_deskew_t9ni
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t9ni
0
PARAMETER_SIGNED_DEC
USR
write_deskew_t9i
0
PARAMETER_SIGNED_DEC
USR
write_deskew_hc_t9i
0
PARAMETER_SIGNED_DEC
USR
write_deskew_range
0
PARAMETER_SIGNED_DEC
USR
phy_def_mr_1st
1074
PARAMETER_SIGNED_DEC
USR
phy_def_mr_2nd
1092
PARAMETER_SIGNED_DEC
USR
phy_def_mr_3rd
0
PARAMETER_SIGNED_DEC
USR
phy_def_mr_4th
0
PARAMETER_SIGNED_DEC
USR
mem_if_dqsn_en
0
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_capture_en
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
single_dqs_delay_control_code
0
PARAMETER_SIGNED_DEC
USR
preset_rlat
0
PARAMETER_SIGNED_DEC
USR
en_oct
0
PARAMETER_SIGNED_DEC
USR
oct_lat_width
5
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
force_hc
0
PARAMETER_SIGNED_DEC
USR
capabilities
2048
PARAMETER_SIGNED_DEC
USR
tinit_tck
33334
PARAMETER_SIGNED_DEC
USR
tinit_rst
0
PARAMETER_SIGNED_DEC
USR
generate_tracking_phase_store
0
PARAMETER_SIGNED_DEC
USR
ip_buildnum
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst
}
# macro_sequence

# end
# entity
ddr2_phy_alt_mem_phy_admin
# storage
db|ov5640_ddr_lcd.(107).cnf
db|ov5640_ddr_lcd.(107).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy_seq.vhd
b130fcc92a2944e851ad7175f79ebff
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_clk_pair_count
1
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
mem_if_dqsn_en
0
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_row
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
non_op_eval_md
PIN_FINDER
PARAMETER_STRING
USR
mem_if_clk_ps
5999
PARAMETER_SIGNED_DEC
USR
tinit_tck
33334
PARAMETER_SIGNED_DEC
USR
tinit_rst
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(non_op_eval_md)
1 to 10
PARAMETER_STRING
USR
 constraint(mem_ac_swapped_ranks)
0 downto 0
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(seq_ac)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin
}
# macro_sequence

# end
# entity
ddr2_phy_alt_mem_phy_dgrb
# storage
db|ov5640_ddr_lcd.(108).cnf
db|ov5640_ddr_lcd.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy_seq.vhd
b130fcc92a2944e851ad7175f79ebff
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_capture
0
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
clock_index_width
3
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
preset_rlat
0
PARAMETER_SIGNED_DEC
USR
pll_steps_per_cycle
56
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
preset_codvw_phase
0
PARAMETER_SIGNED_DEC
USR
preset_codvw_size
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_col
0
PARAMETER_SIGNED_DEC
USR
en_oct
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(seq_pll_select)
2 downto 0
PARAMETER_STRING
USR
 constraint(pll_resync_clk_index)
2 downto 0
PARAMETER_STRING
USR
 constraint(pll_measure_clk_index)
2 downto 0
PARAMETER_STRING
USR
 constraint(dgrb_ac)
0 to 0
PARAMETER_STRING
USR
 constraint(seq_poa_lat_dec_1x)
1 downto 0
PARAMETER_STRING
USR
 constraint(seq_poa_lat_inc_1x)
1 downto 0
PARAMETER_STRING
USR
 constraint(rdata_valid)
0 downto 0
PARAMETER_STRING
USR
 constraint(rdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(doing_rd)
1 downto 0
PARAMETER_STRING
USR
 constraint(rd_lat)
4 downto 0
PARAMETER_STRING
USR
 constraint(wd_lat)
4 downto 0
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(odt_settings)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb
}
# macro_sequence

# end
# entity
ddr2_phy_alt_mem_phy_dgwb
# storage
db|ov5640_ddr_lcd.(109).cnf
db|ov5640_ddr_lcd.(109).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy_seq.vhd
b130fcc92a2944e851ad7175f79ebff
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
mem_if_dq_per_dqs
8
PARAMETER_SIGNED_DEC
USR
mem_if_dwidth
16
PARAMETER_SIGNED_DEC
USR
mem_if_dm_width
2
PARAMETER_SIGNED_DEC
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
mem_if_addr_width
13
PARAMETER_SIGNED_DEC
USR
mem_if_bankaddr_width
3
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
adv_lat_width
5
PARAMETER_SIGNED_DEC
USR
mem_if_cal_bank
0
PARAMETER_SIGNED_DEC
USR
mem_if_cal_base_col
0
PARAMETER_SIGNED_DEC
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(dgwb_dqs_burst)
1 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_wdata_valid)
1 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_dm)
3 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_dqs)
1 downto 0
PARAMETER_STRING
USR
 constraint(dgwb_ac)
0 to 0
PARAMETER_STRING
USR
 constraint(bypassed_rdata)
15 downto 0
PARAMETER_STRING
USR
 constraint(odt_settings)
0 to 0
PARAMETER_STRING
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb
}
# macro_sequence

# end
# entity
ddr2_phy_alt_mem_phy_ctrl
# storage
db|ov5640_ddr_lcd.(110).cnf
db|ov5640_ddr_lcd.(110).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy_seq.vhd
b130fcc92a2944e851ad7175f79ebff
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
familygroup_id
2
PARAMETER_SIGNED_DEC
USR
mem_if_dll_lock_count
1280
PARAMETER_SIGNED_DEC
USR
mem_if_memtype
DDR2
PARAMETER_STRING
USR
dwidth_ratio
2
PARAMETER_SIGNED_DEC
USR
iram_addressing
A(D"0",D"8",D"59",D"6")
PARAMETER_ARRAY
USR
mem_if_clk_ps
5999
PARAMETER_SIGNED_DEC
USR
tracking_interval_in_ms
128
PARAMETER_SIGNED_DEC
USR
mem_if_num_ranks
1
PARAMETER_SIGNED_DEC
USR
mem_if_dqs_width
2
PARAMETER_SIGNED_DEC
USR
generate_additional_dbg_rtl
0
PARAMETER_SIGNED_DEC
USR
sim_time_reductions
0
PARAMETER_SIGNED_DEC
USR
ack_severity
warning
PARAMETER_ENUM
USR
 constraint(mem_if_memtype)
1 to 4
PARAMETER_STRING
USR
 constraint(ctl_cal_byte_lanes)
1 downto 0
PARAMETER_STRING
USR
 constraint(int_ac_nt)
0 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl
}
# macro_sequence

# end
# entity
ddr2_phy_alt_mem_phy_rdata_valid
# storage
db|ov5640_ddr_lcd.(111).cnf
db|ov5640_ddr_lcd.(111).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy.v
dfe98999b9ecbb5cb11e6c183755bb9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
FAMILY
Cyclone IV E
PARAMETER_STRING
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
RDATA_VALID_AWIDTH
5
PARAMETER_SIGNED_DEC
USR
RDATA_VALID_INITIAL_LAT
23
PARAMETER_SIGNED_DEC
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altsyncram
# storage
db|ov5640_ddr_lcd.(112).cnf
db|ov5640_ddr_lcd.(112).cnf
# case_insensitive
# source_file
altsyncram.tdf
f8b1b3e6a95fdea61cd86b5880d92761
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
32
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_boi1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
wren_a
-1
2
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altrom.inc
192b74eafa8debf2248ea73881e77f91
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_boi1
# storage
db|ov5640_ddr_lcd.(113).cnf
db|ov5640_ddr_lcd.(113).cnf
# case_insensitive
# source_file
db|altsyncram_boi1.tdf
46911c115f6d5c714b28b1a6c9d81d
7
# used_port {
wren_a
-1
3
q_b0
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated
}
# macro_sequence

# end
# entity
ddr2_phy_alt_mem_phy_clk_reset
# storage
db|ov5640_ddr_lcd.(114).cnf
db|ov5640_ddr_lcd.(114).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy.v
dfe98999b9ecbb5cb11e6c183755bb9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
AC_PHASE
90
PARAMETER_SIGNED_DEC
USR
CLOCK_INDEX_WIDTH
3
PARAMETER_SIGNED_DEC
USR
CAPTURE_MIMIC_PATH
0
PARAMETER_SIGNED_DEC
USR
DDR_MIMIC_PATH_EN
1
PARAMETER_SIGNED_DEC
USR
DEDICATED_MEMORY_CLK_EN
0
PARAMETER_SIGNED_DEC
USR
DLL_EXPORT_IMPORT
EXPORT
PARAMETER_STRING
USR
DWIDTH_RATIO
2
PARAMETER_SIGNED_DEC
USR
LOCAL_IF_CLK_PS
5999
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PAIR_COUNT
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_CLK_PS
5999
PARAMETER_SIGNED_DEC
USR
MEM_IF_CS_WIDTH
1
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQ_PER_DQS
8
PARAMETER_SIGNED_DEC
USR
MEM_IF_DQS_WIDTH
2
PARAMETER_SIGNED_DEC
USR
MEM_IF_DWIDTH
16
PARAMETER_SIGNED_DEC
USR
MIF_FILENAME
PLL.MIF
PARAMETER_STRING
USR
PLL_EXPORT_IMPORT
NONE
PARAMETER_STRING
USR
PLL_REF_CLK_PS
5999
PARAMETER_SIGNED_DEC
USR
PLL_TYPE
ENHANCED
PARAMETER_STRING
USR
SPEED_GRADE
C6
PARAMETER_STRING
USR
DLL_DELAY_BUFFER_MODE
LOW
PARAMETER_STRING
USR
DLL_DELAY_CHAIN_LENGTH
12
PARAMETER_SIGNED_DEC
USR
DQS_OUT_MODE
DELAY_CHAIN2
PARAMETER_STRING
USR
DQS_PHASE
6000
PARAMETER_SIGNED_DEC
USR
SCAN_CLK_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
USE_MEM_CLK_FOR_ADDR_CMD_CLK
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk
}
# macro_sequence
CLK_PLL_RECONFIG_FSM_WIDTH3CLK_PLL_RECONFIG_FSM_WIDTH3ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_phy_alt_mem_phy_pll
# storage
db|ov5640_ddr_lcd.(115).cnf
db|ov5640_ddr_lcd.(115).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy_pll.v
fcd06b825342ebd011e2384e96f70
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
altpll
# storage
db|ov5640_ddr_lcd.(116).cnf
db|ov5640_ddr_lcd.(116).cnf
# case_insensitive
# source_file
altpll.tdf
1432cd46f66d9cd9c995c4e7995ff8
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK1
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1667
PARAMETER_SIGNED_DEC
USR
CLK3_MULTIPLY_BY
1667
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
1667
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
1667
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1667
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
500
PARAMETER_SIGNED_DEC
USR
CLK3_DIVIDE_BY
500
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
500
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
500
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1000
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK2_PHASE_SHIFT
-1500
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK3_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_2il3
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
MANUAL_PHASE
PARAMETER_UNKNOWN
USR
VCO_PHASE_SHIFT_STEP
107
PARAMETER_SIGNED_DEC
USR
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
3
PARAMETER_SIGNED_DEC
USR
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect
-1
3
locked
-1
3
inclk
-1
3
clk
-1
3
areset
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
scanclkena
-1
2
pllena
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component
}
# macro_sequence

# end
# entity
altpll_2il3
# storage
db|ov5640_ddr_lcd.(117).cnf
db|ov5640_ddr_lcd.(117).cnf
# case_insensitive
# source_file
db|altpll_2il3.tdf
f7129e9f033487ff11f63e8b413d4f9
7
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect2
-1
3
phasecounterselect1
-1
3
phasecounterselect0
-1
3
locked
-1
3
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated
}
# macro_sequence

# end
# entity
altpll_dyn_phase_le_4ho
# storage
db|ov5640_ddr_lcd.(118).cnf
db|ov5640_ddr_lcd.(118).cnf
# case_insensitive
# source_file
db|altpll_dyn_phase_le_4ho.tdf
fc3d6c27d4ab766e9610c7d0be762036
7
# used_port {
datac
-1
3
datab
-1
3
dataa
-1
3
combout
-1
3
datad
-1
1
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2
}
# macro_sequence

# end
# entity
altpll_dyn_phase_le_5ho
# storage
db|ov5640_ddr_lcd.(119).cnf
db|ov5640_ddr_lcd.(119).cnf
# case_insensitive
# source_file
db|altpll_dyn_phase_le_5ho.tdf
e0fe4da996b4bc3d7ba44216584e4a2
7
# used_port {
datac
-1
3
datab
-1
3
dataa
-1
3
combout
-1
3
datad
-1
1
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4
}
# macro_sequence

# end
# entity
altpll_dyn_phase_le_6ho
# storage
db|ov5640_ddr_lcd.(120).cnf
db|ov5640_ddr_lcd.(120).cnf
# case_insensitive
# source_file
db|altpll_dyn_phase_le_6ho.tdf
a8e2eb794510a2c194ec8aebd8c590d1
7
# used_port {
datac
-1
3
datab
-1
3
dataa
-1
3
combout
-1
3
datad
-1
1
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5
}
# macro_sequence

# end
# entity
altddio_bidir
# storage
db|ov5640_ddr_lcd.(121).cnf
db|ov5640_ddr_lcd.(121).cnf
# case_insensitive
# source_file
altddio_bidir.tdf
5ce71ce08cb8aeaea8fbb81822350e3
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
IMPLEMENT_INPUT_IN_LCELL
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_bidir_n5h
PARAMETER_UNKNOWN
USR
}
# used_port {
padio
-1
3
outclock
-1
3
inclock
-1
3
dataout_h
-1
3
aclr
-1
3
sset
-1
1
sclr
-1
1
datain_h
-1
1
outclocken
-1
2
oe
-1
2
datain_l
-1
2
}
# include_file {
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
}
# macro_sequence

# end
# entity
ddio_bidir_n5h
# storage
db|ov5640_ddr_lcd.(122).cnf
db|ov5640_ddr_lcd.(122).cnf
# case_insensitive
# source_file
db|ddio_bidir_n5h.tdf
a6ee9f7990a95acaf84a493bb9857cb
7
# used_port {
padio0
-1
3
outclock
-1
3
inclock
-1
3
dataout_h0
-1
3
datain_l0
-1
3
datain_h0
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated
}
# macro_sequence

# end
# entity
altddio_bidir
# storage
db|ov5640_ddr_lcd.(123).cnf
db|ov5640_ddr_lcd.(123).cnf
# case_insensitive
# source_file
altddio_bidir.tdf
5ce71ce08cb8aeaea8fbb81822350e3
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
IMPLEMENT_INPUT_IN_LCELL
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_bidir_ref
PARAMETER_UNKNOWN
USR
}
# used_port {
padio
-1
3
outclock
-1
3
aclr
-1
3
sset
-1
1
sclr
-1
1
datain_h
-1
1
outclocken
-1
2
oe
-1
2
datain_l
-1
2
}
# include_file {
stratix_lcell.inc
351ee1cd010436ad5d86b5faf1fa39d
cyclone_ddio.inc
68c2254f52b458f477f8324afea19b79
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
stratix_ddio.inc
147998ba3d6cdd6184249857c9c7e95
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
}
# macro_sequence

# end
# entity
ddio_bidir_ref
# storage
db|ov5640_ddr_lcd.(124).cnf
db|ov5640_ddr_lcd.(124).cnf
# case_insensitive
# source_file
db|ddio_bidir_ref.tdf
634b1b5f40a1b9632cfee0282f6b1552
7
# used_port {
padio0
-1
3
outclock
-1
3
datain_l0
-1
3
datain_h0
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_ref:auto_generated
}
# macro_sequence

# end
# entity
ddr2_phy_alt_mem_phy_reset_pipe
# storage
db|ov5640_ddr_lcd.(125).cnf
db|ov5640_ddr_lcd.(125).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy.v
dfe98999b9ecbb5cb11e6c183755bb9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PIPE_DEPTH
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:mem_pipe
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_phy_alt_mem_phy_reset_pipe
# storage
db|ov5640_ddr_lcd.(126).cnf
db|ov5640_ddr_lcd.(126).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy.v
dfe98999b9ecbb5cb11e6c183755bb9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PIPE_DEPTH
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:write_clk_pipe
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
ddr2_phy_alt_mem_phy_mimic
# storage
db|ov5640_ddr_lcd.(127).cnf
db|ov5640_ddr_lcd.(127).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|ddr|ddr2_phy_alt_mem_phy.v
dfe98999b9ecbb5cb11e6c183755bb9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_MIMIC_SAMPLE_CYCLES
6
PARAMETER_SIGNED_DEC
USR
SHIFT_REG_COUNTER_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
alt_mem_phy_defines.v
d13d3079a036aa668f103b64c49b697
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc
}
# macro_sequence
MIMIC_FSM_WIDTH3MIMIC_IDLE3'b000MIMIC_IDLE3'b000MIMIC_SAMPLE3'b001MIMIC_IDLE3'b000MIMIC_SAMPLE3'b001MIMIC_SEND3'b010MIMIC_SEND3'b010MIMIC_SEND13'b011MIMIC_SEND13'b011MIMIC_SEND23'b100MIMIC_SEND23'b100MIMIC_IDLE3'b000MIMIC_IDLE3'b000ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
dcfifo_ctrl
# storage
db|ov5640_ddr_lcd.(128).cnf
db|ov5640_ddr_lcd.(128).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|dcfifo_ctrl.v
289322258e43411d7acf6956676c5cc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
wrfifo
# storage
db|ov5640_ddr_lcd.(129).cnf
db|ov5640_ddr_lcd.(129).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|fifo|wrfifo.v
58dd19b05e23dddbd3aa229db2bd514
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
dcfifo
# storage
db|ov5640_ddr_lcd.(130).cnf
db|ov5640_ddr_lcd.(130).cnf
# case_insensitive
# source_file
dcfifo.tdf
63db2bff6fa3272536c12695625572
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
512
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
9
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
dcfifo_5bi1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrclk
-1
3
rdusedw
-1
3
rdreq
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# include_file {
alt_sync_fifo.inc
a019bef5b1e7379dfab915daa2a6c4
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
a_gray2bin.inc
7e4b761bbeb1a382a47a2f89c3e13e
a_graycounter.inc
c8eabdd6f8e7d384595a15fec505aa8
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
a_fefifo.inc
5a44f50e786a1d286adceb22796b9f
altsyncram_fifo.inc
4b2b21790828dd59a04a16f08af58b
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component
}
# macro_sequence

# end
# entity
dcfifo_5bi1
# storage
db|ov5640_ddr_lcd.(131).cnf
db|ov5640_ddr_lcd.(131).cnf
# case_insensitive
# source_file
db|dcfifo_5bi1.tdf
51d614861162a9c9d0928330df36fac
7
# used_port {
wrusedw8
-1
3
wrusedw7
-1
3
wrusedw6
-1
3
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrclk
-1
3
rdusedw8
-1
3
rdusedw7
-1
3
rdusedw6
-1
3
rdusedw5
-1
3
rdusedw4
-1
3
rdusedw3
-1
3
rdusedw2
-1
3
rdusedw1
-1
3
rdusedw0
-1
3
rdreq
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated
}
# macro_sequence

# end
# entity
a_gray2bin_6ib
# storage
db|ov5640_ddr_lcd.(132).cnf
db|ov5640_ddr_lcd.(132).cnf
# case_insensitive
# source_file
db|a_gray2bin_6ib.tdf
e3555323234122937b0b8266197c749
7
# used_port {
gray9
-1
3
gray8
-1
3
gray7
-1
3
gray6
-1
3
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray1
-1
3
gray0
-1
3
bin9
-1
3
bin8
-1
3
bin7
-1
3
bin6
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
}
# macro_sequence

# end
# entity
a_graycounter_577
# storage
db|ov5640_ddr_lcd.(133).cnf
db|ov5640_ddr_lcd.(133).cnf
# case_insensitive
# source_file
db|a_graycounter_577.tdf
6df51b9e4d31b9215466a7db7c5a0c3
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|a_graycounter_577:rdptr_g1p
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|a_graycounter_577:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_1lc
# storage
db|ov5640_ddr_lcd.(134).cnf
db|ov5640_ddr_lcd.(134).cnf
# case_insensitive
# source_file
db|a_graycounter_1lc.tdf
c1d531d03fe8652f2e3eb2b79531abe4
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|a_graycounter_1lc:wrptr_g1p
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|a_graycounter_1lc:wrptr_g1p
}
# macro_sequence

# end
# entity
altsyncram_qj31
# storage
db|ov5640_ddr_lcd.(135).cnf
db|ov5640_ddr_lcd.(135).cnf
# case_insensitive
# source_file
db|altsyncram_qj31.tdf
9246e0c3d8e12c6a3a26d9ff95f513ca
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|altsyncram_qj31:fifo_ram
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|altsyncram_qj31:fifo_ram
}
# macro_sequence

# end
# entity
dffpipe_oe9
# storage
db|ov5640_ddr_lcd.(136).cnf
db|ov5640_ddr_lcd.(136).cnf
# case_insensitive
# source_file
db|dffpipe_oe9.tdf
8f50a12ae519a03a1b3e8317aac83fef
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|dffpipe_oe9:rs_brp
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|dffpipe_oe9:rs_bwp
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|dffpipe_oe9:ws_brp
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|dffpipe_oe9:ws_bwp
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|dffpipe_oe9:rs_brp
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|dffpipe_oe9:rs_bwp
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|dffpipe_oe9:ws_brp
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|dffpipe_oe9:ws_bwp
}
# macro_sequence

# end
# entity
alt_synch_pipe_qld
# storage
db|ov5640_ddr_lcd.(137).cnf
db|ov5640_ddr_lcd.(137).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_qld.tdf
62ae9d4af415ebd4d28d6a651c9e3b3
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|alt_synch_pipe_qld:rs_dgwp
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|alt_synch_pipe_qld:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_pe9
# storage
db|ov5640_ddr_lcd.(138).cnf
db|ov5640_ddr_lcd.(138).cnf
# case_insensitive
# source_file
db|dffpipe_pe9.tdf
612f8ceb891246bcbe373b11c0d66f
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
}
# macro_sequence

# end
# entity
alt_synch_pipe_rld
# storage
db|ov5640_ddr_lcd.(139).cnf
db|ov5640_ddr_lcd.(139).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_rld.tdf
9181d48079db5dd9f47d678cd67dfcc
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|alt_synch_pipe_rld:ws_dgrp
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|alt_synch_pipe_rld:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_qe9
# storage
db|ov5640_ddr_lcd.(140).cnf
db|ov5640_ddr_lcd.(140).cnf
# case_insensitive
# source_file
db|dffpipe_qe9.tdf
67fbb1dc69eedb32ecb3b92d5e77856
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
}
# macro_sequence

# end
# entity
cmpr_n76
# storage
db|ov5640_ddr_lcd.(141).cnf
db|ov5640_ddr_lcd.(141).cnf
# case_insensitive
# source_file
db|cmpr_n76.tdf
5699814a40b8c281f9696d337cf964f0
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|cmpr_n76:rdempty_eq_comp
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|cmpr_n76:wrfull_eq_comp
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|cmpr_n76:rdempty_eq_comp
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5bi1:auto_generated|cmpr_n76:wrfull_eq_comp
}
# macro_sequence

# end
# entity
rdfifo
# storage
db|ov5640_ddr_lcd.(142).cnf
db|ov5640_ddr_lcd.(142).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ip_core|fifo|rdfifo.v
49bd48568c388b14b63a76e18f44fa0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QISALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
bank_switch
# storage
db|ov5640_ddr_lcd.(143).cnf
db|ov5640_ddr_lcd.(143).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
rtl|bank_switch.v
718df1f929ed1c761ca981f81a877c5c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst
}
# macro_sequence
ALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINESALT_MEM_PHY_DEFINES
# end
# entity
sld_signaltap
# storage
db|ov5640_ddr_lcd.(144).cnf
db|ov5640_ddr_lcd.(144).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_signaltap.vhd
db8ffa84d8c1f3ae241f5291196eae6
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_type
sld_signaltap
PARAMETER_STRING
DEF
sld_node_info
805334528
PARAMETER_UNKNOWN
USR
SLD_IP_VERSION
6
PARAMETER_SIGNED_DEC
DEF
SLD_IP_MINOR_VERSION
0
PARAMETER_SIGNED_DEC
DEF
SLD_COMMON_IP_VERSION
0
PARAMETER_SIGNED_DEC
DEF
sld_data_bits
247
PARAMETER_UNKNOWN
USR
sld_trigger_bits
248
PARAMETER_UNKNOWN
USR
SLD_NODE_CRC_BITS
32
PARAMETER_SIGNED_DEC
DEF
sld_node_crc_hiword
54399
PARAMETER_UNKNOWN
USR
sld_node_crc_loword
3684
PARAMETER_UNKNOWN
USR
SLD_INCREMENTAL_ROUTING
0
PARAMETER_SIGNED_DEC
DEF
sld_sample_depth
1024
PARAMETER_UNKNOWN
USR
sld_segment_size
1024
PARAMETER_UNKNOWN
USR
SLD_RAM_BLOCK_TYPE
AUTO
PARAMETER_STRING
DEF
sld_state_bits
11
PARAMETER_UNKNOWN
USR
sld_buffer_full_stop
1
PARAMETER_UNKNOWN
USR
SLD_MEM_ADDRESS_BITS
7
PARAMETER_SIGNED_DEC
DEF
SLD_DATA_BIT_CNTR_BITS
4
PARAMETER_SIGNED_DEC
DEF
sld_trigger_level
1
PARAMETER_UNKNOWN
USR
sld_trigger_in_enabled
0
PARAMETER_UNKNOWN
USR
sld_advanced_trigger_entity
basic,1,
PARAMETER_UNKNOWN
USR
sld_trigger_level_pipeline
1
PARAMETER_UNKNOWN
USR
sld_enable_advanced_trigger
0
PARAMETER_UNKNOWN
USR
SLD_ADVANCED_TRIGGER_1
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_2
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_3
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_4
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_5
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_6
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_7
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_8
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_9
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_10
NONE
PARAMETER_STRING
DEF
sld_inversion_mask_length
768
PARAMETER_UNKNOWN
USR
sld_inversion_mask
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
PARAMETER_UNKNOWN
USR
sld_power_up_trigger
0
PARAMETER_UNKNOWN
USR
SLD_STATE_FLOW_MGR_ENTITY
state_flow_mgr_entity.vhd
PARAMETER_STRING
DEF
sld_state_flow_use_generated
0
PARAMETER_UNKNOWN
USR
sld_current_resource_width
1
PARAMETER_UNKNOWN
USR
sld_attribute_mem_mode
OFF
PARAMETER_UNKNOWN
USR
SLD_STORAGE_QUALIFIER_BITS
1
PARAMETER_SIGNED_DEC
DEF
SLD_STORAGE_QUALIFIER_GAP_RECORD
0
PARAMETER_SIGNED_DEC
DEF
SLD_STORAGE_QUALIFIER_MODE
OFF
PARAMETER_STRING
DEF
SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION
0
PARAMETER_SIGNED_DEC
DEF
sld_storage_qualifier_inversion_mask_length
0
PARAMETER_UNKNOWN
USR
SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY
basic
PARAMETER_STRING
DEF
SLD_STORAGE_QUALIFIER_PIPELINE
0
PARAMETER_SIGNED_DEC
DEF
}
# macro_sequence

# end
# entity
sld_signaltap_impl
# storage
db|ov5640_ddr_lcd.(145).cnf
db|ov5640_ddr_lcd.(145).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_signaltap.vhd
db8ffa84d8c1f3ae241f5291196eae6
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_ip_version
6
PARAMETER_SIGNED_DEC
USR
sld_ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
sld_common_ip_version
0
PARAMETER_SIGNED_DEC
USR
sld_data_bits
247
PARAMETER_SIGNED_DEC
USR
sld_trigger_bits
248
PARAMETER_SIGNED_DEC
USR
sld_node_crc_bits
32
PARAMETER_SIGNED_DEC
USR
sld_node_crc_hiword
54399
PARAMETER_SIGNED_DEC
USR
sld_node_crc_loword
3684
PARAMETER_SIGNED_DEC
USR
sld_incremental_routing
0
PARAMETER_SIGNED_DEC
USR
sld_sample_depth
1024
PARAMETER_SIGNED_DEC
USR
sld_segment_size
1024
PARAMETER_SIGNED_DEC
USR
sld_ram_block_type
AUTO
PARAMETER_STRING
USR
sld_state_bits
11
PARAMETER_SIGNED_DEC
USR
sld_buffer_full_stop
1
PARAMETER_SIGNED_DEC
USR
sld_trigger_level
1
PARAMETER_SIGNED_DEC
USR
sld_trigger_in_enabled
0
PARAMETER_SIGNED_DEC
USR
sld_advanced_trigger_entity
basic,1,
PARAMETER_STRING
USR
sld_trigger_level_pipeline
1
PARAMETER_SIGNED_DEC
USR
sld_enable_advanced_trigger
0
PARAMETER_SIGNED_DEC
USR
sld_advanced_trigger_1
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_2
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_3
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_4
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_5
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_6
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_7
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_8
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_9
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_10
NONE
PARAMETER_STRING
USR
sld_inversion_mask_length
768
PARAMETER_SIGNED_DEC
USR
sld_inversion_mask
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
USR
sld_power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
sld_state_flow_mgr_entity
state_flow_mgr_entity.vhd
PARAMETER_STRING
USR
sld_state_flow_use_generated
0
PARAMETER_SIGNED_DEC
USR
sld_current_resource_width
1
PARAMETER_SIGNED_DEC
USR
sld_attribute_mem_mode
OFF
PARAMETER_STRING
USR
sld_storage_qualifier_bits
1
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_gap_record
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_mode
OFF
PARAMETER_STRING
USR
sld_storage_qualifier_enable_advanced_condition
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_inversion_mask_length
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_advanced_condition_entity
basic
PARAMETER_STRING
USR
sld_storage_qualifier_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(sld_ram_block_type)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_entity)
1 to 8
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_1)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_2)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_3)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_4)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_5)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_6)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_7)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_8)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_9)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_10)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_inversion_mask)
0 to 767
PARAMETER_STRING
USR
 constraint(sld_state_flow_mgr_entity)
1 to 25
PARAMETER_STRING
USR
 constraint(sld_attribute_mem_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_storage_qualifier_advanced_condition_entity)
1 to 5
PARAMETER_STRING
USR
 constraint(acq_data_in)
246 downto 0
PARAMETER_STRING
USR
 constraint(acq_trigger_in)
247 downto 0
PARAMETER_STRING
USR
 constraint(acq_storage_qualifier_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(crc)
31 downto 0
PARAMETER_STRING
USR
 constraint(ir_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(ir_out)
7 downto 0
PARAMETER_STRING
USR
 constraint(acq_data_out)
246 downto 0
PARAMETER_STRING
USR
 constraint(acq_trigger_out)
247 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
sld_ela_control
# storage
db|ov5640_ddr_lcd.(146).cnf
db|ov5640_ddr_lcd.(146).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_ela_control.vhd
a91f4dd0f08f363d70a3de7a67fc540
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_input_width
248
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
trigger_in_enabled
0
PARAMETER_SIGNED_DEC
USR
advanced_trigger_entity
basic,1,
PARAMETER_STRING
USR
enable_advanced_trigger
0
PARAMETER_SIGNED_DEC
USR
trigger_level_pipeline
1
PARAMETER_SIGNED_DEC
USR
ela_status_bits
4
PARAMETER_SIGNED_DEC
USR
mem_address_bits
10
PARAMETER_SIGNED_DEC
USR
sample_depth
1024
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
state_bits
11
PARAMETER_SIGNED_DEC
USR
segment_size_bits
10
PARAMETER_SIGNED_DEC
USR
state_flow_mgr_entity
state_flow_mgr_entity.vhd
PARAMETER_STRING
USR
state_flow_use_generated
0
PARAMETER_SIGNED_DEC
USR
current_resource_width
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_width
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_mode
OFF
PARAMETER_STRING
USR
storage_qualifier_enable_advanced_condition
0
PARAMETER_SIGNED_DEC
USR
storage_qualifier_inversion_mask_length
0
PARAMETER_SIGNED_DEC
USR
storage_qualifier_advanced_condition_entity
basic
PARAMETER_STRING
USR
storage_qualifier_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(advanced_trigger_entity)
1 to 8
PARAMETER_STRING
USR
 constraint(inversion_mask)
767 downto 767
PARAMETER_STRING
USR
 constraint(state_flow_mgr_entity)
1 to 25
PARAMETER_STRING
USR
 constraint(storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(storage_qualifier_advanced_condition_entity)
1 to 5
PARAMETER_STRING
USR
 constraint(acq_trigger_in)
247 downto 0
PARAMETER_STRING
USR
 constraint(storage_qualifier_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(post_fill_count)
9 downto 0
PARAMETER_STRING
USR
 constraint(current_state)
10 downto 0
PARAMETER_STRING
USR
 constraint(trigger_out_mode)
0 downto 0
PARAMETER_STRING
USR
 constraint(current_resource_value)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_signaltap.vhd
db8ffa84d8c1f3ae241f5291196eae6
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|ov5640_ddr_lcd.(147).cnf
db|ov5640_ddr_lcd.(147).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
a130ae6ebf3c1454585ae179494092a8
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
dffeea.inc
f11711657cd42ee78437f4349496034
}
# macro_sequence

# end
# entity
sld_ela_basic_multi_level_trigger
# storage
db|ov5640_ddr_lcd.(148).cnf
db|ov5640_ddr_lcd.(148).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_ela_control.vhd
a91f4dd0f08f363d70a3de7a67fc540
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
data_bits
248
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
 constraint(inversion_mask)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
247 downto 0
PARAMETER_STRING
USR
 constraint(trigger_level_match_out)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_signaltap.vhd
db8ffa84d8c1f3ae241f5291196eae6
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|ov5640_ddr_lcd.(149).cnf
db|ov5640_ddr_lcd.(149).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
a130ae6ebf3c1454585ae179494092a8
7
# user_parameter {
LPM_WIDTH
744
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q99
-1
3
Q98
-1
3
Q97
-1
3
Q96
-1
3
Q95
-1
3
Q94
-1
3
Q93
-1
3
Q92
-1
3
Q91
-1
3
Q90
-1
3
Q9
-1
3
Q89
-1
3
Q88
-1
3
Q87
-1
3
Q86
-1
3
Q85
-1
3
Q84
-1
3
Q83
-1
3
Q82
-1
3
Q81
-1
3
Q80
-1
3
Q8
-1
3
Q79
-1
3
Q78
-1
3
Q77
-1
3
Q76
-1
3
Q75
-1
3
Q743
-1
3
Q742
-1
3
Q741
-1
3
Q740
-1
3
Q74
-1
3
Q739
-1
3
Q738
-1
3
Q737
-1
3
Q736
-1
3
Q735
-1
3
Q734
-1
3
Q733
-1
3
Q732
-1
3
Q731
-1
3
Q730
-1
3
Q73
-1
3
Q729
-1
3
Q728
-1
3
Q727
-1
3
Q726
-1
3
Q725
-1
3
Q724
-1
3
Q723
-1
3
Q722
-1
3
Q721
-1
3
Q720
-1
3
Q72
-1
3
Q719
-1
3
Q718
-1
3
Q717
-1
3
Q716
-1
3
Q715
-1
3
Q714
-1
3
Q713
-1
3
Q712
-1
3
Q711
-1
3
Q710
-1
3
Q71
-1
3
Q709
-1
3
Q708
-1
3
Q707
-1
3
Q706
-1
3
Q705
-1
3
Q704
-1
3
Q703
-1
3
Q702
-1
3
Q701
-1
3
Q700
-1
3
Q70
-1
3
Q7
-1
3
Q699
-1
3
Q698
-1
3
Q697
-1
3
Q696
-1
3
Q695
-1
3
Q694
-1
3
Q693
-1
3
Q692
-1
3
Q691
-1
3
Q690
-1
3
Q69
-1
3
Q689
-1
3
Q688
-1
3
Q687
-1
3
Q686
-1
3
Q685
-1
3
Q684
-1
3
Q683
-1
3
Q682
-1
3
Q681
-1
3
Q680
-1
3
Q68
-1
3
Q679
-1
3
Q678
-1
3
Q677
-1
3
Q676
-1
3
Q675
-1
3
Q674
-1
3
Q673
-1
3
Q672
-1
3
Q671
-1
3
Q670
-1
3
Q67
-1
3
Q669
-1
3
Q668
-1
3
Q667
-1
3
Q666
-1
3
Q665
-1
3
Q664
-1
3
Q663
-1
3
Q662
-1
3
Q661
-1
3
Q660
-1
3
Q66
-1
3
Q659
-1
3
Q658
-1
3
Q657
-1
3
Q656
-1
3
Q655
-1
3
Q654
-1
3
Q653
-1
3
Q652
-1
3
Q651
-1
3
Q650
-1
3
Q65
-1
3
Q649
-1
3
Q648
-1
3
Q647
-1
3
Q646
-1
3
Q645
-1
3
Q644
-1
3
Q643
-1
3
Q642
-1
3
Q641
-1
3
Q640
-1
3
Q64
-1
3
Q639
-1
3
Q638
-1
3
Q637
-1
3
Q636
-1
3
Q635
-1
3
Q634
-1
3
Q633
-1
3
Q632
-1
3
Q631
-1
3
Q630
-1
3
Q63
-1
3
Q629
-1
3
Q628
-1
3
Q627
-1
3
Q626
-1
3
Q625
-1
3
Q624
-1
3
Q623
-1
3
Q622
-1
3
Q621
-1
3
Q620
-1
3
Q62
-1
3
Q619
-1
3
Q618
-1
3
Q617
-1
3
Q616
-1
3
Q615
-1
3
Q614
-1
3
Q613
-1
3
Q612
-1
3
Q611
-1
3
Q610
-1
3
Q61
-1
3
Q609
-1
3
Q608
-1
3
Q607
-1
3
Q606
-1
3
Q605
-1
3
Q604
-1
3
Q603
-1
3
Q602
-1
3
Q601
-1
3
Q600
-1
3
Q60
-1
3
Q6
-1
3
Q599
-1
3
Q598
-1
3
Q597
-1
3
Q596
-1
3
Q595
-1
3
Q594
-1
3
Q593
-1
3
Q592
-1
3
Q591
-1
3
Q590
-1
3
Q59
-1
3
Q589
-1
3
Q588
-1
3
Q587
-1
3
Q586
-1
3
Q585
-1
3
Q584
-1
3
Q583
-1
3
Q582
-1
3
Q581
-1
3
Q580
-1
3
Q58
-1
3
Q579
-1
3
Q578
-1
3
Q577
-1
3
Q576
-1
3
Q575
-1
3
Q574
-1
3
Q573
-1
3
Q572
-1
3
Q571
-1
3
Q570
-1
3
Q57
-1
3
Q569
-1
3
Q568
-1
3
Q567
-1
3
Q566
-1
3
Q565
-1
3
Q564
-1
3
Q563
-1
3
Q562
-1
3
Q561
-1
3
Q560
-1
3
Q56
-1
3
Q559
-1
3
Q558
-1
3
Q557
-1
3
Q556
-1
3
Q555
-1
3
Q554
-1
3
Q553
-1
3
Q552
-1
3
Q551
-1
3
Q550
-1
3
Q55
-1
3
Q549
-1
3
Q548
-1
3
Q547
-1
3
Q546
-1
3
Q545
-1
3
Q544
-1
3
Q543
-1
3
Q542
-1
3
Q541
-1
3
Q540
-1
3
Q54
-1
3
Q539
-1
3
Q538
-1
3
Q537
-1
3
Q536
-1
3
Q535
-1
3
Q534
-1
3
Q533
-1
3
Q532
-1
3
Q531
-1
3
Q530
-1
3
Q53
-1
3
Q529
-1
3
Q528
-1
3
Q527
-1
3
Q526
-1
3
Q525
-1
3
Q524
-1
3
Q523
-1
3
Q522
-1
3
Q521
-1
3
Q520
-1
3
Q52
-1
3
Q519
-1
3
Q518
-1
3
Q517
-1
3
Q516
-1
3
Q515
-1
3
Q514
-1
3
Q513
-1
3
Q512
-1
3
Q511
-1
3
Q510
-1
3
Q51
-1
3
Q509
-1
3
Q508
-1
3
Q507
-1
3
Q506
-1
3
Q505
-1
3
Q504
-1
3
Q503
-1
3
Q502
-1
3
Q501
-1
3
Q500
-1
3
Q50
-1
3
Q5
-1
3
Q499
-1
3
Q498
-1
3
Q497
-1
3
Q496
-1
3
Q495
-1
3
Q494
-1
3
Q493
-1
3
Q492
-1
3
Q491
-1
3
Q490
-1
3
Q49
-1
3
Q489
-1
3
Q488
-1
3
Q487
-1
3
Q486
-1
3
Q485
-1
3
Q484
-1
3
Q483
-1
3
Q482
-1
3
Q481
-1
3
Q480
-1
3
Q48
-1
3
Q479
-1
3
Q478
-1
3
Q477
-1
3
Q476
-1
3
Q475
-1
3
Q474
-1
3
Q473
-1
3
Q472
-1
3
Q471
-1
3
Q470
-1
3
Q47
-1
3
Q469
-1
3
Q468
-1
3
Q467
-1
3
Q466
-1
3
Q465
-1
3
Q464
-1
3
Q463
-1
3
Q462
-1
3
Q461
-1
3
Q460
-1
3
Q46
-1
3
Q459
-1
3
Q458
-1
3
Q457
-1
3
Q456
-1
3
Q455
-1
3
Q454
-1
3
Q453
-1
3
Q452
-1
3
Q451
-1
3
Q450
-1
3
Q45
-1
3
Q449
-1
3
Q448
-1
3
Q447
-1
3
Q446
-1
3
Q445
-1
3
Q444
-1
3
Q443
-1
3
Q442
-1
3
Q441
-1
3
Q440
-1
3
Q44
-1
3
Q439
-1
3
Q438
-1
3
Q437
-1
3
Q436
-1
3
Q435
-1
3
Q434
-1
3
Q433
-1
3
Q432
-1
3
Q431
-1
3
Q430
-1
3
Q43
-1
3
Q429
-1
3
Q428
-1
3
Q427
-1
3
Q426
-1
3
Q425
-1
3
Q424
-1
3
Q423
-1
3
Q422
-1
3
Q421
-1
3
Q420
-1
3
Q42
-1
3
Q419
-1
3
Q418
-1
3
Q417
-1
3
Q416
-1
3
Q415
-1
3
Q414
-1
3
Q413
-1
3
Q412
-1
3
Q411
-1
3
Q410
-1
3
Q41
-1
3
Q409
-1
3
Q408
-1
3
Q407
-1
3
Q406
-1
3
Q405
-1
3
Q404
-1
3
Q403
-1
3
Q402
-1
3
Q401
-1
3
Q400
-1
3
Q40
-1
3
Q4
-1
3
Q399
-1
3
Q398
-1
3
Q397
-1
3
Q396
-1
3
Q395
-1
3
Q394
-1
3
Q393
-1
3
Q392
-1
3
Q391
-1
3
Q390
-1
3
Q39
-1
3
Q389
-1
3
Q388
-1
3
Q387
-1
3
Q386
-1
3
Q385
-1
3
Q384
-1
3
Q383
-1
3
Q382
-1
3
Q381
-1
3
Q380
-1
3
Q38
-1
3
Q379
-1
3
Q378
-1
3
Q377
-1
3
Q376
-1
3
Q375
-1
3
Q374
-1
3
Q373
-1
3
Q372
-1
3
Q371
-1
3
Q370
-1
3
Q37
-1
3
Q369
-1
3
Q368
-1
3
Q367
-1
3
Q366
-1
3
Q365
-1
3
Q364
-1
3
Q363
-1
3
Q362
-1
3
Q361
-1
3
Q360
-1
3
Q36
-1
3
Q359
-1
3
Q358
-1
3
Q357
-1
3
Q356
-1
3
Q355
-1
3
Q354
-1
3
Q353
-1
3
Q352
-1
3
Q351
-1
3
Q350
-1
3
Q35
-1
3
Q349
-1
3
Q348
-1
3
Q347
-1
3
Q346
-1
3
Q345
-1
3
Q344
-1
3
Q343
-1
3
Q342
-1
3
Q341
-1
3
Q340
-1
3
Q34
-1
3
Q339
-1
3
Q338
-1
3
Q337
-1
3
Q336
-1
3
Q335
-1
3
Q334
-1
3
Q333
-1
3
Q332
-1
3
Q331
-1
3
Q330
-1
3
Q33
-1
3
Q329
-1
3
Q328
-1
3
Q327
-1
3
Q326
-1
3
Q325
-1
3
Q324
-1
3
Q323
-1
3
Q322
-1
3
Q321
-1
3
Q320
-1
3
Q32
-1
3
Q319
-1
3
Q318
-1
3
Q317
-1
3
Q316
-1
3
Q315
-1
3
Q314
-1
3
Q313
-1
3
Q312
-1
3
Q311
-1
3
Q310
-1
3
Q31
-1
3
Q309
-1
3
Q308
-1
3
Q307
-1
3
Q306
-1
3
Q305
-1
3
Q304
-1
3
Q303
-1
3
Q302
-1
3
Q301
-1
3
Q300
-1
3
Q30
-1
3
Q3
-1
3
Q299
-1
3
Q298
-1
3
Q297
-1
3
Q296
-1
3
Q295
-1
3
Q294
-1
3
Q293
-1
3
Q292
-1
3
Q291
-1
3
Q290
-1
3
Q29
-1
3
Q289
-1
3
Q288
-1
3
Q287
-1
3
Q286
-1
3
Q285
-1
3
Q284
-1
3
Q283
-1
3
Q282
-1
3
Q281
-1
3
Q280
-1
3
Q28
-1
3
Q279
-1
3
Q278
-1
3
Q277
-1
3
Q276
-1
3
Q275
-1
3
Q274
-1
3
Q273
-1
3
Q272
-1
3
Q271
-1
3
Q270
-1
3
Q27
-1
3
Q269
-1
3
Q268
-1
3
Q267
-1
3
Q266
-1
3
Q265
-1
3
Q264
-1
3
Q263
-1
3
Q262
-1
3
Q261
-1
3
Q260
-1
3
Q26
-1
3
Q259
-1
3
Q258
-1
3
Q257
-1
3
Q256
-1
3
Q255
-1
3
Q254
-1
3
Q253
-1
3
Q252
-1
3
Q251
-1
3
Q250
-1
3
Q25
-1
3
Q249
-1
3
Q248
-1
3
Q247
-1
3
Q246
-1
3
Q245
-1
3
Q244
-1
3
Q243
-1
3
Q242
-1
3
Q241
-1
3
Q240
-1
3
Q24
-1
3
Q239
-1
3
Q238
-1
3
Q237
-1
3
Q236
-1
3
Q235
-1
3
Q234
-1
3
Q233
-1
3
Q232
-1
3
Q231
-1
3
Q230
-1
3
Q23
-1
3
Q229
-1
3
Q228
-1
3
Q227
-1
3
Q226
-1
3
Q225
-1
3
Q224
-1
3
Q223
-1
3
Q222
-1
3
Q221
-1
3
Q220
-1
3
Q22
-1
3
Q219
-1
3
Q218
-1
3
Q217
-1
3
Q216
-1
3
Q215
-1
3
Q214
-1
3
Q213
-1
3
Q212
-1
3
Q211
-1
3
Q210
-1
3
Q21
-1
3
Q209
-1
3
Q208
-1
3
Q207
-1
3
Q206
-1
3
Q205
-1
3
Q204
-1
3
Q203
-1
3
Q202
-1
3
Q201
-1
3
Q200
-1
3
Q20
-1
3
Q2
-1
3
Q199
-1
3
Q198
-1
3
Q197
-1
3
Q196
-1
3
Q195
-1
3
Q194
-1
3
Q193
-1
3
Q192
-1
3
Q191
-1
3
Q190
-1
3
Q19
-1
3
Q189
-1
3
Q188
-1
3
Q187
-1
3
Q186
-1
3
Q185
-1
3
Q184
-1
3
Q183
-1
3
Q182
-1
3
Q181
-1
3
Q180
-1
3
Q18
-1
3
Q179
-1
3
Q178
-1
3
Q177
-1
3
Q176
-1
3
Q175
-1
3
Q174
-1
3
Q173
-1
3
Q172
-1
3
Q171
-1
3
Q170
-1
3
Q17
-1
3
Q169
-1
3
Q168
-1
3
Q167
-1
3
Q166
-1
3
Q165
-1
3
Q164
-1
3
Q163
-1
3
Q162
-1
3
Q161
-1
3
Q160
-1
3
Q16
-1
3
Q159
-1
3
Q158
-1
3
Q157
-1
3
Q156
-1
3
Q155
-1
3
Q154
-1
3
Q153
-1
3
Q152
-1
3
Q151
-1
3
Q150
-1
3
Q15
-1
3
Q149
-1
3
Q148
-1
3
Q147
-1
3
Q146
-1
3
Q145
-1
3
Q144
-1
3
Q143
-1
3
Q142
-1
3
Q141
-1
3
Q140
-1
3
Q14
-1
3
Q139
-1
3
Q138
-1
3
Q137
-1
3
Q136
-1
3
Q135
-1
3
Q134
-1
3
Q133
-1
3
Q132
-1
3
Q131
-1
3
Q130
-1
3
Q13
-1
3
Q129
-1
3
Q128
-1
3
Q127
-1
3
Q126
-1
3
Q125
-1
3
Q124
-1
3
Q123
-1
3
Q122
-1
3
Q121
-1
3
Q120
-1
3
Q12
-1
3
Q119
-1
3
Q118
-1
3
Q117
-1
3
Q116
-1
3
Q115
-1
3
Q114
-1
3
Q113
-1
3
Q112
-1
3
Q111
-1
3
Q110
-1
3
Q11
-1
3
Q109
-1
3
Q108
-1
3
Q107
-1
3
Q106
-1
3
Q105
-1
3
Q104
-1
3
Q103
-1
3
Q102
-1
3
Q101
-1
3
Q100
-1
3
Q10
-1
3
Q1
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
dffeea.inc
f11711657cd42ee78437f4349496034
}
# macro_sequence

# end
# entity
sld_mbpmg
# storage
db|ov5640_ddr_lcd.(150).cnf
db|ov5640_ddr_lcd.(150).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_mbpmg.vhd
ed1effb3c0d5fd87d2d8e9d24bf1df
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
data_bits
248
PARAMETER_SIGNED_DEC
USR
pattern_bits
3
PARAMETER_SIGNED_DEC
USR
async_enabled
0
PARAMETER_SIGNED_DEC
USR
sync_enabled
1
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
 constraint(data_in)
247 downto 0
PARAMETER_STRING
USR
 constraint(pattern_in)
743 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
sld_sbpmg
# storage
db|ov5640_ddr_lcd.(151).cnf
db|ov5640_ddr_lcd.(151).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_mbpmg.vhd
ed1effb3c0d5fd87d2d8e9d24bf1df
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
async_enabled
0
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
}
# macro_sequence

# end
# entity
sld_ela_trigger_flow_mgr
# storage
db|ov5640_ddr_lcd.(152).cnf
db|ov5640_ddr_lcd.(152).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_ela_trigger_flow_mgr.vhd
54b4e96651b97ec28a57c8b6d87fce
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
segment_size_bits
10
PARAMETER_SIGNED_DEC
USR
state_bits
11
PARAMETER_SIGNED_DEC
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
 constraint(inversion_mask)
0 downto 0
PARAMETER_STRING
USR
 constraint(condition_met)
0 downto 0
PARAMETER_STRING
USR
 constraint(post_fill_count)
9 downto 0
PARAMETER_STRING
USR
 constraint(current_state)
10 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|ov5640_ddr_lcd.(153).cnf
db|ov5640_ddr_lcd.(153).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
a130ae6ebf3c1454585ae179494092a8
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
dffeea.inc
f11711657cd42ee78437f4349496034
}
# macro_sequence

# end
# entity
sld_buffer_manager
# storage
db|ov5640_ddr_lcd.(154).cnf
db|ov5640_ddr_lcd.(154).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_buffer_manager.vhd
12bba2547d78f253cb3ff29f79df
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
address_bits
10
PARAMETER_SIGNED_DEC
USR
segment_size_bits
10
PARAMETER_SIGNED_DEC
USR
num_segments_bits
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_mode
OFF
PARAMETER_STRING
USR
 constraint(storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(address)
9 downto 0
PARAMETER_STRING
USR
 constraint(post_count)
9 downto 0
PARAMETER_STRING
USR
 constraint(current_segment)
0 downto 0
PARAMETER_STRING
USR
 constraint(current_offset)
9 downto 0
PARAMETER_STRING
USR
 constraint(last_trigger_address)
9 downto 0
PARAMETER_STRING
USR
 constraint(last_buffer_write_address)
9 downto 0
PARAMETER_STRING
USR
 constraint(trigger_write_address)
9 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|ov5640_ddr_lcd.(155).cnf
db|ov5640_ddr_lcd.(155).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
a130ae6ebf3c1454585ae179494092a8
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q9
-1
3
Q8
-1
3
Q7
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
dffeea.inc
f11711657cd42ee78437f4349496034
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|ov5640_ddr_lcd.(156).cnf
db|ov5640_ddr_lcd.(156).cnf
# case_insensitive
# source_file
altsyncram.tdf
f8b1b3e6a95fdea61cd86b5880d92761
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
247
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
0
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
247
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
0
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
USR
WIDTH_ECCSTATUS
3
PARAMETER_SIGNED_DEC
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e424
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b246
-1
3
q_b245
-1
3
q_b244
-1
3
q_b243
-1
3
q_b242
-1
3
q_b241
-1
3
q_b240
-1
3
q_b24
-1
3
q_b239
-1
3
q_b238
-1
3
q_b237
-1
3
q_b236
-1
3
q_b235
-1
3
q_b234
-1
3
q_b233
-1
3
q_b232
-1
3
q_b231
-1
3
q_b230
-1
3
q_b23
-1
3
q_b229
-1
3
q_b228
-1
3
q_b227
-1
3
q_b226
-1
3
q_b225
-1
3
q_b224
-1
3
q_b223
-1
3
q_b222
-1
3
q_b221
-1
3
q_b220
-1
3
q_b22
-1
3
q_b219
-1
3
q_b218
-1
3
q_b217
-1
3
q_b216
-1
3
q_b215
-1
3
q_b214
-1
3
q_b213
-1
3
q_b212
-1
3
q_b211
-1
3
q_b210
-1
3
q_b21
-1
3
q_b209
-1
3
q_b208
-1
3
q_b207
-1
3
q_b206
-1
3
q_b205
-1
3
q_b204
-1
3
q_b203
-1
3
q_b202
-1
3
q_b201
-1
3
q_b200
-1
3
q_b20
-1
3
q_b2
-1
3
q_b199
-1
3
q_b198
-1
3
q_b197
-1
3
q_b196
-1
3
q_b195
-1
3
q_b194
-1
3
q_b193
-1
3
q_b192
-1
3
q_b191
-1
3
q_b190
-1
3
q_b19
-1
3
q_b189
-1
3
q_b188
-1
3
q_b187
-1
3
q_b186
-1
3
q_b185
-1
3
q_b184
-1
3
q_b183
-1
3
q_b182
-1
3
q_b181
-1
3
q_b180
-1
3
q_b18
-1
3
q_b179
-1
3
q_b178
-1
3
q_b177
-1
3
q_b176
-1
3
q_b175
-1
3
q_b174
-1
3
q_b173
-1
3
q_b172
-1
3
q_b171
-1
3
q_b170
-1
3
q_b17
-1
3
q_b169
-1
3
q_b168
-1
3
q_b167
-1
3
q_b166
-1
3
q_b165
-1
3
q_b164
-1
3
q_b163
-1
3
q_b162
-1
3
q_b161
-1
3
q_b160
-1
3
q_b16
-1
3
q_b159
-1
3
q_b158
-1
3
q_b157
-1
3
q_b156
-1
3
q_b155
-1
3
q_b154
-1
3
q_b153
-1
3
q_b152
-1
3
q_b151
-1
3
q_b150
-1
3
q_b15
-1
3
q_b149
-1
3
q_b148
-1
3
q_b147
-1
3
q_b146
-1
3
q_b145
-1
3
q_b144
-1
3
q_b143
-1
3
q_b142
-1
3
q_b141
-1
3
q_b140
-1
3
q_b14
-1
3
q_b139
-1
3
q_b138
-1
3
q_b137
-1
3
q_b136
-1
3
q_b135
-1
3
q_b134
-1
3
q_b133
-1
3
q_b132
-1
3
q_b131
-1
3
q_b130
-1
3
q_b13
-1
3
q_b129
-1
3
q_b128
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a246
-1
3
data_a245
-1
3
data_a244
-1
3
data_a243
-1
3
data_a242
-1
3
data_a241
-1
3
data_a240
-1
3
data_a24
-1
3
data_a239
-1
3
data_a238
-1
3
data_a237
-1
3
data_a236
-1
3
data_a235
-1
3
data_a234
-1
3
data_a233
-1
3
data_a232
-1
3
data_a231
-1
3
data_a230
-1
3
data_a23
-1
3
data_a229
-1
3
data_a228
-1
3
data_a227
-1
3
data_a226
-1
3
data_a225
-1
3
data_a224
-1
3
data_a223
-1
3
data_a222
-1
3
data_a221
-1
3
data_a220
-1
3
data_a22
-1
3
data_a219
-1
3
data_a218
-1
3
data_a217
-1
3
data_a216
-1
3
data_a215
-1
3
data_a214
-1
3
data_a213
-1
3
data_a212
-1
3
data_a211
-1
3
data_a210
-1
3
data_a21
-1
3
data_a209
-1
3
data_a208
-1
3
data_a207
-1
3
data_a206
-1
3
data_a205
-1
3
data_a204
-1
3
data_a203
-1
3
data_a202
-1
3
data_a201
-1
3
data_a200
-1
3
data_a20
-1
3
data_a2
-1
3
data_a199
-1
3
data_a198
-1
3
data_a197
-1
3
data_a196
-1
3
data_a195
-1
3
data_a194
-1
3
data_a193
-1
3
data_a192
-1
3
data_a191
-1
3
data_a190
-1
3
data_a19
-1
3
data_a189
-1
3
data_a188
-1
3
data_a187
-1
3
data_a186
-1
3
data_a185
-1
3
data_a184
-1
3
data_a183
-1
3
data_a182
-1
3
data_a181
-1
3
data_a180
-1
3
data_a18
-1
3
data_a179
-1
3
data_a178
-1
3
data_a177
-1
3
data_a176
-1
3
data_a175
-1
3
data_a174
-1
3
data_a173
-1
3
data_a172
-1
3
data_a171
-1
3
data_a170
-1
3
data_a17
-1
3
data_a169
-1
3
data_a168
-1
3
data_a167
-1
3
data_a166
-1
3
data_a165
-1
3
data_a164
-1
3
data_a163
-1
3
data_a162
-1
3
data_a161
-1
3
data_a160
-1
3
data_a16
-1
3
data_a159
-1
3
data_a158
-1
3
data_a157
-1
3
data_a156
-1
3
data_a155
-1
3
data_a154
-1
3
data_a153
-1
3
data_a152
-1
3
data_a151
-1
3
data_a150
-1
3
data_a15
-1
3
data_a149
-1
3
data_a148
-1
3
data_a147
-1
3
data_a146
-1
3
data_a145
-1
3
data_a144
-1
3
data_a143
-1
3
data_a142
-1
3
data_a141
-1
3
data_a140
-1
3
data_a14
-1
3
data_a139
-1
3
data_a138
-1
3
data_a137
-1
3
data_a136
-1
3
data_a135
-1
3
data_a134
-1
3
data_a133
-1
3
data_a132
-1
3
data_a131
-1
3
data_a130
-1
3
data_a13
-1
3
data_a129
-1
3
data_a128
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altrom.inc
192b74eafa8debf2248ea73881e77f91
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# macro_sequence

# end
# entity
altsyncram_e424
# storage
db|ov5640_ddr_lcd.(157).cnf
db|ov5640_ddr_lcd.(157).cnf
# case_insensitive
# source_file
db|altsyncram_e424.tdf
17c6327b6e1be824c4694ee53643fc2
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b246
-1
3
q_b245
-1
3
q_b244
-1
3
q_b243
-1
3
q_b242
-1
3
q_b241
-1
3
q_b240
-1
3
q_b24
-1
3
q_b239
-1
3
q_b238
-1
3
q_b237
-1
3
q_b236
-1
3
q_b235
-1
3
q_b234
-1
3
q_b233
-1
3
q_b232
-1
3
q_b231
-1
3
q_b230
-1
3
q_b23
-1
3
q_b229
-1
3
q_b228
-1
3
q_b227
-1
3
q_b226
-1
3
q_b225
-1
3
q_b224
-1
3
q_b223
-1
3
q_b222
-1
3
q_b221
-1
3
q_b220
-1
3
q_b22
-1
3
q_b219
-1
3
q_b218
-1
3
q_b217
-1
3
q_b216
-1
3
q_b215
-1
3
q_b214
-1
3
q_b213
-1
3
q_b212
-1
3
q_b211
-1
3
q_b210
-1
3
q_b21
-1
3
q_b209
-1
3
q_b208
-1
3
q_b207
-1
3
q_b206
-1
3
q_b205
-1
3
q_b204
-1
3
q_b203
-1
3
q_b202
-1
3
q_b201
-1
3
q_b200
-1
3
q_b20
-1
3
q_b2
-1
3
q_b199
-1
3
q_b198
-1
3
q_b197
-1
3
q_b196
-1
3
q_b195
-1
3
q_b194
-1
3
q_b193
-1
3
q_b192
-1
3
q_b191
-1
3
q_b190
-1
3
q_b19
-1
3
q_b189
-1
3
q_b188
-1
3
q_b187
-1
3
q_b186
-1
3
q_b185
-1
3
q_b184
-1
3
q_b183
-1
3
q_b182
-1
3
q_b181
-1
3
q_b180
-1
3
q_b18
-1
3
q_b179
-1
3
q_b178
-1
3
q_b177
-1
3
q_b176
-1
3
q_b175
-1
3
q_b174
-1
3
q_b173
-1
3
q_b172
-1
3
q_b171
-1
3
q_b170
-1
3
q_b17
-1
3
q_b169
-1
3
q_b168
-1
3
q_b167
-1
3
q_b166
-1
3
q_b165
-1
3
q_b164
-1
3
q_b163
-1
3
q_b162
-1
3
q_b161
-1
3
q_b160
-1
3
q_b16
-1
3
q_b159
-1
3
q_b158
-1
3
q_b157
-1
3
q_b156
-1
3
q_b155
-1
3
q_b154
-1
3
q_b153
-1
3
q_b152
-1
3
q_b151
-1
3
q_b150
-1
3
q_b15
-1
3
q_b149
-1
3
q_b148
-1
3
q_b147
-1
3
q_b146
-1
3
q_b145
-1
3
q_b144
-1
3
q_b143
-1
3
q_b142
-1
3
q_b141
-1
3
q_b140
-1
3
q_b14
-1
3
q_b139
-1
3
q_b138
-1
3
q_b137
-1
3
q_b136
-1
3
q_b135
-1
3
q_b134
-1
3
q_b133
-1
3
q_b132
-1
3
q_b131
-1
3
q_b130
-1
3
q_b13
-1
3
q_b129
-1
3
q_b128
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a246
-1
3
data_a245
-1
3
data_a244
-1
3
data_a243
-1
3
data_a242
-1
3
data_a241
-1
3
data_a240
-1
3
data_a24
-1
3
data_a239
-1
3
data_a238
-1
3
data_a237
-1
3
data_a236
-1
3
data_a235
-1
3
data_a234
-1
3
data_a233
-1
3
data_a232
-1
3
data_a231
-1
3
data_a230
-1
3
data_a23
-1
3
data_a229
-1
3
data_a228
-1
3
data_a227
-1
3
data_a226
-1
3
data_a225
-1
3
data_a224
-1
3
data_a223
-1
3
data_a222
-1
3
data_a221
-1
3
data_a220
-1
3
data_a22
-1
3
data_a219
-1
3
data_a218
-1
3
data_a217
-1
3
data_a216
-1
3
data_a215
-1
3
data_a214
-1
3
data_a213
-1
3
data_a212
-1
3
data_a211
-1
3
data_a210
-1
3
data_a21
-1
3
data_a209
-1
3
data_a208
-1
3
data_a207
-1
3
data_a206
-1
3
data_a205
-1
3
data_a204
-1
3
data_a203
-1
3
data_a202
-1
3
data_a201
-1
3
data_a200
-1
3
data_a20
-1
3
data_a2
-1
3
data_a199
-1
3
data_a198
-1
3
data_a197
-1
3
data_a196
-1
3
data_a195
-1
3
data_a194
-1
3
data_a193
-1
3
data_a192
-1
3
data_a191
-1
3
data_a190
-1
3
data_a19
-1
3
data_a189
-1
3
data_a188
-1
3
data_a187
-1
3
data_a186
-1
3
data_a185
-1
3
data_a184
-1
3
data_a183
-1
3
data_a182
-1
3
data_a181
-1
3
data_a180
-1
3
data_a18
-1
3
data_a179
-1
3
data_a178
-1
3
data_a177
-1
3
data_a176
-1
3
data_a175
-1
3
data_a174
-1
3
data_a173
-1
3
data_a172
-1
3
data_a171
-1
3
data_a170
-1
3
data_a17
-1
3
data_a169
-1
3
data_a168
-1
3
data_a167
-1
3
data_a166
-1
3
data_a165
-1
3
data_a164
-1
3
data_a163
-1
3
data_a162
-1
3
data_a161
-1
3
data_a160
-1
3
data_a16
-1
3
data_a159
-1
3
data_a158
-1
3
data_a157
-1
3
data_a156
-1
3
data_a155
-1
3
data_a154
-1
3
data_a153
-1
3
data_a152
-1
3
data_a151
-1
3
data_a150
-1
3
data_a15
-1
3
data_a149
-1
3
data_a148
-1
3
data_a147
-1
3
data_a146
-1
3
data_a145
-1
3
data_a144
-1
3
data_a143
-1
3
data_a142
-1
3
data_a141
-1
3
data_a140
-1
3
data_a14
-1
3
data_a139
-1
3
data_a138
-1
3
data_a137
-1
3
data_a136
-1
3
data_a135
-1
3
data_a134
-1
3
data_a133
-1
3
data_a132
-1
3
data_a131
-1
3
data_a130
-1
3
data_a13
-1
3
data_a129
-1
3
data_a128
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altdpram
# storage
db|ov5640_ddr_lcd.(158).cnf
db|ov5640_ddr_lcd.(158).cnf
# case_insensitive
# source_file
altdpram.tdf
bf4c377b436b2da026eefceea853c80
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
WIDTH
21
PARAMETER_SIGNED_DEC
USR
WIDTHAD
1
PARAMETER_SIGNED_DEC
USR
NUMWORDS
0
PARAMETER_SIGNED_DEC
USR
FILE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INDATA_REG
INCLOCK
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRADDRESS_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRCONTROL_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Stratix
PARAMETER_UNKNOWN
DEF
ENABLE_RAM_BENCHMARKING_MODE
OFF
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
BYTE_SIZE
0
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA
1
PARAMETER_SIGNED_DEC
USR
DISABLE_LE_RAM_LIMIT_CHECK
on
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
wren
-1
3
wraddress0
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclocken
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altsyncram.inc
d3277a3930eb9e32e8de6e7e362698e0
a_hdffe.inc
b1765167c1fe832315da47f33c93935
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
memmodes.inc
f1581a4e2fdd56d7ebf54625d8eff819
alt_le_rden_reg.inc
42a0eb7bfd84eec7ff497f30ed663954
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|ov5640_ddr_lcd.(159).cnf
db|ov5640_ddr_lcd.(159).cnf
# case_insensitive
# source_file
lpm_mux.tdf
551930b4ccae551b4b31e06b7442b6
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
21
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_psc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_20
-1
3
data1_2
-1
3
data1_19
-1
3
data1_18
-1
3
data1_17
-1
3
data1_16
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_20
-1
3
data0_2
-1
3
data0_19
-1
3
data0_18
-1
3
data0_17
-1
3
data0_16
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
muxlut.inc
301e88484af1e8d67bcd099bb975882
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
}
# macro_sequence

# end
# entity
mux_psc
# storage
db|ov5640_ddr_lcd.(160).cnf
db|ov5640_ddr_lcd.(160).cnf
# case_insensitive
# source_file
db|mux_psc.tdf
f8c421885b54717570eacd5923f79f
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|ov5640_ddr_lcd.(161).cnf
db|ov5640_ddr_lcd.(161).cnf
# case_insensitive
# source_file
lpm_decode.tdf
79e59a518440e0b8d17392beed6ad68e
7
# user_parameter {
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_DECODES
2
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_dvf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# include_file {
declut.inc
64cd55cba1c61523c3f4c888e3932d1
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
}
# macro_sequence

# end
# entity
decode_dvf
# storage
db|ov5640_ddr_lcd.(162).cnf
db|ov5640_ddr_lcd.(162).cnf
# case_insensitive
# source_file
db|decode_dvf.tdf
26171dc7ecd34feeae26858686f9eae
7
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
sld_offload_buffer_mgr
# storage
db|ov5640_ddr_lcd.(163).cnf
db|ov5640_ddr_lcd.(163).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_buffer_manager.vhd
12bba2547d78f253cb3ff29f79df
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
buffer_depth
1024
PARAMETER_SIGNED_DEC
USR
segment_count
1
PARAMETER_SIGNED_DEC
USR
mem_address_bits
10
PARAMETER_SIGNED_DEC
USR
status_address_bits
1
PARAMETER_SIGNED_DEC
USR
data_bits
247
PARAMETER_SIGNED_DEC
USR
status_bits
21
PARAMETER_SIGNED_DEC
USR
data_bit_cntr_bits
8
PARAMETER_SIGNED_DEC
USR
status_bit_cntr_bits
5
PARAMETER_SIGNED_DEC
USR
ela_status_bits
4
PARAMETER_SIGNED_DEC
USR
 constraint(buffer_read_data_out)
246 downto 0
PARAMETER_STRING
USR
 constraint(status_read_data_out)
20 downto 0
PARAMETER_STRING
USR
 constraint(trigger_write_address)
9 downto 0
PARAMETER_STRING
USR
 constraint(last_buffer_write_address)
9 downto 0
PARAMETER_STRING
USR
 constraint(buffer_read_address)
9 downto 0
PARAMETER_STRING
USR
 constraint(status_read_address)
0 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LPM_COUNTER
# storage
db|ov5640_ddr_lcd.(164).cnf
db|ov5640_ddr_lcd.(164).cnf
# case_insensitive
# source_file
lpm_counter.tdf
17c6ad50292a5d639a782e55a65a5aef
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
247
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_9ii
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q7
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
dffeea.inc
f11711657cd42ee78437f4349496034
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# macro_sequence

# end
# entity
cntr_9ii
# storage
db|ov5640_ddr_lcd.(165).cnf
db|ov5640_ddr_lcd.(165).cnf
# case_insensitive
# source_file
db|cntr_9ii.tdf
5fa9e8d4fb7c47d103d40a3d482bf6
7
# used_port {
sclr
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cmpr_ugc
# storage
db|ov5640_ddr_lcd.(166).cnf
db|ov5640_ddr_lcd.(166).cnf
# case_insensitive
# source_file
db|cmpr_ugc.tdf
56eca1438b55543cb458c25ea82e38b4
7
# used_port {
datab3
-1
3
datab0
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab7
-1
2
datab6
-1
2
datab5
-1
2
datab4
-1
2
datab2
-1
2
datab1
-1
2
}
# macro_sequence

# end
# entity
LPM_COUNTER
# storage
db|ov5640_ddr_lcd.(167).cnf
db|ov5640_ddr_lcd.(167).cnf
# case_insensitive
# source_file
lpm_counter.tdf
17c6ad50292a5d639a782e55a65a5aef
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
1024
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_89j
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q9
-1
3
Q8
-1
3
Q7
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
CLK_EN
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
dffeea.inc
f11711657cd42ee78437f4349496034
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# macro_sequence

# end
# entity
cntr_89j
# storage
db|ov5640_ddr_lcd.(168).cnf
db|ov5640_ddr_lcd.(168).cnf
# case_insensitive
# source_file
db|cntr_89j.tdf
d3d2d1cc17176f25f9d5d4c723da7f0
7
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|ov5640_ddr_lcd.(169).cnf
db|ov5640_ddr_lcd.(169).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
a130ae6ebf3c1454585ae179494092a8
7
# user_parameter {
LPM_WIDTH
247
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
LOAD
-1
3
DATA99
-1
3
DATA98
-1
3
DATA97
-1
3
DATA96
-1
3
DATA95
-1
3
DATA94
-1
3
DATA93
-1
3
DATA92
-1
3
DATA91
-1
3
DATA90
-1
3
DATA9
-1
3
DATA89
-1
3
DATA88
-1
3
DATA87
-1
3
DATA86
-1
3
DATA85
-1
3
DATA84
-1
3
DATA83
-1
3
DATA82
-1
3
DATA81
-1
3
DATA80
-1
3
DATA8
-1
3
DATA79
-1
3
DATA78
-1
3
DATA77
-1
3
DATA76
-1
3
DATA75
-1
3
DATA74
-1
3
DATA73
-1
3
DATA72
-1
3
DATA71
-1
3
DATA70
-1
3
DATA7
-1
3
DATA69
-1
3
DATA68
-1
3
DATA67
-1
3
DATA66
-1
3
DATA65
-1
3
DATA64
-1
3
DATA63
-1
3
DATA62
-1
3
DATA61
-1
3
DATA60
-1
3
DATA6
-1
3
DATA59
-1
3
DATA58
-1
3
DATA57
-1
3
DATA56
-1
3
DATA55
-1
3
DATA54
-1
3
DATA53
-1
3
DATA52
-1
3
DATA51
-1
3
DATA50
-1
3
DATA5
-1
3
DATA49
-1
3
DATA48
-1
3
DATA47
-1
3
DATA46
-1
3
DATA45
-1
3
DATA44
-1
3
DATA43
-1
3
DATA42
-1
3
DATA41
-1
3
DATA40
-1
3
DATA4
-1
3
DATA39
-1
3
DATA38
-1
3
DATA37
-1
3
DATA36
-1
3
DATA35
-1
3
DATA34
-1
3
DATA33
-1
3
DATA32
-1
3
DATA31
-1
3
DATA30
-1
3
DATA3
-1
3
DATA29
-1
3
DATA28
-1
3
DATA27
-1
3
DATA26
-1
3
DATA25
-1
3
DATA246
-1
3
DATA245
-1
3
DATA244
-1
3
DATA243
-1
3
DATA242
-1
3
DATA241
-1
3
DATA240
-1
3
DATA24
-1
3
DATA239
-1
3
DATA238
-1
3
DATA237
-1
3
DATA236
-1
3
DATA235
-1
3
DATA234
-1
3
DATA233
-1
3
DATA232
-1
3
DATA231
-1
3
DATA230
-1
3
DATA23
-1
3
DATA229
-1
3
DATA228
-1
3
DATA227
-1
3
DATA226
-1
3
DATA225
-1
3
DATA224
-1
3
DATA223
-1
3
DATA222
-1
3
DATA221
-1
3
DATA220
-1
3
DATA22
-1
3
DATA219
-1
3
DATA218
-1
3
DATA217
-1
3
DATA216
-1
3
DATA215
-1
3
DATA214
-1
3
DATA213
-1
3
DATA212
-1
3
DATA211
-1
3
DATA210
-1
3
DATA21
-1
3
DATA209
-1
3
DATA208
-1
3
DATA207
-1
3
DATA206
-1
3
DATA205
-1
3
DATA204
-1
3
DATA203
-1
3
DATA202
-1
3
DATA201
-1
3
DATA200
-1
3
DATA20
-1
3
DATA2
-1
3
DATA199
-1
3
DATA198
-1
3
DATA197
-1
3
DATA196
-1
3
DATA195
-1
3
DATA194
-1
3
DATA193
-1
3
DATA192
-1
3
DATA191
-1
3
DATA190
-1
3
DATA19
-1
3
DATA189
-1
3
DATA188
-1
3
DATA187
-1
3
DATA186
-1
3
DATA185
-1
3
DATA184
-1
3
DATA183
-1
3
DATA182
-1
3
DATA181
-1
3
DATA180
-1
3
DATA18
-1
3
DATA179
-1
3
DATA178
-1
3
DATA177
-1
3
DATA176
-1
3
DATA175
-1
3
DATA174
-1
3
DATA173
-1
3
DATA172
-1
3
DATA171
-1
3
DATA170
-1
3
DATA17
-1
3
DATA169
-1
3
DATA168
-1
3
DATA167
-1
3
DATA166
-1
3
DATA165
-1
3
DATA164
-1
3
DATA163
-1
3
DATA162
-1
3
DATA161
-1
3
DATA160
-1
3
DATA16
-1
3
DATA159
-1
3
DATA158
-1
3
DATA157
-1
3
DATA156
-1
3
DATA155
-1
3
DATA154
-1
3
DATA153
-1
3
DATA152
-1
3
DATA151
-1
3
DATA150
-1
3
DATA15
-1
3
DATA149
-1
3
DATA148
-1
3
DATA147
-1
3
DATA146
-1
3
DATA145
-1
3
DATA144
-1
3
DATA143
-1
3
DATA142
-1
3
DATA141
-1
3
DATA140
-1
3
DATA14
-1
3
DATA139
-1
3
DATA138
-1
3
DATA137
-1
3
DATA136
-1
3
DATA135
-1
3
DATA134
-1
3
DATA133
-1
3
DATA132
-1
3
DATA131
-1
3
DATA130
-1
3
DATA13
-1
3
DATA129
-1
3
DATA128
-1
3
DATA127
-1
3
DATA126
-1
3
DATA125
-1
3
DATA124
-1
3
DATA123
-1
3
DATA122
-1
3
DATA121
-1
3
DATA120
-1
3
DATA12
-1
3
DATA119
-1
3
DATA118
-1
3
DATA117
-1
3
DATA116
-1
3
DATA115
-1
3
DATA114
-1
3
DATA113
-1
3
DATA112
-1
3
DATA111
-1
3
DATA110
-1
3
DATA11
-1
3
DATA109
-1
3
DATA108
-1
3
DATA107
-1
3
DATA106
-1
3
DATA105
-1
3
DATA104
-1
3
DATA103
-1
3
DATA102
-1
3
DATA101
-1
3
DATA100
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
SHIFTIN
-1
2
ENABLE
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
dffeea.inc
f11711657cd42ee78437f4349496034
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|ov5640_ddr_lcd.(170).cnf
db|ov5640_ddr_lcd.(170).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
a130ae6ebf3c1454585ae179494092a8
7
# user_parameter {
LPM_WIDTH
21
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA20
-1
3
DATA2
-1
3
DATA19
-1
3
DATA18
-1
3
DATA17
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
ENABLE
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
dffeea.inc
f11711657cd42ee78437f4349496034
}
# macro_sequence

# end
# entity
LPM_COUNTER
# storage
db|ov5640_ddr_lcd.(171).cnf
db|ov5640_ddr_lcd.(171).cnf
# case_insensitive
# source_file
lpm_counter.tdf
17c6ad50292a5d639a782e55a65a5aef
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
5
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
21
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_cgi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
dffeea.inc
f11711657cd42ee78437f4349496034
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# macro_sequence

# end
# entity
cntr_cgi
# storage
db|ov5640_ddr_lcd.(172).cnf
db|ov5640_ddr_lcd.(172).cnf
# case_insensitive
# source_file
db|cntr_cgi.tdf
185e95be379779f5cb9f145b65423a
7
# used_port {
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cmpr_rgc
# storage
db|ov5640_ddr_lcd.(173).cnf
db|ov5640_ddr_lcd.(173).cnf
# case_insensitive
# source_file
db|cmpr_rgc.tdf
527437d2eeaa69ebc3ab877f1bbc4ae
7
# used_port {
datab3
-1
3
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
datab2
-1
2
}
# macro_sequence

# end
# entity
LPM_COUNTER
# storage
db|ov5640_ddr_lcd.(174).cnf
db|ov5640_ddr_lcd.(174).cnf
# case_insensitive
# source_file
lpm_counter.tdf
17c6ad50292a5d639a782e55a65a5aef
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
1
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_23j
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q0
-1
3
CLOCK
-1
3
CLK_EN
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
dffeea.inc
f11711657cd42ee78437f4349496034
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# macro_sequence

# end
# entity
cntr_23j
# storage
db|ov5640_ddr_lcd.(175).cnf
db|ov5640_ddr_lcd.(175).cnf
# case_insensitive
# source_file
db|cntr_23j.tdf
d991da71d73f4432ed5a1c4174194688
7
# used_port {
sclr
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_ngc
# storage
db|ov5640_ddr_lcd.(176).cnf
db|ov5640_ddr_lcd.(176).cnf
# case_insensitive
# source_file
db|cmpr_ngc.tdf
8423424c7eb2596c53b5939c742d2ebe
7
# used_port {
datab0
-1
3
dataa0
-1
3
aeb
-1
3
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|ov5640_ddr_lcd.(177).cnf
db|ov5640_ddr_lcd.(177).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
a130ae6ebf3c1454585ae179494092a8
7
# user_parameter {
LPM_WIDTH
21
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA20
-1
3
DATA2
-1
3
DATA19
-1
3
DATA18
-1
3
DATA17
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
SHIFTIN
-1
2
ENABLE
-1
2
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
dffeea.inc
f11711657cd42ee78437f4349496034
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|ov5640_ddr_lcd.(178).cnf
db|ov5640_ddr_lcd.(178).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_rom_sr.vhd
1b22dddef98ea9f9486572028b88d8
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
32
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|ov5640_ddr_lcd.(179).cnf
db|ov5640_ddr_lcd.(179).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
a130ae6ebf3c1454585ae179494092a8
7
# user_parameter {
LPM_WIDTH
17
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone IV E
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
LOAD
-1
3
ENABLE
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA2
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
dffeea.inc
f11711657cd42ee78437f4349496034
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|ov5640_ddr_lcd.(180).cnf
db|ov5640_ddr_lcd.(180).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_hub.vhd
1ece43ac49d8a7c0efc372cb6d8b3a5f
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone IV E
PARAMETER_UNKNOWN
USR
n_nodes
1
PARAMETER_UNKNOWN
USR
n_sel_bits
1
PARAMETER_UNKNOWN
USR
n_node_ir_bits
8
PARAMETER_UNKNOWN
USR
node_info
00110000000000000110111000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|ov5640_ddr_lcd.(181).cnf
db|ov5640_ddr_lcd.(181).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_hub.vhd
1ece43ac49d8a7c0efc372cb6d8b3a5f
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|ov5640_ddr_lcd.(182).cnf
db|ov5640_ddr_lcd.(182).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_rom_sr.vhd
1b22dddef98ea9f9486572028b88d8
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
OFF
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
64
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
63 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# complete
