vsim work.TopLevel_tb
# vsim work.TopLevel_tb 
# Start time: 08:02:33 on Jun 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Definitions(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.TopLevel_tb(fast)
quit -sim
# End time: 08:08:16 on Jun 09,2022, Elapsed time: 0:05:43
# Errors: 0, Warnings: 1
# Compile of Ctrl.sv was successful.
vsim work.TopLevel_tb
# vsim work.TopLevel_tb 
# Start time: 08:10:02 on Jun 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Definitions(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.TopLevel_tb(fast)
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/IR1/inst_rom
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/DM1/Core
# Load canceled
run -all
# xxxx_xxxx
# ------------------------------------------
# 0001_1e1f
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
# Load canceled
quit -sim
# End time: 08:12:21 on Jun 09,2022, Elapsed time: 0:02:19
# Errors: 0, Warnings: 2
vsim work.TopLevel_tb -voptargs=+acc
# vsim work.TopLevel_tb -voptargs="+acc" 
# Start time: 08:12:32 on Jun 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/Ctrl1/BranchEn \
sim:/TopLevel_tb/DUT/Ctrl1/BOLEn \
sim:/TopLevel_tb/DUT/Ctrl1/RegWrEn \
sim:/TopLevel_tb/DUT/Ctrl1/MemWrEn \
sim:/TopLevel_tb/DUT/Ctrl1/ALUEn \
sim:/TopLevel_tb/DUT/Ctrl1/LUTdm \
sim:/TopLevel_tb/DUT/Ctrl1/LUT2x \
sim:/TopLevel_tb/DUT/Ctrl1/Jump \
sim:/TopLevel_tb/DUT/Ctrl1/SetInst \
sim:/TopLevel_tb/DUT/Ctrl1/Ack
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/DM1/DataIn
run -all
# xxxx_xxxx
# ------------------------------------------
# 0001_1e1f
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/IR1/InstOut
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# xxxx_xxxx
# ------------------------------------------
# 0001_1e1f
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/RF1/DataOutA
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# xxxx_xxxx
# ------------------------------------------
# 0001_1e1f
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
add wave -position insertpoint  \
{sim:/TopLevel_tb/DUT/RF1/Registers[3]}
add wave -position insertpoint  \
{sim:/TopLevel_tb/DUT/RF1/Registers[3]}
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/RF1/Registers
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# xxxx_xxxx
# ------------------------------------------
# 0001_1e1f
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
quit -sim
# End time: 08:40:23 on Jun 09,2022, Elapsed time: 0:27:51
# Errors: 0, Warnings: 1
# Compile of RegFile.sv was successful.
vsim -voptargs=+acc work.TopLevel_tb
# vsim -voptargs="+acc" work.TopLevel_tb 
# Start time: 09:03:29 on Jun 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/Ctrl1/MemWrEn
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/IR1/InstOut
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/RF1/DataOutA
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/DM1/DataIn
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/RF1/Registers
run -all
# xxxx_xxxx
# ------------------------------------------
# ff00_0e0f
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
# Compile of RegFile.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Load canceled
run -all
# xxxx_xxxx
# ------------------------------------------
# 0102_2e2f
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/RF1/DataIn
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# xxxx_xxxx
# ------------------------------------------
# 0102_2e2f
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/RF1/WriteEn
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# xxxx_xxxx
# ------------------------------------------
# 0102_2e2f
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/ALU1/Out
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# xxxx_xxxx
# ------------------------------------------
# 0102_2e2f
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
# Compile of ALU.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# xxxx_xxxx
# ------------------------------------------
# 0102_2e2f
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
# Compile of ALU.sv failed with 1 errors.
# Compile of ALU.sv failed with 1 errors.
# Compile of ALU.sv was successful.
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/ALU1/loop
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# xxxx_xxxx
# ------------------------------------------
# 0102_2e2f
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
# Compile of ALU.sv failed with 1 errors.
# Compile of TopLevel.sv was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of ALU.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/TopLevel_tb/DUT/ALU1/loop'. 
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/ALU1/Loop
run -all
# xxxx_xxxx
# ------------------------------------------
# 0203_2021
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
# Compile of RegFile.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# xxxx_xxxx
# ------------------------------------------
# 0203_2021
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
add wave -position insertpoint  \
sim:/TopLevel_tb/DUT/DM1/Core
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TopLevel_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.InstROM(fast)
# Loading work.ProgCtr(fast)
# Loading work.LUT_pc(fast)
# Loading work.LUT_dm(fast)
# Loading work.LUT_2x_dm(fast)
# Loading work.Definitions(fast)
# Loading work.Ctrl_sv_unit(fast)
# Loading work.Ctrl(fast)
# Loading work.RegFile(fast)
# Loading work.ALU_sv_unit(fast)
# Loading work.ALU(fast)
# Loading work.DataMem(fast)
run -all
# xxxx_xxxx
# ------------------------------------------
# 0203_2021
# last instruction =  171 || sim time              1765000
# ** Note: $stop    : C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv(98)
#    Time: 1775 ns  Iteration: 0  Instance: /TopLevel_tb
# Break in Module TopLevel_tb at C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv line 98
