

================================================================
== Vitis HLS Report for 'getPhaseMap2'
================================================================
* Date:           Fri Aug 20 12:03:34 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        getPhaseMap2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228849|  1382514|  12.288 ms|  13.825 ms|  1228850|  1382515|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- L0      |   307200|   307200|         2|          1|          1|  307200|       yes|
        |- L1      |   307202|   307202|         4|          1|          1|  307200|       yes|
        |- L2      |   307200|   307200|         2|          1|          1|  307200|       yes|
        |- L3      |   307211|   307211|        13|          1|          1|  307200|       yes|
        |- L4      |   153653|   153653|        55|          1|          1|  153600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 13
  * Pipeline-4: initiation interval (II) = 1, depth = 55


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 120
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 4, States = { 13 14 15 16 }
  Pipeline-2 : II = 1, D = 2, States = { 22 23 }
  Pipeline-3 : II = 1, D = 13, States = { 36 37 38 39 40 41 42 43 44 45 46 47 48 }
  Pipeline-4 : II = 1, D = 55, States = { 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 17 16 
16 --> 13 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 24 23 
23 --> 22 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 49 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 36 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 120 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 116 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 61 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 121 [2/2] (1.00ns)   --->   "%port1_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %port1_offset"   --->   Operation 121 'read' 'port1_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 122 [2/2] (1.00ns)   --->   "%port0_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %port0_offset"   --->   Operation 122 'read' 'port0_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 123 [2/2] (1.00ns)   --->   "%regCtrl_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %regCtrl"   --->   Operation 123 'read' 'regCtrl_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 124 [1/2] (1.00ns)   --->   "%port1_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %port1_offset"   --->   Operation 124 'read' 'port1_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 125 [1/2] (1.00ns)   --->   "%port0_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %port0_offset"   --->   Operation 125 'read' 'port0_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 126 [1/2] (1.00ns)   --->   "%regCtrl_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %regCtrl"   --->   Operation 126 'read' 'regCtrl_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%mode = trunc i32 %regCtrl_read"   --->   Operation 127 'trunc' 'mode' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %port1_offset_read, i32 2, i32 31" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 128 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13"   --->   Operation 129 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1536000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 32, i32 32, void @empty_0, void @empty_0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %port0"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1536000, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 32, i32 32, void @empty_0, void @empty_0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %port1"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %regCtrl"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regCtrl, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regCtrl, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dcs_in, void @empty_8, i32 1, i32 1, void @empty_9, i32 0, i32 1228800, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dcs_in"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port0_offset, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port0_offset, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port1_offset, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port1_offset, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_11"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i30 %trunc_ln" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 144 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%port1_addr = getelementptr i32 %port1, i32 %sext_ln41" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 145 'getelementptr' 'port1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %port1_addr, i32 153600" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 146 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 147 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 147 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%i = phi i19 %add_ln41, void %.split20._crit_edge, i19 0, void" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 148 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%phi_ln329 = phi i12 %phitmp11_cast, void %.split20._crit_edge, i12 0, void"   --->   Operation 149 'phi' 'phi_ln329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.05ns)   --->   "%add_ln41 = add i19 %i, i19 1" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 150 'add' 'add_ln41' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i12 %phi_ln329" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 151 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.91ns)   --->   "%icmp_ln41 = icmp_eq  i19 %i, i19 307200" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 152 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200"   --->   Operation 153 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split20, void" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 154 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i19 %i" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 155 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%dcs_in_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %dcs_in"   --->   Operation 156 'read' 'dcs_in_read' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%dcs0_V = trunc i16 %dcs_in_read"   --->   Operation 157 'trunc' 'dcs0_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %trunc_ln41, void %.split20._crit_edge, void"   --->   Operation 158 'br' 'br_ln329' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.43ns)   --->   "%phitmp11_cast = select i1 %trunc_ln41, i12 0, i12 %dcs0_V" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 159 'select' 'phitmp11_cast' <Predicate = (!icmp_ln41)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 160 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 161 'specpipeline' 'specpipeline_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [getPhaseMap2/getPhaseMap.cpp:41]   --->   Operation 162 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i16, i12 %dcs0_V, i16 %sext_ln41_1"   --->   Operation 163 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i28 %tmp_s"   --->   Operation 164 'sext' 'sext_ln329' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %port1_addr, i32 %sext_ln329, i4 15"   --->   Operation 165 'write' 'write_ln329' <Predicate = (trunc_ln41)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln329 = br void %.split20._crit_edge"   --->   Operation 166 'br' 'br_ln329' <Predicate = (trunc_ln41)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 167 [5/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr" [getPhaseMap2/getPhaseMap.cpp:39]   --->   Operation 167 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %port0_offset_read, i32 2, i32 31" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 168 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i30 %trunc_ln1" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 169 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%port0_addr = getelementptr i32 %port0, i32 %sext_ln47" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 170 'getelementptr' 'port0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [7/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 171 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 172 [4/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr" [getPhaseMap2/getPhaseMap.cpp:39]   --->   Operation 172 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 173 [6/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 173 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 174 [3/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr" [getPhaseMap2/getPhaseMap.cpp:39]   --->   Operation 174 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 175 [5/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 175 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 176 [2/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr" [getPhaseMap2/getPhaseMap.cpp:39]   --->   Operation 176 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 177 [4/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 177 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 178 [1/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr" [getPhaseMap2/getPhaseMap.cpp:39]   --->   Operation 178 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 179 [3/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 179 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 180 [2/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 180 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 181 [1/1] (1.20ns)   --->   "%empty_83 = add i32 %port1_offset_read, i32 614400"   --->   Operation 181 'add' 'empty_83' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_83, i32 2, i32 31" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 182 'partselect' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 7.30>
ST_12 : Operation 183 [1/1] (0.51ns)   --->   "%cmp18 = icmp_eq  i2 %mode, i2 0"   --->   Operation 183 'icmp' 'cmp18' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/7] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr, i32 153600" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 184 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i30 %trunc_ln47_1" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 185 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%port1_addr_1 = getelementptr i32 %port1, i32 %sext_ln47_1" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 186 'getelementptr' 'port1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (7.30ns)   --->   "%empty_84 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %port1_addr_1, i32 153600" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 187 'writereq' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 188 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 188 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 13 <SV = 11> <Delay = 1.06>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%indvar299 = phi i19 0, void, i19 %add_ln47_1, void %._crit_edge" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 189 'phi' 'indvar299' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%i_1 = phi i20 307200, void, i20 %add_ln47, void %._crit_edge" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 190 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (1.05ns)   --->   "%add_ln47_1 = add i19 %indvar299, i19 1" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 191 'add' 'add_ln47_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.92ns)   --->   "%icmp_ln47 = icmp_eq  i20 %i_1, i20 614400" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 192 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split18, void" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 193 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i19 %indvar299" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 194 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%dcs_in_read_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %dcs_in"   --->   Operation 195 'read' 'dcs_in_read_1' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%dcs2_V = trunc i16 %dcs_in_read_1"   --->   Operation 196 'trunc' 'dcs2_V' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (1.06ns)   --->   "%add_ln47 = add i20 %i_1, i20 1" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 197 'add' 'add_ln47' <Predicate = (!icmp_ln47)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 198 [1/1] (7.30ns)   --->   "%port0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %port0_addr"   --->   Operation 198 'read' 'port0_addr_read' <Predicate = (!icmp_ln47 & !trunc_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 2.42>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%shiftreg313 = phi i16 0, void, i16 %trunc_ln4, void %._crit_edge"   --->   Operation 199 'phi' 'shiftreg313' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%phi_ln329_1 = phi i13 0, void, i13 %phitmp10_cast, void %._crit_edge"   --->   Operation 200 'phi' 'phi_ln329_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln47_2 = sext i13 %phi_ln329_1" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 201 'sext' 'sext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200"   --->   Operation 202 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i16 %shiftreg313" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 203 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 204 'specpipeline' 'specpipeline_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 205 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.48ns)   --->   "%br_ln84 = br i1 %trunc_ln47, void, void %.split18._crit_edge"   --->   Operation 206 'br' 'br_ln84' <Predicate = (!icmp_ln47)> <Delay = 0.48>
ST_15 : Operation 207 [1/1] (0.48ns)   --->   "%br_ln84 = br void %.split18._crit_edge"   --->   Operation 207 'br' 'br_ln84' <Predicate = (!icmp_ln47 & !trunc_ln47)> <Delay = 0.48>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%empty_86 = phi i32 %port0_addr_read, void, i32 %zext_ln47, void %.split18"   --->   Operation 208 'phi' 'empty_86' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %empty_86, i32 16, i32 31"   --->   Operation 209 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%dcs0_V_2 = trunc i32 %empty_86"   --->   Operation 210 'trunc' 'dcs0_V_2' <Predicate = (!icmp_ln47 & !cmp18)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i12 %dcs2_V"   --->   Operation 211 'sext' 'sext_ln215' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i12 %dcs0_V_2"   --->   Operation 212 'sext' 'sext_ln215_1' <Predicate = (!icmp_ln47 & !cmp18)> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.96ns)   --->   "%ret_41 = sub i13 %sext_ln215, i13 %sext_ln215_1"   --->   Operation 213 'sub' 'ret_41' <Predicate = (!icmp_ln47 & !cmp18)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 214 [1/1] (0.48ns)   --->   "%L1_result_V_1 = select i1 %cmp18, i13 %sext_ln215, i13 %ret_41" [getPhaseMap2/getPhaseMap.cpp:52]   --->   Operation 214 'select' 'L1_result_V_1' <Predicate = (!icmp_ln47)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %trunc_ln47, void %._crit_edge, void"   --->   Operation 215 'br' 'br_ln329' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.48ns)   --->   "%phitmp10_cast = select i1 %trunc_ln47, i13 0, i13 %L1_result_V_1" [getPhaseMap2/getPhaseMap.cpp:47]   --->   Operation 216 'select' 'phitmp10_cast' <Predicate = (!icmp_ln47)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 217 'br' 'br_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i16, i13 %L1_result_V_1, i16 %sext_ln47_2"   --->   Operation 218 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln329_2 = sext i29 %tmp_16"   --->   Operation 219 'sext' 'sext_ln329_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %port1_addr_1, i32 %sext_ln329_2, i4 15"   --->   Operation 220 'write' 'write_ln329' <Predicate = (trunc_ln47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln329 = br void %._crit_edge"   --->   Operation 221 'br' 'br_ln329' <Predicate = (trunc_ln47)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 222 [5/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_1"   --->   Operation 222 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 223 [4/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_1"   --->   Operation 223 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 224 [3/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_1"   --->   Operation 224 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 225 [2/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_1"   --->   Operation 225 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 226 [1/1] (1.20ns)   --->   "%empty_88 = add i32 %port1_offset_read, i32 1228800"   --->   Operation 226 'add' 'empty_88' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_88, i32 2, i32 31" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 227 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%amp_scale_en_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %regCtrl_read, i32 2" [getPhaseMap2/getPhaseMap.cpp:38]   --->   Operation 228 'bitselect' 'amp_scale_en_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_1"   --->   Operation 229 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i30 %trunc_ln2" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 230 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%port1_addr_2 = getelementptr i32 %port1, i32 %sext_ln60" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 231 'getelementptr' 'port1_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (7.30ns)   --->   "%empty_89 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 232 'writereq' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 233 [1/1] (0.48ns)   --->   "%br_ln60 = br void" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 233 'br' 'br_ln60' <Predicate = true> <Delay = 0.48>

State 22 <SV = 19> <Delay = 1.06>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%indvar296 = phi i19 %add_ln60_1, void %.split16._crit_edge, i19 0, void" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 234 'phi' 'indvar296' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%i_2 = phi i20 %add_ln60, void %.split16._crit_edge, i20 614400, void" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 235 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.00ns)   --->   "%phi_ln329_2 = phi i12 %phitmp7_cast, void %.split16._crit_edge, i12 0, void"   --->   Operation 236 'phi' 'phi_ln329_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 237 [1/1] (1.05ns)   --->   "%add_ln60_1 = add i19 %indvar296, i19 1" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 237 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i12 %phi_ln329_2" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 238 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.92ns)   --->   "%icmp_ln60 = icmp_eq  i20 %i_2, i20 921600" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 239 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200"   --->   Operation 240 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %.split16, void" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 241 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i19 %indvar296" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 242 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%dcs_in_read_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %dcs_in"   --->   Operation 243 'read' 'dcs_in_read_2' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%dcs1_V = trunc i16 %dcs_in_read_2"   --->   Operation 244 'trunc' 'dcs1_V' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %trunc_ln60, void %.split16._crit_edge, void"   --->   Operation 245 'br' 'br_ln329' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_22 : Operation 246 [1/1] (1.06ns)   --->   "%add_ln60 = add i20 %i_2, i20 1" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 246 'add' 'add_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 247 [1/1] (0.43ns)   --->   "%phitmp7_cast = select i1 %trunc_ln60, i12 0, i12 %dcs1_V" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 247 'select' 'phitmp7_cast' <Predicate = (!icmp_ln60)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 248 'br' 'br_ln0' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 249 'specpipeline' 'specpipeline_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [getPhaseMap2/getPhaseMap.cpp:60]   --->   Operation 250 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i16, i12 %dcs1_V, i16 %sext_ln60_1"   --->   Operation 251 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln329_1 = sext i28 %tmp_15"   --->   Operation 252 'sext' 'sext_ln329_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %port1_addr_2, i32 %sext_ln329_1, i4 15"   --->   Operation 253 'write' 'write_ln329' <Predicate = (trunc_ln60)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln329 = br void %.split16._crit_edge"   --->   Operation 254 'br' 'br_ln329' <Predicate = (trunc_ln60)> <Delay = 0.00>

State 24 <SV = 20> <Delay = 7.30>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%offset_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %regCtrl_read, i32 16, i32 31"   --->   Operation 255 'partselect' 'offset_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 256 [5/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_2" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 256 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 257 [1/1] (1.20ns)   --->   "%empty_92 = add i32 %port0_offset_read, i32 614400"   --->   Operation 257 'add' 'empty_92' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_92, i32 2, i32 31" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 258 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 25 <SV = 21> <Delay = 7.30>
ST_25 : Operation 259 [4/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_2" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 259 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 22> <Delay = 7.30>
ST_26 : Operation 260 [3/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_2" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 260 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 23> <Delay = 7.30>
ST_27 : Operation 261 [2/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_2" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 261 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 7.30>
ST_28 : Operation 262 [1/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_2" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 262 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 7.30>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i30 %trunc_ln3" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 263 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "%port0_addr_1 = getelementptr i32 %port0, i32 %sext_ln66" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 264 'getelementptr' 'port0_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 265 [7/7] (7.30ns)   --->   "%empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 265 'readreq' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 266 [7/7] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 266 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 7.30>
ST_30 : Operation 267 [6/7] (7.30ns)   --->   "%empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 267 'readreq' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 268 [6/7] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 268 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 27> <Delay = 7.30>
ST_31 : Operation 269 [5/7] (7.30ns)   --->   "%empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 269 'readreq' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 270 [5/7] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 270 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 28> <Delay = 7.30>
ST_32 : Operation 271 [4/7] (7.30ns)   --->   "%empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 271 'readreq' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 272 [4/7] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 272 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 29> <Delay = 7.30>
ST_33 : Operation 273 [3/7] (7.30ns)   --->   "%empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 273 'readreq' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 274 [3/7] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 274 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 30> <Delay = 7.30>
ST_34 : Operation 275 [2/7] (7.30ns)   --->   "%empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 275 'readreq' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 276 [2/7] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 276 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 277 [1/1] (1.20ns)   --->   "%empty_95 = add i32 %port1_offset_read, i32 1843200"   --->   Operation 277 'add' 'empty_95' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_95, i32 2, i32 31" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 278 'partselect' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>

State 35 <SV = 31> <Delay = 7.30>
ST_35 : Operation 279 [1/7] (7.30ns)   --->   "%empty_93 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port0_addr_1, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 279 'readreq' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 280 [1/7] (7.30ns)   --->   "%empty_94 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_2, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 280 'readreq' 'empty_94' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i30 %trunc_ln66_1" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 281 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 282 [1/1] (0.00ns)   --->   "%port1_addr_3 = getelementptr i32 %port1, i32 %sext_ln66_1" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 282 'getelementptr' 'port1_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 283 [1/1] (7.30ns)   --->   "%empty_96 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 283 'writereq' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 284 [1/1] (0.48ns)   --->   "%br_ln66 = br void" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 284 'br' 'br_ln66' <Predicate = true> <Delay = 0.48>

State 36 <SV = 32> <Delay = 1.07>
ST_36 : Operation 285 [1/1] (0.00ns)   --->   "%indvar288 = phi i19 0, void, i19 %add_ln66_1, void %._crit_edge13" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 285 'phi' 'indvar288' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 286 [1/1] (0.00ns)   --->   "%i_3 = phi i21 921600, void, i21 %add_ln66, void %._crit_edge13" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 286 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 287 [1/1] (0.00ns)   --->   "%L3_max_V = phi i16 0, void, i16 %L3_max_V_1, void %._crit_edge13"   --->   Operation 287 'phi' 'L3_max_V' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "%phi_ln329_3 = phi i16 0, void, i16 %phitmp_cast, void %._crit_edge13"   --->   Operation 288 'phi' 'phi_ln329_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (0.00ns)   --->   "%shiftreg307 = phi i16 0, void, i16 %trunc_ln84_4, void %._crit_edge13"   --->   Operation 289 'phi' 'shiftreg307' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 290 [1/1] (0.00ns)   --->   "%shiftreg309 = phi i16 0, void, i16 %trunc_ln84_5, void %._crit_edge13"   --->   Operation 290 'phi' 'shiftreg309' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 291 [1/1] (1.05ns)   --->   "%add_ln66_1 = add i19 %indvar288, i19 1" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 291 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 292 [1/1] (0.94ns)   --->   "%icmp_ln66 = icmp_eq  i21 %i_3, i21 1228800" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 292 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200"   --->   Operation 293 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split14, void" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 294 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i19 %indvar288" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 295 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_36 : Operation 296 [1/1] (0.00ns)   --->   "%dcs_in_read_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %dcs_in"   --->   Operation 296 'read' 'dcs_in_read_3' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_36 : Operation 297 [1/1] (0.00ns)   --->   "%dcs3_V = trunc i16 %dcs_in_read_3"   --->   Operation 297 'trunc' 'dcs3_V' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_36 : Operation 298 [1/1] (1.07ns)   --->   "%add_ln66 = add i21 %i_3, i21 1" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 298 'add' 'add_ln66' <Predicate = (!icmp_ln66)> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 7.30>
ST_37 : Operation 299 [1/1] (7.30ns)   --->   "%port0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %port0_addr_1"   --->   Operation 299 'read' 'port0_addr_1_read' <Predicate = (!icmp_ln66 & !trunc_ln66)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 300 [1/1] (7.30ns)   --->   "%port1_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %port1_addr_2"   --->   Operation 300 'read' 'port1_addr_2_read' <Predicate = (!icmp_ln66 & !trunc_ln66)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 301 [1/1] (0.88ns)   --->   "%switch_ln73 = switch i2 %mode, void %._crit_edge12, i2 0, void, i2 1, void, i2 2, void" [getPhaseMap2/getPhaseMap.cpp:73]   --->   Operation 301 'switch' 'switch_ln73' <Predicate = (!icmp_ln66)> <Delay = 0.88>

State 38 <SV = 34> <Delay = 1.45>
ST_38 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i16 %shiftreg309" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 302 'zext' 'zext_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_38 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i16 %shiftreg307" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 303 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_38 : Operation 304 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [getPhaseMap2/getPhaseMap.cpp:32]   --->   Operation 304 'specpipeline' 'specpipeline_ln32' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_38 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [getPhaseMap2/getPhaseMap.cpp:32]   --->   Operation 305 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_38 : Operation 306 [1/1] (0.48ns)   --->   "%br_ln84 = br i1 %trunc_ln66, void, void %.split14._crit_edge"   --->   Operation 306 'br' 'br_ln84' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_38 : Operation 307 [1/1] (0.48ns)   --->   "%br_ln84 = br void %.split14._crit_edge"   --->   Operation 307 'br' 'br_ln84' <Predicate = (!icmp_ln66 & !trunc_ln66)> <Delay = 0.48>
ST_38 : Operation 308 [1/1] (0.00ns)   --->   "%p_in = phi i32 %port0_addr_1_read, void, i32 %zext_ln66_1, void %.split14"   --->   Operation 308 'phi' 'p_in' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_38 : Operation 309 [1/1] (0.00ns)   --->   "%empty_98 = phi i32 %port1_addr_2_read, void, i32 %zext_ln66, void %.split14"   --->   Operation 309 'phi' 'empty_98' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_38 : Operation 310 [1/1] (0.00ns)   --->   "%y_V = trunc i32 %p_in"   --->   Operation 310 'trunc' 'y_V' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_38 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln84_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_in, i32 16, i32 31"   --->   Operation 311 'partselect' 'trunc_ln84_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_38 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln84_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %empty_98, i32 16, i32 31"   --->   Operation 312 'partselect' 'trunc_ln84_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_38 : Operation 313 [1/1] (0.00ns)   --->   "%dcs1_V_2 = trunc i32 %empty_98"   --->   Operation 313 'trunc' 'dcs1_V_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_38 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i12 %dcs3_V"   --->   Operation 314 'sext' 'sext_ln215_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_38 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i12 %dcs1_V_2"   --->   Operation 315 'sext' 'sext_ln215_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_38 : Operation 316 [1/1] (0.96ns)   --->   "%ret_42 = sub i13 %sext_ln215_2, i13 %sext_ln215_3"   --->   Operation 316 'sub' 'ret_42' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln215_4 = sext i16 %y_V"   --->   Operation 317 'sext' 'sext_ln215_4' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 0.00>
ST_38 : Operation 318 [4/4] (0.69ns) (root node of the DSP)   --->   "%ret_38 = mul i32 %sext_ln215_4, i32 %sext_ln215_4"   --->   Operation 318 'mul' 'ret_38' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 35> <Delay = 6.50>
ST_39 : Operation 319 [7/7] (6.50ns)   --->   "%phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869]   --->   Operation 319 'call' 'phase_V' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1345_2 = sext i13 %ret_42"   --->   Operation 320 'sext' 'sext_ln1345_2' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 0.00>
ST_39 : Operation 321 [3/3] (1.08ns) (grouped into DSP with root node amp_V_1)   --->   "%ret = mul i26 %sext_ln1345_2, i26 %sext_ln1345_2"   --->   Operation 321 'mul' 'ret' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 322 [3/4] (0.69ns) (root node of the DSP)   --->   "%ret_38 = mul i32 %sext_ln215_4, i32 %sext_ln215_4"   --->   Operation 322 'mul' 'ret_38' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 36> <Delay = 7.24>
ST_40 : Operation 323 [6/7] (7.24ns)   --->   "%phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869]   --->   Operation 323 'call' 'phase_V' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 7.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 324 [2/3] (1.08ns) (grouped into DSP with root node amp_V_1)   --->   "%ret = mul i26 %sext_ln1345_2, i26 %sext_ln1345_2"   --->   Operation 324 'mul' 'ret' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 325 [2/4] (0.69ns) (root node of the DSP)   --->   "%ret_38 = mul i32 %sext_ln215_4, i32 %sext_ln215_4"   --->   Operation 325 'mul' 'ret_38' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 37> <Delay = 7.24>
ST_41 : Operation 326 [5/7] (7.24ns)   --->   "%phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869]   --->   Operation 326 'call' 'phase_V' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 7.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 327 [1/3] (0.00ns) (grouped into DSP with root node amp_V_1)   --->   "%ret = mul i26 %sext_ln1345_2, i26 %sext_ln1345_2"   --->   Operation 327 'mul' 'ret' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 328 [1/1] (0.00ns) (grouped into DSP with root node amp_V_1)   --->   "%sext_ln1345_3 = sext i26 %ret"   --->   Operation 328 'sext' 'sext_ln1345_3' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 0.00>
ST_41 : Operation 329 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_38 = mul i32 %sext_ln215_4, i32 %sext_ln215_4"   --->   Operation 329 'mul' 'ret_38' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 330 [2/2] (0.83ns) (root node of the DSP)   --->   "%amp_V_1 = add i32 %sext_ln1345_3, i32 %ret_38"   --->   Operation 330 'add' 'amp_V_1' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 38> <Delay = 7.24>
ST_42 : Operation 331 [4/7] (7.24ns)   --->   "%phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869]   --->   Operation 331 'call' 'phase_V' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 7.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 332 [1/2] (0.83ns) (root node of the DSP)   --->   "%amp_V_1 = add i32 %sext_ln1345_3, i32 %ret_38"   --->   Operation 332 'add' 'amp_V_1' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 333 [5/5] (3.31ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %amp_V_1" [getPhaseMap2/getPhaseMap.cpp:128]   --->   Operation 333 'call' 'p_Val2_s' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 39> <Delay = 7.24>
ST_43 : Operation 334 [3/7] (7.24ns)   --->   "%phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869]   --->   Operation 334 'call' 'phase_V' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 7.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 335 [4/5] (7.19ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %amp_V_1" [getPhaseMap2/getPhaseMap.cpp:128]   --->   Operation 335 'call' 'p_Val2_s' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 40> <Delay = 7.24>
ST_44 : Operation 336 [2/7] (7.24ns)   --->   "%phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869]   --->   Operation 336 'call' 'phase_V' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 7.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 337 [3/5] (7.19ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %amp_V_1" [getPhaseMap2/getPhaseMap.cpp:128]   --->   Operation 337 'call' 'p_Val2_s' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 41> <Delay = 7.19>
ST_45 : Operation 338 [1/7] (5.63ns)   --->   "%phase_V = call i16 @generic_atan2<16, 3>, i13 %ret_42, i16 %y_V" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869]   --->   Operation 338 'call' 'phase_V' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 5.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 339 [2/5] (7.19ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %amp_V_1" [getPhaseMap2/getPhaseMap.cpp:128]   --->   Operation 339 'call' 'p_Val2_s' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 42> <Delay = 7.20>
ST_46 : Operation 340 [1/1] (1.01ns)   --->   "%phase_V_2 = add i16 %phase_V, i16 25735"   --->   Operation 340 'add' 'phase_V_2' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln1345_4 = zext i16 %phase_V_2"   --->   Operation 341 'zext' 'zext_ln1345_4' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 0.00>
ST_46 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %phase_V_2, i16 0"   --->   Operation 342 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 0.00>
ST_46 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln1345_5 = zext i32 %shl_ln"   --->   Operation 343 'zext' 'zext_ln1345_5' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 0.00>
ST_46 : Operation 344 [1/1] (1.20ns)   --->   "%ret_40 = sub i33 %zext_ln1345_5, i33 %zext_ln1345_4"   --->   Operation 344 'sub' 'ret_40' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 345 [1/5] (6.34ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %amp_V_1" [getPhaseMap2/getPhaseMap.cpp:128]   --->   Operation 345 'call' 'p_Val2_s' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 6.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_Val2_s, i32 8, i32 15"   --->   Operation 346 'partselect' 'tmp_34' <Predicate = (!icmp_ln66 & mode == 1 & !amp_scale_en_V)> <Delay = 0.00>
ST_46 : Operation 347 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_ne  i8 %tmp_34, i8 0"   --->   Operation 347 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln66 & mode == 1 & !amp_scale_en_V)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 43> <Delay = 5.68>
ST_47 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i33 %ret_40"   --->   Operation 348 'sext' 'sext_ln1364' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 0.00>
ST_47 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln1364 = zext i48 %sext_ln1364"   --->   Operation 349 'zext' 'zext_ln1364' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 0.00>
ST_47 : Operation 350 [1/1] (4.67ns)   --->   "%mul_ln1364 = mul i80 %zext_ln1364, i80 358391017732501"   --->   Operation 350 'mul' 'mul_ln1364' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 4.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %mul_ln1364, i32 64, i32 79"   --->   Operation 351 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 0.00>
ST_47 : Operation 352 [1/1] (1.01ns)   --->   "%phaseInt_V = add i16 %trunc_ln7, i16 %offset_V"   --->   Operation 352 'add' 'phaseInt_V' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 353 [1/1] (0.60ns)   --->   "%br_ln79 = br void %._crit_edge12" [getPhaseMap2/getPhaseMap.cpp:79]   --->   Operation 353 'br' 'br_ln79' <Predicate = (!icmp_ln66 & mode == 2)> <Delay = 0.60>
ST_47 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node L3_result_V_1)   --->   "%select_ln128 = select i1 %icmp_ln886, i16 255, i16 %p_Val2_s" [getPhaseMap2/getPhaseMap.cpp:128]   --->   Operation 354 'select' 'select_ln128' <Predicate = (!icmp_ln66 & mode == 1 & !amp_scale_en_V)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 355 [1/1] (0.42ns) (out node of the LUT)   --->   "%L3_result_V_1 = select i1 %amp_scale_en_V, i16 %p_Val2_s, i16 %select_ln128" [getPhaseMap2/getPhaseMap.cpp:125]   --->   Operation 355 'select' 'L3_result_V_1' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 356 [1/1] (0.60ns)   --->   "%br_ln77 = br void %._crit_edge12" [getPhaseMap2/getPhaseMap.cpp:77]   --->   Operation 356 'br' 'br_ln77' <Predicate = (!icmp_ln66 & mode == 1)> <Delay = 0.60>
ST_47 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i12 %dcs3_V"   --->   Operation 357 'sext' 'sext_ln213' <Predicate = (!icmp_ln66 & mode == 0)> <Delay = 0.00>
ST_47 : Operation 358 [1/1] (0.60ns)   --->   "%br_ln75 = br void %._crit_edge12" [getPhaseMap2/getPhaseMap.cpp:75]   --->   Operation 358 'br' 'br_ln75' <Predicate = (!icmp_ln66 & mode == 0)> <Delay = 0.60>

State 48 <SV = 44> <Delay = 7.30>
ST_48 : Operation 359 [1/1] (0.00ns)   --->   "%L3_result_V_3 = phi i16 0, void %.split14._crit_edge, i16 %phaseInt_V, void, i16 %L3_result_V_1, void, i16 %sext_ln213, void"   --->   Operation 359 'phi' 'L3_result_V_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_48 : Operation 360 [1/1] (0.86ns)   --->   "%icmp_ln886_1 = icmp_ugt  i16 %L3_result_V_3, i16 %L3_max_V"   --->   Operation 360 'icmp' 'icmp_ln886_1' <Predicate = (!icmp_ln66)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 361 [1/1] (0.42ns)   --->   "%L3_max_V_1 = select i1 %icmp_ln886_1, i16 %L3_result_V_3, i16 %L3_max_V" [getPhaseMap2/getPhaseMap.cpp:85]   --->   Operation 361 'select' 'L3_max_V_1' <Predicate = (!icmp_ln66)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln329_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L3_result_V_3, i16 %phi_ln329_3"   --->   Operation 362 'bitconcatenate' 'or_ln329_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_48 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %trunc_ln66, void %._crit_edge13, void"   --->   Operation 363 'br' 'br_ln329' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_48 : Operation 364 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %port1_addr_3, i32 %or_ln329_3, i4 15"   --->   Operation 364 'write' 'write_ln329' <Predicate = (trunc_ln66)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln329 = br void %._crit_edge13"   --->   Operation 365 'br' 'br_ln329' <Predicate = (trunc_ln66)> <Delay = 0.00>
ST_48 : Operation 366 [1/1] (0.42ns)   --->   "%phitmp_cast = select i1 %trunc_ln66, i16 0, i16 %L3_result_V_3" [getPhaseMap2/getPhaseMap.cpp:66]   --->   Operation 366 'select' 'phitmp_cast' <Predicate = (!icmp_ln66)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 367 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 49 <SV = 33> <Delay = 7.30>
ST_49 : Operation 368 [5/5] (7.30ns)   --->   "%empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_3" [getPhaseMap2/getPhaseMap.cpp:92]   --->   Operation 368 'writeresp' 'empty_99' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 369 [1/1] (0.51ns)   --->   "%icmp_ln92 = icmp_eq  i2 %mode, i2 1" [getPhaseMap2/getPhaseMap.cpp:92]   --->   Operation 369 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 34> <Delay = 7.30>
ST_50 : Operation 370 [4/5] (7.30ns)   --->   "%empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_3" [getPhaseMap2/getPhaseMap.cpp:92]   --->   Operation 370 'writeresp' 'empty_99' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 35> <Delay = 7.30>
ST_51 : Operation 371 [3/5] (7.30ns)   --->   "%empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_3" [getPhaseMap2/getPhaseMap.cpp:92]   --->   Operation 371 'writeresp' 'empty_99' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 36> <Delay = 7.30>
ST_52 : Operation 372 [2/5] (7.30ns)   --->   "%empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_3" [getPhaseMap2/getPhaseMap.cpp:92]   --->   Operation 372 'writeresp' 'empty_99' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 37> <Delay = 7.30>
ST_53 : Operation 373 [1/5] (7.30ns)   --->   "%empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_3" [getPhaseMap2/getPhaseMap.cpp:92]   --->   Operation 373 'writeresp' 'empty_99' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 374 [1/1] (0.33ns)   --->   "%and_ln92 = and i1 %amp_scale_en_V, i1 %icmp_ln92" [getPhaseMap2/getPhaseMap.cpp:92]   --->   Operation 374 'and' 'and_ln92' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %and_ln92, void %.loopexit, void" [getPhaseMap2/getPhaseMap.cpp:92]   --->   Operation 375 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 376 [1/1] (1.20ns)   --->   "%empty_101 = add i32 %port1_offset_read, i32 2457600"   --->   Operation 376 'add' 'empty_101' <Predicate = (and_ln92)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_101, i32 2, i32 31" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 377 'partselect' 'trunc_ln5' <Predicate = (and_ln92)> <Delay = 0.00>

State 54 <SV = 38> <Delay = 7.30>
ST_54 : Operation 378 [7/7] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 378 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 39> <Delay = 7.30>
ST_55 : Operation 379 [6/7] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 379 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 40> <Delay = 7.30>
ST_56 : Operation 380 [5/7] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 380 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 41> <Delay = 7.30>
ST_57 : Operation 381 [4/7] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 381 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 42> <Delay = 7.30>
ST_58 : Operation 382 [3/7] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 382 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 43> <Delay = 7.30>
ST_59 : Operation 383 [2/7] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 383 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 44> <Delay = 7.30>
ST_60 : Operation 384 [1/1] (0.00ns)   --->   "%conv_i4 = zext i16 %L3_max_V" [getPhaseMap2/getPhaseMap.cpp:85]   --->   Operation 384 'zext' 'conv_i4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 385 [1/7] (7.30ns)   --->   "%empty_100 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %port1_addr_3, i32 153600" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 385 'readreq' 'empty_100' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i30 %trunc_ln5" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 386 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 387 [1/1] (0.00ns)   --->   "%port1_addr_4 = getelementptr i32 %port1, i32 %sext_ln93" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 387 'getelementptr' 'port1_addr_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 388 [1/1] (7.30ns)   --->   "%empty_102 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %port1_addr_4, i32 153600" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 388 'writereq' 'empty_102' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 389 [1/1] (0.48ns)   --->   "%br_ln93 = br void" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 389 'br' 'br_ln93' <Predicate = true> <Delay = 0.48>

State 61 <SV = 45> <Delay = 1.03>
ST_61 : Operation 390 [1/1] (0.00ns)   --->   "%indvar = phi i18 %add_ln93, void %.split, i18 0, void" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 390 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 391 [1/1] (1.03ns)   --->   "%add_ln93 = add i18 %indvar, i18 1" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 391 'add' 'add_ln93' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 392 [1/1] (0.89ns)   --->   "%icmp_ln93 = icmp_eq  i18 %indvar, i18 153600" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 392 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 393 [1/1] (0.00ns)   --->   "%empty_103 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 153600, i64 153600, i64 153600"   --->   Operation 393 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %.split, void %.loopexit.loopexit" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 394 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>

State 62 <SV = 46> <Delay = 7.30>
ST_62 : Operation 395 [1/1] (7.30ns)   --->   "%port1_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %port1_addr_3"   --->   Operation 395 'read' 'port1_addr_3_read' <Predicate = (!icmp_ln93)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 396 [1/1] (0.00ns)   --->   "%amp = trunc i32 %port1_addr_3_read"   --->   Operation 396 'trunc' 'amp' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_62 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %port1_addr_3_read, i32 16, i32 31"   --->   Operation 397 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 63 <SV = 47> <Delay = 2.85>
ST_63 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln1345 = zext i16 %amp"   --->   Operation 398 'zext' 'zext_ln1345' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 399 [1/1] (0.00ns)   --->   "%shl_ln1345_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %amp, i8 0"   --->   Operation 399 'bitconcatenate' 'shl_ln1345_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln1345_1 = zext i24 %shl_ln1345_1"   --->   Operation 400 'zext' 'zext_ln1345_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 401 [1/1] (1.10ns)   --->   "%ret_34 = sub i25 %zext_ln1345_1, i25 %zext_ln1345"   --->   Operation 401 'sub' 'ret_34' <Predicate = (!icmp_ln93)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1345 = sext i25 %ret_34"   --->   Operation 402 'sext' 'sext_ln1345' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 403 [52/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 403 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln1345_2 = zext i16 %trunc_ln6"   --->   Operation 404 'zext' 'zext_ln1345_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 405 [1/1] (0.00ns)   --->   "%shl_ln1345_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln6, i8 0"   --->   Operation 405 'bitconcatenate' 'shl_ln1345_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln1345_3 = zext i24 %shl_ln1345_2"   --->   Operation 406 'zext' 'zext_ln1345_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 407 [1/1] (1.10ns)   --->   "%ret_36 = sub i25 %zext_ln1345_3, i25 %zext_ln1345_2"   --->   Operation 407 'sub' 'ret_36' <Predicate = (!icmp_ln93)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln1345_1 = sext i25 %ret_36"   --->   Operation 408 'sext' 'sext_ln1345_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_63 : Operation 409 [52/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 409 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 48> <Delay = 1.74>
ST_64 : Operation 410 [51/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 410 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 411 [51/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 411 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 49> <Delay = 1.74>
ST_65 : Operation 412 [50/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 412 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 413 [50/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 413 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 50> <Delay = 1.74>
ST_66 : Operation 414 [49/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 414 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 415 [49/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 415 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 51> <Delay = 1.74>
ST_67 : Operation 416 [48/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 416 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 417 [48/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 417 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 52> <Delay = 1.74>
ST_68 : Operation 418 [47/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 418 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 419 [47/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 419 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 53> <Delay = 1.74>
ST_69 : Operation 420 [46/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 420 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 421 [46/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 421 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 54> <Delay = 1.74>
ST_70 : Operation 422 [45/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 422 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 423 [45/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 423 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 55> <Delay = 1.74>
ST_71 : Operation 424 [44/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 424 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 425 [44/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 425 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 56> <Delay = 1.74>
ST_72 : Operation 426 [43/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 426 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 427 [43/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 427 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 57> <Delay = 1.74>
ST_73 : Operation 428 [42/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 428 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 429 [42/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 429 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 58> <Delay = 1.74>
ST_74 : Operation 430 [41/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 430 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 431 [41/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 431 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 59> <Delay = 1.74>
ST_75 : Operation 432 [40/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 432 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 433 [40/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 433 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 60> <Delay = 1.74>
ST_76 : Operation 434 [39/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 434 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 435 [39/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 435 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 61> <Delay = 1.74>
ST_77 : Operation 436 [38/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 436 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 437 [38/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 437 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 62> <Delay = 1.74>
ST_78 : Operation 438 [37/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 438 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 439 [37/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 439 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 63> <Delay = 1.74>
ST_79 : Operation 440 [36/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 440 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 441 [36/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 441 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 64> <Delay = 1.74>
ST_80 : Operation 442 [35/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 442 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 443 [35/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 443 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 65> <Delay = 1.74>
ST_81 : Operation 444 [34/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 444 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 445 [34/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 445 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 66> <Delay = 1.74>
ST_82 : Operation 446 [33/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 446 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 447 [33/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 447 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 67> <Delay = 1.74>
ST_83 : Operation 448 [32/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 448 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 449 [32/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 449 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 68> <Delay = 1.74>
ST_84 : Operation 450 [31/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 450 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 451 [31/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 451 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 69> <Delay = 1.74>
ST_85 : Operation 452 [30/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 452 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 453 [30/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 453 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 70> <Delay = 1.74>
ST_86 : Operation 454 [29/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 454 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 455 [29/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 455 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 71> <Delay = 1.74>
ST_87 : Operation 456 [28/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 456 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 457 [28/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 457 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 72> <Delay = 1.74>
ST_88 : Operation 458 [27/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 458 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 459 [27/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 459 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 73> <Delay = 1.74>
ST_89 : Operation 460 [26/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 460 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 461 [26/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 461 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 74> <Delay = 1.74>
ST_90 : Operation 462 [25/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 462 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 463 [25/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 463 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 75> <Delay = 1.74>
ST_91 : Operation 464 [24/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 464 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 465 [24/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 465 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 76> <Delay = 1.74>
ST_92 : Operation 466 [23/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 466 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 467 [23/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 467 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 77> <Delay = 1.74>
ST_93 : Operation 468 [22/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 468 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 469 [22/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 469 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 78> <Delay = 1.74>
ST_94 : Operation 470 [21/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 470 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 471 [21/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 471 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 79> <Delay = 1.74>
ST_95 : Operation 472 [20/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 472 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 473 [20/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 473 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 80> <Delay = 1.74>
ST_96 : Operation 474 [19/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 474 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 475 [19/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 475 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 81> <Delay = 1.74>
ST_97 : Operation 476 [18/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 476 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 477 [18/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 477 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 82> <Delay = 1.74>
ST_98 : Operation 478 [17/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 478 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 479 [17/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 479 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 83> <Delay = 1.74>
ST_99 : Operation 480 [16/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 480 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 481 [16/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 481 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 84> <Delay = 1.74>
ST_100 : Operation 482 [15/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 482 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 483 [15/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 483 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 85> <Delay = 1.74>
ST_101 : Operation 484 [14/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 484 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 485 [14/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 485 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 86> <Delay = 1.74>
ST_102 : Operation 486 [13/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 486 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 487 [13/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 487 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 87> <Delay = 1.74>
ST_103 : Operation 488 [12/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 488 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 489 [12/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 489 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 88> <Delay = 1.74>
ST_104 : Operation 490 [11/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 490 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 491 [11/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 491 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 89> <Delay = 1.74>
ST_105 : Operation 492 [10/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 492 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 493 [10/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 493 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 90> <Delay = 1.74>
ST_106 : Operation 494 [9/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 494 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 495 [9/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 495 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 91> <Delay = 1.74>
ST_107 : Operation 496 [8/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 496 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 497 [8/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 497 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 92> <Delay = 1.74>
ST_108 : Operation 498 [7/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 498 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 499 [7/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 499 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 93> <Delay = 1.74>
ST_109 : Operation 500 [6/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 500 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 501 [6/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 501 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 94> <Delay = 1.74>
ST_110 : Operation 502 [5/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 502 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 503 [5/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 503 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 95> <Delay = 1.74>
ST_111 : Operation 504 [4/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 504 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 505 [4/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 505 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 96> <Delay = 1.74>
ST_112 : Operation 506 [3/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 506 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 507 [3/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 507 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 97> <Delay = 1.74>
ST_113 : Operation 508 [2/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 508 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 509 [2/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 509 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 98> <Delay = 1.74>
ST_114 : Operation 510 [1/52] (1.74ns)   --->   "%ret_35 = udiv i48 %sext_ln1345, i48 %conv_i4"   --->   Operation 510 'udiv' 'ret_35' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 511 [1/52] (1.74ns)   --->   "%ret_37 = udiv i48 %sext_ln1345_1, i48 %conv_i4"   --->   Operation 511 'udiv' 'ret_37' <Predicate = (!icmp_ln93)> <Delay = 1.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 51> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 99> <Delay = 7.30>
ST_115 : Operation 512 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 512 'specpipeline' 'specpipeline_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_115 : Operation 513 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 513 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_115 : Operation 514 [1/1] (0.00ns)   --->   "%amp_scaled_V = trunc i16 %ret_35"   --->   Operation 514 'trunc' 'amp_scaled_V' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_115 : Operation 515 [1/1] (0.00ns)   --->   "%amp_scaled_V_1 = trunc i16 %ret_37"   --->   Operation 515 'trunc' 'amp_scaled_V_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_115 : Operation 516 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %amp_scaled_V_1, i16 %amp_scaled_V" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 516 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_115 : Operation 517 [1/1] (7.30ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %port1_addr_4, i32 %tmp, i4 15" [getPhaseMap2/getPhaseMap.cpp:93]   --->   Operation 517 'write' 'write_ln93' <Predicate = (!icmp_ln93)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 518 'br' 'br_ln0' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 116 <SV = 46> <Delay = 7.30>
ST_116 : Operation 519 [5/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_4" [getPhaseMap2/getPhaseMap.cpp:102]   --->   Operation 519 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 47> <Delay = 7.30>
ST_117 : Operation 520 [4/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_4" [getPhaseMap2/getPhaseMap.cpp:102]   --->   Operation 520 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 48> <Delay = 7.30>
ST_118 : Operation 521 [3/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_4" [getPhaseMap2/getPhaseMap.cpp:102]   --->   Operation 521 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 49> <Delay = 7.30>
ST_119 : Operation 522 [2/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_4" [getPhaseMap2/getPhaseMap.cpp:102]   --->   Operation 522 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 50> <Delay = 7.30>
ST_120 : Operation 523 [1/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %port1_addr_4" [getPhaseMap2/getPhaseMap.cpp:102]   --->   Operation 523 'writeresp' 'empty_104' <Predicate = (and_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln102 = br void %.loopexit" [getPhaseMap2/getPhaseMap.cpp:102]   --->   Operation 524 'br' 'br_ln102' <Predicate = (and_ln92)> <Delay = 0.00>
ST_120 : Operation 525 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [getPhaseMap2/getPhaseMap.cpp:102]   --->   Operation 525 'ret' 'ret_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'port1_offset' [7]  (1 ns)

 <State 2>: 1ns
The critical path consists of the following:
	s_axi read on port 'port1_offset' [7]  (1 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('port1_addr', getPhaseMap2/getPhaseMap.cpp:41) [28]  (0 ns)
	bus request on port 'port1' (getPhaseMap2/getPhaseMap.cpp:41) [29]  (7.3 ns)

 <State 4>: 1.05ns
The critical path consists of the following:
	'phi' operation ('i', getPhaseMap2/getPhaseMap.cpp:41) with incoming values : ('add_ln41', getPhaseMap2/getPhaseMap.cpp:41) [32]  (0 ns)
	'add' operation ('add_ln41', getPhaseMap2/getPhaseMap.cpp:41) [34]  (1.05 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus write on port 'port1' [49]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:39) [55]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:39) [55]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:39) [55]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:39) [55]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:39) [55]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'port0' (getPhaseMap2/getPhaseMap.cpp:47) [60]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'port0' (getPhaseMap2/getPhaseMap.cpp:47) [60]  (7.3 ns)

 <State 13>: 1.06ns
The critical path consists of the following:
	'phi' operation ('i', getPhaseMap2/getPhaseMap.cpp:47) with incoming values : ('add_ln47', getPhaseMap2/getPhaseMap.cpp:47) [69]  (0 ns)
	'add' operation ('add_ln47', getPhaseMap2/getPhaseMap.cpp:47) [103]  (1.06 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read on port 'port0' [86]  (7.3 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	'phi' operation ('shiftreg313') with incoming values : ('trunc_ln4') [70]  (0 ns)
	multiplexor before 'phi' operation ('empty_86') with incoming values : ('zext_ln47', getPhaseMap2/getPhaseMap.cpp:47) ('port0_addr_read') [89]  (0.489 ns)
	'phi' operation ('empty_86') with incoming values : ('zext_ln47', getPhaseMap2/getPhaseMap.cpp:47) ('port0_addr_read') [89]  (0 ns)
	'sub' operation ('ret') [94]  (0.962 ns)
	'select' operation ('L1_result.V', getPhaseMap2/getPhaseMap.cpp:52) [95]  (0.49 ns)
	'select' operation ('phitmp10_cast', getPhaseMap2/getPhaseMap.cpp:47) [104]  (0.49 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus write on port 'port1' [100]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' [108]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' [108]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' [108]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' [108]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' [108]  (7.3 ns)

 <State 22>: 1.06ns
The critical path consists of the following:
	'phi' operation ('i', getPhaseMap2/getPhaseMap.cpp:60) with incoming values : ('add_ln60', getPhaseMap2/getPhaseMap.cpp:60) [117]  (0 ns)
	'add' operation ('add_ln60', getPhaseMap2/getPhaseMap.cpp:60) [137]  (1.06 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus write on port 'port1' [134]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:66) [142]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:66) [142]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:66) [142]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:66) [142]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:66) [142]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('port0_addr_1', getPhaseMap2/getPhaseMap.cpp:66) [146]  (0 ns)
	bus request on port 'port0' (getPhaseMap2/getPhaseMap.cpp:66) [147]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'port0' (getPhaseMap2/getPhaseMap.cpp:66) [147]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request on port 'port0' (getPhaseMap2/getPhaseMap.cpp:66) [147]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'port0' (getPhaseMap2/getPhaseMap.cpp:66) [147]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'port0' (getPhaseMap2/getPhaseMap.cpp:66) [147]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'port0' (getPhaseMap2/getPhaseMap.cpp:66) [147]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'port0' (getPhaseMap2/getPhaseMap.cpp:66) [147]  (7.3 ns)

 <State 36>: 1.07ns
The critical path consists of the following:
	'phi' operation ('i', getPhaseMap2/getPhaseMap.cpp:66) with incoming values : ('add_ln66', getPhaseMap2/getPhaseMap.cpp:66) [157]  (0 ns)
	'add' operation ('add_ln66', getPhaseMap2/getPhaseMap.cpp:66) [229]  (1.07 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus read on port 'port0' [176]  (7.3 ns)

 <State 38>: 1.45ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_98') with incoming values : ('zext_ln66', getPhaseMap2/getPhaseMap.cpp:66) ('port1_addr_2_read') [181]  (0.489 ns)
	'phi' operation ('empty_98') with incoming values : ('zext_ln66', getPhaseMap2/getPhaseMap.cpp:66) ('port1_addr_2_read') [181]  (0 ns)
	'sub' operation ('ret') [188]  (0.962 ns)

 <State 39>: 6.5ns
The critical path consists of the following:
	'call' operation ('phase.V', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869) to 'generic_atan2<16, 3>' [191]  (6.5 ns)

 <State 40>: 7.24ns
The critical path consists of the following:
	'call' operation ('phase.V', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869) to 'generic_atan2<16, 3>' [191]  (7.24 ns)

 <State 41>: 7.24ns
The critical path consists of the following:
	'call' operation ('phase.V', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869) to 'generic_atan2<16, 3>' [191]  (7.24 ns)

 <State 42>: 7.24ns
The critical path consists of the following:
	'call' operation ('phase.V', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869) to 'generic_atan2<16, 3>' [191]  (7.24 ns)

 <State 43>: 7.24ns
The critical path consists of the following:
	'call' operation ('phase.V', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869) to 'generic_atan2<16, 3>' [191]  (7.24 ns)

 <State 44>: 7.24ns
The critical path consists of the following:
	'call' operation ('phase.V', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_math.h:1869) to 'generic_atan2<16, 3>' [191]  (7.24 ns)

 <State 45>: 7.2ns
The critical path consists of the following:
	'call' operation ('__Val2__', getPhaseMap2/getPhaseMap.cpp:128) to 'sqrt_fixed<32, 32>' [210]  (7.2 ns)

 <State 46>: 7.21ns
The critical path consists of the following:
	'call' operation ('__Val2__', getPhaseMap2/getPhaseMap.cpp:128) to 'sqrt_fixed<32, 32>' [210]  (6.35 ns)
	'icmp' operation ('icmp_ln886') [212]  (0.856 ns)

 <State 47>: 5.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1364') [199]  (4.67 ns)
	'add' operation ('phaseInt.V') [201]  (1.02 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'phi' operation ('L3_result.V') with incoming values : ('phaseInt.V') ('L3_result.V', getPhaseMap2/getPhaseMap.cpp:125) ('sext_ln213') [220]  (0 ns)
	bus write on port 'port1' [226]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:92) [233]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:92) [233]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:92) [233]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:92) [233]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:92) [233]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request on port 'port1' (getPhaseMap2/getPhaseMap.cpp:93) [239]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request on port 'port1' (getPhaseMap2/getPhaseMap.cpp:93) [239]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'port1' (getPhaseMap2/getPhaseMap.cpp:93) [239]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'port1' (getPhaseMap2/getPhaseMap.cpp:93) [239]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request on port 'port1' (getPhaseMap2/getPhaseMap.cpp:93) [239]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request on port 'port1' (getPhaseMap2/getPhaseMap.cpp:93) [239]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request on port 'port1' (getPhaseMap2/getPhaseMap.cpp:93) [239]  (7.3 ns)

 <State 61>: 1.04ns
The critical path consists of the following:
	'phi' operation ('indvar', getPhaseMap2/getPhaseMap.cpp:93) with incoming values : ('add_ln93', getPhaseMap2/getPhaseMap.cpp:93) [247]  (0 ns)
	'add' operation ('add_ln93', getPhaseMap2/getPhaseMap.cpp:93) [248]  (1.04 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus read on port 'port1' [255]  (7.3 ns)

 <State 63>: 2.86ns
The critical path consists of the following:
	'sub' operation ('ret') [260]  (1.11 ns)
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 64>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 65>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 66>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 67>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 68>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 69>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 70>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 71>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 72>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 73>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 74>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 75>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 76>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 77>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 78>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 79>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 80>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 81>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 82>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 83>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 84>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 85>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 86>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 87>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 88>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 89>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 90>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 91>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 92>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 93>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 94>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 95>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 96>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 97>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 98>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 99>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 100>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 101>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 102>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 103>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 104>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 105>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 106>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 107>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 108>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 109>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 110>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 111>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 112>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 113>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 114>: 1.75ns
The critical path consists of the following:
	'udiv' operation ('ret') [262]  (1.75 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus write on port 'port1' (getPhaseMap2/getPhaseMap.cpp:93) [273]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:102) [276]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:102) [276]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:102) [276]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:102) [276]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'port1' (getPhaseMap2/getPhaseMap.cpp:102) [276]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
