<root><simulation><result_generated_time />2023-05-17 19:01:47<layer><layer_spec />{'B': 1, 'K': 128, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1638400<total_data_size_element />{'W': 65536, 'I': 12800, 'O': 3200}<total_data_reuse />{'W': 25, 'I': 128.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['K_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [25, 1, 1], 'O': [400, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], [('OY', 5)]], [[('K', 4)], [('K', 4)]], [], []]<I />[[[('K', 4)], [('K', 4)]], [[('OY', 5)], [('OY', 5)]], [], []]<O />[[], [[('K', 4), ('OY', 5)], [('K', 4), ('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 2)], [('C', 4), ('C', 128), ('OX', 5), ('K', 2)], []]<I />[[('K', 2), ('K', 2), ('C', 4)], [('C', 128), ('OX', 5), ('K', 2)], []]<O />[[('K', 2), ('K', 2), ('C', 4), ('C', 128)], [('OX', 5), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 1, 5, 1], 'I': [16.0, 4.0, 2.0, 1.0], 'O': [1.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 524288, 524288], 'I': [32, 512000, 512000], 'O': [32, 128000, 128000], 'O_partial': [32, 0, 0], 'O_final': [0, 128000, 128000]}<actual_mem_utilization_individual />{'W': [0.06, 0.02, 0.0], 'I': [0.06, 0.02, 0.0], 'O': [0.06, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.03, 0.0], 'I': [0.06, 0.03, 0.0], 'O': [0.06, 0.03, 0.0]}<effective_mem_size_bit />{'W': [16, 262144, 524288], 'I': [8, 512000, 512000], 'O': [32, 25600, 128000], 'O_partial': [32, 0, 0], 'O_final': [0, 25600, 128000]}<total_unit_count />{'W': [400, 16, 1, 1], 'I': [400, 25, 1, 1], 'O': [400, 400, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [25, 25, 1, 1], 'O': [400, 400, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[327680, 327680], [327680, 65536], [65536, 0]]<I />[[25600, 25600], [25600, 12800], [12800, 0]]<O />[[(1635200, 1638400), (3200, 0)], [(0, 3200), (3200, 0)], [(0, 3200), (0, 0)]]<O_partial />[[(1635200, 1638400), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (3200, 0)], [(0, 3200), (3200, 0)], [(0, 3200), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[40960, 40960], [5120, 1024], [256, 0]]<I />[[3200, 3200], [400, 200], [50, 0]]<O />[[(204400, 204800), (400, 0)], [(0, 50), (50, 0)], [(0, 12), (0, 0)]]<O_partial />[([204400, 204800], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [400, 0]), ([0, 50], [50, 0]), ([0, 12], [0, 0])]</mem_access_count_word><mac_count><active />1638400<idle />2555904</mac_count></basic_info><energy><total_energy />3710641.0<mem_energy_breakdown><W />[28.7, 634.2, 341.0]<I />[2.2, 60.7, 66.6]<O />[143.5, 9.9, 16.6]</mem_energy_breakdown><MAC_energy><active_MAC />3581542.4<idle_MAC />127795.2<total />3709337.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3555<utilization_without_data_loading />0.3906<utilization_spatial />0.3906<utilization_temporal_with_data_loading />0.91<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />22505<latency_cycle_without_data_loading />20480<ideal_computing_cycle />20480<data_loading><load_cycle_total />2025<load_cycle_individual />{'W': [1, 1024, 0], 'I': [2, 1000, 0]}<load_cycle_combined />{'W': 1024, 'I': 1000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-20479], [-20476, -15357], [-20480, -20480]], 'I': [[-20479], [-20464, -17906], [-20480, -20480]], 'O': [[-20480], [-20480, -20230], [-20230, -20418]]}<mem_stall_cycle_shared />{'W': [[-20479], [-20476, 0], [0, 0]], 'I': [[-20479], [-20464, 0], [0, 0]], 'O': [[-20480], [-20480, -20230], [-20230, -20418]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 524288, 524288], 'I': [32, 512000, 512000], 'O': [32, 128000, 128000], 'O_partial': [32, 0, 0], 'O_final': [0, 128000, 128000]}<data_size_each_level_total />{'W': [512, 524288, 524288], 'I': [800, 512000, 512000], 'O': [12800, 128000, 128000]}<loop_cycles_each_level />{'W': [4, 20480, 20480], 'I': [16, 20480, 20480], 'O': [2048, 20480, 20480]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 2, 1], 'O': [512, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [128.0, 25.6], [25.6, 25.6]], 'I': [[8.0, 2.0], [50.0, 25.0], [25.0, 25.0]], 'O': [[8.0, 0.0], [6.2, 6.2], [6.2, 6.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 25.6], [25.6, 25.6]], 'I': [[8.0, 2.0], [50.0, 50.0], [50.0, 25.0]], 'O': [[8.0, 8.0], [3200.0, 6.2], [6.2, 6.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 25.6], [25.6, 0]], 'I': [[8.0, 2.0], [50.0, 25.0], [25.0, 0]], 'O': [[8.0, 0.0], [6.2, 6.2], [6.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [184.2, 56.9], [50.6, 6.2]], 'I': [[8.0, 2.0], [184.2, 56.9], [50.6, 6.2]], 'O': [[8.0, 0.0], [184.2, 56.9], [50.6, 6.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 20480], [4, 4, 5120], [20480, 20480, 1]], 'I': [[1, 1, 20480], [16, 16, 1280], [20480, 20480, 1]], 'O': [[1, 1, 20480], [2048, 2048, 10], [20480, 20480, 1]]}<trans_time_real />{'W': [[0, 1, 20480], [[0, 4, 5120], [1, 4, 5120]], [[1024, 20480, 1], [256, 20480, 1]]], 'I': [[0, 1, 20480], [[0, 16, 1280], [2, 16, 1280]], [[1000, 20480, 1], [250, 20480, 1]]], 'O': [[0, 1, 20480], [[0, 2048, 10], [25, 2048, 10]], [[250, 20480, 1], [62, 20480, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, -3], [-19456, -20224]], 'I': [[-1], [-16, -14], [-19480, -20230]], 'O': [[-1], [-2048, -2023], [-20230, -20418]]}<single_stall_count />{'W': [20479, 5119, 0], 'I': [20479, 1279, 0], 'O': [20480, 10, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [250, 0]}, 1: {'W': [5119, 0], 'I': [2558, 0], 'O': [250, 250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-20480, -20480], [-20230, -20480]], 1: [[-12803, -20480], [-20230, -20230]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.6<mem_area_percentage />99.6 %</area></results><elapsed_time_second />0</simulation></root>