///Register `IER0` reader
pub type R = crate::R<IER0rs>;
///Register `IER0` writer
pub type W = crate::W<IER0rs>;
///Field `AE0IE` reader - Acknowledge error 0 interrupt enable This bit enables the interrupt generation on acknowledge error 0.
pub type AE0IE_R = crate::BitReader;
///Field `AE0IE` writer - Acknowledge error 0 interrupt enable This bit enables the interrupt generation on acknowledge error 0.
pub type AE0IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE1IE` reader - Acknowledge error 1 interrupt enable This bit enables the interrupt generation on acknowledge error 1.
pub type AE1IE_R = crate::BitReader;
///Field `AE1IE` writer - Acknowledge error 1 interrupt enable This bit enables the interrupt generation on acknowledge error 1.
pub type AE1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE2IE` reader - Acknowledge error 2 interrupt enable This bit enables the interrupt generation on acknowledge error 2.
pub type AE2IE_R = crate::BitReader;
///Field `AE2IE` writer - Acknowledge error 2 interrupt enable This bit enables the interrupt generation on acknowledge error 2.
pub type AE2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE3IE` reader - Acknowledge error 3 interrupt enable This bit enables the interrupt generation on acknowledge error 3.
pub type AE3IE_R = crate::BitReader;
///Field `AE3IE` writer - Acknowledge error 3 interrupt enable This bit enables the interrupt generation on acknowledge error 3.
pub type AE3IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE4IE` reader - Acknowledge error 4 interrupt enable This bit enables the interrupt generation on acknowledge error 4.
pub type AE4IE_R = crate::BitReader;
///Field `AE4IE` writer - Acknowledge error 4 interrupt enable This bit enables the interrupt generation on acknowledge error 4.
pub type AE4IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE5IE` reader - Acknowledge error 5 interrupt enable This bit enables the interrupt generation on acknowledge error 5.
pub type AE5IE_R = crate::BitReader;
///Field `AE5IE` writer - Acknowledge error 5 interrupt enable This bit enables the interrupt generation on acknowledge error 5.
pub type AE5IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE6IE` reader - Acknowledge error 6 interrupt enable This bit enables the interrupt generation on acknowledge error 6.
pub type AE6IE_R = crate::BitReader;
///Field `AE6IE` writer - Acknowledge error 6 interrupt enable This bit enables the interrupt generation on acknowledge error 6.
pub type AE6IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE7IE` reader - Acknowledge error 7 interrupt enable This bit enables the interrupt generation on acknowledge error 7.
pub type AE7IE_R = crate::BitReader;
///Field `AE7IE` writer - Acknowledge error 7 interrupt enable This bit enables the interrupt generation on acknowledge error 7.
pub type AE7IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE8IE` reader - Acknowledge error 8 interrupt enable This bit enables the interrupt generation on acknowledge error 8.
pub type AE8IE_R = crate::BitReader;
///Field `AE8IE` writer - Acknowledge error 8 interrupt enable This bit enables the interrupt generation on acknowledge error 8.
pub type AE8IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE9IE` reader - Acknowledge error 9 interrupt enable This bit enables the interrupt generation on acknowledge error 9.
pub type AE9IE_R = crate::BitReader;
///Field `AE9IE` writer - Acknowledge error 9 interrupt enable This bit enables the interrupt generation on acknowledge error 9.
pub type AE9IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE10IE` reader - Acknowledge error 10 interrupt enable This bit enables the interrupt generation on acknowledge error 10.
pub type AE10IE_R = crate::BitReader;
///Field `AE10IE` writer - Acknowledge error 10 interrupt enable This bit enables the interrupt generation on acknowledge error 10.
pub type AE10IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE11IE` reader - Acknowledge error 11 interrupt enable This bit enables the interrupt generation on acknowledge error 11.
pub type AE11IE_R = crate::BitReader;
///Field `AE11IE` writer - Acknowledge error 11 interrupt enable This bit enables the interrupt generation on acknowledge error 11.
pub type AE11IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE12IE` reader - Acknowledge error 12 interrupt enable This bit enables the interrupt generation on acknowledge error 12.
pub type AE12IE_R = crate::BitReader;
///Field `AE12IE` writer - Acknowledge error 12 interrupt enable This bit enables the interrupt generation on acknowledge error 12.
pub type AE12IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE13IE` reader - Acknowledge error 13 interrupt enable This bit enables the interrupt generation on acknowledge error 13.
pub type AE13IE_R = crate::BitReader;
///Field `AE13IE` writer - Acknowledge error 13 interrupt enable This bit enables the interrupt generation on acknowledge error 13.
pub type AE13IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE14IE` reader - Acknowledge error 14 interrupt enable This bit enables the interrupt generation on acknowledge error 14.
pub type AE14IE_R = crate::BitReader;
///Field `AE14IE` writer - Acknowledge error 14 interrupt enable This bit enables the interrupt generation on acknowledge error 14.
pub type AE14IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AE15IE` reader - Acknowledge error 15 interrupt enable This bit enables the interrupt generation on acknowledge error 15.
pub type AE15IE_R = crate::BitReader;
///Field `AE15IE` writer - Acknowledge error 15 interrupt enable This bit enables the interrupt generation on acknowledge error 15.
pub type AE15IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PE0IE` reader - PHY error 0 interrupt enable This bit enables the interrupt generation on PHY error 0.
pub type PE0IE_R = crate::BitReader;
///Field `PE0IE` writer - PHY error 0 interrupt enable This bit enables the interrupt generation on PHY error 0.
pub type PE0IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PE1IE` reader - PHY error 1 interrupt enable This bit enables the interrupt generation on PHY error 1.
pub type PE1IE_R = crate::BitReader;
///Field `PE1IE` writer - PHY error 1 interrupt enable This bit enables the interrupt generation on PHY error 1.
pub type PE1IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PE2IE` reader - PHY error 2 interrupt enable This bit enables the interrupt generation on PHY error 2.
pub type PE2IE_R = crate::BitReader;
///Field `PE2IE` writer - PHY error 2 interrupt enable This bit enables the interrupt generation on PHY error 2.
pub type PE2IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PE3IE` reader - PHY error 3 interrupt enable This bit enables the interrupt generation on PHY error 4.
pub type PE3IE_R = crate::BitReader;
///Field `PE3IE` writer - PHY error 3 interrupt enable This bit enables the interrupt generation on PHY error 4.
pub type PE3IE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PE4IE` reader - PHY error 4 interrupt enable This bit enables the interrupt generation on PHY error 4.
pub type PE4IE_R = crate::BitReader;
///Field `PE4IE` writer - PHY error 4 interrupt enable This bit enables the interrupt generation on PHY error 4.
pub type PE4IE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - Acknowledge error 0 interrupt enable This bit enables the interrupt generation on acknowledge error 0.
    #[inline(always)]
    pub fn ae0ie(&self) -> AE0IE_R {
        AE0IE_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Acknowledge error 1 interrupt enable This bit enables the interrupt generation on acknowledge error 1.
    #[inline(always)]
    pub fn ae1ie(&self) -> AE1IE_R {
        AE1IE_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - Acknowledge error 2 interrupt enable This bit enables the interrupt generation on acknowledge error 2.
    #[inline(always)]
    pub fn ae2ie(&self) -> AE2IE_R {
        AE2IE_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - Acknowledge error 3 interrupt enable This bit enables the interrupt generation on acknowledge error 3.
    #[inline(always)]
    pub fn ae3ie(&self) -> AE3IE_R {
        AE3IE_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - Acknowledge error 4 interrupt enable This bit enables the interrupt generation on acknowledge error 4.
    #[inline(always)]
    pub fn ae4ie(&self) -> AE4IE_R {
        AE4IE_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - Acknowledge error 5 interrupt enable This bit enables the interrupt generation on acknowledge error 5.
    #[inline(always)]
    pub fn ae5ie(&self) -> AE5IE_R {
        AE5IE_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - Acknowledge error 6 interrupt enable This bit enables the interrupt generation on acknowledge error 6.
    #[inline(always)]
    pub fn ae6ie(&self) -> AE6IE_R {
        AE6IE_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - Acknowledge error 7 interrupt enable This bit enables the interrupt generation on acknowledge error 7.
    #[inline(always)]
    pub fn ae7ie(&self) -> AE7IE_R {
        AE7IE_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - Acknowledge error 8 interrupt enable This bit enables the interrupt generation on acknowledge error 8.
    #[inline(always)]
    pub fn ae8ie(&self) -> AE8IE_R {
        AE8IE_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - Acknowledge error 9 interrupt enable This bit enables the interrupt generation on acknowledge error 9.
    #[inline(always)]
    pub fn ae9ie(&self) -> AE9IE_R {
        AE9IE_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - Acknowledge error 10 interrupt enable This bit enables the interrupt generation on acknowledge error 10.
    #[inline(always)]
    pub fn ae10ie(&self) -> AE10IE_R {
        AE10IE_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - Acknowledge error 11 interrupt enable This bit enables the interrupt generation on acknowledge error 11.
    #[inline(always)]
    pub fn ae11ie(&self) -> AE11IE_R {
        AE11IE_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - Acknowledge error 12 interrupt enable This bit enables the interrupt generation on acknowledge error 12.
    #[inline(always)]
    pub fn ae12ie(&self) -> AE12IE_R {
        AE12IE_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - Acknowledge error 13 interrupt enable This bit enables the interrupt generation on acknowledge error 13.
    #[inline(always)]
    pub fn ae13ie(&self) -> AE13IE_R {
        AE13IE_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - Acknowledge error 14 interrupt enable This bit enables the interrupt generation on acknowledge error 14.
    #[inline(always)]
    pub fn ae14ie(&self) -> AE14IE_R {
        AE14IE_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - Acknowledge error 15 interrupt enable This bit enables the interrupt generation on acknowledge error 15.
    #[inline(always)]
    pub fn ae15ie(&self) -> AE15IE_R {
        AE15IE_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - PHY error 0 interrupt enable This bit enables the interrupt generation on PHY error 0.
    #[inline(always)]
    pub fn pe0ie(&self) -> PE0IE_R {
        PE0IE_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - PHY error 1 interrupt enable This bit enables the interrupt generation on PHY error 1.
    #[inline(always)]
    pub fn pe1ie(&self) -> PE1IE_R {
        PE1IE_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - PHY error 2 interrupt enable This bit enables the interrupt generation on PHY error 2.
    #[inline(always)]
    pub fn pe2ie(&self) -> PE2IE_R {
        PE2IE_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - PHY error 3 interrupt enable This bit enables the interrupt generation on PHY error 4.
    #[inline(always)]
    pub fn pe3ie(&self) -> PE3IE_R {
        PE3IE_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - PHY error 4 interrupt enable This bit enables the interrupt generation on PHY error 4.
    #[inline(always)]
    pub fn pe4ie(&self) -> PE4IE_R {
        PE4IE_R::new(((self.bits >> 20) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IER0")
            .field("ae0ie", &self.ae0ie())
            .field("ae1ie", &self.ae1ie())
            .field("ae2ie", &self.ae2ie())
            .field("ae3ie", &self.ae3ie())
            .field("ae4ie", &self.ae4ie())
            .field("ae5ie", &self.ae5ie())
            .field("ae6ie", &self.ae6ie())
            .field("ae7ie", &self.ae7ie())
            .field("ae8ie", &self.ae8ie())
            .field("ae9ie", &self.ae9ie())
            .field("ae10ie", &self.ae10ie())
            .field("ae11ie", &self.ae11ie())
            .field("ae12ie", &self.ae12ie())
            .field("ae13ie", &self.ae13ie())
            .field("ae14ie", &self.ae14ie())
            .field("ae15ie", &self.ae15ie())
            .field("pe0ie", &self.pe0ie())
            .field("pe1ie", &self.pe1ie())
            .field("pe2ie", &self.pe2ie())
            .field("pe3ie", &self.pe3ie())
            .field("pe4ie", &self.pe4ie())
            .finish()
    }
}
impl W {
    ///Bit 0 - Acknowledge error 0 interrupt enable This bit enables the interrupt generation on acknowledge error 0.
    #[inline(always)]
    pub fn ae0ie(&mut self) -> AE0IE_W<IER0rs> {
        AE0IE_W::new(self, 0)
    }
    ///Bit 1 - Acknowledge error 1 interrupt enable This bit enables the interrupt generation on acknowledge error 1.
    #[inline(always)]
    pub fn ae1ie(&mut self) -> AE1IE_W<IER0rs> {
        AE1IE_W::new(self, 1)
    }
    ///Bit 2 - Acknowledge error 2 interrupt enable This bit enables the interrupt generation on acknowledge error 2.
    #[inline(always)]
    pub fn ae2ie(&mut self) -> AE2IE_W<IER0rs> {
        AE2IE_W::new(self, 2)
    }
    ///Bit 3 - Acknowledge error 3 interrupt enable This bit enables the interrupt generation on acknowledge error 3.
    #[inline(always)]
    pub fn ae3ie(&mut self) -> AE3IE_W<IER0rs> {
        AE3IE_W::new(self, 3)
    }
    ///Bit 4 - Acknowledge error 4 interrupt enable This bit enables the interrupt generation on acknowledge error 4.
    #[inline(always)]
    pub fn ae4ie(&mut self) -> AE4IE_W<IER0rs> {
        AE4IE_W::new(self, 4)
    }
    ///Bit 5 - Acknowledge error 5 interrupt enable This bit enables the interrupt generation on acknowledge error 5.
    #[inline(always)]
    pub fn ae5ie(&mut self) -> AE5IE_W<IER0rs> {
        AE5IE_W::new(self, 5)
    }
    ///Bit 6 - Acknowledge error 6 interrupt enable This bit enables the interrupt generation on acknowledge error 6.
    #[inline(always)]
    pub fn ae6ie(&mut self) -> AE6IE_W<IER0rs> {
        AE6IE_W::new(self, 6)
    }
    ///Bit 7 - Acknowledge error 7 interrupt enable This bit enables the interrupt generation on acknowledge error 7.
    #[inline(always)]
    pub fn ae7ie(&mut self) -> AE7IE_W<IER0rs> {
        AE7IE_W::new(self, 7)
    }
    ///Bit 8 - Acknowledge error 8 interrupt enable This bit enables the interrupt generation on acknowledge error 8.
    #[inline(always)]
    pub fn ae8ie(&mut self) -> AE8IE_W<IER0rs> {
        AE8IE_W::new(self, 8)
    }
    ///Bit 9 - Acknowledge error 9 interrupt enable This bit enables the interrupt generation on acknowledge error 9.
    #[inline(always)]
    pub fn ae9ie(&mut self) -> AE9IE_W<IER0rs> {
        AE9IE_W::new(self, 9)
    }
    ///Bit 10 - Acknowledge error 10 interrupt enable This bit enables the interrupt generation on acknowledge error 10.
    #[inline(always)]
    pub fn ae10ie(&mut self) -> AE10IE_W<IER0rs> {
        AE10IE_W::new(self, 10)
    }
    ///Bit 11 - Acknowledge error 11 interrupt enable This bit enables the interrupt generation on acknowledge error 11.
    #[inline(always)]
    pub fn ae11ie(&mut self) -> AE11IE_W<IER0rs> {
        AE11IE_W::new(self, 11)
    }
    ///Bit 12 - Acknowledge error 12 interrupt enable This bit enables the interrupt generation on acknowledge error 12.
    #[inline(always)]
    pub fn ae12ie(&mut self) -> AE12IE_W<IER0rs> {
        AE12IE_W::new(self, 12)
    }
    ///Bit 13 - Acknowledge error 13 interrupt enable This bit enables the interrupt generation on acknowledge error 13.
    #[inline(always)]
    pub fn ae13ie(&mut self) -> AE13IE_W<IER0rs> {
        AE13IE_W::new(self, 13)
    }
    ///Bit 14 - Acknowledge error 14 interrupt enable This bit enables the interrupt generation on acknowledge error 14.
    #[inline(always)]
    pub fn ae14ie(&mut self) -> AE14IE_W<IER0rs> {
        AE14IE_W::new(self, 14)
    }
    ///Bit 15 - Acknowledge error 15 interrupt enable This bit enables the interrupt generation on acknowledge error 15.
    #[inline(always)]
    pub fn ae15ie(&mut self) -> AE15IE_W<IER0rs> {
        AE15IE_W::new(self, 15)
    }
    ///Bit 16 - PHY error 0 interrupt enable This bit enables the interrupt generation on PHY error 0.
    #[inline(always)]
    pub fn pe0ie(&mut self) -> PE0IE_W<IER0rs> {
        PE0IE_W::new(self, 16)
    }
    ///Bit 17 - PHY error 1 interrupt enable This bit enables the interrupt generation on PHY error 1.
    #[inline(always)]
    pub fn pe1ie(&mut self) -> PE1IE_W<IER0rs> {
        PE1IE_W::new(self, 17)
    }
    ///Bit 18 - PHY error 2 interrupt enable This bit enables the interrupt generation on PHY error 2.
    #[inline(always)]
    pub fn pe2ie(&mut self) -> PE2IE_W<IER0rs> {
        PE2IE_W::new(self, 18)
    }
    ///Bit 19 - PHY error 3 interrupt enable This bit enables the interrupt generation on PHY error 4.
    #[inline(always)]
    pub fn pe3ie(&mut self) -> PE3IE_W<IER0rs> {
        PE3IE_W::new(self, 19)
    }
    ///Bit 20 - PHY error 4 interrupt enable This bit enables the interrupt generation on PHY error 4.
    #[inline(always)]
    pub fn pe4ie(&mut self) -> PE4IE_W<IER0rs> {
        PE4IE_W::new(self, 20)
    }
}
/**DSI Host interrupt enable register 0

You can [`read`](crate::Reg::read) this register and get [`ier0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ier0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32U5A9.html#DSI:IER0)*/
pub struct IER0rs;
impl crate::RegisterSpec for IER0rs {
    type Ux = u32;
}
///`read()` method returns [`ier0::R`](R) reader structure
impl crate::Readable for IER0rs {}
///`write(|w| ..)` method takes [`ier0::W`](W) writer structure
impl crate::Writable for IER0rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IER0 to value 0
impl crate::Resettable for IER0rs {}
