{"sha": "6598bb55e90fe000eee237d3e7eb7b70c6d5d205", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjU5OGJiNTVlOTBmZTAwMGVlZTIzN2QzZTdlYjdiNzBjNmQ1ZDIwNQ==", "commit": {"author": {"name": "Andrey Belevantsev", "email": "abel@ispras.ru", "date": "2016-03-15T15:42:07Z"}, "committer": {"name": "Andrey Belevantsev", "email": "abel@gcc.gnu.org", "date": "2016-03-15T15:42:07Z"}, "message": "re PR rtl-optimization/69032 (ICE: in cfg_preds_1, at sel-sched-ir.c:4809 with -fsched-pressure -fsel-sched-pipelining -fselective-scheduling)\n\ngcc/\n\n\tPR rtl-optimization/69032\n\t* sel-sched-ir.c (get_seqno_by_preds): Include both insn and head when\n\tlooping backwards over basic block insns.\n\ntestsuite/\n\n\tPR rtl-optimization/69032\n\t* gcc.dg/pr69032.c: New test.\n\nFrom-SVN: r234219", "tree": {"sha": "05575a387e521d2f8c625c43922daf99d64faba2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/05575a387e521d2f8c625c43922daf99d64faba2"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6598bb55e90fe000eee237d3e7eb7b70c6d5d205", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6598bb55e90fe000eee237d3e7eb7b70c6d5d205", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6598bb55e90fe000eee237d3e7eb7b70c6d5d205", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6598bb55e90fe000eee237d3e7eb7b70c6d5d205/comments", "author": {"login": "abonzo", "id": 20396542, "node_id": "MDQ6VXNlcjIwMzk2NTQy", "avatar_url": "https://avatars.githubusercontent.com/u/20396542?v=4", "gravatar_id": "", "url": "https://api.github.com/users/abonzo", "html_url": "https://github.com/abonzo", "followers_url": "https://api.github.com/users/abonzo/followers", "following_url": "https://api.github.com/users/abonzo/following{/other_user}", "gists_url": "https://api.github.com/users/abonzo/gists{/gist_id}", "starred_url": "https://api.github.com/users/abonzo/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/abonzo/subscriptions", "organizations_url": "https://api.github.com/users/abonzo/orgs", "repos_url": "https://api.github.com/users/abonzo/repos", "events_url": "https://api.github.com/users/abonzo/events{/privacy}", "received_events_url": "https://api.github.com/users/abonzo/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "11a6609c191c4feae4b744944fa178b1e763c904", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/11a6609c191c4feae4b744944fa178b1e763c904", "html_url": "https://github.com/Rust-GCC/gccrs/commit/11a6609c191c4feae4b744944fa178b1e763c904"}], "stats": {"total": 37, "additions": 34, "deletions": 3}, "files": [{"sha": "de099d671b28d475c11d0388e2110031dfa24897", "filename": "gcc/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6598bb55e90fe000eee237d3e7eb7b70c6d5d205/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6598bb55e90fe000eee237d3e7eb7b70c6d5d205/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6598bb55e90fe000eee237d3e7eb7b70c6d5d205", "patch": "@@ -1,3 +1,15 @@\n+2016-03-15  Andrey Belevantsev  <abel@ispras.ru>\n+\n+\tPR rtl-optimization/69032\n+\t* sel-sched-ir.c (get_seqno_by_preds): Include both insn and head when\n+\tlooping backwards over basic block insns. \n+\n+2016-03-15  Andrey Belevantsev  <abel@ispras.ru>\n+\n+\tPR target/66660\n+\t* sel-sched-ir.c (merge_expr): Avoid changing the speculative pattern\n+\tto non-speculative when propagating trap bits. \n+\n 2016-03-15  Andrey Belevantsev  <abel@ispras.ru>\n \n \tPR rtl-optimization/63384"}, {"sha": "83f813aa57140afcc666c4dd217a215eec4b6803", "filename": "gcc/sel-sched-ir.c", "status": "modified", "additions": 6, "deletions": 3, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6598bb55e90fe000eee237d3e7eb7b70c6d5d205/gcc%2Fsel-sched-ir.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6598bb55e90fe000eee237d3e7eb7b70c6d5d205/gcc%2Fsel-sched-ir.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fsel-sched-ir.c?ref=6598bb55e90fe000eee237d3e7eb7b70c6d5d205", "patch": "@@ -4106,11 +4106,14 @@ get_seqno_by_preds (rtx_insn *insn)\n   insn_t *preds;\n   int n, i, seqno;\n \n-  while (tmp != head)\n+  /* Loop backwards from INSN to HEAD including both.  */\n+  while (1)\n     {\n-      tmp = PREV_INSN (tmp);\n       if (INSN_P (tmp))\n-        return INSN_SEQNO (tmp);\n+\treturn INSN_SEQNO (tmp);\n+      if (tmp == head)\n+\tbreak;\n+      tmp = PREV_INSN (tmp);\n     }\n \n   cfg_preds (bb, &preds, &n);"}, {"sha": "44f57339d799a6ced354a62782e4b449f87facc7", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6598bb55e90fe000eee237d3e7eb7b70c6d5d205/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6598bb55e90fe000eee237d3e7eb7b70c6d5d205/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=6598bb55e90fe000eee237d3e7eb7b70c6d5d205", "patch": "@@ -1,3 +1,8 @@\n+2016-03-15  Andrey Belevantsev  <abel@ispras.ru>\n+\n+\tPR rtl-optimization/69032\n+\t* gcc.dg/pr69032.c: New test.\n+\n 2016-03-15  Andrey Belevantsev  <abel@ispras.ru>\n \n \tPR rtl-optimization/63384"}, {"sha": "e0925cd8c56bc73ec413d544ef92d72237bf212e", "filename": "gcc/testsuite/gcc.dg/pr69032.c", "status": "added", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6598bb55e90fe000eee237d3e7eb7b70c6d5d205/gcc%2Ftestsuite%2Fgcc.dg%2Fpr69032.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6598bb55e90fe000eee237d3e7eb7b70c6d5d205/gcc%2Ftestsuite%2Fgcc.dg%2Fpr69032.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.dg%2Fpr69032.c?ref=6598bb55e90fe000eee237d3e7eb7b70c6d5d205", "patch": "@@ -0,0 +1,11 @@\n+/* { dg-do compile { target powerpc*-*-* ia64-*-* i?86-*-* x86_64-*-* } } */\n+/* { dg-options \"-O2 -fsched-pressure -fsel-sched-pipelining -fselective-scheduling\" } */\n+\n+void foo (long long i)\n+{\n+   while (i != -1)\n+     {\n+\t++i;\n+\t __asm__ (\"\");\n+     }\n+}"}]}