#include <verilated_vcd_c.h>
#include "emoji.h"
#include <ctime>
using namespace std;
//Verilog or chisel can't read binary file to get the instructions, so 
//we have to add this feature to our cpp testbench, which lose the compability

template<class Module> class TestBench {
private:
	//private, user don't need to know
	VerilatedVcdC	*m_trace;
	Module			*dut;
	vluint64_t		m_tickcount;
	clock_t			boot_time;
public:
	TestBench();
	virtual ~TestBench();
	virtual void	reset(void);
	// Open/create a trace file
	virtual	void	trace(const char *vcdname);
	// Close a trace file
	virtual void	close(void);
	virtual void	tick(void);
	virtual Module*	getModule();
};

//implementation
template<class Module>
void TestBench<Module>::tick(){
	// Make sure the tickcount is greater than zero before we do this
	m_tickcount++;

	//set up all the combinational logic before the rising edge
	dut	->	clock = 0;
	dut	->	eval();
	//cout << "pc = 0x" << hex << pc << endl;

	if(m_trace)
		m_trace	-> dump(10*m_tickcount-2);

	// Repeat for the positive edge of the clock
	dut	->	clock = 1;
	dut ->  io_timer_i = clock() - boot_time;
	dut	->	eval();		//update the flip flops

	if(m_trace) 
		m_trace	-> dump(10*m_tickcount);

	if(Verilated::gotFinish())	return;

	// Now the negative edge
	dut->clock = 0;
	dut->eval();
	if (m_trace) {
		m_trace->dump(10*m_tickcount+5);
		m_trace->flush();
	}

}
template<class Module>
void TestBench<Module>::reset(){
	dut -> reset = 1;
	dut -> clock = 0;
	dut -> eval();
	// Make sure any inheritance gets applied
	dut -> clock = 1;
	dut -> eval();
	dut -> reset = 0;

	cout << "pc: reset at 0x" << hex << dut -> io_pc_o << endl;
	boot_time = clock();		//init value
	for(auto iter : emojis){
		cout << iter.second;
	}
	cout << endl;
	cout << "ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…ðŸ˜…" << endl;
}

template<class Module>
TestBench<Module>::TestBench(){
	// According to the Verilator spec, you *must* call traceEverOn
	// before calling any of the tracing functions within Verilator.
	Verilated::traceEverOn(true);
	dut = new Module;
	m_trace = nullptr;
	m_tickcount = 0l;
	dut	->	clock = 0;
}

template<class Module>
TestBench<Module>::~TestBench(){
	delete dut;
	dut = NULL;
}

template<class Module>
void TestBench<Module>::trace(const char *vcdname){
	if (!m_trace) {
		m_trace = new VerilatedVcdC;
		dut  -> trace(m_trace, 99);
		m_trace -> open(vcdname);
	}
}

template<class Module>
void TestBench<Module>::close(){
	if (m_trace) {
		m_trace	-> close();
		m_trace = NULL;
	}
}

template<class Module>
Module * TestBench<Module>::getModule(){
	return this->dut;
}