In the past SOC decade, we have built a platform-
based SOC design methodology that has been both 
academically and commercially successful. It 
emphasizes on IP Reuse and Design Reuse. Only design 
and implementation effort is saved while everything 
has to be manufactured anew in an advanced and, 
hence, expensive, nanometer SOC process. To date, 
most research in 3D IC also falls into this category 
by studying problems involving implementing a system 
in 3D all from scratch. To the best of our knowledge, 
none has explored the possibility of manufacturing 
reuse beyond memory dies and testing infrastructure. 
We call our project CHIPSBURGER, which is inspired, 
obviously, by the burger business. Given a set of 
applications each employs a set of IPs and needs 
certain amount of mass-production volume, our 
objective is to design a 3D IC architecture such that 
the total design-plus-manufacture cost is minimized 
for all applications by defining certain platform-
dies that can be prefabricated-and--reused across 
multiple applications. Our target 3D IC stack 
consists of platform dies and customized dies. 
Platform dies will be manufactured in huge volume and 
used in many applications. Therefore, they will be 
dirt cheap. Customized dies for individual 
application on the other hand will be small as most 
functionality has been allocated to the platform 
dies. 
There are many difficult problems associated with the 
proposed approach. First, we have to identify our 
target application domain which commands large volume 
and exhibits similarity in IP usage. Second, we have 
to design a cost model that takes both NRE and mass-
manufacturing using mixed processing technology costs 
into account. Third, we must build a design flow that 
can help the designer to design both the platform 
dies and customized dies as well as to interconnect 
all dies in a 3D fashion. Finally, we have to 
convince and work together with industry collaborator 
to validate the proposed approach by accessing to 
technology data and implementing test 3D ICs 
 1 
行政院國家科學委員會專題研究計畫成果報告 
以製造再使用為導向之三維積體電路設計平台研發（3/3） 
CHIPSBURGER: A 3D IC Design Platform for Manufacturing Reuse（3/3） 
計畫編號：NSC- 98-2221-E-007-087-my3 
執行期限：100年 08月 01日至 101年 07月 31日 
主持人：林永隆   國立清華大學資訊工程學系
一、中文摘要 
我們與北京大學 Professor Cheng Xu及賓州
州立大學 Professor Xie Yuan合作實現一個五層
堆疊的 3DIC。 
計畫中文摘要。 
關鍵詞：三維積體電路，製造品之再使用 
我們申請國科會補助研究「以平台式設計為
基礎之三維積體電路設計流程」。我們強調”製造
品重覆使用”以降低設計暨量產多種應用系統之
整體費用。 
在過去 10 年的 SOC 時代，本研究團隊成功
地建置一個兼具學術與商業價值的 SOC 設計平
台。它強調”矽智財”與”設計”之再使用，雖然有
效縮減設計時間與費用，但是整個 IC 都要用先進
昂貴之奈米製程重製。現今，3D IC 變得熱門起
來，但是根據我們的觀察，文獻上看到的文章很
多是把 Partitioning, Floorplanning, Placement, 
Routing, Thermal 等在 2D IC 的問題延伸至 3D IC
上。大部份的研究都設法針對每一應用系統打造
一個全新的 3D IC，除了記憶晶片和一些測試電路
外很少探討”製造上的再使用”。 
我們把計畫命名”CHIPSBURGER”，顧名思
義是受到漢堡(HAMBURGER)的啟發。假設我們
有 M 個應用系統，每一個用到一組 IPs 而且分別
要被量產相當的數量，我們的任務是要設計一組
3D IC 的架構以便使全部設計與量產經費最小
化。我們心目中的一顆 3D IC 包含數片平台晶片
與數片客制晶片。平台晶片將被多個應用系統所
共用，所以變得很便宜；而客制晶片將會因大部
份功能已被放到平台晶片而變得很小很便宜。 
要實現此一平台，我們要克服諸多困難，首
先我們必須鎖定我們的目標應用領域，找出量大
且有共用 IP 之應用系統範圍；其次我們需要設計
發展一個價格模型以便精確快速反應出不同設計
架構對整體費用之影響；最後，我們要研發合適
的演算法、設計整合一個 EDA流程以便設計工程
師可以快速為一個應用設計出一個具競爭力之
3D IC。 
為了執行此一計畫，我們已得到工業界與國
際學術伙伴答應合作。創意電子曾協助本團隊順
利完成學界科專計畫之 DSP Core SOC 順利在
TSMC 90nm 製程試產，現在創意同意加入本團隊
共同研發 CHIPSBURGER。賓州州大的謝源教授
是全球公認最頂尖的 3D IC 學者，他已答應一起
合作，他將於計畫三年期間每年來一次，也將於
2010 年來本校從事他的休假研究。雖然挑戰鉅
大，困難重重，我們認為此計畫若能完成將有助
大幅提昇系統業與半導體業之整體核心優勢與價
值。 
計畫英文摘要。 
Key Words: 3D IC; Manufacturing Reuse; 
Platform-Based 3D-IC Design Methodology 
We propose a platform-based approach for 3D 
IC implementation of complex electronics systems. 
We emphasize on Manufacturing Reuse to lower 
the overall cost of implementing and 
mass-producing 3D chips for multiple applications.  
In the past SOC decade, we have built a 
platform-based SOC design methodology that has 
been both academically and commercially 
successful. It emphasizes on IP Reuse and Design 
Reuse. Only design and implementation effort is 
saved while everything has to be manufactured 
anew in an advanced and, hence, expensive, 
nanometer SOC process. To date, most research in 
3D IC also falls into this category by studying 
problems involving implementing a system in 3D 
all from scratch. To the best of our knowledge, 
none has explored the possibility of manufacturing 
reuse beyond memory dies and testing 
infrastructure. 
We call our project CHIPSBURGER, which is 
inspired, obviously, by the burger business. Given a 
 3 
 Chao-Yang Kao, Cheng-Long Wu and 
Youn-Long Lin, "A High Performance 
Three-Engine Architecture for H.264/AVC 
Fractional Motion Estimation," IEEE 
Transactions on Very Large Scale Integration 
Systems (TVLSI), Volume 18, Number 4, April 
2010, Pages: 662-666. 
 Chao-Yang Kao and Youn-Long Lin, 
"A  Memory-Efficient and Highly Parallel 
Architecture for Variable Block Size Integer 
Motion Estimation in H.264/AVC, "IEEE 
Transactions on Very Large Scale Integration 
Systems (TVLSI), Volume 18, No 6, June 2010, 
Pages: 866-874. 
 Jian-Wen Chen, Li-Cian Wu, Po-Seng Liu and 
Youn-Long Lin, "A High-throughput Fully 
Hardwired CABAC Encoder for QFHD 
H.264/AVC Main Profile Video," IEEE 
Transactions on Consumer Electronics, 
November 2010, Pages: 2529-2536. 
 Huang-Chih Kuo, Li-Cian Wu, Hao-Ting 
Huang, Sheng-Tsung Hsu, and Youn-Long Lin, 
"A Low-Power High-Performance H.264/AVC 
Intra-Frame Encoder for 1080pHD 
Video," IEEE Transactions on Very Large 
Scale Integration Systems (TVLSI), Volume 19, 
No 6, June 2011, Pages: 925-938. 
 Chia-Ming Hung and Youn-Long Lin "3D IC 
Implementation of Multiple Applications 
Emphasizing Manufacture Reuse,"  IET 
Computers & Digital Techniques, Volume 5, 
Issue 3, May 2011, Pages: 179-185. 
 Huang-Chih Kuo and Youn-Long Lin, "A 
Hybrid Algorithm for Effective Lossless 
Compression of  Video Display Frames," IEEE 
Transactions on Multimedia,Volume 14, 
Number 3, June 2012, Pages:500-509. 
 Hock Chen, Youn-Long Lin and Mango C-T. 
Chao, "Power-up Sequence Control for 
MTCMOS Designs," IEEE Transactions on 
Very Large Scale Integration Systems (TVLSI), 
(accepted). 
 Hui-Ting Yang, Jian-Wen Chen, Huang-Chih 
Kuo and Youn-Long Lin, "An Effective 
Dictionary-based Display Frame 
Compressor," IEEE Workshop on Embedded 
Systems for Real-Time Multimedia 
(ESTIMedia), Grenoble, France, October 15-16, 
2009 
 Huang-Chih Kuo, Jian-Wen Chen 
and Youn-Long Lin, "A High-Performance 
Low-Power H.264/AVC Video Decoder 
Accelerator for Embedded Systems, "IEEE 
Workshop on Embedded Systems for 
Real-Time Multimedia (ESTIMedia), Grenoble, 
France, October 15-16, 2009 
 Kai-Hsiang Chang and Youn-Long Lin, "A 
Very High Throughput Fully Hardwired 
CABAC Decoder," IEEE International 
Symposium on Intelligent Signal Processing 
and Communication (ISPACS), December 7-9, 
2009, Kanazawa, Japan. 
 Kai-Yuan Jan, Charles H.-P. Wen 
and Youn-Long Lin, "A Learning-based 
Test-selection Strategy for Video Encoders, 
"10th IEEE International Workshop on 
Microprocessor Test and Verification (MTV 
'09)," Austin, Texas, December 7-9, 2009 
 Huang-Chih Kuo and Youn-Long Lin, 
"Applications of Low Power Technologies on 
Video Codec VLSI Designs," IEEE 
International Conference on Green Circuits and 
Systems (ICGCS), June 2010, Shanghai, China. 
 Ping Chao and Youn-Long Lin, "Memory 
Access Optimization for Ultra High Resolution 
Video Decoding,"  10th International Forum 
on Embedded MPSOC and Multicore, Gifu, 
Japan, MPSOC'10, June 28-July 2, 2010 
 Tao Zhang, Kui Wang, Yi Feng, Xiaodi Song, 
Lian Duan, Yuan Xie, Xu Cheng, 
and Youn-Long Lin, "A Customized Design of 
DRAM Controller for On-Chip 3D DRAM 
Stacking," IEEE Custom Integrated Circuits 
Conference (CICC), September 2010, San Jose, 
CA, USA. 
 Ping Chao and Youn-Long Lin, "An Elastic 
Software Cache with Fast Prefetching for 
Motion Compensation in Video 
Decoding,"  IEEE/ACM The International 
Conference on Hardware-Software Codesign 
and System Synthesis (CODES+ISSS), October 
2010, Scottsdale, AZ, USA. 
 Ho Huang and Youn-Long Lin, "Scheduling for 
Synthesizing Portable System with Energy 
Harvesting and Storage," Annual Conference 
of  Asia Pacific Signal and Information 
Processing Association (APSIPA) , December 
2010, Singapore. 
 Huang-Chih Kuo and Youn-Long Lin, "A 
simple and effective lossless compression 
algorithm for video display 
frames," IEEE International Conference on 
Multimedia & Expo (ICME), July 2011, 
Barcelona, Spain. 
 
 取得專利 
 US Patent no. 8213520, July 3, 2012 Youn-Long 
Lin & Hui-Ting Yang, Compression Method for 
Display Frame of QFHD(Quad Full High 
Definition) Resolution and System Thereof 
 1 
國科會補助專題研究計畫移地研究心得報告 
                                     日期：   年   月   日 
                                 
一、移地研究過程 
二、研究成果 
三、建議 
四、其他 
In our original plan, we are to visit Professor Yuan Xie of Penn State University. The 
plan has to be modified because Professor Xie took a leave from PSU to establish and run 
a research center for AMD in Beijing. Instead, I flied to China twice (2011/8 and 2012/8) 
to meet with him. We also met with each other during ASP-DAC in Sydney (2012/01) and MPSOC 
in Montreal (2012/07). None of these trips drawn funding from this project as they were 
all funded by other sources. 
計畫編號 NSC- 98-2221-E-007-087-MY3 
計畫名稱 以製造再使用為導向之三維積體電路設計平台研發 
出國人員
姓名 
林永隆 
服務機構
及職稱 
國立清華大學 
出國時間 
 年 月 日至 
 年 月 日 
出國地點 
 
98年度專題研究計畫研究成果彙整表 
計畫主持人：林永隆 計畫編號：98-2221-E-007-087-MY3 
計畫名稱：以製造再使用為導向之三維積體電路設計平台研發 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 5 5 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
