<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.vho"
   type="VHDL"
   library="rsp_xbar_mux_001" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.vho"
   type="VHDL"
   library="rsp_xbar_mux" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.vho"
   type="VHDL"
   library="rsp_xbar_demux_002" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.vho"
   type="VHDL"
   library="rsp_xbar_demux" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.vho"
   type="VHDL"
   library="cmd_xbar_mux_002" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.vho"
   type="VHDL"
   library="cmd_xbar_mux" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.vho"
   type="VHDL"
   library="cmd_xbar_demux_001" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.vho"
   type="VHDL"
   library="cmd_xbar_demux" />
 <file
   path="Assignment4_Qsys/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="modelsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="modelsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/aldec/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="riviera" />
 <file
   path="Assignment4_Qsys/simulation/submodules/aldec/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="riviera" />
 <file
   path="Assignment4_Qsys/simulation/submodules/cadence/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="ncsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/cadence/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="ncsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/synopsys/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="vcs" />
 <file
   path="Assignment4_Qsys/simulation/submodules/synopsys/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="limiter"
   simulator="vcs" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.vho"
   type="VHDL"
   library="id_router_002" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.vho"
   type="VHDL"
   library="id_router" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.vho"
   type="VHDL"
   library="addr_router_001" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.vho"
   type="VHDL"
   library="addr_router" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="Assignment4_Qsys/simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="Assignment4_Qsys/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="Assignment4_Qsys/simulation/submodules/cadence/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="ncsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/cadence/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="ncsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/synopsys/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="vcs" />
 <file
   path="Assignment4_Qsys/simulation/submodules/synopsys/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="vcs" />
 <file
   path="Assignment4_Qsys/simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="modelsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="riviera" />
 <file
   path="Assignment4_Qsys/simulation/submodules/cadence/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="ncsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/synopsys/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="vcs" />
 <file
   path="Assignment4_Qsys/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_jtag_debug_module_translator"
   simulator="modelsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_jtag_debug_module_translator"
   simulator="riviera" />
 <file
   path="Assignment4_Qsys/simulation/submodules/cadence/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_jtag_debug_module_translator"
   simulator="ncsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/synopsys/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_jtag_debug_module_translator"
   simulator="vcs" />
 <file
   path="Assignment4_Qsys/simulation/submodules/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_instruction_master_translator"
   simulator="modelsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_instruction_master_translator"
   simulator="riviera" />
 <file
   path="Assignment4_Qsys/simulation/submodules/cadence/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_instruction_master_translator"
   simulator="ncsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/synopsys/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="cpu_instruction_master_translator"
   simulator="vcs" />
 <file
   path="Assignment4_Qsys/simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="Assignment4_Qsys/simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="Assignment4_Qsys/simulation/submodules/cadence/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="ncsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/cadence/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="ncsim" />
 <file
   path="Assignment4_Qsys/simulation/submodules/synopsys/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="vcs" />
 <file
   path="Assignment4_Qsys/simulation/submodules/synopsys/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="vcs" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_cpu_jtag_debug_module_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_onchip_mem_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_jtag_uart_avalon_jtag_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_sys_clk_timer_s1_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_sysid_control_slave_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_esl_bus_demo_0_s0_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_cpu_instruction_master_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_cpu_data_master_translator.vhd"
   type="VHDL"
   library="mm_interconnect_0" />
 <file
   path="Assignment4_Qsys/simulation/submodules/esl_bus_demo.vhdl"
   type="VHDL"
   library="esl_bus_demo_0" />
 <file
   path="Assignment4_Qsys/simulation/submodules/QuadratureEncoder.vhd"
   type="VHDL"
   library="esl_bus_demo_0" />
 <file
   path="Assignment4_Qsys/simulation/submodules/PWMController.vhd"
   type="VHDL"
   library="esl_bus_demo_0" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_sysid.vho"
   type="VHDL"
   library="sysid" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_sys_clk_timer.vhd"
   type="VHDL"
   library="sys_clk_timer" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_jtag_uart.vhd"
   type="VHDL"
   library="jtag_uart" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu.ocp"
   type="OTHER"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_oci_test_bench.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu.vho"
   type="VHDL"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_test_bench.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu.vhd"
   type="VHDL_ENCRYPT"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_onchip_mem.hex"
   type="HEX"
   library="onchip_mem" />
 <file
   path="Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_onchip_mem.vhd"
   type="VHDL"
   library="onchip_mem" />
 <file path="Assignment4_Qsys/simulation/Assignment4_Qsys.vhd" type="VHDL" />
 <topLevel name="Assignment4_Qsys" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="Assignment4_Qsys.onchip_mem"
   modelPath="Assignment4_Qsys.onchip_mem" />
</simPackage>
