Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 25 15:15:44 2025
| Host         : RM_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stop_watch_test_timing_summary_routed.rpt -pb stop_watch_test_timing_summary_routed.pb -rpx stop_watch_test_timing_summary_routed.rpx -warn_on_violation
| Design       : stop_watch_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.985        0.000                      0                   82        0.263        0.000                      0                   82        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.985        0.000                      0                   82        0.263        0.000                      0                   82        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.858ns (19.825%)  route 3.470ns (80.175%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_unit/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.686     6.284    counter_unit/ms_reg_reg[23]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.408 r  counter_unit/d0_reg[3]_i_6/O
                         net (fo=1, routed)           0.956     7.363    counter_unit/d0_reg[3]_i_6_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  counter_unit/d0_reg[3]_i_4/O
                         net (fo=16, routed)          0.844     8.331    counter_unit/ms_tick
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.154     8.485 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.984     9.469    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  counter_unit/ms_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  counter_unit/ms_reg_reg[16]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.632    14.454    counter_unit/ms_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.858ns (19.825%)  route 3.470ns (80.175%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_unit/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.686     6.284    counter_unit/ms_reg_reg[23]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.408 r  counter_unit/d0_reg[3]_i_6/O
                         net (fo=1, routed)           0.956     7.363    counter_unit/d0_reg[3]_i_6_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  counter_unit/d0_reg[3]_i_4/O
                         net (fo=16, routed)          0.844     8.331    counter_unit/ms_tick
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.154     8.485 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.984     9.469    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  counter_unit/ms_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  counter_unit/ms_reg_reg[17]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.632    14.454    counter_unit/ms_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.858ns (19.825%)  route 3.470ns (80.175%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_unit/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.686     6.284    counter_unit/ms_reg_reg[23]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.408 r  counter_unit/d0_reg[3]_i_6/O
                         net (fo=1, routed)           0.956     7.363    counter_unit/d0_reg[3]_i_6_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  counter_unit/d0_reg[3]_i_4/O
                         net (fo=16, routed)          0.844     8.331    counter_unit/ms_tick
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.154     8.485 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.984     9.469    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  counter_unit/ms_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  counter_unit/ms_reg_reg[18]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.632    14.454    counter_unit/ms_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.858ns (19.825%)  route 3.470ns (80.175%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_unit/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.686     6.284    counter_unit/ms_reg_reg[23]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.408 r  counter_unit/d0_reg[3]_i_6/O
                         net (fo=1, routed)           0.956     7.363    counter_unit/d0_reg[3]_i_6_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  counter_unit/d0_reg[3]_i_4/O
                         net (fo=16, routed)          0.844     8.331    counter_unit/ms_tick
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.154     8.485 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.984     9.469    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  counter_unit/ms_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  counter_unit/ms_reg_reg[19]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDRE (Setup_fdre_C_R)       -0.632    14.454    counter_unit/ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.858ns (20.351%)  route 3.358ns (79.649%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_unit/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.686     6.284    counter_unit/ms_reg_reg[23]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.408 r  counter_unit/d0_reg[3]_i_6/O
                         net (fo=1, routed)           0.956     7.363    counter_unit/d0_reg[3]_i_6_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  counter_unit/d0_reg[3]_i_4/O
                         net (fo=16, routed)          0.844     8.331    counter_unit/ms_tick
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.154     8.485 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.872     9.357    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.510    14.851    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[0]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_R)       -0.632    14.458    counter_unit/ms_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.858ns (20.351%)  route 3.358ns (79.649%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_unit/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.686     6.284    counter_unit/ms_reg_reg[23]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.408 r  counter_unit/d0_reg[3]_i_6/O
                         net (fo=1, routed)           0.956     7.363    counter_unit/d0_reg[3]_i_6_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  counter_unit/d0_reg[3]_i_4/O
                         net (fo=16, routed)          0.844     8.331    counter_unit/ms_tick
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.154     8.485 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.872     9.357    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.510    14.851    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[1]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_R)       -0.632    14.458    counter_unit/ms_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.858ns (20.351%)  route 3.358ns (79.649%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_unit/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.686     6.284    counter_unit/ms_reg_reg[23]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.408 r  counter_unit/d0_reg[3]_i_6/O
                         net (fo=1, routed)           0.956     7.363    counter_unit/d0_reg[3]_i_6_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  counter_unit/d0_reg[3]_i_4/O
                         net (fo=16, routed)          0.844     8.331    counter_unit/ms_tick
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.154     8.485 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.872     9.357    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.510    14.851    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[2]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_R)       -0.632    14.458    counter_unit/ms_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.858ns (20.351%)  route 3.358ns (79.649%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_unit/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.686     6.284    counter_unit/ms_reg_reg[23]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.408 r  counter_unit/d0_reg[3]_i_6/O
                         net (fo=1, routed)           0.956     7.363    counter_unit/d0_reg[3]_i_6_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  counter_unit/d0_reg[3]_i_4/O
                         net (fo=16, routed)          0.844     8.331    counter_unit/ms_tick
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.154     8.485 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.872     9.357    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.510    14.851    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[3]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_R)       -0.632    14.458    counter_unit/ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.858ns (20.480%)  route 3.332ns (79.520%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_unit/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.686     6.284    counter_unit/ms_reg_reg[23]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.408 r  counter_unit/d0_reg[3]_i_6/O
                         net (fo=1, routed)           0.956     7.363    counter_unit/d0_reg[3]_i_6_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  counter_unit/d0_reg[3]_i_4/O
                         net (fo=16, routed)          0.844     8.331    counter_unit/ms_tick
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.154     8.485 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.846     9.331    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  counter_unit/ms_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  counter_unit/ms_reg_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_R)       -0.632    14.455    counter_unit/ms_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.858ns (20.480%)  route 3.332ns (79.520%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  counter_unit/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.686     6.284    counter_unit/ms_reg_reg[23]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.408 r  counter_unit/d0_reg[3]_i_6/O
                         net (fo=1, routed)           0.956     7.363    counter_unit/d0_reg[3]_i_6_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  counter_unit/d0_reg[3]_i_4/O
                         net (fo=16, routed)          0.844     8.331    counter_unit/ms_tick
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.154     8.485 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.846     9.331    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  counter_unit/ms_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  counter_unit/ms_reg_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_R)       -0.632    14.455    counter_unit/ms_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.584     1.467    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  counter_unit/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.119     1.727    counter_unit/ms_reg_reg[23]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  counter_unit/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    counter_unit/ms_reg_reg[20]_i_1_n_4
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.851     1.978    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[23]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    counter_unit/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.586     1.469    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter_unit/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.119     1.729    counter_unit/ms_reg_reg[11]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  counter_unit/ms_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    counter_unit/ms_reg_reg[8]_i_1_n_4
    SLICE_X59Y19         FDRE                                         r  counter_unit/ms_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.854     1.981    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    counter_unit/ms_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.585     1.468    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  counter_unit/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_unit/ms_reg_reg[15]/Q
                         net (fo=2, routed)           0.119     1.728    counter_unit/ms_reg_reg[15]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  counter_unit/ms_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    counter_unit/ms_reg_reg[12]_i_1_n_4
    SLICE_X59Y20         FDRE                                         r  counter_unit/ms_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.853     1.980    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  counter_unit/ms_reg_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_unit/ms_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.584     1.467    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  counter_unit/ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  counter_unit/ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.120     1.728    counter_unit/ms_reg_reg[19]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  counter_unit/ms_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    counter_unit/ms_reg_reg[16]_i_1_n_4
    SLICE_X59Y21         FDRE                                         r  counter_unit/ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.852     1.979    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  counter_unit/ms_reg_reg[19]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    counter_unit/ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_unit/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.120     1.732    counter_unit/ms_reg_reg[3]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  counter_unit/ms_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.840    counter_unit/ms_reg_reg[0]_i_2_n_4
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    counter_unit/ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_unit/ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.120     1.731    counter_unit/ms_reg_reg[7]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  counter_unit/ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    counter_unit/ms_reg_reg[4]_i_1_n_4
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[7]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    counter_unit/ms_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.584     1.467    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  counter_unit/ms_reg_reg[20]/Q
                         net (fo=2, routed)           0.116     1.724    counter_unit/ms_reg_reg[20]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  counter_unit/ms_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    counter_unit/ms_reg_reg[20]_i_1_n_7
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.851     1.978    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[20]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    counter_unit/ms_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.585     1.468    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  counter_unit/ms_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_unit/ms_reg_reg[12]/Q
                         net (fo=2, routed)           0.116     1.725    counter_unit/ms_reg_reg[12]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  counter_unit/ms_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    counter_unit/ms_reg_reg[12]_i_1_n_7
    SLICE_X59Y20         FDRE                                         r  counter_unit/ms_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.853     1.980    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  counter_unit/ms_reg_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_unit/ms_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_unit/ms_reg_reg[4]/Q
                         net (fo=2, routed)           0.116     1.727    counter_unit/ms_reg_reg[4]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  counter_unit/ms_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.842    counter_unit/ms_reg_reg[4]_i_1_n_7
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[4]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    counter_unit/ms_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.584     1.467    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  counter_unit/ms_reg_reg[22]/Q
                         net (fo=2, routed)           0.120     1.729    counter_unit/ms_reg_reg[22]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  counter_unit/ms_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    counter_unit/ms_reg_reg[20]_i_1_n_5
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.851     1.978    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  counter_unit/ms_reg_reg[22]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    counter_unit/ms_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   counter_unit/d0_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   counter_unit/d0_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   counter_unit/d0_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   counter_unit/d0_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   counter_unit/d1_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   counter_unit/d1_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   counter_unit/d1_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   counter_unit/d1_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   counter_unit/d2_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   counter_unit/d0_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   counter_unit/d0_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   counter_unit/d0_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   counter_unit/d0_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   counter_unit/d0_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   counter_unit/d0_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   counter_unit/d0_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   counter_unit/d0_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   counter_unit/d1_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   counter_unit/d1_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   counter_unit/d0_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   counter_unit/d0_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   counter_unit/d0_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   counter_unit/d0_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   counter_unit/d0_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   counter_unit/d0_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   counter_unit/d0_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   counter_unit/d0_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   counter_unit/d1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   counter_unit/d1_reg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.888ns  (logic 4.466ns (50.250%)  route 4.422ns (49.750%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  disp_unit/q_reg_reg[16]/Q
                         net (fo=10, routed)          1.537     7.134    counter_unit/p_0_in[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.258 r  counter_unit/sseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.022     8.280    counter_unit/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.154     8.434 r  counter_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.863    10.297    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    14.029 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.029    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.883ns  (logic 4.460ns (50.207%)  route 4.423ns (49.793%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  disp_unit/q_reg_reg[16]/Q
                         net (fo=10, routed)          1.705     7.302    counter_unit/p_0_in[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.426 r  counter_unit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.830     8.256    counter_unit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.152     8.408 r  counter_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.889    10.296    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.728    14.024 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.024    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.703ns  (logic 4.470ns (51.357%)  route 4.233ns (48.643%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  disp_unit/q_reg_reg[16]/Q
                         net (fo=10, routed)          1.705     7.302    counter_unit/p_0_in[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.426 r  counter_unit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.831     8.257    counter_unit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.152     8.409 r  counter_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.698    10.107    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    13.844 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.844    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 4.235ns (48.778%)  route 4.448ns (51.222%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  disp_unit/q_reg_reg[16]/Q
                         net (fo=10, routed)          1.705     7.302    counter_unit/p_0_in[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.426 r  counter_unit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.831     8.257    counter_unit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.381 r  counter_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.912    10.293    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.824 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.824    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.620ns  (logic 4.215ns (48.895%)  route 4.405ns (51.105%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  disp_unit/q_reg_reg[16]/Q
                         net (fo=10, routed)          1.537     7.134    counter_unit/p_0_in[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.258 r  counter_unit/sseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.024     8.282    counter_unit/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.406 r  counter_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.845    10.251    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.761 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.761    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.608ns  (logic 4.239ns (49.249%)  route 4.369ns (50.751%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  disp_unit/q_reg_reg[16]/Q
                         net (fo=10, routed)          1.537     7.134    counter_unit/p_0_in[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.258 f  counter_unit/sseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.022     8.280    counter_unit/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.404 r  counter_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.810    10.214    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.749 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.749    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.460ns  (logic 4.208ns (49.747%)  route 4.251ns (50.253%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  disp_unit/q_reg_reg[16]/Q
                         net (fo=10, routed)          1.705     7.302    counter_unit/p_0_in[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.426 r  counter_unit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.830     8.256    counter_unit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.380 r  counter_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.717    10.097    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.601 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.601    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.232ns  (logic 4.078ns (56.385%)  route 3.154ns (43.615%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  disp_unit/q_reg_reg[16]/Q
                         net (fo=10, routed)          1.284     6.881    disp_unit/p_0_in[0]
    SLICE_X64Y17         LUT1 (Prop_lut1_I0_O)        0.124     7.005 r  disp_unit/sseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.870     8.875    sseg_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    12.373 r  sseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.373    sseg[7]
    V7                                                                r  sseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 4.333ns (62.978%)  route 2.547ns (37.022%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  disp_unit/q_reg_reg[17]/Q
                         net (fo=9, routed)           0.689     6.287    disp_unit/p_0_in[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.150     6.437 r  disp_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.858     8.294    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727    12.021 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.021    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.696ns  (logic 4.331ns (64.681%)  route 2.365ns (35.319%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.620     5.141    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  disp_unit/q_reg_reg[17]/Q
                         net (fo=9, routed)           0.691     6.289    disp_unit/p_0_in[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.148     6.437 r  disp_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.110    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    11.837 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.837    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.397ns (71.432%)  route 0.559ns (28.568%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.583     1.466    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  disp_unit/q_reg_reg[16]/Q
                         net (fo=10, routed)          0.224     1.831    disp_unit/p_0_in[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  disp_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.211    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.422 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.422    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.386ns (69.166%)  route 0.618ns (30.834%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.583     1.466    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  disp_unit/q_reg_reg[16]/Q
                         net (fo=10, routed)          0.225     1.832    disp_unit/p_0_in[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.877 r  disp_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.270    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.470 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.470    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.477ns (72.759%)  route 0.553ns (27.241%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.583     1.466    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  disp_unit/q_reg_reg[16]/Q
                         net (fo=10, routed)          0.225     1.832    disp_unit/p_0_in[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.046     1.878 r  disp_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.206    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.496 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.496    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.465ns (69.694%)  route 0.637ns (30.306%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.583     1.466    disp_unit/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  disp_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  disp_unit/q_reg_reg[16]/Q
                         net (fo=10, routed)          0.224     1.831    disp_unit/p_0_in[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.047     1.878 r  disp_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.291    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     3.568 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.568    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_unit/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.460ns (68.350%)  route 0.676ns (31.650%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.585     1.468    counter_unit/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  counter_unit/d0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  counter_unit/d0_reg_reg[0]/Q
                         net (fo=9, routed)           0.096     1.729    counter_unit/d0[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.774 r  counter_unit/sseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.234     2.007    counter_unit/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.045     2.052 r  counter_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.398    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.604 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.604    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_unit/d2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.443ns (66.023%)  route 0.743ns (33.977%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.584     1.467    counter_unit/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  counter_unit/d2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  counter_unit/d2_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     1.781    counter_unit/d2[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  counter_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.170     1.997    counter_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.045     2.042 r  counter_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.441    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.652 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.652    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_unit/d2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.467ns (66.993%)  route 0.723ns (33.007%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.584     1.467    counter_unit/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  counter_unit/d2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  counter_unit/d2_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     1.781    counter_unit/d2[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  counter_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.170     1.997    counter_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.045     2.042 r  counter_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.421    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.657 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.657    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_unit/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.549ns (69.623%)  route 0.676ns (30.377%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.585     1.468    counter_unit/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  counter_unit/d0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  counter_unit/d0_reg_reg[0]/Q
                         net (fo=9, routed)           0.096     1.729    counter_unit/d0[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.774 r  counter_unit/sseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.232     2.005    counter_unit/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.042     2.047 r  counter_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.395    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     3.694 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.694    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_unit/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.486ns (65.922%)  route 0.768ns (34.078%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.585     1.468    counter_unit/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  counter_unit/d0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  counter_unit/d0_reg_reg[0]/Q
                         net (fo=9, routed)           0.096     1.729    counter_unit/d0[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.774 r  counter_unit/sseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.232     2.005    counter_unit/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.045     2.050 r  counter_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.440     2.490    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.723 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.723    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_unit/d2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.532ns (67.312%)  route 0.744ns (32.688%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.584     1.467    counter_unit/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  counter_unit/d2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  counter_unit/d2_reg_reg[2]/Q
                         net (fo=6, routed)           0.173     1.781    counter_unit/d2[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  counter_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.170     1.997    counter_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.051     2.048 r  counter_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.448    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     3.743 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.743    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            counter_unit/d3_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.504ns  (logic 2.196ns (25.821%)  route 6.308ns (74.179%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  up_IBUF_inst/O
                         net (fo=16, routed)          3.615     5.079    counter_unit/up_IBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.203 r  counter_unit/d0_reg[3]_i_5/O
                         net (fo=6, routed)           0.509     5.712    counter_unit/d0_reg[3]_i_5_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.836 f  counter_unit/d3_reg[3]_i_8/O
                         net (fo=5, routed)           1.198     7.034    counter_unit/d3_reg[3]_i_8_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.152     7.186 f  counter_unit/d3_reg[3]_i_5/O
                         net (fo=4, routed)           0.986     8.172    counter_unit/d3_reg[3]_i_5_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.504 r  counter_unit/d3_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.504    counter_unit/d3_reg[2]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  counter_unit/d3_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508     4.849    counter_unit/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  counter_unit/d3_reg_reg[2]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            counter_unit/d3_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 2.188ns (26.890%)  route 5.948ns (73.110%))
  Logic Levels:           5  (IBUF=1 LUT5=3 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  up_IBUF_inst/O
                         net (fo=16, routed)          3.615     5.079    counter_unit/up_IBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.203 f  counter_unit/d0_reg[3]_i_5/O
                         net (fo=6, routed)           0.509     5.712    counter_unit/d0_reg[3]_i_5_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.836 r  counter_unit/d3_reg[3]_i_8/O
                         net (fo=5, routed)           0.987     6.823    counter_unit/d3_reg[3]_i_8_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.150     6.973 r  counter_unit/d3_reg[3]_i_3/O
                         net (fo=3, routed)           0.837     7.810    counter_unit/d3_next
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.326     8.136 r  counter_unit/d3_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.136    counter_unit/d3_reg[1]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  counter_unit/d3_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508     4.849    counter_unit/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  counter_unit/d3_reg_reg[1]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            counter_unit/d3_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.112ns  (logic 2.196ns (27.069%)  route 5.916ns (72.931%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=3)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  up_IBUF_inst/O
                         net (fo=16, routed)          3.615     5.079    counter_unit/up_IBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.203 r  counter_unit/d0_reg[3]_i_5/O
                         net (fo=6, routed)           0.509     5.712    counter_unit/d0_reg[3]_i_5_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.836 f  counter_unit/d3_reg[3]_i_8/O
                         net (fo=5, routed)           1.198     7.034    counter_unit/d3_reg[3]_i_8_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.152     7.186 f  counter_unit/d3_reg[3]_i_5/O
                         net (fo=4, routed)           0.594     7.780    counter_unit/d3_reg[3]_i_5_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.332     8.112 r  counter_unit/d3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.112    counter_unit/d3_reg[3]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  counter_unit/d3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508     4.849    counter_unit/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  counter_unit/d3_reg_reg[3]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            counter_unit/d2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.953ns  (logic 1.960ns (24.643%)  route 5.993ns (75.357%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  up_IBUF_inst/O
                         net (fo=16, routed)          3.615     5.079    counter_unit/up_IBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.203 r  counter_unit/d0_reg[3]_i_5/O
                         net (fo=6, routed)           0.509     5.712    counter_unit/d0_reg[3]_i_5_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.836 f  counter_unit/d3_reg[3]_i_8/O
                         net (fo=5, routed)           1.198     7.034    counter_unit/d3_reg[3]_i_8_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.158 f  counter_unit/d2_reg[3]_i_4/O
                         net (fo=3, routed)           0.671     7.829    counter_unit/d2_reg[3]_i_4_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.953 r  counter_unit/d2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.953    counter_unit/d2_reg[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  counter_unit/d2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507     4.848    counter_unit/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  counter_unit/d2_reg_reg[3]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            counter_unit/d3_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.801ns  (logic 2.196ns (28.149%)  route 5.605ns (71.851%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  up_IBUF_inst/O
                         net (fo=16, routed)          3.615     5.079    counter_unit/up_IBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.203 r  counter_unit/d0_reg[3]_i_5/O
                         net (fo=6, routed)           0.509     5.712    counter_unit/d0_reg[3]_i_5_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.836 f  counter_unit/d3_reg[3]_i_8/O
                         net (fo=5, routed)           1.198     7.034    counter_unit/d3_reg[3]_i_8_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.152     7.186 f  counter_unit/d3_reg[3]_i_5/O
                         net (fo=4, routed)           0.283     7.469    counter_unit/d3_reg[3]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.332     7.801 r  counter_unit/d3_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.801    counter_unit/d3_reg[0]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  counter_unit/d3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507     4.848    counter_unit/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  counter_unit/d3_reg_reg[0]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            counter_unit/d2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.742ns  (logic 1.960ns (25.315%)  route 5.782ns (74.685%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  up_IBUF_inst/O
                         net (fo=16, routed)          3.615     5.079    counter_unit/up_IBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.203 f  counter_unit/d0_reg[3]_i_5/O
                         net (fo=6, routed)           0.509     5.712    counter_unit/d0_reg[3]_i_5_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.836 r  counter_unit/d3_reg[3]_i_8/O
                         net (fo=5, routed)           0.987     6.823    counter_unit/d3_reg[3]_i_8_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.947 r  counter_unit/d2_reg[2]_i_2/O
                         net (fo=2, routed)           0.670     7.618    counter_unit/d2_next
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.742 r  counter_unit/d2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.742    counter_unit/d2_reg[2]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  counter_unit/d2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504     4.845    counter_unit/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  counter_unit/d2_reg_reg[2]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            counter_unit/d2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.737ns  (logic 1.960ns (25.331%)  route 5.777ns (74.669%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  up_IBUF_inst/O
                         net (fo=16, routed)          3.615     5.079    counter_unit/up_IBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.203 f  counter_unit/d0_reg[3]_i_5/O
                         net (fo=6, routed)           0.509     5.712    counter_unit/d0_reg[3]_i_5_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.836 r  counter_unit/d3_reg[3]_i_8/O
                         net (fo=5, routed)           0.987     6.823    counter_unit/d3_reg[3]_i_8_n_0
    SLICE_X62Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.947 r  counter_unit/d2_reg[2]_i_2/O
                         net (fo=2, routed)           0.665     7.613    counter_unit/d2_next
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.737 r  counter_unit/d2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.737    counter_unit/d2_reg[1]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  counter_unit/d2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504     4.845    counter_unit/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  counter_unit/d2_reg_reg[1]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            counter_unit/d1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.511ns  (logic 1.960ns (26.093%)  route 5.551ns (73.907%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  up_IBUF_inst/O
                         net (fo=16, routed)          3.615     5.079    counter_unit/up_IBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.203 r  counter_unit/d0_reg[3]_i_5/O
                         net (fo=6, routed)           0.509     5.712    counter_unit/d0_reg[3]_i_5_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.836 f  counter_unit/d3_reg[3]_i_8/O
                         net (fo=5, routed)           0.804     6.640    counter_unit/d3_reg[3]_i_8_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I2_O)        0.124     6.764 f  counter_unit/d1_reg[3]_i_4/O
                         net (fo=4, routed)           0.622     7.387    counter_unit/d1_reg[3]_i_4_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.511 r  counter_unit/d1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.511    counter_unit/d1_reg[2]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  counter_unit/d1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506     4.847    counter_unit/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  counter_unit/d1_reg_reg[2]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            counter_unit/d1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.960ns (26.662%)  route 5.391ns (73.338%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  up_IBUF_inst/O
                         net (fo=16, routed)          3.615     5.079    counter_unit/up_IBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.203 r  counter_unit/d0_reg[3]_i_5/O
                         net (fo=6, routed)           0.509     5.712    counter_unit/d0_reg[3]_i_5_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.836 f  counter_unit/d3_reg[3]_i_8/O
                         net (fo=5, routed)           0.804     6.640    counter_unit/d3_reg[3]_i_8_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I2_O)        0.124     6.764 f  counter_unit/d1_reg[3]_i_4/O
                         net (fo=4, routed)           0.462     7.227    counter_unit/d1_reg[3]_i_4_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.351 r  counter_unit/d1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.351    counter_unit/d1_reg[1]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  counter_unit/d1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506     4.847    counter_unit/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  counter_unit/d1_reg_reg[1]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            counter_unit/d1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.236ns  (logic 1.960ns (27.084%)  route 5.276ns (72.916%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=3)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  up_IBUF_inst/O
                         net (fo=16, routed)          3.615     5.079    counter_unit/up_IBUF
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.124     5.203 r  counter_unit/d0_reg[3]_i_5/O
                         net (fo=6, routed)           0.509     5.712    counter_unit/d0_reg[3]_i_5_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.836 f  counter_unit/d3_reg[3]_i_8/O
                         net (fo=5, routed)           0.804     6.640    counter_unit/d3_reg[3]_i_8_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I2_O)        0.124     6.764 f  counter_unit/d1_reg[3]_i_4/O
                         net (fo=4, routed)           0.348     7.112    counter_unit/d1_reg[3]_i_4_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.236 r  counter_unit/d1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.236    counter_unit/d1_reg[3]_i_1_n_0
    SLICE_X60Y22         FDRE                                         r  counter_unit/d1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504     4.845    counter_unit/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  counter_unit/d1_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            counter_unit/ms_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.221ns (13.912%)  route 1.367ns (86.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  go_IBUF_inst/O
                         net (fo=25, routed)          1.367     1.588    counter_unit/go_IBUF
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[0]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            counter_unit/ms_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.221ns (13.912%)  route 1.367ns (86.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  go_IBUF_inst/O
                         net (fo=25, routed)          1.367     1.588    counter_unit/go_IBUF
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[1]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            counter_unit/ms_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.221ns (13.912%)  route 1.367ns (86.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  go_IBUF_inst/O
                         net (fo=25, routed)          1.367     1.588    counter_unit/go_IBUF
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[2]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            counter_unit/ms_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.221ns (13.912%)  route 1.367ns (86.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  go_IBUF_inst/O
                         net (fo=25, routed)          1.367     1.588    counter_unit/go_IBUF
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  counter_unit/ms_reg_reg[3]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            counter_unit/ms_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.221ns (13.598%)  route 1.404ns (86.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  go_IBUF_inst/O
                         net (fo=25, routed)          1.404     1.625    counter_unit/go_IBUF
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[4]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            counter_unit/ms_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.221ns (13.598%)  route 1.404ns (86.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  go_IBUF_inst/O
                         net (fo=25, routed)          1.404     1.625    counter_unit/go_IBUF
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[5]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            counter_unit/ms_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.221ns (13.598%)  route 1.404ns (86.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  go_IBUF_inst/O
                         net (fo=25, routed)          1.404     1.625    counter_unit/go_IBUF
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[6]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            counter_unit/ms_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.221ns (13.598%)  route 1.404ns (86.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  go_IBUF_inst/O
                         net (fo=25, routed)          1.404     1.625    counter_unit/go_IBUF
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  counter_unit/ms_reg_reg[7]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            counter_unit/ms_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.221ns (12.993%)  route 1.480ns (87.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  go_IBUF_inst/O
                         net (fo=25, routed)          1.480     1.701    counter_unit/go_IBUF
    SLICE_X59Y19         FDRE                                         r  counter_unit/ms_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.854     1.981    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  counter_unit/ms_reg_reg[10]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            counter_unit/ms_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.221ns (12.993%)  route 1.480ns (87.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  go_IBUF_inst/O
                         net (fo=25, routed)          1.480     1.701    counter_unit/go_IBUF
    SLICE_X59Y19         FDRE                                         r  counter_unit/ms_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.854     1.981    counter_unit/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  counter_unit/ms_reg_reg[11]/C





