ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"ADC_SAR_WaSens_theACLK.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.ADC_SAR_WaSens_theACLK_Start,"ax",%progbits
  20              		.align	2
  21              		.global	ADC_SAR_WaSens_theACLK_Start
  22              		.thumb
  23              		.thumb_func
  24              		.type	ADC_SAR_WaSens_theACLK_Start, %function
  25              	ADC_SAR_WaSens_theACLK_Start:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC5\\ADC_SAR_WaSens_theACLK.c"
   1:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * File Name: ADC_SAR_WaSens_theACLK.c
   3:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Version 2.20
   4:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
   5:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Description:
   6:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   This file provides the source code to the API for the clock component.
   7:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
   8:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Note:
   9:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
  10:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
  11:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
  17:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #include <cydevice_trm.h>
  18:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #include "ADC_SAR_WaSens_theACLK.h"
  19:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
  20:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /* Clock Distribution registers. */
  21:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #define BCFG2_MASK               (0x80u)
  24:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
  27:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
  29:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
  30:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 2


  31:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_Start
  32:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
  33:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
  34:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
  35:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  "Start on Reset" option is enabled in the DWR.
  37:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
  38:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
  39:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
  40:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
  41:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
  42:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
  43:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
  44:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
  45:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** void ADC_SAR_WaSens_theACLK_Start(void) 
  46:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
  28              		.loc 1 46 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  47:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     /* Set the bit to enable the clock. */
  48:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     ADC_SAR_WaSens_theACLK_CLKEN |= ADC_SAR_WaSens_theACLK_CLKEN_MASK;
  33              		.loc 1 48 0
  34 0000 054A     		ldr	r2, .L2
  35 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  36 0004 43F00203 		orr	r3, r3, #2
  37 0008 1370     		strb	r3, [r2]
  49:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 	ADC_SAR_WaSens_theACLK_CLKSTBY |= ADC_SAR_WaSens_theACLK_CLKSTBY_MASK;
  38              		.loc 1 49 0
  39 000a 1032     		adds	r2, r2, #16
  40 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  41 000e 43F00203 		orr	r3, r3, #2
  42 0012 1370     		strb	r3, [r2]
  43 0014 7047     		bx	lr
  44              	.L3:
  45 0016 00BF     		.align	2
  46              	.L2:
  47 0018 A1430040 		.word	1073759137
  48              		.cfi_endproc
  49              	.LFE0:
  50              		.size	ADC_SAR_WaSens_theACLK_Start, .-ADC_SAR_WaSens_theACLK_Start
  51              		.section	.text.ADC_SAR_WaSens_theACLK_Stop,"ax",%progbits
  52              		.align	2
  53              		.global	ADC_SAR_WaSens_theACLK_Stop
  54              		.thumb
  55              		.thumb_func
  56              		.type	ADC_SAR_WaSens_theACLK_Stop, %function
  57              	ADC_SAR_WaSens_theACLK_Stop:
  58              	.LFB1:
  50:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
  51:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
  52:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
  53:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
  54:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_Stop
  55:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
  56:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 3


  57:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
  58:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Stops the clock and returns immediately. This API does not require the
  59:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  source clock to be running but may return before the hardware is actually
  60:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  disabled. If the settings of the clock are changed after calling this
  61:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  glitch, use the StopBlock function.
  63:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
  64:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
  65:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
  66:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
  67:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
  68:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
  69:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
  70:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
  71:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** void ADC_SAR_WaSens_theACLK_Stop(void) 
  72:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
  59              		.loc 1 72 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  73:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     /* Clear the bit to disable the clock. */
  74:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     ADC_SAR_WaSens_theACLK_CLKEN &= (uint8)(~ADC_SAR_WaSens_theACLK_CLKEN_MASK);
  64              		.loc 1 74 0
  65 0000 054A     		ldr	r2, .L5
  66 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  67 0004 03F0FD03 		and	r3, r3, #253
  68 0008 1370     		strb	r3, [r2]
  75:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 	ADC_SAR_WaSens_theACLK_CLKSTBY &= (uint8)(~ADC_SAR_WaSens_theACLK_CLKSTBY_MASK);
  69              		.loc 1 75 0
  70 000a 1032     		adds	r2, r2, #16
  71 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  72 000e 03F0FD03 		and	r3, r3, #253
  73 0012 1370     		strb	r3, [r2]
  74 0014 7047     		bx	lr
  75              	.L6:
  76 0016 00BF     		.align	2
  77              	.L5:
  78 0018 A1430040 		.word	1073759137
  79              		.cfi_endproc
  80              	.LFE1:
  81              		.size	ADC_SAR_WaSens_theACLK_Stop, .-ADC_SAR_WaSens_theACLK_Stop
  82              		.section	.text.ADC_SAR_WaSens_theACLK_StopBlock,"ax",%progbits
  83              		.align	2
  84              		.global	ADC_SAR_WaSens_theACLK_StopBlock
  85              		.thumb
  86              		.thumb_func
  87              		.type	ADC_SAR_WaSens_theACLK_StopBlock, %function
  88              	ADC_SAR_WaSens_theACLK_StopBlock:
  89              	.LFB2:
  76:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
  77:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
  78:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
  79:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
  81:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
  82:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 4


  83:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_StopBlock
  84:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
  85:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
  86:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
  87:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Note that the source clock must be running or this API will never return as
  91:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  a stopped clock cannot be disabled.
  92:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
  93:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
  94:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
  95:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
  96:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
  97:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
  98:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
  99:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
 100:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** void ADC_SAR_WaSens_theACLK_StopBlock(void) 
 101:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
  90              		.loc 1 101 0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
 102:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     if ((ADC_SAR_WaSens_theACLK_CLKEN & ADC_SAR_WaSens_theACLK_CLKEN_MASK) != 0u)
  95              		.loc 1 102 0
  96 0000 174B     		ldr	r3, .L10
  97 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  98 0004 13F0020F 		tst	r3, #2
  99 0008 29D0     		beq	.L7
 100              	.LBB2:
 103:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     {
 104:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 105:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         uint16 oldDivider;
 106:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 107:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         CLK_DIST_LD = 0u;
 101              		.loc 1 107 0
 102 000a 1649     		ldr	r1, .L10+4
 103 000c 0023     		movs	r3, #0
 104 000e 0B70     		strb	r3, [r1]
 108:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 109:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         /* Clear all the mask bits except ours. */
 110:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #if defined(ADC_SAR_WaSens_theACLK__CFG3)
 111:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         CLK_DIST_AMASK = ADC_SAR_WaSens_theACLK_CLKEN_MASK;
 105              		.loc 1 111 0
 106 0010 0220     		movs	r0, #2
 107 0012 154A     		ldr	r2, .L10+8
 108 0014 1070     		strb	r0, [r2]
 112:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         CLK_DIST_DMASK = 0x00u;
 109              		.loc 1 112 0
 110 0016 043A     		subs	r2, r2, #4
 111 0018 1370     		strb	r3, [r2]
 113:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #else
 114:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         CLK_DIST_DMASK = ADC_SAR_WaSens_theACLK_CLKEN_MASK;
 115:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         CLK_DIST_AMASK = 0x00u;
 116:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #endif /* ADC_SAR_WaSens_theACLK__CFG3 */
 117:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 5


 118:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         /* Clear mask of bus clock. */
 119:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 112              		.loc 1 119 0
 113 001a 083A     		subs	r2, r2, #8
 114 001c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 115 001e 03F07F03 		and	r3, r3, #127
 116 0022 1370     		strb	r3, [r2]
 120:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 121:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         oldDivider = CY_GET_REG16(ADC_SAR_WaSens_theACLK_DIV_PTR);
 117              		.loc 1 121 0
 118 0024 114B     		ldr	r3, .L10+12
 119 0026 1A88     		ldrh	r2, [r3]
 120 0028 92B2     		uxth	r2, r2
 121              	.LVL0:
 122:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 122              		.loc 1 122 0
 123 002a A3F58173 		sub	r3, r3, #258
 124 002e 1A80     		strh	r2, [r3]	@ movhi
 123:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 125              		.loc 1 123 0
 126 0030 0723     		movs	r3, #7
 127 0032 0B70     		strb	r3, [r1]
 128              	.L9:
 124:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 125:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         /* Wait for clock to be disabled */
 126:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 129              		.loc 1 126 0 discriminator 1
 130 0034 0B4B     		ldr	r3, .L10+4
 131 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 132 0038 13F0010F 		tst	r3, #1
 133 003c FAD1     		bne	.L9
 127:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 129:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         /* Clear the bit to disable the clock. */
 130:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         ADC_SAR_WaSens_theACLK_CLKEN &= (uint8)(~ADC_SAR_WaSens_theACLK_CLKEN_MASK);
 134              		.loc 1 130 0
 135 003e 0849     		ldr	r1, .L10
 136 0040 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 137 0042 03F0FD03 		and	r3, r3, #253
 138 0046 0B70     		strb	r3, [r1]
 131:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         ADC_SAR_WaSens_theACLK_CLKSTBY &= (uint8)(~ADC_SAR_WaSens_theACLK_CLKSTBY_MASK);
 139              		.loc 1 131 0
 140 0048 1031     		adds	r1, r1, #16
 141 004a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 142 004c 03F0FD03 		and	r3, r3, #253
 143 0050 0B70     		strb	r3, [r1]
 132:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 133:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 134:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         /* Clear the disable bit */
 135:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         CLK_DIST_LD = 0x00u;
 144              		.loc 1 135 0
 145 0052 0021     		movs	r1, #0
 146 0054 034B     		ldr	r3, .L10+4
 147 0056 1970     		strb	r1, [r3]
 136:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         CY_SET_REG16(ADC_SAR_WaSens_theACLK_DIV_PTR, oldDivider);
 148              		.loc 1 136 0
 149 0058 03F20313 		addw	r3, r3, #259
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 6


 150 005c 1A80     		strh	r2, [r3]	@ movhi
 151              	.LVL1:
 152              	.L7:
 153 005e 7047     		bx	lr
 154              	.L11:
 155              		.align	2
 156              	.L10:
 157 0060 A1430040 		.word	1073759137
 158 0064 01400040 		.word	1073758209
 159 0068 14400040 		.word	1073758228
 160 006c 04410040 		.word	1073758468
 161              	.LBE2:
 162              		.cfi_endproc
 163              	.LFE2:
 164              		.size	ADC_SAR_WaSens_theACLK_StopBlock, .-ADC_SAR_WaSens_theACLK_StopBlock
 165              		.section	.text.ADC_SAR_WaSens_theACLK_StandbyPower,"ax",%progbits
 166              		.align	2
 167              		.global	ADC_SAR_WaSens_theACLK_StandbyPower
 168              		.thumb
 169              		.thumb_func
 170              		.type	ADC_SAR_WaSens_theACLK_StandbyPower, %function
 171              	ADC_SAR_WaSens_theACLK_StandbyPower:
 172              	.LFB3:
 137:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     }
 139:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
 140:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 142:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 143:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
 144:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_StandbyPower
 145:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
 146:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 147:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
 148:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Sets whether the clock is active in standby mode.
 149:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 150:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
 151:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 153:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
 154:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
 155:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 156:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
 157:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** void ADC_SAR_WaSens_theACLK_StandbyPower(uint8 state) 
 158:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
 173              		.loc 1 158 0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 178              	.LVL2:
 159:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     if(state == 0u)
 179              		.loc 1 159 0
 180 0000 28B9     		cbnz	r0, .L13
 160:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     {
 161:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         ADC_SAR_WaSens_theACLK_CLKSTBY &= (uint8)(~ADC_SAR_WaSens_theACLK_CLKSTBY_MASK);
 181              		.loc 1 161 0
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 7


 182 0002 064A     		ldr	r2, .L15
 183 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 184 0006 03F0FD03 		and	r3, r3, #253
 185 000a 1370     		strb	r3, [r2]
 186 000c 7047     		bx	lr
 187              	.L13:
 162:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     }
 163:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     else
 164:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     {
 165:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         ADC_SAR_WaSens_theACLK_CLKSTBY |= ADC_SAR_WaSens_theACLK_CLKSTBY_MASK;
 188              		.loc 1 165 0
 189 000e 034A     		ldr	r2, .L15
 190 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 191 0012 43F00203 		orr	r3, r3, #2
 192 0016 1370     		strb	r3, [r2]
 193 0018 7047     		bx	lr
 194              	.L16:
 195 001a 00BF     		.align	2
 196              	.L15:
 197 001c B1430040 		.word	1073759153
 198              		.cfi_endproc
 199              	.LFE3:
 200              		.size	ADC_SAR_WaSens_theACLK_StandbyPower, .-ADC_SAR_WaSens_theACLK_StandbyPower
 201              		.section	.text.ADC_SAR_WaSens_theACLK_GetDividerRegister,"ax",%progbits
 202              		.align	2
 203              		.global	ADC_SAR_WaSens_theACLK_GetDividerRegister
 204              		.thumb
 205              		.thumb_func
 206              		.type	ADC_SAR_WaSens_theACLK_GetDividerRegister, %function
 207              	ADC_SAR_WaSens_theACLK_GetDividerRegister:
 208              	.LFB5:
 166:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     }
 167:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
 168:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 169:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 170:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
 171:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_SetDividerRegister
 172:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
 173:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 174:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
 175:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 180:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
 181:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   cycle.
 188:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 189:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
 190:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
 191:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 8


 192:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
 193:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** void ADC_SAR_WaSens_theACLK_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                                 
 195:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
 196:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     uint8 enabled;
 197:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 198:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     uint8 currSrc = ADC_SAR_WaSens_theACLK_GetSourceRegister();
 199:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     uint16 oldDivider = ADC_SAR_WaSens_theACLK_GetDividerRegister();
 200:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 201:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     if (clkDivider != oldDivider)
 202:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     {
 203:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         enabled = ADC_SAR_WaSens_theACLK_CLKEN & ADC_SAR_WaSens_theACLK_CLKEN_MASK;
 204:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 205:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         {
 207:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             if (oldDivider == 0u)
 209:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             {
 210:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 /* divider is ignored while SSS is set.                                     */
 213:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CY_SET_REG16(ADC_SAR_WaSens_theACLK_DIV_PTR, clkDivider);
 214:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 ADC_SAR_WaSens_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             }
 216:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             else
 217:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             {
 218:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 /* it without bothering with the shadow load.                               */
 220:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 ADC_SAR_WaSens_theACLK_MOD_SRC |= CYCLK_SSS;
 221:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CY_SET_REG16(ADC_SAR_WaSens_theACLK_DIV_PTR, clkDivider);
 222:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             }
 223:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         }
 224:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         else
 225:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         {
 226:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 			
 227:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             if (enabled != 0u)
 228:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             {
 229:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 230:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 231:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 /* Clear all the mask bits except ours. */
 232:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #if defined(ADC_SAR_WaSens_theACLK__CFG3)
 233:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CLK_DIST_AMASK = ADC_SAR_WaSens_theACLK_CLKEN_MASK;
 234:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 235:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #else
 236:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CLK_DIST_DMASK = ADC_SAR_WaSens_theACLK_CLKEN_MASK;
 237:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CLK_DIST_AMASK = 0x00u;
 238:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #endif /* ADC_SAR_WaSens_theACLK__CFG3 */
 239:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 /* Clear mask of bus clock. */
 240:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 242:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 if (((ADC_SAR_WaSens_theACLK_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 {
 245:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 246:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 9


 249:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                     /* Wait for clock to be disabled */
 250:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 253:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                     ADC_SAR_WaSens_theACLK_CLKEN &= (uint8)(~ADC_SAR_WaSens_theACLK_CLKEN_MASK);
 254:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 255:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 256:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                     /* Clear the disable bit */
 257:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                     CLK_DIST_LD = 0x00u;
 258:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 }
 260:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             }
 261:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 262:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             /* Load divide value. */
 263:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             if ((ADC_SAR_WaSens_theACLK_CLKEN & ADC_SAR_WaSens_theACLK_CLKEN_MASK) != 0u)
 264:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             {
 265:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 268:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             }
 271:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             else
 272:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             {
 273:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 /* If the clock is disabled, set the divider directly */
 274:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CY_SET_REG16(ADC_SAR_WaSens_theACLK_DIV_PTR, clkDivider);
 275:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 				ADC_SAR_WaSens_theACLK_CLKEN |= enabled;
 276:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             }
 277:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         }
 278:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     }
 279:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
 280:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 281:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 282:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
 283:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_GetDividerRegister
 284:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
 285:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 286:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
 287:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Gets the clock divider register value.
 288:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 289:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
 290:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
 291:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 292:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
 293:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  divide by 2, the return value will be 1.
 295:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 296:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
 297:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** uint16 ADC_SAR_WaSens_theACLK_GetDividerRegister(void) 
 298:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
 209              		.loc 1 298 0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 299:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     return CY_GET_REG16(ADC_SAR_WaSens_theACLK_DIV_PTR);
 214              		.loc 1 299 0
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 10


 215 0000 014B     		ldr	r3, .L18
 216 0002 1888     		ldrh	r0, [r3]
 300:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
 217              		.loc 1 300 0
 218 0004 80B2     		uxth	r0, r0
 219 0006 7047     		bx	lr
 220              	.L19:
 221              		.align	2
 222              	.L18:
 223 0008 04410040 		.word	1073758468
 224              		.cfi_endproc
 225              	.LFE5:
 226              		.size	ADC_SAR_WaSens_theACLK_GetDividerRegister, .-ADC_SAR_WaSens_theACLK_GetDividerRegister
 227              		.section	.text.ADC_SAR_WaSens_theACLK_SetModeRegister,"ax",%progbits
 228              		.align	2
 229              		.global	ADC_SAR_WaSens_theACLK_SetModeRegister
 230              		.thumb
 231              		.thumb_func
 232              		.type	ADC_SAR_WaSens_theACLK_SetModeRegister, %function
 233              	ADC_SAR_WaSens_theACLK_SetModeRegister:
 234              	.LFB6:
 301:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 302:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 303:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
 304:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_SetModeRegister
 305:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
 306:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 307:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
 308:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  disabled before changing the mode.
 312:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 313:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
 314:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *                 occur when the divider count reaches half of the divide
 318:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *                 value.
 319:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *                 is asserted for approximately half of its period. When
 321:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 322:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *                 source clock.
 323:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *                 be enabled for all synchronous clocks.
 325:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 328:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
 329:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
 330:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 331:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
 332:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** void ADC_SAR_WaSens_theACLK_SetModeRegister(uint8 modeBitMask) 
 333:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
 235              		.loc 1 333 0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 11


 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239              		@ link register save eliminated.
 240              	.LVL3:
 334:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     ADC_SAR_WaSens_theACLK_MOD_SRC |= modeBitMask & (uint8)ADC_SAR_WaSens_theACLK_MODE_MASK;
 241              		.loc 1 334 0
 242 0000 034B     		ldr	r3, .L21
 243 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 244 0004 00F0F800 		and	r0, r0, #248
 245              	.LVL4:
 246 0008 1043     		orrs	r0, r0, r2
 247 000a 1870     		strb	r0, [r3]
 248 000c 7047     		bx	lr
 249              	.L22:
 250 000e 00BF     		.align	2
 251              	.L21:
 252 0010 06410040 		.word	1073758470
 253              		.cfi_endproc
 254              	.LFE6:
 255              		.size	ADC_SAR_WaSens_theACLK_SetModeRegister, .-ADC_SAR_WaSens_theACLK_SetModeRegister
 256              		.section	.text.ADC_SAR_WaSens_theACLK_ClearModeRegister,"ax",%progbits
 257              		.align	2
 258              		.global	ADC_SAR_WaSens_theACLK_ClearModeRegister
 259              		.thumb
 260              		.thumb_func
 261              		.type	ADC_SAR_WaSens_theACLK_ClearModeRegister, %function
 262              	ADC_SAR_WaSens_theACLK_ClearModeRegister:
 263              	.LFB7:
 335:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
 336:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 337:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 338:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
 339:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_ClearModeRegister
 340:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
 341:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 342:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
 343:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Clears flags that control the operating mode of the clock. This function
 344:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  disabled before changing the mode.
 347:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 348:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
 349:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *                 occur when the divider count reaches half of the divide
 353:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *                 value.
 354:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *                 is asserted for approximately half of its period. When
 356:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 357:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *                 source clock.
 358:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *                 be enabled for all synchronous clocks.
 360:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 363:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
 364:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 12


 365:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 366:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
 367:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** void ADC_SAR_WaSens_theACLK_ClearModeRegister(uint8 modeBitMask) 
 368:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
 264              		.loc 1 368 0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		@ link register save eliminated.
 269              	.LVL5:
 369:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     ADC_SAR_WaSens_theACLK_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(ADC_SAR_WaSens_theAC
 270              		.loc 1 369 0
 271 0000 044B     		ldr	r3, .L24
 272 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 273 0004 C043     		mvns	r0, r0
 274              	.LVL6:
 275 0006 C0B2     		uxtb	r0, r0
 276 0008 40F00700 		orr	r0, r0, #7
 277 000c 1040     		ands	r0, r0, r2
 278 000e 1870     		strb	r0, [r3]
 279 0010 7047     		bx	lr
 280              	.L25:
 281 0012 00BF     		.align	2
 282              	.L24:
 283 0014 06410040 		.word	1073758470
 284              		.cfi_endproc
 285              	.LFE7:
 286              		.size	ADC_SAR_WaSens_theACLK_ClearModeRegister, .-ADC_SAR_WaSens_theACLK_ClearModeRegister
 287              		.section	.text.ADC_SAR_WaSens_theACLK_GetModeRegister,"ax",%progbits
 288              		.align	2
 289              		.global	ADC_SAR_WaSens_theACLK_GetModeRegister
 290              		.thumb
 291              		.thumb_func
 292              		.type	ADC_SAR_WaSens_theACLK_GetModeRegister, %function
 293              	ADC_SAR_WaSens_theACLK_GetModeRegister:
 294              	.LFB8:
 370:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
 371:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 372:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 373:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_GetModeRegister
 375:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
 376:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 377:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
 378:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Gets the clock mode register value.
 379:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 380:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
 381:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
 382:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 383:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
 384:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 387:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
 388:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** uint8 ADC_SAR_WaSens_theACLK_GetModeRegister(void) 
 389:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
 295              		.loc 1 389 0
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 13


 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 390:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     return ADC_SAR_WaSens_theACLK_MOD_SRC & (uint8)(ADC_SAR_WaSens_theACLK_MODE_MASK);
 300              		.loc 1 390 0
 301 0000 024B     		ldr	r3, .L27
 302 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
 303              		.loc 1 391 0
 304 0004 00F0F800 		and	r0, r0, #248
 305 0008 7047     		bx	lr
 306              	.L28:
 307 000a 00BF     		.align	2
 308              	.L27:
 309 000c 06410040 		.word	1073758470
 310              		.cfi_endproc
 311              	.LFE8:
 312              		.size	ADC_SAR_WaSens_theACLK_GetModeRegister, .-ADC_SAR_WaSens_theACLK_GetModeRegister
 313              		.section	.text.ADC_SAR_WaSens_theACLK_GetSourceRegister,"ax",%progbits
 314              		.align	2
 315              		.global	ADC_SAR_WaSens_theACLK_GetSourceRegister
 316              		.thumb
 317              		.thumb_func
 318              		.type	ADC_SAR_WaSens_theACLK_GetSourceRegister, %function
 319              	ADC_SAR_WaSens_theACLK_GetSourceRegister:
 320              	.LFB10:
 392:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 393:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 394:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
 395:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_SetSourceRegister
 396:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
 397:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 398:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
 399:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  changing the source. The old and new clock sources must be running.
 401:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 402:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
 403:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   following input sources:
 405:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_SRC_SEL_IMO
 407:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_SRC_SEL_XTALM
 408:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_SRC_SEL_ILO
 409:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_SRC_SEL_PLL
 410:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_SRC_SEL_XTALK
 411:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   See the Technical Reference Manual for details on clock sources.
 414:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 415:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
 416:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
 417:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 418:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
 419:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** void ADC_SAR_WaSens_theACLK_SetSourceRegister(uint8 clkSource) 
 420:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
 421:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     uint16 currDiv = ADC_SAR_WaSens_theACLK_GetDividerRegister();
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 14


 422:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     uint8 oldSrc = ADC_SAR_WaSens_theACLK_GetSourceRegister();
 423:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 424:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     {
 427:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         /* then set the source so we are consistent.                                */
 429:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         ADC_SAR_WaSens_theACLK_MOD_SRC |= CYCLK_SSS;
 430:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         ADC_SAR_WaSens_theACLK_MOD_SRC =
 431:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             (ADC_SAR_WaSens_theACLK_MOD_SRC & (uint8)(~ADC_SAR_WaSens_theACLK_SRC_SEL_MSK)) | clkSo
 432:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     }
 433:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     {
 436:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         /* lock when we clear SSS.                                                  */
 438:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         ADC_SAR_WaSens_theACLK_MOD_SRC =
 439:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             (ADC_SAR_WaSens_theACLK_MOD_SRC & (uint8)(~ADC_SAR_WaSens_theACLK_SRC_SEL_MSK)) | clkSo
 440:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         ADC_SAR_WaSens_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     }
 442:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     else
 443:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     {
 444:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         ADC_SAR_WaSens_theACLK_MOD_SRC =
 445:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             (ADC_SAR_WaSens_theACLK_MOD_SRC & (uint8)(~ADC_SAR_WaSens_theACLK_SRC_SEL_MSK)) | clkSo
 446:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     }
 447:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
 448:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 449:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 450:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
 451:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_GetSourceRegister
 452:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
 453:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 454:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
 455:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Gets the input source of the clock.
 456:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 457:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
 458:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
 459:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 460:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
 461:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 463:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
 464:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** uint8 ADC_SAR_WaSens_theACLK_GetSourceRegister(void) 
 465:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
 321              		.loc 1 465 0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 466:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     return ADC_SAR_WaSens_theACLK_MOD_SRC & ADC_SAR_WaSens_theACLK_SRC_SEL_MSK;
 326              		.loc 1 466 0
 327 0000 024B     		ldr	r3, .L30
 328 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
 329              		.loc 1 467 0
 330 0004 00F00700 		and	r0, r0, #7
 331 0008 7047     		bx	lr
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 15


 332              	.L31:
 333 000a 00BF     		.align	2
 334              	.L30:
 335 000c 06410040 		.word	1073758470
 336              		.cfi_endproc
 337              	.LFE10:
 338              		.size	ADC_SAR_WaSens_theACLK_GetSourceRegister, .-ADC_SAR_WaSens_theACLK_GetSourceRegister
 339              		.section	.text.ADC_SAR_WaSens_theACLK_SetDividerRegister,"ax",%progbits
 340              		.align	2
 341              		.global	ADC_SAR_WaSens_theACLK_SetDividerRegister
 342              		.thumb
 343              		.thumb_func
 344              		.type	ADC_SAR_WaSens_theACLK_SetDividerRegister, %function
 345              	ADC_SAR_WaSens_theACLK_SetDividerRegister:
 346              	.LFB4:
 195:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     uint8 enabled;
 347              		.loc 1 195 0
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 0
 350              		@ frame_needed = 0, uses_anonymous_args = 0
 351              	.LVL7:
 352 0000 70B5     		push	{r4, r5, r6, lr}
 353              		.cfi_def_cfa_offset 16
 354              		.cfi_offset 4, -16
 355              		.cfi_offset 5, -12
 356              		.cfi_offset 6, -8
 357              		.cfi_offset 14, -4
 358 0002 0446     		mov	r4, r0
 359 0004 0D46     		mov	r5, r1
 198:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     uint16 oldDivider = ADC_SAR_WaSens_theACLK_GetDividerRegister();
 360              		.loc 1 198 0
 361 0006 FFF7FEFF 		bl	ADC_SAR_WaSens_theACLK_GetSourceRegister
 362              	.LVL8:
 363 000a 0646     		mov	r6, r0
 364              	.LVL9:
 199:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 365              		.loc 1 199 0
 366 000c FFF7FEFF 		bl	ADC_SAR_WaSens_theACLK_GetDividerRegister
 367              	.LVL10:
 201:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     {
 368              		.loc 1 201 0
 369 0010 A042     		cmp	r0, r4
 370 0012 57D0     		beq	.L32
 203:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 371              		.loc 1 203 0
 372 0014 2C4B     		ldr	r3, .L45
 373 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 374 0018 03F00203 		and	r3, r3, #2
 375 001c DAB2     		uxtb	r2, r3
 376              	.LVL11:
 205:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         {
 377              		.loc 1 205 0
 378 001e 96B9     		cbnz	r6, .L34
 205:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         {
 379              		.loc 1 205 0 is_stmt 0 discriminator 1
 380 0020 00B1     		cbz	r0, .L35
 205:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         {
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 16


 381              		.loc 1 205 0 discriminator 2
 382 0022 84B9     		cbnz	r4, .L34
 383              	.L35:
 208:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             {
 384              		.loc 1 208 0 is_stmt 1
 385 0024 38B9     		cbnz	r0, .L36
 213:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 ADC_SAR_WaSens_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 386              		.loc 1 213 0
 387 0026 294B     		ldr	r3, .L45+4
 388 0028 1C80     		strh	r4, [r3]	@ movhi
 214:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             }
 389              		.loc 1 214 0
 390 002a 294A     		ldr	r2, .L45+8
 391              	.LVL12:
 392 002c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 393 002e 03F0BF03 		and	r3, r3, #191
 394 0032 1370     		strb	r3, [r2]
 395 0034 70BD     		pop	{r4, r5, r6, pc}
 396              	.LVL13:
 397              	.L36:
 220:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CY_SET_REG16(ADC_SAR_WaSens_theACLK_DIV_PTR, clkDivider);
 398              		.loc 1 220 0
 399 0036 264A     		ldr	r2, .L45+8
 400              	.LVL14:
 401 0038 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 402              	.LVL15:
 403 003a 43F04003 		orr	r3, r3, #64
 404 003e 1370     		strb	r3, [r2]
 221:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             }
 405              		.loc 1 221 0
 406 0040 224B     		ldr	r3, .L45+4
 407 0042 1C80     		strh	r4, [r3]	@ movhi
 408 0044 70BD     		pop	{r4, r5, r6, pc}
 409              	.LVL16:
 410              	.L34:
 227:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             {
 411              		.loc 1 227 0
 412 0046 22B3     		cbz	r2, .L37
 229:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 413              		.loc 1 229 0
 414 0048 0023     		movs	r3, #0
 415 004a 2249     		ldr	r1, .L45+12
 416 004c 0B70     		strb	r3, [r1]
 233:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 417              		.loc 1 233 0
 418 004e 0226     		movs	r6, #2
 419              	.LVL17:
 420 0050 1331     		adds	r1, r1, #19
 421 0052 0E70     		strb	r6, [r1]
 234:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #else
 422              		.loc 1 234 0
 423 0054 0439     		subs	r1, r1, #4
 424 0056 0B70     		strb	r3, [r1]
 240:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 425              		.loc 1 240 0
 426 0058 0839     		subs	r1, r1, #8
 427 005a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 17


 428 005c 03F07F03 		and	r3, r3, #127
 429 0060 0B70     		strb	r3, [r1]
 243:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 {
 430              		.loc 1 243 0
 431 0062 1B4B     		ldr	r3, .L45+8
 432 0064 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 433 0066 13F0080F 		tst	r3, #8
 434 006a 00D0     		beq	.L38
 243:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 {
 435              		.loc 1 243 0 is_stmt 0 discriminator 1
 436 006c 8CB9     		cbnz	r4, .L37
 437              	.L38:
 246:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 438              		.loc 1 246 0 is_stmt 1
 439 006e 1A4B     		ldr	r3, .L45+16
 440 0070 1880     		strh	r0, [r3]	@ movhi
 247:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 441              		.loc 1 247 0
 442 0072 0721     		movs	r1, #7
 443 0074 013B     		subs	r3, r3, #1
 444 0076 1970     		strb	r1, [r3]
 445              	.L39:
 250:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 446              		.loc 1 250 0 discriminator 1
 447 0078 164B     		ldr	r3, .L45+12
 448 007a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 449 007c 13F0010F 		tst	r3, #1
 450 0080 FAD1     		bne	.L39
 253:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 451              		.loc 1 253 0
 452 0082 1149     		ldr	r1, .L45
 453 0084 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 454 0086 03F0FD03 		and	r3, r3, #253
 455 008a 0B70     		strb	r3, [r1]
 257:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 456              		.loc 1 257 0
 457 008c 0021     		movs	r1, #0
 458 008e 114B     		ldr	r3, .L45+12
 459 0090 1970     		strb	r1, [r3]
 460              	.L37:
 263:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             {
 461              		.loc 1 263 0
 462 0092 0D4B     		ldr	r3, .L45
 463 0094 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 464 0096 13F0020F 		tst	r3, #2
 465 009a 0DD0     		beq	.L40
 266:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 466              		.loc 1 266 0
 467 009c 0E4B     		ldr	r3, .L45+16
 468 009e 1C80     		strh	r4, [r3]	@ movhi
 268:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 469              		.loc 1 268 0
 470 00a0 0DB1     		cbz	r5, .L43
 471 00a2 0322     		movs	r2, #3
 472              	.LVL18:
 473 00a4 00E0     		b	.L41
 474              	.LVL19:
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 18


 475              	.L43:
 476 00a6 0122     		movs	r2, #1
 477              	.LVL20:
 478              	.L41:
 268:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 479              		.loc 1 268 0 is_stmt 0 discriminator 4
 480 00a8 0A4B     		ldr	r3, .L45+12
 481 00aa 1A70     		strb	r2, [r3]
 482              	.L42:
 269:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             }
 483              		.loc 1 269 0 is_stmt 1 discriminator 1
 484 00ac 094B     		ldr	r3, .L45+12
 485 00ae 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 486 00b0 13F0010F 		tst	r3, #1
 487 00b4 FAD1     		bne	.L42
 488 00b6 70BD     		pop	{r4, r5, r6, pc}
 489              	.LVL21:
 490              	.L40:
 274:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 				ADC_SAR_WaSens_theACLK_CLKEN |= enabled;
 491              		.loc 1 274 0
 492 00b8 044B     		ldr	r3, .L45+4
 493 00ba 1C80     		strh	r4, [r3]	@ movhi
 275:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             }
 494              		.loc 1 275 0
 495 00bc 0249     		ldr	r1, .L45
 496 00be 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 497 00c0 1343     		orrs	r3, r3, r2
 498 00c2 0B70     		strb	r3, [r1]
 499              	.LVL22:
 500              	.L32:
 501 00c4 70BD     		pop	{r4, r5, r6, pc}
 502              	.L46:
 503 00c6 00BF     		.align	2
 504              	.L45:
 505 00c8 A1430040 		.word	1073759137
 506 00cc 04410040 		.word	1073758468
 507 00d0 06410040 		.word	1073758470
 508 00d4 01400040 		.word	1073758209
 509 00d8 02400040 		.word	1073758210
 510              		.cfi_endproc
 511              	.LFE4:
 512              		.size	ADC_SAR_WaSens_theACLK_SetDividerRegister, .-ADC_SAR_WaSens_theACLK_SetDividerRegister
 513              		.section	.text.ADC_SAR_WaSens_theACLK_SetSourceRegister,"ax",%progbits
 514              		.align	2
 515              		.global	ADC_SAR_WaSens_theACLK_SetSourceRegister
 516              		.thumb
 517              		.thumb_func
 518              		.type	ADC_SAR_WaSens_theACLK_SetSourceRegister, %function
 519              	ADC_SAR_WaSens_theACLK_SetSourceRegister:
 520              	.LFB9:
 420:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     uint16 currDiv = ADC_SAR_WaSens_theACLK_GetDividerRegister();
 521              		.loc 1 420 0
 522              		.cfi_startproc
 523              		@ args = 0, pretend = 0, frame = 0
 524              		@ frame_needed = 0, uses_anonymous_args = 0
 525              	.LVL23:
 526 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 19


 527              		.cfi_def_cfa_offset 16
 528              		.cfi_offset 3, -16
 529              		.cfi_offset 4, -12
 530              		.cfi_offset 5, -8
 531              		.cfi_offset 14, -4
 532 0002 0446     		mov	r4, r0
 421:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     uint8 oldSrc = ADC_SAR_WaSens_theACLK_GetSourceRegister();
 533              		.loc 1 421 0
 534 0004 FFF7FEFF 		bl	ADC_SAR_WaSens_theACLK_GetDividerRegister
 535              	.LVL24:
 536 0008 0546     		mov	r5, r0
 537              	.LVL25:
 422:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 538              		.loc 1 422 0
 539 000a FFF7FEFF 		bl	ADC_SAR_WaSens_theACLK_GetSourceRegister
 540              	.LVL26:
 424:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 541              		.loc 1 424 0
 542 000e 0346     		mov	r3, r0
 543 0010 60B1     		cbz	r0, .L48
 424:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 544              		.loc 1 424 0 is_stmt 0 discriminator 1
 545 0012 5CB9     		cbnz	r4, .L48
 425:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     {
 546              		.loc 1 425 0 is_stmt 1
 547 0014 55B9     		cbnz	r5, .L48
 429:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         ADC_SAR_WaSens_theACLK_MOD_SRC =
 548              		.loc 1 429 0
 549 0016 104A     		ldr	r2, .L52
 550 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 551 001a 43F04003 		orr	r3, r3, #64
 552 001e 1370     		strb	r3, [r2]
 431:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     }
 553              		.loc 1 431 0
 554 0020 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 430:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             (ADC_SAR_WaSens_theACLK_MOD_SRC & (uint8)(~ADC_SAR_WaSens_theACLK_SRC_SEL_MSK)) | clkSo
 555              		.loc 1 430 0
 556 0022 03F0F803 		and	r3, r3, #248
 557 0026 1C43     		orrs	r4, r4, r3
 558 0028 1470     		strb	r4, [r2]
 559 002a 38BD     		pop	{r3, r4, r5, pc}
 560              	.LVL27:
 561              	.L48:
 433:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 562              		.loc 1 433 0
 563 002c 63B9     		cbnz	r3, .L50
 433:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 564              		.loc 1 433 0 is_stmt 0 discriminator 1
 565 002e 5CB1     		cbz	r4, .L50
 434:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     {
 566              		.loc 1 434 0 is_stmt 1
 567 0030 55B9     		cbnz	r5, .L50
 439:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****         ADC_SAR_WaSens_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 568              		.loc 1 439 0
 569 0032 094A     		ldr	r2, .L52
 570 0034 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 438:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             (ADC_SAR_WaSens_theACLK_MOD_SRC & (uint8)(~ADC_SAR_WaSens_theACLK_SRC_SEL_MSK)) | clkSo
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 20


 571              		.loc 1 438 0
 572 0036 03F0F803 		and	r3, r3, #248
 573 003a 1C43     		orrs	r4, r4, r3
 574 003c 1470     		strb	r4, [r2]
 440:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     }
 575              		.loc 1 440 0
 576 003e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 577 0040 03F0BF03 		and	r3, r3, #191
 578 0044 1370     		strb	r3, [r2]
 579 0046 38BD     		pop	{r3, r4, r5, pc}
 580              	.LVL28:
 581              	.L50:
 445:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     }
 582              		.loc 1 445 0
 583 0048 034A     		ldr	r2, .L52
 584 004a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 444:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****             (ADC_SAR_WaSens_theACLK_MOD_SRC & (uint8)(~ADC_SAR_WaSens_theACLK_SRC_SEL_MSK)) | clkSo
 585              		.loc 1 444 0
 586 004c 03F0F803 		and	r3, r3, #248
 587 0050 1C43     		orrs	r4, r4, r3
 588 0052 1470     		strb	r4, [r2]
 589 0054 38BD     		pop	{r3, r4, r5, pc}
 590              	.LVL29:
 591              	.L53:
 592 0056 00BF     		.align	2
 593              	.L52:
 594 0058 06410040 		.word	1073758470
 595              		.cfi_endproc
 596              	.LFE9:
 597              		.size	ADC_SAR_WaSens_theACLK_SetSourceRegister, .-ADC_SAR_WaSens_theACLK_SetSourceRegister
 598              		.section	.text.ADC_SAR_WaSens_theACLK_SetPhaseRegister,"ax",%progbits
 599              		.align	2
 600              		.global	ADC_SAR_WaSens_theACLK_SetPhaseRegister
 601              		.thumb
 602              		.thumb_func
 603              		.type	ADC_SAR_WaSens_theACLK_SetPhaseRegister, %function
 604              	ADC_SAR_WaSens_theACLK_SetPhaseRegister:
 605              	.LFB11:
 468:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 469:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 470:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** #if defined(ADC_SAR_WaSens_theACLK__CFG3)
 471:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 472:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 473:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
 474:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_SetPhaseRegister
 475:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
 476:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 477:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
 478:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Sets the phase delay of the analog clock. This function is only available
 479:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  for analog clocks. The clock must be disabled before changing the phase
 480:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  delay to avoid glitches.
 481:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 482:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
 483:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 484:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 485:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 486:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *   produces a 10ns delay.
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 21


 487:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 488:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
 489:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
 490:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 491:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
 492:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** void ADC_SAR_WaSens_theACLK_SetPhaseRegister(uint8 clkPhase) 
 493:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
 606              		.loc 1 493 0
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 0
 609              		@ frame_needed = 0, uses_anonymous_args = 0
 610              		@ link register save eliminated.
 611              	.LVL30:
 494:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     ADC_SAR_WaSens_theACLK_PHASE = clkPhase & ADC_SAR_WaSens_theACLK_PHASE_MASK;
 612              		.loc 1 494 0
 613 0000 00F00F00 		and	r0, r0, #15
 614              	.LVL31:
 615 0004 014B     		ldr	r3, .L55
 616 0006 1870     		strb	r0, [r3]
 617 0008 7047     		bx	lr
 618              	.L56:
 619 000a 00BF     		.align	2
 620              	.L55:
 621 000c 07410040 		.word	1073758471
 622              		.cfi_endproc
 623              	.LFE11:
 624              		.size	ADC_SAR_WaSens_theACLK_SetPhaseRegister, .-ADC_SAR_WaSens_theACLK_SetPhaseRegister
 625              		.section	.text.ADC_SAR_WaSens_theACLK_GetPhaseRegister,"ax",%progbits
 626              		.align	2
 627              		.global	ADC_SAR_WaSens_theACLK_GetPhaseRegister
 628              		.thumb
 629              		.thumb_func
 630              		.type	ADC_SAR_WaSens_theACLK_GetPhaseRegister, %function
 631              	ADC_SAR_WaSens_theACLK_GetPhaseRegister:
 632              	.LFB12:
 495:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
 496:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 497:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** 
 498:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** /*******************************************************************************
 499:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Function Name: ADC_SAR_WaSens_theACLK_GetPhase
 500:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** ********************************************************************************
 501:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 502:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Summary:
 503:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Gets the phase delay of the analog clock. This function is only available
 504:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  for analog clocks.
 505:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 506:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Parameters:
 507:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  None
 508:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 509:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** * Returns:
 510:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 511:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *
 512:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** *******************************************************************************/
 513:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** uint8 ADC_SAR_WaSens_theACLK_GetPhaseRegister(void) 
 514:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** {
 633              		.loc 1 514 0
 634              		.cfi_startproc
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 22


 635              		@ args = 0, pretend = 0, frame = 0
 636              		@ frame_needed = 0, uses_anonymous_args = 0
 637              		@ link register save eliminated.
 515:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c ****     return ADC_SAR_WaSens_theACLK_PHASE & ADC_SAR_WaSens_theACLK_PHASE_MASK;
 638              		.loc 1 515 0
 639 0000 024B     		ldr	r3, .L58
 640 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 516:Generated_Source\PSoC5/ADC_SAR_WaSens_theACLK.c **** }
 641              		.loc 1 516 0
 642 0004 00F00F00 		and	r0, r0, #15
 643 0008 7047     		bx	lr
 644              	.L59:
 645 000a 00BF     		.align	2
 646              	.L58:
 647 000c 07410040 		.word	1073758471
 648              		.cfi_endproc
 649              	.LFE12:
 650              		.size	ADC_SAR_WaSens_theACLK_GetPhaseRegister, .-ADC_SAR_WaSens_theACLK_GetPhaseRegister
 651              		.text
 652              	.Letext0:
 653              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 654              		.section	.debug_info,"",%progbits
 655              	.Ldebug_info0:
 656 0000 C0020000 		.4byte	0x2c0
 657 0004 0400     		.2byte	0x4
 658 0006 00000000 		.4byte	.Ldebug_abbrev0
 659 000a 04       		.byte	0x4
 660 000b 01       		.uleb128 0x1
 661 000c 52030000 		.4byte	.LASF40
 662 0010 0C       		.byte	0xc
 663 0011 C7020000 		.4byte	.LASF41
 664 0015 AF000000 		.4byte	.LASF42
 665 0019 00000000 		.4byte	.Ldebug_ranges0+0
 666 001d 00000000 		.4byte	0
 667 0021 00000000 		.4byte	.Ldebug_line0
 668 0025 02       		.uleb128 0x2
 669 0026 01       		.byte	0x1
 670 0027 06       		.byte	0x6
 671 0028 1C020000 		.4byte	.LASF0
 672 002c 02       		.uleb128 0x2
 673 002d 01       		.byte	0x1
 674 002e 08       		.byte	0x8
 675 002f AC010000 		.4byte	.LASF1
 676 0033 02       		.uleb128 0x2
 677 0034 02       		.byte	0x2
 678 0035 05       		.byte	0x5
 679 0036 0E000000 		.4byte	.LASF2
 680 003a 02       		.uleb128 0x2
 681 003b 02       		.byte	0x2
 682 003c 07       		.byte	0x7
 683 003d 74020000 		.4byte	.LASF3
 684 0041 02       		.uleb128 0x2
 685 0042 04       		.byte	0x4
 686 0043 05       		.byte	0x5
 687 0044 94010000 		.4byte	.LASF4
 688 0048 02       		.uleb128 0x2
 689 0049 04       		.byte	0x4
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 23


 690 004a 07       		.byte	0x7
 691 004b AE020000 		.4byte	.LASF5
 692 004f 02       		.uleb128 0x2
 693 0050 08       		.byte	0x8
 694 0051 05       		.byte	0x5
 695 0052 7A010000 		.4byte	.LASF6
 696 0056 02       		.uleb128 0x2
 697 0057 08       		.byte	0x8
 698 0058 07       		.byte	0x7
 699 0059 28020000 		.4byte	.LASF7
 700 005d 03       		.uleb128 0x3
 701 005e 04       		.byte	0x4
 702 005f 05       		.byte	0x5
 703 0060 696E7400 		.ascii	"int\000"
 704 0064 02       		.uleb128 0x2
 705 0065 04       		.byte	0x4
 706 0066 07       		.byte	0x7
 707 0067 3F020000 		.4byte	.LASF8
 708 006b 04       		.uleb128 0x4
 709 006c 3A010000 		.4byte	.LASF9
 710 0070 02       		.byte	0x2
 711 0071 E401     		.2byte	0x1e4
 712 0073 2C000000 		.4byte	0x2c
 713 0077 04       		.uleb128 0x4
 714 0078 00010000 		.4byte	.LASF10
 715 007c 02       		.byte	0x2
 716 007d E501     		.2byte	0x1e5
 717 007f 3A000000 		.4byte	0x3a
 718 0083 02       		.uleb128 0x2
 719 0084 04       		.byte	0x4
 720 0085 04       		.byte	0x4
 721 0086 74010000 		.4byte	.LASF11
 722 008a 02       		.uleb128 0x2
 723 008b 08       		.byte	0x8
 724 008c 04       		.byte	0x4
 725 008d C0020000 		.4byte	.LASF12
 726 0091 02       		.uleb128 0x2
 727 0092 01       		.byte	0x1
 728 0093 08       		.byte	0x8
 729 0094 87020000 		.4byte	.LASF13
 730 0098 04       		.uleb128 0x4
 731 0099 A9020000 		.4byte	.LASF14
 732 009d 02       		.byte	0x2
 733 009e 8E02     		.2byte	0x28e
 734 00a0 A4000000 		.4byte	0xa4
 735 00a4 05       		.uleb128 0x5
 736 00a5 6B000000 		.4byte	0x6b
 737 00a9 04       		.uleb128 0x4
 738 00aa 08000000 		.4byte	.LASF15
 739 00ae 02       		.byte	0x2
 740 00af 8F02     		.2byte	0x28f
 741 00b1 B5000000 		.4byte	0xb5
 742 00b5 05       		.uleb128 0x5
 743 00b6 77000000 		.4byte	0x77
 744 00ba 06       		.uleb128 0x6
 745 00bb D6010000 		.4byte	.LASF16
 746 00bf 01       		.byte	0x1
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 24


 747 00c0 2D       		.byte	0x2d
 748 00c1 00000000 		.4byte	.LFB0
 749 00c5 1C000000 		.4byte	.LFE0-.LFB0
 750 00c9 01       		.uleb128 0x1
 751 00ca 9C       		.byte	0x9c
 752 00cb 06       		.uleb128 0x6
 753 00cc BA010000 		.4byte	.LASF17
 754 00d0 01       		.byte	0x1
 755 00d1 47       		.byte	0x47
 756 00d2 00000000 		.4byte	.LFB1
 757 00d6 1C000000 		.4byte	.LFE1-.LFB1
 758 00da 01       		.uleb128 0x1
 759 00db 9C       		.byte	0x9c
 760 00dc 07       		.uleb128 0x7
 761 00dd 3F000000 		.4byte	.LASF18
 762 00e1 01       		.byte	0x1
 763 00e2 64       		.byte	0x64
 764 00e3 00000000 		.4byte	.LFB2
 765 00e7 70000000 		.4byte	.LFE2-.LFB2
 766 00eb 01       		.uleb128 0x1
 767 00ec 9C       		.byte	0x9c
 768 00ed 0B010000 		.4byte	0x10b
 769 00f1 08       		.uleb128 0x8
 770 00f2 0A000000 		.4byte	.LBB2
 771 00f6 66000000 		.4byte	.LBE2-.LBB2
 772 00fa 09       		.uleb128 0x9
 773 00fb 9E020000 		.4byte	.LASF30
 774 00ff 01       		.byte	0x1
 775 0100 69       		.byte	0x69
 776 0101 77000000 		.4byte	0x77
 777 0105 00000000 		.4byte	.LLST0
 778 0109 00       		.byte	0
 779 010a 00       		.byte	0
 780 010b 07       		.uleb128 0x7
 781 010c 16010000 		.4byte	.LASF19
 782 0110 01       		.byte	0x1
 783 0111 9D       		.byte	0x9d
 784 0112 00000000 		.4byte	.LFB3
 785 0116 20000000 		.4byte	.LFE3-.LFB3
 786 011a 01       		.uleb128 0x1
 787 011b 9C       		.byte	0x9c
 788 011c 2E010000 		.4byte	0x12e
 789 0120 0A       		.uleb128 0xa
 790 0121 9D010000 		.4byte	.LASF21
 791 0125 01       		.byte	0x1
 792 0126 9D       		.byte	0x9d
 793 0127 6B000000 		.4byte	0x6b
 794 012b 01       		.uleb128 0x1
 795 012c 50       		.byte	0x50
 796 012d 00       		.byte	0
 797 012e 0B       		.uleb128 0xb
 798 012f E0030000 		.4byte	.LASF24
 799 0133 01       		.byte	0x1
 800 0134 2901     		.2byte	0x129
 801 0136 77000000 		.4byte	0x77
 802 013a 00000000 		.4byte	.LFB5
 803 013e 0C000000 		.4byte	.LFE5-.LFB5
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 25


 804 0142 01       		.uleb128 0x1
 805 0143 9C       		.byte	0x9c
 806 0144 0C       		.uleb128 0xc
 807 0145 88000000 		.4byte	.LASF20
 808 0149 01       		.byte	0x1
 809 014a 4C01     		.2byte	0x14c
 810 014c 00000000 		.4byte	.LFB6
 811 0150 14000000 		.4byte	.LFE6-.LFB6
 812 0154 01       		.uleb128 0x1
 813 0155 9C       		.byte	0x9c
 814 0156 6B010000 		.4byte	0x16b
 815 015a 0D       		.uleb128 0xd
 816 015b 88010000 		.4byte	.LASF22
 817 015f 01       		.byte	0x1
 818 0160 4C01     		.2byte	0x14c
 819 0162 6B000000 		.4byte	0x6b
 820 0166 13000000 		.4byte	.LLST1
 821 016a 00       		.byte	0
 822 016b 0C       		.uleb128 0xc
 823 016c F3010000 		.4byte	.LASF23
 824 0170 01       		.byte	0x1
 825 0171 6F01     		.2byte	0x16f
 826 0173 00000000 		.4byte	.LFB7
 827 0177 18000000 		.4byte	.LFE7-.LFB7
 828 017b 01       		.uleb128 0x1
 829 017c 9C       		.byte	0x9c
 830 017d 92010000 		.4byte	0x192
 831 0181 0D       		.uleb128 0xd
 832 0182 88010000 		.4byte	.LASF22
 833 0186 01       		.byte	0x1
 834 0187 6F01     		.2byte	0x16f
 835 0189 6B000000 		.4byte	0x6b
 836 018d 34000000 		.4byte	.LLST2
 837 0191 00       		.byte	0
 838 0192 0B       		.uleb128 0xb
 839 0193 18000000 		.4byte	.LASF25
 840 0197 01       		.byte	0x1
 841 0198 8401     		.2byte	0x184
 842 019a 6B000000 		.4byte	0x6b
 843 019e 00000000 		.4byte	.LFB8
 844 01a2 10000000 		.4byte	.LFE8-.LFB8
 845 01a6 01       		.uleb128 0x1
 846 01a7 9C       		.byte	0x9c
 847 01a8 0B       		.uleb128 0xb
 848 01a9 4B010000 		.4byte	.LASF26
 849 01ad 01       		.byte	0x1
 850 01ae D001     		.2byte	0x1d0
 851 01b0 6B000000 		.4byte	0x6b
 852 01b4 00000000 		.4byte	.LFB10
 853 01b8 10000000 		.4byte	.LFE10-.LFB10
 854 01bc 01       		.uleb128 0x1
 855 01bd 9C       		.byte	0x9c
 856 01be 07       		.uleb128 0x7
 857 01bf 28030000 		.4byte	.LASF27
 858 01c3 01       		.byte	0x1
 859 01c4 C1       		.byte	0xc1
 860 01c5 00000000 		.4byte	.LFB4
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 26


 861 01c9 DC000000 		.4byte	.LFE4-.LFB4
 862 01cd 01       		.uleb128 0x1
 863 01ce 9C       		.byte	0x9c
 864 01cf 2F020000 		.4byte	0x22f
 865 01d3 0E       		.uleb128 0xe
 866 01d4 40010000 		.4byte	.LASF28
 867 01d8 01       		.byte	0x1
 868 01d9 C1       		.byte	0xc1
 869 01da 77000000 		.4byte	0x77
 870 01de 55000000 		.4byte	.LLST3
 871 01e2 0E       		.uleb128 0xe
 872 01e3 07010000 		.4byte	.LASF29
 873 01e7 01       		.byte	0x1
 874 01e8 C1       		.byte	0xc1
 875 01e9 6B000000 		.4byte	0x6b
 876 01ed 76000000 		.4byte	.LLST4
 877 01f1 09       		.uleb128 0x9
 878 01f2 20030000 		.4byte	.LASF31
 879 01f6 01       		.byte	0x1
 880 01f7 C4       		.byte	0xc4
 881 01f8 6B000000 		.4byte	0x6b
 882 01fc 97000000 		.4byte	.LLST5
 883 0200 09       		.uleb128 0x9
 884 0201 96020000 		.4byte	.LASF32
 885 0205 01       		.byte	0x1
 886 0206 C6       		.byte	0xc6
 887 0207 6B000000 		.4byte	0x6b
 888 020b E1000000 		.4byte	.LLST6
 889 020f 0F       		.uleb128 0xf
 890 0210 9E020000 		.4byte	.LASF30
 891 0214 01       		.byte	0x1
 892 0215 C7       		.byte	0xc7
 893 0216 77000000 		.4byte	0x77
 894 021a 01       		.uleb128 0x1
 895 021b 50       		.byte	0x50
 896 021c 10       		.uleb128 0x10
 897 021d 0A000000 		.4byte	.LVL8
 898 0221 A8010000 		.4byte	0x1a8
 899 0225 10       		.uleb128 0x10
 900 0226 10000000 		.4byte	.LVL10
 901 022a 2E010000 		.4byte	0x12e
 902 022e 00       		.byte	0
 903 022f 0C       		.uleb128 0xc
 904 0230 F7020000 		.4byte	.LASF33
 905 0234 01       		.byte	0x1
 906 0235 A301     		.2byte	0x1a3
 907 0237 00000000 		.4byte	.LFB9
 908 023b 5C000000 		.4byte	.LFE9-.LFB9
 909 023f 01       		.uleb128 0x1
 910 0240 9C       		.byte	0x9c
 911 0241 86020000 		.4byte	0x286
 912 0245 0D       		.uleb128 0xd
 913 0246 8C020000 		.4byte	.LASF34
 914 024a 01       		.byte	0x1
 915 024b A301     		.2byte	0x1a3
 916 024d 6B000000 		.4byte	0x6b
 917 0251 F4000000 		.4byte	.LLST7
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 27


 918 0255 11       		.uleb128 0x11
 919 0256 00000000 		.4byte	.LASF35
 920 025a 01       		.byte	0x1
 921 025b A501     		.2byte	0x1a5
 922 025d 77000000 		.4byte	0x77
 923 0261 15010000 		.4byte	.LLST8
 924 0265 12       		.uleb128 0x12
 925 0266 0F010000 		.4byte	.LASF36
 926 026a 01       		.byte	0x1
 927 026b A601     		.2byte	0x1a6
 928 026d 6B000000 		.4byte	0x6b
 929 0271 01       		.uleb128 0x1
 930 0272 50       		.byte	0x50
 931 0273 10       		.uleb128 0x10
 932 0274 08000000 		.4byte	.LVL24
 933 0278 2E010000 		.4byte	0x12e
 934 027c 10       		.uleb128 0x10
 935 027d 0E000000 		.4byte	.LVL26
 936 0281 A8010000 		.4byte	0x1a8
 937 0285 00       		.byte	0
 938 0286 0C       		.uleb128 0xc
 939 0287 60000000 		.4byte	.LASF37
 940 028b 01       		.byte	0x1
 941 028c EC01     		.2byte	0x1ec
 942 028e 00000000 		.4byte	.LFB11
 943 0292 10000000 		.4byte	.LFE11-.LFB11
 944 0296 01       		.uleb128 0x1
 945 0297 9C       		.byte	0x9c
 946 0298 AD020000 		.4byte	0x2ad
 947 029c 0D       		.uleb128 0xd
 948 029d A3010000 		.4byte	.LASF38
 949 02a1 01       		.byte	0x1
 950 02a2 EC01     		.2byte	0x1ec
 951 02a4 6B000000 		.4byte	0x6b
 952 02a8 28010000 		.4byte	.LLST9
 953 02ac 00       		.byte	0
 954 02ad 0B       		.uleb128 0xb
 955 02ae 4C020000 		.4byte	.LASF39
 956 02b2 01       		.byte	0x1
 957 02b3 0102     		.2byte	0x201
 958 02b5 6B000000 		.4byte	0x6b
 959 02b9 00000000 		.4byte	.LFB12
 960 02bd 10000000 		.4byte	.LFE12-.LFB12
 961 02c1 01       		.uleb128 0x1
 962 02c2 9C       		.byte	0x9c
 963 02c3 00       		.byte	0
 964              		.section	.debug_abbrev,"",%progbits
 965              	.Ldebug_abbrev0:
 966 0000 01       		.uleb128 0x1
 967 0001 11       		.uleb128 0x11
 968 0002 01       		.byte	0x1
 969 0003 25       		.uleb128 0x25
 970 0004 0E       		.uleb128 0xe
 971 0005 13       		.uleb128 0x13
 972 0006 0B       		.uleb128 0xb
 973 0007 03       		.uleb128 0x3
 974 0008 0E       		.uleb128 0xe
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 28


 975 0009 1B       		.uleb128 0x1b
 976 000a 0E       		.uleb128 0xe
 977 000b 55       		.uleb128 0x55
 978 000c 17       		.uleb128 0x17
 979 000d 11       		.uleb128 0x11
 980 000e 01       		.uleb128 0x1
 981 000f 10       		.uleb128 0x10
 982 0010 17       		.uleb128 0x17
 983 0011 00       		.byte	0
 984 0012 00       		.byte	0
 985 0013 02       		.uleb128 0x2
 986 0014 24       		.uleb128 0x24
 987 0015 00       		.byte	0
 988 0016 0B       		.uleb128 0xb
 989 0017 0B       		.uleb128 0xb
 990 0018 3E       		.uleb128 0x3e
 991 0019 0B       		.uleb128 0xb
 992 001a 03       		.uleb128 0x3
 993 001b 0E       		.uleb128 0xe
 994 001c 00       		.byte	0
 995 001d 00       		.byte	0
 996 001e 03       		.uleb128 0x3
 997 001f 24       		.uleb128 0x24
 998 0020 00       		.byte	0
 999 0021 0B       		.uleb128 0xb
 1000 0022 0B       		.uleb128 0xb
 1001 0023 3E       		.uleb128 0x3e
 1002 0024 0B       		.uleb128 0xb
 1003 0025 03       		.uleb128 0x3
 1004 0026 08       		.uleb128 0x8
 1005 0027 00       		.byte	0
 1006 0028 00       		.byte	0
 1007 0029 04       		.uleb128 0x4
 1008 002a 16       		.uleb128 0x16
 1009 002b 00       		.byte	0
 1010 002c 03       		.uleb128 0x3
 1011 002d 0E       		.uleb128 0xe
 1012 002e 3A       		.uleb128 0x3a
 1013 002f 0B       		.uleb128 0xb
 1014 0030 3B       		.uleb128 0x3b
 1015 0031 05       		.uleb128 0x5
 1016 0032 49       		.uleb128 0x49
 1017 0033 13       		.uleb128 0x13
 1018 0034 00       		.byte	0
 1019 0035 00       		.byte	0
 1020 0036 05       		.uleb128 0x5
 1021 0037 35       		.uleb128 0x35
 1022 0038 00       		.byte	0
 1023 0039 49       		.uleb128 0x49
 1024 003a 13       		.uleb128 0x13
 1025 003b 00       		.byte	0
 1026 003c 00       		.byte	0
 1027 003d 06       		.uleb128 0x6
 1028 003e 2E       		.uleb128 0x2e
 1029 003f 00       		.byte	0
 1030 0040 3F       		.uleb128 0x3f
 1031 0041 19       		.uleb128 0x19
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 29


 1032 0042 03       		.uleb128 0x3
 1033 0043 0E       		.uleb128 0xe
 1034 0044 3A       		.uleb128 0x3a
 1035 0045 0B       		.uleb128 0xb
 1036 0046 3B       		.uleb128 0x3b
 1037 0047 0B       		.uleb128 0xb
 1038 0048 27       		.uleb128 0x27
 1039 0049 19       		.uleb128 0x19
 1040 004a 11       		.uleb128 0x11
 1041 004b 01       		.uleb128 0x1
 1042 004c 12       		.uleb128 0x12
 1043 004d 06       		.uleb128 0x6
 1044 004e 40       		.uleb128 0x40
 1045 004f 18       		.uleb128 0x18
 1046 0050 9742     		.uleb128 0x2117
 1047 0052 19       		.uleb128 0x19
 1048 0053 00       		.byte	0
 1049 0054 00       		.byte	0
 1050 0055 07       		.uleb128 0x7
 1051 0056 2E       		.uleb128 0x2e
 1052 0057 01       		.byte	0x1
 1053 0058 3F       		.uleb128 0x3f
 1054 0059 19       		.uleb128 0x19
 1055 005a 03       		.uleb128 0x3
 1056 005b 0E       		.uleb128 0xe
 1057 005c 3A       		.uleb128 0x3a
 1058 005d 0B       		.uleb128 0xb
 1059 005e 3B       		.uleb128 0x3b
 1060 005f 0B       		.uleb128 0xb
 1061 0060 27       		.uleb128 0x27
 1062 0061 19       		.uleb128 0x19
 1063 0062 11       		.uleb128 0x11
 1064 0063 01       		.uleb128 0x1
 1065 0064 12       		.uleb128 0x12
 1066 0065 06       		.uleb128 0x6
 1067 0066 40       		.uleb128 0x40
 1068 0067 18       		.uleb128 0x18
 1069 0068 9742     		.uleb128 0x2117
 1070 006a 19       		.uleb128 0x19
 1071 006b 01       		.uleb128 0x1
 1072 006c 13       		.uleb128 0x13
 1073 006d 00       		.byte	0
 1074 006e 00       		.byte	0
 1075 006f 08       		.uleb128 0x8
 1076 0070 0B       		.uleb128 0xb
 1077 0071 01       		.byte	0x1
 1078 0072 11       		.uleb128 0x11
 1079 0073 01       		.uleb128 0x1
 1080 0074 12       		.uleb128 0x12
 1081 0075 06       		.uleb128 0x6
 1082 0076 00       		.byte	0
 1083 0077 00       		.byte	0
 1084 0078 09       		.uleb128 0x9
 1085 0079 34       		.uleb128 0x34
 1086 007a 00       		.byte	0
 1087 007b 03       		.uleb128 0x3
 1088 007c 0E       		.uleb128 0xe
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 30


 1089 007d 3A       		.uleb128 0x3a
 1090 007e 0B       		.uleb128 0xb
 1091 007f 3B       		.uleb128 0x3b
 1092 0080 0B       		.uleb128 0xb
 1093 0081 49       		.uleb128 0x49
 1094 0082 13       		.uleb128 0x13
 1095 0083 02       		.uleb128 0x2
 1096 0084 17       		.uleb128 0x17
 1097 0085 00       		.byte	0
 1098 0086 00       		.byte	0
 1099 0087 0A       		.uleb128 0xa
 1100 0088 05       		.uleb128 0x5
 1101 0089 00       		.byte	0
 1102 008a 03       		.uleb128 0x3
 1103 008b 0E       		.uleb128 0xe
 1104 008c 3A       		.uleb128 0x3a
 1105 008d 0B       		.uleb128 0xb
 1106 008e 3B       		.uleb128 0x3b
 1107 008f 0B       		.uleb128 0xb
 1108 0090 49       		.uleb128 0x49
 1109 0091 13       		.uleb128 0x13
 1110 0092 02       		.uleb128 0x2
 1111 0093 18       		.uleb128 0x18
 1112 0094 00       		.byte	0
 1113 0095 00       		.byte	0
 1114 0096 0B       		.uleb128 0xb
 1115 0097 2E       		.uleb128 0x2e
 1116 0098 00       		.byte	0
 1117 0099 3F       		.uleb128 0x3f
 1118 009a 19       		.uleb128 0x19
 1119 009b 03       		.uleb128 0x3
 1120 009c 0E       		.uleb128 0xe
 1121 009d 3A       		.uleb128 0x3a
 1122 009e 0B       		.uleb128 0xb
 1123 009f 3B       		.uleb128 0x3b
 1124 00a0 05       		.uleb128 0x5
 1125 00a1 27       		.uleb128 0x27
 1126 00a2 19       		.uleb128 0x19
 1127 00a3 49       		.uleb128 0x49
 1128 00a4 13       		.uleb128 0x13
 1129 00a5 11       		.uleb128 0x11
 1130 00a6 01       		.uleb128 0x1
 1131 00a7 12       		.uleb128 0x12
 1132 00a8 06       		.uleb128 0x6
 1133 00a9 40       		.uleb128 0x40
 1134 00aa 18       		.uleb128 0x18
 1135 00ab 9742     		.uleb128 0x2117
 1136 00ad 19       		.uleb128 0x19
 1137 00ae 00       		.byte	0
 1138 00af 00       		.byte	0
 1139 00b0 0C       		.uleb128 0xc
 1140 00b1 2E       		.uleb128 0x2e
 1141 00b2 01       		.byte	0x1
 1142 00b3 3F       		.uleb128 0x3f
 1143 00b4 19       		.uleb128 0x19
 1144 00b5 03       		.uleb128 0x3
 1145 00b6 0E       		.uleb128 0xe
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 31


 1146 00b7 3A       		.uleb128 0x3a
 1147 00b8 0B       		.uleb128 0xb
 1148 00b9 3B       		.uleb128 0x3b
 1149 00ba 05       		.uleb128 0x5
 1150 00bb 27       		.uleb128 0x27
 1151 00bc 19       		.uleb128 0x19
 1152 00bd 11       		.uleb128 0x11
 1153 00be 01       		.uleb128 0x1
 1154 00bf 12       		.uleb128 0x12
 1155 00c0 06       		.uleb128 0x6
 1156 00c1 40       		.uleb128 0x40
 1157 00c2 18       		.uleb128 0x18
 1158 00c3 9742     		.uleb128 0x2117
 1159 00c5 19       		.uleb128 0x19
 1160 00c6 01       		.uleb128 0x1
 1161 00c7 13       		.uleb128 0x13
 1162 00c8 00       		.byte	0
 1163 00c9 00       		.byte	0
 1164 00ca 0D       		.uleb128 0xd
 1165 00cb 05       		.uleb128 0x5
 1166 00cc 00       		.byte	0
 1167 00cd 03       		.uleb128 0x3
 1168 00ce 0E       		.uleb128 0xe
 1169 00cf 3A       		.uleb128 0x3a
 1170 00d0 0B       		.uleb128 0xb
 1171 00d1 3B       		.uleb128 0x3b
 1172 00d2 05       		.uleb128 0x5
 1173 00d3 49       		.uleb128 0x49
 1174 00d4 13       		.uleb128 0x13
 1175 00d5 02       		.uleb128 0x2
 1176 00d6 17       		.uleb128 0x17
 1177 00d7 00       		.byte	0
 1178 00d8 00       		.byte	0
 1179 00d9 0E       		.uleb128 0xe
 1180 00da 05       		.uleb128 0x5
 1181 00db 00       		.byte	0
 1182 00dc 03       		.uleb128 0x3
 1183 00dd 0E       		.uleb128 0xe
 1184 00de 3A       		.uleb128 0x3a
 1185 00df 0B       		.uleb128 0xb
 1186 00e0 3B       		.uleb128 0x3b
 1187 00e1 0B       		.uleb128 0xb
 1188 00e2 49       		.uleb128 0x49
 1189 00e3 13       		.uleb128 0x13
 1190 00e4 02       		.uleb128 0x2
 1191 00e5 17       		.uleb128 0x17
 1192 00e6 00       		.byte	0
 1193 00e7 00       		.byte	0
 1194 00e8 0F       		.uleb128 0xf
 1195 00e9 34       		.uleb128 0x34
 1196 00ea 00       		.byte	0
 1197 00eb 03       		.uleb128 0x3
 1198 00ec 0E       		.uleb128 0xe
 1199 00ed 3A       		.uleb128 0x3a
 1200 00ee 0B       		.uleb128 0xb
 1201 00ef 3B       		.uleb128 0x3b
 1202 00f0 0B       		.uleb128 0xb
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 32


 1203 00f1 49       		.uleb128 0x49
 1204 00f2 13       		.uleb128 0x13
 1205 00f3 02       		.uleb128 0x2
 1206 00f4 18       		.uleb128 0x18
 1207 00f5 00       		.byte	0
 1208 00f6 00       		.byte	0
 1209 00f7 10       		.uleb128 0x10
 1210 00f8 898201   		.uleb128 0x4109
 1211 00fb 00       		.byte	0
 1212 00fc 11       		.uleb128 0x11
 1213 00fd 01       		.uleb128 0x1
 1214 00fe 31       		.uleb128 0x31
 1215 00ff 13       		.uleb128 0x13
 1216 0100 00       		.byte	0
 1217 0101 00       		.byte	0
 1218 0102 11       		.uleb128 0x11
 1219 0103 34       		.uleb128 0x34
 1220 0104 00       		.byte	0
 1221 0105 03       		.uleb128 0x3
 1222 0106 0E       		.uleb128 0xe
 1223 0107 3A       		.uleb128 0x3a
 1224 0108 0B       		.uleb128 0xb
 1225 0109 3B       		.uleb128 0x3b
 1226 010a 05       		.uleb128 0x5
 1227 010b 49       		.uleb128 0x49
 1228 010c 13       		.uleb128 0x13
 1229 010d 02       		.uleb128 0x2
 1230 010e 17       		.uleb128 0x17
 1231 010f 00       		.byte	0
 1232 0110 00       		.byte	0
 1233 0111 12       		.uleb128 0x12
 1234 0112 34       		.uleb128 0x34
 1235 0113 00       		.byte	0
 1236 0114 03       		.uleb128 0x3
 1237 0115 0E       		.uleb128 0xe
 1238 0116 3A       		.uleb128 0x3a
 1239 0117 0B       		.uleb128 0xb
 1240 0118 3B       		.uleb128 0x3b
 1241 0119 05       		.uleb128 0x5
 1242 011a 49       		.uleb128 0x49
 1243 011b 13       		.uleb128 0x13
 1244 011c 02       		.uleb128 0x2
 1245 011d 18       		.uleb128 0x18
 1246 011e 00       		.byte	0
 1247 011f 00       		.byte	0
 1248 0120 00       		.byte	0
 1249              		.section	.debug_loc,"",%progbits
 1250              	.Ldebug_loc0:
 1251              	.LLST0:
 1252 0000 2A000000 		.4byte	.LVL0
 1253 0004 5E000000 		.4byte	.LVL1
 1254 0008 0100     		.2byte	0x1
 1255 000a 52       		.byte	0x52
 1256 000b 00000000 		.4byte	0
 1257 000f 00000000 		.4byte	0
 1258              	.LLST1:
 1259 0013 00000000 		.4byte	.LVL3
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 33


 1260 0017 08000000 		.4byte	.LVL4
 1261 001b 0100     		.2byte	0x1
 1262 001d 50       		.byte	0x50
 1263 001e 08000000 		.4byte	.LVL4
 1264 0022 14000000 		.4byte	.LFE6
 1265 0026 0400     		.2byte	0x4
 1266 0028 F3       		.byte	0xf3
 1267 0029 01       		.uleb128 0x1
 1268 002a 50       		.byte	0x50
 1269 002b 9F       		.byte	0x9f
 1270 002c 00000000 		.4byte	0
 1271 0030 00000000 		.4byte	0
 1272              	.LLST2:
 1273 0034 00000000 		.4byte	.LVL5
 1274 0038 06000000 		.4byte	.LVL6
 1275 003c 0100     		.2byte	0x1
 1276 003e 50       		.byte	0x50
 1277 003f 06000000 		.4byte	.LVL6
 1278 0043 18000000 		.4byte	.LFE7
 1279 0047 0400     		.2byte	0x4
 1280 0049 F3       		.byte	0xf3
 1281 004a 01       		.uleb128 0x1
 1282 004b 50       		.byte	0x50
 1283 004c 9F       		.byte	0x9f
 1284 004d 00000000 		.4byte	0
 1285 0051 00000000 		.4byte	0
 1286              	.LLST3:
 1287 0055 00000000 		.4byte	.LVL7
 1288 0059 09000000 		.4byte	.LVL8-1
 1289 005d 0100     		.2byte	0x1
 1290 005f 50       		.byte	0x50
 1291 0060 09000000 		.4byte	.LVL8-1
 1292 0064 DC000000 		.4byte	.LFE4
 1293 0068 0400     		.2byte	0x4
 1294 006a F3       		.byte	0xf3
 1295 006b 01       		.uleb128 0x1
 1296 006c 50       		.byte	0x50
 1297 006d 9F       		.byte	0x9f
 1298 006e 00000000 		.4byte	0
 1299 0072 00000000 		.4byte	0
 1300              	.LLST4:
 1301 0076 00000000 		.4byte	.LVL7
 1302 007a 09000000 		.4byte	.LVL8-1
 1303 007e 0100     		.2byte	0x1
 1304 0080 51       		.byte	0x51
 1305 0081 09000000 		.4byte	.LVL8-1
 1306 0085 DC000000 		.4byte	.LFE4
 1307 0089 0400     		.2byte	0x4
 1308 008b F3       		.byte	0xf3
 1309 008c 01       		.uleb128 0x1
 1310 008d 51       		.byte	0x51
 1311 008e 9F       		.byte	0x9f
 1312 008f 00000000 		.4byte	0
 1313 0093 00000000 		.4byte	0
 1314              	.LLST5:
 1315 0097 1E000000 		.4byte	.LVL11
 1316 009b 2C000000 		.4byte	.LVL12
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 34


 1317 009f 0100     		.2byte	0x1
 1318 00a1 52       		.byte	0x52
 1319 00a2 36000000 		.4byte	.LVL13
 1320 00a6 38000000 		.4byte	.LVL14
 1321 00aa 0100     		.2byte	0x1
 1322 00ac 52       		.byte	0x52
 1323 00ad 38000000 		.4byte	.LVL14
 1324 00b1 3A000000 		.4byte	.LVL15
 1325 00b5 0100     		.2byte	0x1
 1326 00b7 53       		.byte	0x53
 1327 00b8 46000000 		.4byte	.LVL16
 1328 00bc A4000000 		.4byte	.LVL18
 1329 00c0 0100     		.2byte	0x1
 1330 00c2 52       		.byte	0x52
 1331 00c3 A6000000 		.4byte	.LVL19
 1332 00c7 A8000000 		.4byte	.LVL20
 1333 00cb 0100     		.2byte	0x1
 1334 00cd 52       		.byte	0x52
 1335 00ce B8000000 		.4byte	.LVL21
 1336 00d2 C4000000 		.4byte	.LVL22
 1337 00d6 0100     		.2byte	0x1
 1338 00d8 52       		.byte	0x52
 1339 00d9 00000000 		.4byte	0
 1340 00dd 00000000 		.4byte	0
 1341              	.LLST6:
 1342 00e1 0C000000 		.4byte	.LVL9
 1343 00e5 50000000 		.4byte	.LVL17
 1344 00e9 0100     		.2byte	0x1
 1345 00eb 56       		.byte	0x56
 1346 00ec 00000000 		.4byte	0
 1347 00f0 00000000 		.4byte	0
 1348              	.LLST7:
 1349 00f4 00000000 		.4byte	.LVL23
 1350 00f8 07000000 		.4byte	.LVL24-1
 1351 00fc 0100     		.2byte	0x1
 1352 00fe 50       		.byte	0x50
 1353 00ff 07000000 		.4byte	.LVL24-1
 1354 0103 5C000000 		.4byte	.LFE9
 1355 0107 0400     		.2byte	0x4
 1356 0109 F3       		.byte	0xf3
 1357 010a 01       		.uleb128 0x1
 1358 010b 50       		.byte	0x50
 1359 010c 9F       		.byte	0x9f
 1360 010d 00000000 		.4byte	0
 1361 0111 00000000 		.4byte	0
 1362              	.LLST8:
 1363 0115 0A000000 		.4byte	.LVL25
 1364 0119 56000000 		.4byte	.LVL29
 1365 011d 0100     		.2byte	0x1
 1366 011f 55       		.byte	0x55
 1367 0120 00000000 		.4byte	0
 1368 0124 00000000 		.4byte	0
 1369              	.LLST9:
 1370 0128 00000000 		.4byte	.LVL30
 1371 012c 04000000 		.4byte	.LVL31
 1372 0130 0100     		.2byte	0x1
 1373 0132 50       		.byte	0x50
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 35


 1374 0133 04000000 		.4byte	.LVL31
 1375 0137 10000000 		.4byte	.LFE11
 1376 013b 0400     		.2byte	0x4
 1377 013d F3       		.byte	0xf3
 1378 013e 01       		.uleb128 0x1
 1379 013f 50       		.byte	0x50
 1380 0140 9F       		.byte	0x9f
 1381 0141 00000000 		.4byte	0
 1382 0145 00000000 		.4byte	0
 1383              		.section	.debug_aranges,"",%progbits
 1384 0000 7C000000 		.4byte	0x7c
 1385 0004 0200     		.2byte	0x2
 1386 0006 00000000 		.4byte	.Ldebug_info0
 1387 000a 04       		.byte	0x4
 1388 000b 00       		.byte	0
 1389 000c 0000     		.2byte	0
 1390 000e 0000     		.2byte	0
 1391 0010 00000000 		.4byte	.LFB0
 1392 0014 1C000000 		.4byte	.LFE0-.LFB0
 1393 0018 00000000 		.4byte	.LFB1
 1394 001c 1C000000 		.4byte	.LFE1-.LFB1
 1395 0020 00000000 		.4byte	.LFB2
 1396 0024 70000000 		.4byte	.LFE2-.LFB2
 1397 0028 00000000 		.4byte	.LFB3
 1398 002c 20000000 		.4byte	.LFE3-.LFB3
 1399 0030 00000000 		.4byte	.LFB5
 1400 0034 0C000000 		.4byte	.LFE5-.LFB5
 1401 0038 00000000 		.4byte	.LFB6
 1402 003c 14000000 		.4byte	.LFE6-.LFB6
 1403 0040 00000000 		.4byte	.LFB7
 1404 0044 18000000 		.4byte	.LFE7-.LFB7
 1405 0048 00000000 		.4byte	.LFB8
 1406 004c 10000000 		.4byte	.LFE8-.LFB8
 1407 0050 00000000 		.4byte	.LFB10
 1408 0054 10000000 		.4byte	.LFE10-.LFB10
 1409 0058 00000000 		.4byte	.LFB4
 1410 005c DC000000 		.4byte	.LFE4-.LFB4
 1411 0060 00000000 		.4byte	.LFB9
 1412 0064 5C000000 		.4byte	.LFE9-.LFB9
 1413 0068 00000000 		.4byte	.LFB11
 1414 006c 10000000 		.4byte	.LFE11-.LFB11
 1415 0070 00000000 		.4byte	.LFB12
 1416 0074 10000000 		.4byte	.LFE12-.LFB12
 1417 0078 00000000 		.4byte	0
 1418 007c 00000000 		.4byte	0
 1419              		.section	.debug_ranges,"",%progbits
 1420              	.Ldebug_ranges0:
 1421 0000 00000000 		.4byte	.LFB0
 1422 0004 1C000000 		.4byte	.LFE0
 1423 0008 00000000 		.4byte	.LFB1
 1424 000c 1C000000 		.4byte	.LFE1
 1425 0010 00000000 		.4byte	.LFB2
 1426 0014 70000000 		.4byte	.LFE2
 1427 0018 00000000 		.4byte	.LFB3
 1428 001c 20000000 		.4byte	.LFE3
 1429 0020 00000000 		.4byte	.LFB5
 1430 0024 0C000000 		.4byte	.LFE5
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 36


 1431 0028 00000000 		.4byte	.LFB6
 1432 002c 14000000 		.4byte	.LFE6
 1433 0030 00000000 		.4byte	.LFB7
 1434 0034 18000000 		.4byte	.LFE7
 1435 0038 00000000 		.4byte	.LFB8
 1436 003c 10000000 		.4byte	.LFE8
 1437 0040 00000000 		.4byte	.LFB10
 1438 0044 10000000 		.4byte	.LFE10
 1439 0048 00000000 		.4byte	.LFB4
 1440 004c DC000000 		.4byte	.LFE4
 1441 0050 00000000 		.4byte	.LFB9
 1442 0054 5C000000 		.4byte	.LFE9
 1443 0058 00000000 		.4byte	.LFB11
 1444 005c 10000000 		.4byte	.LFE11
 1445 0060 00000000 		.4byte	.LFB12
 1446 0064 10000000 		.4byte	.LFE12
 1447 0068 00000000 		.4byte	0
 1448 006c 00000000 		.4byte	0
 1449              		.section	.debug_line,"",%progbits
 1450              	.Ldebug_line0:
 1451 0000 A4010000 		.section	.debug_str,"MS",%progbits,1
 1451      02005300 
 1451      00000201 
 1451      FB0E0D00 
 1451      01010101 
 1452              	.LASF35:
 1453 0000 63757272 		.ascii	"currDiv\000"
 1453      44697600 
 1454              	.LASF15:
 1455 0008 72656731 		.ascii	"reg16\000"
 1455      3600
 1456              	.LASF2:
 1457 000e 73686F72 		.ascii	"short int\000"
 1457      7420696E 
 1457      7400
 1458              	.LASF25:
 1459 0018 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_GetModeRegister\000"
 1459      5341525F 
 1459      57615365 
 1459      6E735F74 
 1459      68654143 
 1460              	.LASF18:
 1461 003f 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_StopBlock\000"
 1461      5341525F 
 1461      57615365 
 1461      6E735F74 
 1461      68654143 
 1462              	.LASF37:
 1463 0060 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_SetPhaseRegister\000"
 1463      5341525F 
 1463      57615365 
 1463      6E735F74 
 1463      68654143 
 1464              	.LASF20:
 1465 0088 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_SetModeRegister\000"
 1465      5341525F 
 1465      57615365 
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 37


 1465      6E735F74 
 1465      68654143 
 1466              	.LASF42:
 1467 00af 433A5C55 		.ascii	"C:\\Users\\midtg\\Documents\\GitHub\\I3E3PRJ_Repo\\"
 1467      73657273 
 1467      5C6D6964 
 1467      74675C44 
 1467      6F63756D 
 1468 00dc 50536F43 		.ascii	"PSoCcontroller\\PSoCcontroller.cydsn\000"
 1468      636F6E74 
 1468      726F6C6C 
 1468      65725C50 
 1468      536F4363 
 1469              	.LASF10:
 1470 0100 75696E74 		.ascii	"uint16\000"
 1470      313600
 1471              	.LASF29:
 1472 0107 72657374 		.ascii	"restart\000"
 1472      61727400 
 1473              	.LASF36:
 1474 010f 6F6C6453 		.ascii	"oldSrc\000"
 1474      726300
 1475              	.LASF19:
 1476 0116 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_StandbyPower\000"
 1476      5341525F 
 1476      57615365 
 1476      6E735F74 
 1476      68654143 
 1477              	.LASF9:
 1478 013a 75696E74 		.ascii	"uint8\000"
 1478      3800
 1479              	.LASF28:
 1480 0140 636C6B44 		.ascii	"clkDivider\000"
 1480      69766964 
 1480      657200
 1481              	.LASF26:
 1482 014b 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_GetSourceRegister\000"
 1482      5341525F 
 1482      57615365 
 1482      6E735F74 
 1482      68654143 
 1483              	.LASF11:
 1484 0174 666C6F61 		.ascii	"float\000"
 1484      7400
 1485              	.LASF6:
 1486 017a 6C6F6E67 		.ascii	"long long int\000"
 1486      206C6F6E 
 1486      6720696E 
 1486      7400
 1487              	.LASF22:
 1488 0188 6D6F6465 		.ascii	"modeBitMask\000"
 1488      4269744D 
 1488      61736B00 
 1489              	.LASF4:
 1490 0194 6C6F6E67 		.ascii	"long int\000"
 1490      20696E74 
 1490      00
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 38


 1491              	.LASF21:
 1492 019d 73746174 		.ascii	"state\000"
 1492      6500
 1493              	.LASF38:
 1494 01a3 636C6B50 		.ascii	"clkPhase\000"
 1494      68617365 
 1494      00
 1495              	.LASF1:
 1496 01ac 756E7369 		.ascii	"unsigned char\000"
 1496      676E6564 
 1496      20636861 
 1496      7200
 1497              	.LASF17:
 1498 01ba 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_Stop\000"
 1498      5341525F 
 1498      57615365 
 1498      6E735F74 
 1498      68654143 
 1499              	.LASF16:
 1500 01d6 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_Start\000"
 1500      5341525F 
 1500      57615365 
 1500      6E735F74 
 1500      68654143 
 1501              	.LASF23:
 1502 01f3 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_ClearModeRegister\000"
 1502      5341525F 
 1502      57615365 
 1502      6E735F74 
 1502      68654143 
 1503              	.LASF0:
 1504 021c 7369676E 		.ascii	"signed char\000"
 1504      65642063 
 1504      68617200 
 1505              	.LASF7:
 1506 0228 6C6F6E67 		.ascii	"long long unsigned int\000"
 1506      206C6F6E 
 1506      6720756E 
 1506      7369676E 
 1506      65642069 
 1507              	.LASF8:
 1508 023f 756E7369 		.ascii	"unsigned int\000"
 1508      676E6564 
 1508      20696E74 
 1508      00
 1509              	.LASF39:
 1510 024c 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_GetPhaseRegister\000"
 1510      5341525F 
 1510      57615365 
 1510      6E735F74 
 1510      68654143 
 1511              	.LASF3:
 1512 0274 73686F72 		.ascii	"short unsigned int\000"
 1512      7420756E 
 1512      7369676E 
 1512      65642069 
 1512      6E7400
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 39


 1513              	.LASF13:
 1514 0287 63686172 		.ascii	"char\000"
 1514      00
 1515              	.LASF34:
 1516 028c 636C6B53 		.ascii	"clkSource\000"
 1516      6F757263 
 1516      6500
 1517              	.LASF32:
 1518 0296 63757272 		.ascii	"currSrc\000"
 1518      53726300 
 1519              	.LASF30:
 1520 029e 6F6C6444 		.ascii	"oldDivider\000"
 1520      69766964 
 1520      657200
 1521              	.LASF14:
 1522 02a9 72656738 		.ascii	"reg8\000"
 1522      00
 1523              	.LASF5:
 1524 02ae 6C6F6E67 		.ascii	"long unsigned int\000"
 1524      20756E73 
 1524      69676E65 
 1524      6420696E 
 1524      7400
 1525              	.LASF12:
 1526 02c0 646F7562 		.ascii	"double\000"
 1526      6C6500
 1527              	.LASF41:
 1528 02c7 47656E65 		.ascii	"Generated_Source\\PSoC5\\ADC_SAR_WaSens_theACLK.c\000"
 1528      72617465 
 1528      645F536F 
 1528      75726365 
 1528      5C50536F 
 1529              	.LASF33:
 1530 02f7 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_SetSourceRegister\000"
 1530      5341525F 
 1530      57615365 
 1530      6E735F74 
 1530      68654143 
 1531              	.LASF31:
 1532 0320 656E6162 		.ascii	"enabled\000"
 1532      6C656400 
 1533              	.LASF27:
 1534 0328 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_SetDividerRegister\000"
 1534      5341525F 
 1534      57615365 
 1534      6E735F74 
 1534      68654143 
 1535              	.LASF40:
 1536 0352 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1536      43313120 
 1536      352E342E 
 1536      31203230 
 1536      31363036 
 1537 0385 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1537      20726576 
 1537      6973696F 
 1537      6E203233 
ARM GAS  C:\Users\midtg\AppData\Local\Temp\cc4U8D7g.s 			page 40


 1537      37373135 
 1538 03b8 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1538      66756E63 
 1538      74696F6E 
 1538      2D736563 
 1538      74696F6E 
 1539              	.LASF24:
 1540 03e0 4144435F 		.ascii	"ADC_SAR_WaSens_theACLK_GetDividerRegister\000"
 1540      5341525F 
 1540      57615365 
 1540      6E735F74 
 1540      68654143 
 1541              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
