vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:40 on Jun 06,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gen_square
# -- Compiling architecture RTL of gen_square
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd(13): near "clk_cnt": (vcom-1576) expecting BEGIN.
# End time: 16:18:40 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:31 on Jun 06,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gen_square
# -- Compiling architecture RTL of gen_square
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd(32): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd(32): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd(36): VHDL Compiler exiting
# End time: 16:19:31 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:54 on Jun 06,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gen_square
# -- Compiling architecture RTL of gen_square
# End time: 16:22:55 on Jun 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:11 on Jun 06,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_gen_square
# -- Compiling architecture SIM of test_gen_square
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd(16): near "clk": (vcom-1576) expecting BEGIN.
# End time: 16:23:11 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:24:03 on Jun 06,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_gen_square
# -- Compiling architecture SIM of test_gen_square
# End time: 16:24:03 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test_gen_square
# vsim work.test_gen_square 
# Start time: 16:24:28 on Jun 06,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test_gen_square(sim)
# Loading ieee.numeric_std(body)
# Loading work.gen_square(rtl)
run
add wave -position insertpoint  \
sim:/test_gen_square/clk \
sim:/test_gen_square/f \
sim:/test_gen_square/q
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:25:55 on Jun 06,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_gen_square
# -- Compiling architecture SIM of test_gen_square
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd(17): Integer literal 440 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd(27): VHDL Compiler exiting
# End time: 16:25:55 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:41 on Jun 06,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_gen_square
# -- Compiling architecture SIM of test_gen_square
# ** Error: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd(17): near "d": Decimal bit string literals not supported for this language version.
# ** Error (suppressible): /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd(17): (vcom-1272) Length of expected is 16; length of actual is 9.
# ** Note: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd(27): VHDL Compiler exiting
# End time: 16:26:41 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Modified modelsim.ini
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:02 on Jun 06,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_gen_square
# -- Compiling architecture SIM of test_gen_square
# ** Error (suppressible): /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd(17): (vcom-1272) Length of expected is 16; length of actual is 9.
# ** Note: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd(27): VHDL Compiler exiting
# End time: 16:28:02 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
run
restart
run
add wave -position 0  sim:/test_gen_square/clk
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:19 on Jun 06,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_gen_square
# -- Compiling architecture SIM of test_gen_square
# ** Error (suppressible): /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd(17): (vcom-1272) Length of expected is 16; length of actual is 9.
# ** Note: /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd(27): VHDL Compiler exiting
# End time: 16:31:19 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:26 on Jun 06,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gen_square
# -- Compiling architecture RTL of gen_square
# End time: 16:31:26 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.gen_square(rtl)
run
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:23 on Jun 06,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/test/test_gen_square.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_gen_square
# -- Compiling architecture SIM of test_gen_square
# End time: 16:35:23 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.test_gen_square(sim)
run
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/test_gen_square/U1/clk_cnt \
sim:/test_gen_square/U1/clk_65535hz \
sim:/test_gen_square/U1/f_cnt
add wave -position insertpoint  \
sim:/test_gen_square/U1/f_cnt
restart
run
vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:02 on Jun 06,2021
# vcom -reportprogress 300 -work work /windrv/edrv/intelFPGA_lite/DE1SOC/sound/vhdl/osc_square.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gen_square
# -- Compiling architecture RTL of gen_square
# End time: 16:40:02 on Jun 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.gen_square(rtl)
run
restart
run
# End time: 16:57:00 on Jun 06,2021, Elapsed time: 0:32:32
# Errors: 0, Warnings: 0
