*** Start analyzing build configuration ***
*** Done analyzing build configuration [12 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (VHDL - RU) [6 ms] ...
Performing mixed post full build step 2 (VHDL - RT) [51 ms] ...
Performing mixed post full build step 3 (VHDL - RD) [3 ms] ...
Performing mixed post full build step 4 (VHDL - FSC) [54 ms] ...
Performing mixed post full build step 5 (VHDL - RPC) [0 ms] ...
Performing mixed post full build step 6 (VHDL - US) [0 ms] ...
Performing mixed post full build step 7 (VHDL - USBD) [51 ms] ...
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [0 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [0 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [1 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [1 ms] ...
Performing mixed post full build step 7 (Verilog - US) [0 ms] ...
*** Done mixed mode extension build [620 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [0 ms] ***
*** Total build time [733 ms] ***
