16'h12_80  //reset all register to default values
16'h12_04  //set output format to RGB
16'h15_20  //pclk will not toggle during horizontal blank
16'h40_d0	//RGB565
16'h12_04 // COM7,     set RGB color output
16'h11_80 // CLKRC     internal PLL matches input clock
16'h0C_00 // COM3,     default settings
16'h3E_00 // COM14,    no scaling, normal pclock
16'h04_00 // COM1,     disable CCIR656
16'h40_d0 //COM15,     RGB565, full output range
16'h3a_04 //TSLB       set correct output data sequence (magic)
16'h14_18 //COM9       MAX AGC value x4 0001_1000
16'h4F_B3 //MTX1       all of these are magical matrix coefficients
16'h50_B3 //MTX2
16'h51_00 //MTX3
16'h52_3d //MTX4
16'h53_A7 //MTX5
16'h54_E4 //MTX6
16'h58_9E //MTXS
16'h3D_C0 //COM13      sets gamma enable, does not preserve reserved bits, may be wrong?
16'h17_14 //HSTART     start high 8 bits
16'h18_02 //HSTOP      stop high 8 bits //these kill the odd colored line
16'h32_80 //HREF       edge offset
16'h19_03 //VSTART     start high 8 bits
16'h1A_7B //VSTOP      stop high 8 bits
16'h03_0A //VREF       vsync edge offset
16'h0F_41 //COM6       reset timings
16'h1E_00 //MVFP       disable mirror / flip //might have magic value of 03
16'h33_0B //CHLF       //magic value from the internet
16'h3C_78 //COM12      no HREF when VSYNC low
16'h69_00 //GFIX       fix gain control
16'h74_00 //REG74      Digital gain control
16'hB0_84 //RSVD       magic value from the internet *required* for good color
16'hB1_0c //ABLC1
16'hB2_0e //RSVD       more magic internet values
16'hB3_80 //THL_ST
16'h70_3a
16'h71_35
16'h72_11
16'h73_f0
16'ha2_02
16'h7a_20
16'h7b_10
16'h7c_1e
16'h7d_35
16'h7e_5a
16'h7f_69
16'h80_76
16'h81_80
16'h82_88
16'h83_8f
16'h84_96
16'h85_a3
16'h86_af
16'h87_c4
16'h88_d7
16'h89_e8
16'h13_e0 //COM8, disable AGC / AEC
16'h00_00 //set gain reg to 0 for AGC
16'h10_00 //set ARCJ reg to 0
16'h0d_40 //magic reserved bit for COM4
16'h14_18 //COM9, 4x gain + magic bit
16'ha5_05 // BD50MAX
16'hab_07 //DB60MAX
16'h24_95 //AGC upper limit
16'h25_33 //AGC lower limit
16'h26_e3 //AGC/AEC fast mode op region
16'h9f_78 //HAECC1
16'ha0_68 //HAECC2
16'ha1_03 //magic
16'ha6_d8 //HAECC3
16'ha7_d8 //HAECC4
16'ha8_f0 //HAECC5
16'ha9_90 //HAECC6
16'haa_94 //HAECC7
16'h13_e5 //COM8, enable AGC / AEC
16'h1E_23 //Mirror Image
16'h69_06 //gain of RGB(manually adjusted)