/*
 * Copyright (C) 2008-2012 Numascale AS, support@numascale.com
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <stdio.h>

#include "dnc-regs.h"
#include "dnc-route.h"
#include "dnc-access.h"
#include "dnc-config.h"

#define OFFS_RTBLL (LC3_CSR_ROUT_BXTBLL00 - LC3_CSR_ROUT_LCTBL00)
#define OFFS_RTBLM (LC3_CSR_ROUT_BLTBL00  - LC3_CSR_ROUT_LCTBL00)
#define OFFS_RTBLH (LC3_CSR_ROUT_BXTBLH00 - LC3_CSR_ROUT_LCTBL00)
#define OFFS_LTBL  0

#define DEBUG_ROUTE(fmt, ...)
/* #define DEBUG_ROUTE(fmt, ...) printf(fmt, __VA_ARGS__) */

#define SCI_ID_CHUNK(id) (((id) >> 8) & 0xf) /* Routing is deep enough to cover bit 12:8, but we use only 12bit NodeIDs */
#define SCI_ID_REGNR(id) (((id) >> 4) & 0xf)
#define SCI_ID_BITNR(id) (((id) >> 0) & 0xf)

/* NB: Only ROUTING_PAIR can be used on longer rings due to the multiple CAM hit scenario */
#define ROUTING_PAIR 1

static inline uint8_t _load_balance(uint8_t dim, sci_t src, sci_t dst)
{
#if defined(ROUTING_PAIR)
	/* Pair-wise load-balancing */
	return ((dst & 0xf) + ((dst >> 4) & 0xf) + ((dst >> 8) & 0xf) +
		(src & 0xf) + ((src >> 4) & 0xf) + ((src >> 8) & 0xf)) & 1;
#else
	sci_t src2 = src >> (dim * 4);
	sci_t dst2 = dst >> (dim * 4);

#if defined(ROUTING_2QOS)
	/* 2QOS routing (dateline) */
	return ((dst2 < src2) ? 1 : 0);
#elif defined(ROUTING_SHORT)
	/* Shortest path routing */
	int len = cfg_fabric.size[dim];
	int forward = ((len - src2) + dst2) % len;
	int backward = ((src2 + (len - dst2)) + len) % len;
	return ((forward == backward) ? (src2 & 1) :
		(backward < forward) ? 1 : 0);
#else
	return 0;
#endif

#endif
}

uint8_t router0(sci_t src, const int node)
{
	sci_t dst = cfg_nodelist[node].sci;
	uint8_t dim = 0;

	sci_t dst2 = dst;
	sci_t src2 = src;
	while ((src2 ^ dst2) & ~0xf) {
		dim++;
		src2 >>= 4;
		dst2 >>= 4;
	}

	int out = dim * 2 + 1;
	out += _load_balance(dim, src, dst);
	return out;
}

uint8_t router1(sci_t src, const int node)
{
	sci_t dst = cfg_nodelist[node].sci;
	uint8_t out = 0;

	/* Check usability of dimensions in order */
	for (int i = 0; i < 3; i++) {
		const int shift = dims[i] * 4;
		if (((src >> shift) & 0xf) ^ ((dst >> shift) & 0xf)) {
			out = dims[i] * 2 + 1;
			break;
		}
	}

	out += node % 1; /* Load balance */
	return out;
}



#ifdef LEGACY
/* Route all 256 bxbar entries for chunk corresponding to "dest" over "link"
 * on "sci" */
void add_chunk_route(uint16_t dest, const sci_t sci, uint8_t link)
{
	int scc = ((sci == 0xfff0) || ((sci & 0xf000) == 0));
	uint16_t base = scc ? H2S_CSR_G0_ROUT_LCTBL00 : LC3_CSR_ROUT_LCTBL00;
	uint16_t reg;
	dnc_write_csr(sci,
	              scc
	              ? H2S_CSR_G0_ROUT_TABLE_CHUNK
	              : LC3_CSR_SW_INFO3,
	              SCI_ID_CHUNK(dest));

	for (reg = 0; reg < 16; reg++) {
		dnc_write_csr(sci, base + OFFS_RTBLL + reg * 4,
		              (link & 1) ? 0xffff : 0);
		dnc_write_csr(sci, base + OFFS_RTBLM + reg * 4,
		              (link & 2) ? 0xffff : 0);
		dnc_write_csr(sci, base + OFFS_RTBLH + reg * 4,
		              (link & 4) ? 0xffff : 0);

		if (!scc) dnc_write_csr(sci, base + OFFS_LTBL + reg * 4, 0xffff);
	}

	DEBUG_ROUTE("add_chunk_route: on %04x to %04x over %d\n",
	            sci, dest, link);
}

/* Unroute all 256 entries for chunk corresponding to "dest" on "sci" */
void del_chunk_route(uint16_t dest, const sci_t sci)
{
	int scc = ((sci == 0xfff0) || ((sci & 0xf000) == 0));
	uint16_t reg;

	if (!scc) {
		dnc_write_csr(sci, LC3_CSR_SW_INFO3, SCI_ID_CHUNK(dest));

		for (reg = 0; reg < 16; reg++) {
			dnc_write_csr(sci, LC3_CSR_ROUT_LCTBL00 + OFFS_LTBL + reg * 4, 0x0000);
		}

		DEBUG_ROUTE("del_chunk_route: on %04x from %04x\n",
		            sci, dest);
	}
}

/* Set route on "sci" towards "dest" over "link"; bitmask "width"
   signifies width of route */
void set_route(uint16_t dest, const sci_t sci, uint16_t width, uint8_t link)
{
	int scc = ((sci == 0xfff0) || ((sci & 0xf000) == 0));
	uint16_t reg = SCI_ID_REGNR(dest) * 4;
	uint16_t bit = SCI_ID_BITNR(dest);
	uint16_t base = scc ? H2S_CSR_G0_ROUT_LCTBL00 : LC3_CSR_ROUT_LCTBL00;
	dnc_write_csr(sci,
	              scc
	              ? H2S_CSR_G0_ROUT_TABLE_CHUNK
	              : LC3_CSR_SW_INFO3,
	              SCI_ID_CHUNK(dest));
	dnc_write_csr(sci, base + OFFS_RTBLL + reg, ((link & 1) ? width : 0) << bit);
	dnc_write_csr(sci, base + OFFS_RTBLM + reg, ((link & 2) ? width : 0) << bit);
	dnc_write_csr(sci, base + OFFS_RTBLH + reg, ((link & 4) ? width : 0) << bit);

	if (!scc) dnc_write_csr(sci, base + OFFS_LTBL + reg, width << bit);

	DEBUG_ROUTE("sdd_route: on %04x to %04x/%x over %d\n",
	            sci, dest, width, link);
}

/* Add route on "sci" towards "dest" over "link"; bitmask "width"
   signifies width of route */
void add_route(uint16_t dest, const sci_t sci, uint16_t width, uint8_t link)
{
	int scc = ((sci == 0xfff0) || ((sci & 0xf000) == 0));
	uint16_t reg = SCI_ID_REGNR(dest) * 4;
	uint16_t bit = SCI_ID_BITNR(dest);
	uint16_t base = scc ? H2S_CSR_G0_ROUT_LCTBL00 : LC3_CSR_ROUT_LCTBL00;
	uint32_t csr;
	dnc_write_csr(sci,
	              scc
	              ? H2S_CSR_G0_ROUT_TABLE_CHUNK
	              : LC3_CSR_SW_INFO3,
	              SCI_ID_CHUNK(dest));

	if (!scc) {
		csr = dnc_read_csr(sci, LC3_CSR_CONFIG4);
		csr |= (1 << 6); /* CONFIG4.tblrd is needed to read routing tables through CSR */
		dnc_write_csr(sci, LC3_CSR_CONFIG4, csr);
	}

	csr = dnc_read_csr(sci, base + OFFS_RTBLL + reg);
	csr = (csr & ~(width << bit)) | (((link & 1) ? width : 0) << bit);
	dnc_write_csr(sci, base + OFFS_RTBLL + reg, csr);
	csr = dnc_read_csr(sci, base + OFFS_RTBLM + reg);
	csr = (csr & ~(width << bit)) | (((link & 2) ? width : 0) << bit);
	dnc_write_csr(sci, base + OFFS_RTBLM + reg, csr);
	csr = dnc_read_csr(sci, base + OFFS_RTBLH + reg);
	csr = (csr & ~(width << bit)) | (((link & 4) ? width : 0) << bit);
	dnc_write_csr(sci, base + OFFS_RTBLH + reg, csr);

	if (!scc) {
		csr = dnc_read_csr(sci, base + OFFS_LTBL + reg);
		csr |= (width << bit);
		dnc_write_csr(sci, base + OFFS_LTBL + reg, csr);
		csr = dnc_read_csr(sci, LC3_CSR_CONFIG4);
		csr &= ~(1 << 6); /* Disable CONFIG4.tblrd to enable normal routing operation */
		dnc_write_csr(sci, LC3_CSR_CONFIG4, csr);
	}

	DEBUG_ROUTE("add_route: on %04x to %04x/%x over %d\n",
	            sci, dest, width, link);
}

/* Remove route on "sci" towards "dest"; bitmask "width" signifies
   width of route */
void del_route(uint16_t dest, const sci_t sci, uint16_t width)
{
	int scc = ((sci == 0xfff0) || ((sci & 0xf000) == 0));
	uint16_t reg = SCI_ID_REGNR(dest) * 4;
	uint16_t bit = SCI_ID_BITNR(dest);
	uint32_t csr;

	if (!scc) {
		dnc_write_csr(sci, LC3_CSR_SW_INFO3, SCI_ID_CHUNK(dest));
		csr = dnc_read_csr(sci, LC3_CSR_CONFIG4);
		csr |= (1 << 6); /* CONFIG4.tblrd is needed to read routing tables through CSR */
		dnc_write_csr(sci, LC3_CSR_CONFIG4, csr);
		csr = dnc_read_csr(sci, LC3_CSR_ROUT_LCTBL00 + OFFS_LTBL + reg);
		csr &= ~(width << bit);
		dnc_write_csr(sci, LC3_CSR_ROUT_LCTBL00 + OFFS_LTBL + reg, csr);
		csr = dnc_read_csr(sci, LC3_CSR_CONFIG4);
		csr &= ~(1 << 6); /* Disable CONFIG4.tblrd to enable normal routing operation */
		dnc_write_csr(sci, LC3_CSR_CONFIG4, csr);
		DEBUG_ROUTE("del_route: on %04x to %04x/%x\n",
		            sci, dest, width);
	}
}

/* Set route towards "dest" over "link" on blink id "bid" via "sci";
   bitmask "width" signifies width of route */
void set_route_geo(uint16_t dest, const sci_t sci, uint8_t bid, uint16_t width, uint8_t link)
{
	int scc = (bid == 0);
	uint16_t reg = SCI_ID_REGNR(dest) * 4;
	uint16_t bit = SCI_ID_BITNR(dest);
	uint16_t base = scc ? H2S_CSR_G0_ROUT_LCTBL00 : LC3_CSR_ROUT_LCTBL00;
	dnc_write_csr_geo(sci, bid,
	                  scc
	                  ? H2S_CSR_G0_ROUT_TABLE_CHUNK
	                  : LC3_CSR_SW_INFO3,
	                  SCI_ID_CHUNK(dest));
	dnc_write_csr_geo(sci, bid, base + OFFS_RTBLL + reg, ((link & 1) ? width : 0) << bit);
	dnc_write_csr_geo(sci, bid, base + OFFS_RTBLM + reg, ((link & 2) ? width : 0) << bit);
	dnc_write_csr_geo(sci, bid, base + OFFS_RTBLH + reg, ((link & 4) ? width : 0) << bit);

	if (!scc) dnc_write_csr_geo(sci, bid, base + OFFS_LTBL + reg, width << bit);

	DEBUG_ROUTE("set_route_geo: on %04x bid %d to %04x/%x over %d\n",
	            sci, bid, dest, width, link);
}

/* Add route towards "dest" over "link" on blink id "bid" via "sci";
   bitmask "width" signifies width of route */
void add_route_geo(uint16_t dest, const sci_t sci, uint8_t bid, uint16_t width, uint8_t link)
{
	int scc = (bid == 0);
	uint16_t reg = SCI_ID_REGNR(dest) * 4;
	uint16_t bit = SCI_ID_BITNR(dest);
	uint16_t base = scc ? H2S_CSR_G0_ROUT_LCTBL00 : LC3_CSR_ROUT_LCTBL00;
	uint32_t csr;
	dnc_write_csr_geo(sci, bid,
	                  scc
	                  ? H2S_CSR_G0_ROUT_TABLE_CHUNK
	                  : LC3_CSR_SW_INFO3,
	                  SCI_ID_CHUNK(dest));

	if (!scc) {
		csr = dnc_read_csr_geo(sci, bid, LC3_CSR_CONFIG4);
		csr |= (1 << 6); /* CONFIG4.tblrd is needed to read routing tables through CSR */
		dnc_write_csr_geo(sci, bid, LC3_CSR_CONFIG4, csr);
	}

	csr = dnc_read_csr_geo(sci, bid, base + OFFS_RTBLL + reg);
	csr = (csr& ~(width << bit)) | (((link & 1) ? width : 0) << bit);
	dnc_write_csr_geo(sci, bid, base + OFFS_RTBLL + reg, csr);
	csr = dnc_read_csr_geo(sci, bid, base + OFFS_RTBLM + reg);
	csr = (csr & ~(width << bit)) | (((link & 2) ? width : 0) << bit);
	dnc_write_csr_geo(sci, bid, base + OFFS_RTBLM + reg, csr);
	csr = dnc_read_csr_geo(sci, bid, base + OFFS_RTBLH + reg);
	csr = (csr & ~(width << bit)) | (((link & 4) ? width : 0) << bit);
	dnc_write_csr_geo(sci, bid, base + OFFS_RTBLH + reg, csr);

	if (!scc) {
		csr = dnc_read_csr_geo(sci, bid, base + OFFS_LTBL + reg);
		csr |= (width << bit);
		dnc_write_csr_geo(sci, bid, base + OFFS_LTBL + reg, csr);
		csr = dnc_read_csr_geo(sci, bid, LC3_CSR_CONFIG4);
		csr &= ~(1 << 6); /* Disable CONFIG4.tblrd to enable normal routing operation */
		dnc_write_csr_geo(sci, bid, LC3_CSR_CONFIG4, csr);
	}

	DEBUG_ROUTE("add_route_geo: on %04x bid %d to %04x/%x over %d\n",
	            sci, bid, dest, width, link);
}

/* Remove route towards "dest" on blink id "bid" via "sci"; bitmask
   "width" signifies width of route */
void del_route_geo(uint16_t dest, const sci_t sci, uint8_t bid, uint16_t width)
{
	int scc = (bid == 0);
	uint16_t reg = SCI_ID_REGNR(dest) * 4;
	uint16_t bit = SCI_ID_BITNR(dest);
	uint32_t csr;

	if (!scc) {
		dnc_write_csr_geo(sci, bid, LC3_CSR_SW_INFO3, SCI_ID_CHUNK(dest));
		csr = dnc_read_csr_geo(sci, bid, LC3_CSR_CONFIG4);
		csr |= (1 << 6); /* CONFIG4.tblrd is needed to read routing tables through CSR */
		dnc_write_csr_geo(sci, bid, LC3_CSR_CONFIG4, csr);
		csr = dnc_read_csr_geo(sci, bid, LC3_CSR_ROUT_LCTBL00 + OFFS_LTBL + reg);
		csr &= ~(width << bit);
		dnc_write_csr_geo(sci, bid, LC3_CSR_ROUT_LCTBL00 + OFFS_LTBL + reg, csr);
		csr = dnc_read_csr_geo(sci, bid, LC3_CSR_CONFIG4);
		csr &= ~(1 << 6); /* Disable CONFIG4.tblrd to enable normal routing operation */
		dnc_write_csr_geo(sci, bid, LC3_CSR_CONFIG4, csr);
		DEBUG_ROUTE("del_route_geo: on %04x bid %d to %04x/%x\n",
		            sci, bid, dest, width);
	}
}
#endif
