Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:48:09 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : sv_chip1_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.824ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 1.102ns (35.931%)  route 1.965ns (64.069%))
  Logic Levels:           6  (CARRY8=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 4.713 - 2.500 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.862ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.650ns (routing 0.787ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y155        net (fo=11401, routed)       2.053     2.991    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_FDRE_C_Q)         0.155     3.146    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X46Y150        net (fo=176, unset)          0.931     4.077    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/I6[5]
    SLICE_X46Y150        LUT4 (Prop_LUT4_I3_O)        0.035     4.112    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[3]_i_8__48/O
    SLICE_X45Y151        net (fo=1, unset)            0.225     4.337    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I179[0]
    SLICE_X45Y151        CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.260     4.597    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[3]_i_2__48/O[5]
    SLICE_X47Y149        net (fo=3, unset)            0.441     5.038    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/I7[2]
    SLICE_X47Y149        LUT4 (Prop_LUT4_I3_O)        0.100     5.138    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_17__52/O
    SLICE_X46Y149        net (fo=2, unset)            0.219     5.357    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_17__52
    SLICE_X46Y149        LUT6 (Prop_LUT6_I4_O)        0.086     5.443    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_3__48/O
    SLICE_X45Y149        net (fo=2, unset)            0.136     5.579    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_3__48
    SLICE_X45Y149        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.243     5.822    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg_reg[10]_i_1__48/CO[7]
    SLICE_X45Y150        net (fo=1, unset)            0.013     5.835    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I182[0]
    SLICE_X45Y150        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.223     6.058    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__48/O[4]
    SLICE_X45Y150        net (fo=1, routed)           0.000     6.058    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/I4[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y150        net (fo=11401, routed)       1.650     4.713    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.205    
                         clock uncertainty           -0.035     5.169    
    SLICE_X45Y150        FDRE (Setup_FDRE_C_D)        0.064     5.233    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.823ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 1.098ns (35.847%)  route 1.965ns (64.153%))
  Logic Levels:           6  (CARRY8=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 4.714 - 2.500 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.862ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.787ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y155        net (fo=11401, routed)       2.053     2.991    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_FDRE_C_Q)         0.155     3.146    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X46Y150        net (fo=176, unset)          0.931     4.077    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/I6[5]
    SLICE_X46Y150        LUT4 (Prop_LUT4_I3_O)        0.035     4.112    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[3]_i_8__48/O
    SLICE_X45Y151        net (fo=1, unset)            0.225     4.337    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I179[0]
    SLICE_X45Y151        CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.260     4.597    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[3]_i_2__48/O[5]
    SLICE_X47Y149        net (fo=3, unset)            0.441     5.038    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/I7[2]
    SLICE_X47Y149        LUT4 (Prop_LUT4_I3_O)        0.100     5.138    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_17__52/O
    SLICE_X46Y149        net (fo=2, unset)            0.219     5.357    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_17__52
    SLICE_X46Y149        LUT6 (Prop_LUT6_I4_O)        0.086     5.443    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_3__48/O
    SLICE_X45Y149        net (fo=2, unset)            0.136     5.579    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_3__48
    SLICE_X45Y149        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.243     5.822    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg_reg[10]_i_1__48/CO[7]
    SLICE_X45Y150        net (fo=1, unset)            0.013     5.835    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I182[0]
    SLICE_X45Y150        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.219     6.054    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__48/O[3]
    SLICE_X45Y150        net (fo=1, routed)           0.000     6.054    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/I4[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y150        net (fo=11401, routed)       1.651     4.714    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.206    
                         clock uncertainty           -0.035     5.170    
    SLICE_X45Y150        FDRE (Setup_FDRE_C_D)        0.060     5.230    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                 -0.823    

Slack (VIOLATED) :        -0.820ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 1.094ns (35.763%)  route 1.965ns (64.237%))
  Logic Levels:           6  (CARRY8=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 4.714 - 2.500 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.862ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.787ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y155        net (fo=11401, routed)       2.053     2.991    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_FDRE_C_Q)         0.155     3.146    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X46Y150        net (fo=176, unset)          0.931     4.077    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/I6[5]
    SLICE_X46Y150        LUT4 (Prop_LUT4_I3_O)        0.035     4.112    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[3]_i_8__48/O
    SLICE_X45Y151        net (fo=1, unset)            0.225     4.337    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I179[0]
    SLICE_X45Y151        CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.260     4.597    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[3]_i_2__48/O[5]
    SLICE_X47Y149        net (fo=3, unset)            0.441     5.038    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/I7[2]
    SLICE_X47Y149        LUT4 (Prop_LUT4_I3_O)        0.100     5.138    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_17__52/O
    SLICE_X46Y149        net (fo=2, unset)            0.219     5.357    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_17__52
    SLICE_X46Y149        LUT6 (Prop_LUT6_I4_O)        0.086     5.443    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_3__48/O
    SLICE_X45Y149        net (fo=2, unset)            0.136     5.579    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_3__48
    SLICE_X45Y149        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.243     5.822    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg_reg[10]_i_1__48/CO[7]
    SLICE_X45Y150        net (fo=1, unset)            0.013     5.835    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I182[0]
    SLICE_X45Y150        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.215     6.050    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__48/O[1]
    SLICE_X45Y150        net (fo=1, routed)           0.000     6.050    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/I4[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y150        net (fo=11401, routed)       1.651     4.714    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.206    
                         clock uncertainty           -0.035     5.170    
    SLICE_X45Y150        FDRE (Setup_FDRE_C_D)        0.059     5.229    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                 -0.820    

Slack (VIOLATED) :        -0.816ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.045ns (30.440%)  route 2.388ns (69.560%))
  Logic Levels:           8  (CARRY8=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 4.898 - 2.500 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.864ns (routing 0.862ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.787ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y156        net (fo=11401, routed)       1.864     2.802    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y156        FDRE (Prop_FDRE_C_Q)         0.156     2.958    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[2]/Q
    SLICE_X46Y140        net (fo=176, unset)          0.788     3.746    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O3[2]
    SLICE_X46Y140        LUT6 (Prop_LUT6_I0_O)        0.034     3.780    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_4__50/O
    SLICE_X47Y141        net (fo=2, unset)            0.341     4.121    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_4__50
    SLICE_X47Y141        LUT6 (Prop_LUT6_I0_O)        0.035     4.156    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_11__50/O
    SLICE_X47Y141        net (fo=1, routed)           0.000     4.156    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_11__50
    SLICE_X47Y141        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     4.400    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[2]_i_1__50/CO[7]
    SLICE_X47Y142        net (fo=1, unset)            0.000     4.400    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[2]_i_1__50
    SLICE_X47Y142        CARRY8 (Prop_CARRY8_CI_CO[2])
                                                      0.102     4.502    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_16__50/CO[2]
    SLICE_X48Y138        net (fo=2, unset)            0.417     4.919    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/CO[0]
    SLICE_X48Y138        LUT4 (Prop_LUT4_I0_O)        0.082     5.001    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/limxrim_reg[15]_i_17__54/O
    SLICE_X48Y139        net (fo=2, unset)            0.123     5.124    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I103
    SLICE_X48Y139        LUT6 (Prop_LUT6_I5_O)        0.037     5.161    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[15]_i_5__50/O
    SLICE_X49Y143        net (fo=2, unset)            0.719     5.880    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O112[0]
    SLICE_X49Y143        LUT5 (Prop_LUT5_I0_O)        0.035     5.915    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[15]_i_10__50/O
    SLICE_X49Y143        net (fo=1, routed)           0.000     5.915    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/I10[0]
    SLICE_X49Y143        CARRY8 (Prop_CARRY8_S[0]_O[4])
                                                      0.320     6.235    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/limxrim_reg_reg[15]_i_1__50/O[4]
    SLICE_X49Y143        net (fo=1, routed)           0.000     6.235    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y143        net (fo=11401, routed)       1.835     4.898    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.490     5.389    
                         clock uncertainty           -0.035     5.354    
    SLICE_X49Y143        FDRE (Setup_FDRE_C_D)        0.065     5.419    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.419    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                 -0.816    

Slack (VIOLATED) :        -0.816ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 1.142ns (37.394%)  route 1.912ns (62.606%))
  Logic Levels:           8  (CARRY8=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 4.705 - 2.500 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.862ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.787ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y151        net (fo=11401, routed)       2.046     2.984    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDRE (Prop_FDRE_C_Q)         0.156     3.140    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/Q
    SLICE_X47Y153        net (fo=187, unset)          0.924     4.064    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I5[1]
    SLICE_X47Y153        LUT6 (Prop_LUT6_I2_O)        0.035     4.099    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[2]_i_6__49/O
    SLICE_X48Y151        net (fo=1, unset)            0.319     4.418    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I185[1]
    SLICE_X48Y151        CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[2]_i_1__49/CO[7]
    SLICE_X48Y152        net (fo=1, unset)            0.000     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[2]_i_1__49
    SLICE_X48Y152        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.838    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_16__49/O[0]
    SLICE_X46Y153        net (fo=3, unset)            0.259     5.097    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I4[0]
    SLICE_X46Y153        LUT4 (Prop_LUT4_I0_O)        0.079     5.176    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_17__53/O
    SLICE_X46Y150        net (fo=2, unset)            0.190     5.366    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_17__53
    SLICE_X46Y150        LUT6 (Prop_LUT6_I0_O)        0.035     5.401    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_4__53/O
    SLICE_X47Y150        net (fo=2, unset)            0.220     5.621    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_4__53
    SLICE_X47Y150        LUT5 (Prop_LUT5_I0_O)        0.035     5.656    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_9__49/O
    SLICE_X47Y150        net (fo=1, routed)           0.000     5.656    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_9__49
    SLICE_X47Y150        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.900    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg_reg[10]_i_1__49/CO[7]
    SLICE_X47Y151        net (fo=1, unset)            0.000     5.900    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg_reg[10]_i_1__49
    SLICE_X47Y151        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     6.038    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg_reg[15]_i_1__49/O[3]
    SLICE_X47Y151        net (fo=1, routed)           0.000     6.038    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/I4[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y151        net (fo=11401, routed)       1.642     4.705    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.197    
                         clock uncertainty           -0.035     5.162    
    SLICE_X47Y151        FDRE (Setup_FDRE_C_D)        0.060     5.222    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.222    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 -0.816    

Slack (VIOLATED) :        -0.816ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 1.146ns (37.475%)  route 1.912ns (62.525%))
  Logic Levels:           8  (CARRY8=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 4.704 - 2.500 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.862ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.787ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y151        net (fo=11401, routed)       2.046     2.984    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDRE (Prop_FDRE_C_Q)         0.156     3.140    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/Q
    SLICE_X47Y153        net (fo=187, unset)          0.924     4.064    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I5[1]
    SLICE_X47Y153        LUT6 (Prop_LUT6_I2_O)        0.035     4.099    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[2]_i_6__49/O
    SLICE_X48Y151        net (fo=1, unset)            0.319     4.418    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I185[1]
    SLICE_X48Y151        CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[2]_i_1__49/CO[7]
    SLICE_X48Y152        net (fo=1, unset)            0.000     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[2]_i_1__49
    SLICE_X48Y152        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.838    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_16__49/O[0]
    SLICE_X46Y153        net (fo=3, unset)            0.259     5.097    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I4[0]
    SLICE_X46Y153        LUT4 (Prop_LUT4_I0_O)        0.079     5.176    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_17__53/O
    SLICE_X46Y150        net (fo=2, unset)            0.190     5.366    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_17__53
    SLICE_X46Y150        LUT6 (Prop_LUT6_I0_O)        0.035     5.401    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_4__53/O
    SLICE_X47Y150        net (fo=2, unset)            0.220     5.621    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_4__53
    SLICE_X47Y150        LUT5 (Prop_LUT5_I0_O)        0.035     5.656    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_9__49/O
    SLICE_X47Y150        net (fo=1, routed)           0.000     5.656    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_9__49
    SLICE_X47Y150        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.900    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg_reg[10]_i_1__49/CO[7]
    SLICE_X47Y151        net (fo=1, unset)            0.000     5.900    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg_reg[10]_i_1__49
    SLICE_X47Y151        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     6.042    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg_reg[15]_i_1__49/O[4]
    SLICE_X47Y151        net (fo=1, routed)           0.000     6.042    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/I4[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y151        net (fo=11401, routed)       1.641     4.704    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X47Y151        FDRE (Setup_FDRE_C_D)        0.065     5.226    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.226    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 -0.816    

Slack (VIOLATED) :        -0.813ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 1.138ns (37.311%)  route 1.912ns (62.689%))
  Logic Levels:           8  (CARRY8=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 4.705 - 2.500 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.862ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.787ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y151        net (fo=11401, routed)       2.046     2.984    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDRE (Prop_FDRE_C_Q)         0.156     3.140    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/Q
    SLICE_X47Y153        net (fo=187, unset)          0.924     4.064    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I5[1]
    SLICE_X47Y153        LUT6 (Prop_LUT6_I2_O)        0.035     4.099    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[2]_i_6__49/O
    SLICE_X48Y151        net (fo=1, unset)            0.319     4.418    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I185[1]
    SLICE_X48Y151        CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[2]_i_1__49/CO[7]
    SLICE_X48Y152        net (fo=1, unset)            0.000     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[2]_i_1__49
    SLICE_X48Y152        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.838    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_16__49/O[0]
    SLICE_X46Y153        net (fo=3, unset)            0.259     5.097    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I4[0]
    SLICE_X46Y153        LUT4 (Prop_LUT4_I0_O)        0.079     5.176    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_17__53/O
    SLICE_X46Y150        net (fo=2, unset)            0.190     5.366    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_17__53
    SLICE_X46Y150        LUT6 (Prop_LUT6_I0_O)        0.035     5.401    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_4__53/O
    SLICE_X47Y150        net (fo=2, unset)            0.220     5.621    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_4__53
    SLICE_X47Y150        LUT5 (Prop_LUT5_I0_O)        0.035     5.656    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_9__49/O
    SLICE_X47Y150        net (fo=1, routed)           0.000     5.656    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_9__49
    SLICE_X47Y150        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.900    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg_reg[10]_i_1__49/CO[7]
    SLICE_X47Y151        net (fo=1, unset)            0.000     5.900    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg_reg[10]_i_1__49
    SLICE_X47Y151        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     6.034    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg_reg[15]_i_1__49/O[1]
    SLICE_X47Y151        net (fo=1, routed)           0.000     6.034    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/I4[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y151        net (fo=11401, routed)       1.642     4.705    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.197    
                         clock uncertainty           -0.035     5.162    
    SLICE_X47Y151        FDRE (Setup_FDRE_C_D)        0.059     5.221    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                 -0.813    

Slack (VIOLATED) :        -0.786ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.065ns (35.149%)  route 1.965ns (64.851%))
  Logic Levels:           6  (CARRY8=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 4.714 - 2.500 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.862ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.787ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y155        net (fo=11401, routed)       2.053     2.991    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_FDRE_C_Q)         0.155     3.146    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X46Y150        net (fo=176, unset)          0.931     4.077    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/I6[5]
    SLICE_X46Y150        LUT4 (Prop_LUT4_I3_O)        0.035     4.112    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[3]_i_8__48/O
    SLICE_X45Y151        net (fo=1, unset)            0.225     4.337    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I179[0]
    SLICE_X45Y151        CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.260     4.597    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[3]_i_2__48/O[5]
    SLICE_X47Y149        net (fo=3, unset)            0.441     5.038    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/I7[2]
    SLICE_X47Y149        LUT4 (Prop_LUT4_I3_O)        0.100     5.138    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_17__52/O
    SLICE_X46Y149        net (fo=2, unset)            0.219     5.357    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_17__52
    SLICE_X46Y149        LUT6 (Prop_LUT6_I4_O)        0.086     5.443    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_3__48/O
    SLICE_X45Y149        net (fo=2, unset)            0.136     5.579    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_3__48
    SLICE_X45Y149        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.243     5.822    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg_reg[10]_i_1__48/CO[7]
    SLICE_X45Y150        net (fo=1, unset)            0.013     5.835    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I182[0]
    SLICE_X45Y150        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.186     6.021    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__48/O[0]
    SLICE_X45Y150        net (fo=1, routed)           0.000     6.021    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/I4[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y150        net (fo=11401, routed)       1.651     4.714    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.206    
                         clock uncertainty           -0.035     5.170    
    SLICE_X45Y150        FDRE (Setup_FDRE_C_D)        0.064     5.234    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.234    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                 -0.786    

Slack (VIOLATED) :        -0.782ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 1.056ns (34.955%)  route 1.965ns (65.045%))
  Logic Levels:           6  (CARRY8=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 4.714 - 2.500 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.862ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.787ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y155        net (fo=11401, routed)       2.053     2.991    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_FDRE_C_Q)         0.155     3.146    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X46Y150        net (fo=176, unset)          0.931     4.077    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/I6[5]
    SLICE_X46Y150        LUT4 (Prop_LUT4_I3_O)        0.035     4.112    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[3]_i_8__48/O
    SLICE_X45Y151        net (fo=1, unset)            0.225     4.337    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I179[0]
    SLICE_X45Y151        CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.260     4.597    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[3]_i_2__48/O[5]
    SLICE_X47Y149        net (fo=3, unset)            0.441     5.038    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/I7[2]
    SLICE_X47Y149        LUT4 (Prop_LUT4_I3_O)        0.100     5.138    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_17__52/O
    SLICE_X46Y149        net (fo=2, unset)            0.219     5.357    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_17__52
    SLICE_X46Y149        LUT6 (Prop_LUT6_I4_O)        0.086     5.443    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_3__48/O
    SLICE_X45Y149        net (fo=2, unset)            0.136     5.579    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_3__48
    SLICE_X45Y149        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.243     5.822    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg_reg[10]_i_1__48/CO[7]
    SLICE_X45Y150        net (fo=1, unset)            0.013     5.835    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I182[0]
    SLICE_X45Y150        CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.177     6.012    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__48/O[2]
    SLICE_X45Y150        net (fo=1, routed)           0.000     6.012    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/I4[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y150        net (fo=11401, routed)       1.651     4.714    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.206    
                         clock uncertainty           -0.035     5.170    
    SLICE_X45Y150        FDRE (Setup_FDRE_C_D)        0.059     5.229    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 -0.782    

Slack (VIOLATED) :        -0.779ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 1.109ns (36.710%)  route 1.912ns (63.290%))
  Logic Levels:           8  (CARRY8=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 4.705 - 2.500 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.862ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.787ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y151        net (fo=11401, routed)       2.046     2.984    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDRE (Prop_FDRE_C_Q)         0.156     3.140    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/Q
    SLICE_X47Y153        net (fo=187, unset)          0.924     4.064    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I5[1]
    SLICE_X47Y153        LUT6 (Prop_LUT6_I2_O)        0.035     4.099    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[2]_i_6__49/O
    SLICE_X48Y151        net (fo=1, unset)            0.319     4.418    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I185[1]
    SLICE_X48Y151        CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[2]_i_1__49/CO[7]
    SLICE_X48Y152        net (fo=1, unset)            0.000     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[2]_i_1__49
    SLICE_X48Y152        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.838    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_16__49/O[0]
    SLICE_X46Y153        net (fo=3, unset)            0.259     5.097    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I4[0]
    SLICE_X46Y153        LUT4 (Prop_LUT4_I0_O)        0.079     5.176    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_17__53/O
    SLICE_X46Y150        net (fo=2, unset)            0.190     5.366    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_17__53
    SLICE_X46Y150        LUT6 (Prop_LUT6_I0_O)        0.035     5.401    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_4__53/O
    SLICE_X47Y150        net (fo=2, unset)            0.220     5.621    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_4__53
    SLICE_X47Y150        LUT5 (Prop_LUT5_I0_O)        0.035     5.656    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_9__49/O
    SLICE_X47Y150        net (fo=1, routed)           0.000     5.656    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_9__49
    SLICE_X47Y150        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.900    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg_reg[10]_i_1__49/CO[7]
    SLICE_X47Y151        net (fo=1, unset)            0.000     5.900    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg_reg[10]_i_1__49
    SLICE_X47Y151        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.005    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg_reg[15]_i_1__49/O[0]
    SLICE_X47Y151        net (fo=1, routed)           0.000     6.005    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/I4[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y151        net (fo=11401, routed)       1.642     4.705    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.197    
                         clock uncertainty           -0.035     5.162    
    SLICE_X47Y151        FDRE (Setup_FDRE_C_D)        0.064     5.226    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.226    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 -0.779    

Slack (VIOLATED) :        -0.775ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.100ns (36.521%)  route 1.912ns (63.479%))
  Logic Levels:           8  (CARRY8=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 4.705 - 2.500 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.862ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.787ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y151        net (fo=11401, routed)       2.046     2.984    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDRE (Prop_FDRE_C_Q)         0.156     3.140    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/Q
    SLICE_X47Y153        net (fo=187, unset)          0.924     4.064    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I5[1]
    SLICE_X47Y153        LUT6 (Prop_LUT6_I2_O)        0.035     4.099    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[2]_i_6__49/O
    SLICE_X48Y151        net (fo=1, unset)            0.319     4.418    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I185[1]
    SLICE_X48Y151        CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[2]_i_1__49/CO[7]
    SLICE_X48Y152        net (fo=1, unset)            0.000     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[2]_i_1__49
    SLICE_X48Y152        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.838    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_16__49/O[0]
    SLICE_X46Y153        net (fo=3, unset)            0.259     5.097    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I4[0]
    SLICE_X46Y153        LUT4 (Prop_LUT4_I0_O)        0.079     5.176    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_17__53/O
    SLICE_X46Y150        net (fo=2, unset)            0.190     5.366    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_17__53
    SLICE_X46Y150        LUT6 (Prop_LUT6_I0_O)        0.035     5.401    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_4__53/O
    SLICE_X47Y150        net (fo=2, unset)            0.220     5.621    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_4__53
    SLICE_X47Y150        LUT5 (Prop_LUT5_I0_O)        0.035     5.656    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_9__49/O
    SLICE_X47Y150        net (fo=1, routed)           0.000     5.656    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_9__49
    SLICE_X47Y150        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.900    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg_reg[10]_i_1__49/CO[7]
    SLICE_X47Y151        net (fo=1, unset)            0.000     5.900    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg_reg[10]_i_1__49
    SLICE_X47Y151        CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     5.996    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg_reg[15]_i_1__49/O[2]
    SLICE_X47Y151        net (fo=1, routed)           0.000     5.996    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/I4[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y151        net (fo=11401, routed)       1.642     4.705    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.197    
                         clock uncertainty           -0.035     5.162    
    SLICE_X47Y151        FDRE (Setup_FDRE_C_D)        0.059     5.221    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 -0.775    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/limxrim_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.983ns (29.160%)  route 2.388ns (70.840%))
  Logic Levels:           8  (CARRY8=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 4.899 - 2.500 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.864ns (routing 0.862ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.787ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y156        net (fo=11401, routed)       1.864     2.802    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y156        FDRE (Prop_FDRE_C_Q)         0.156     2.958    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[2]/Q
    SLICE_X46Y140        net (fo=176, unset)          0.788     3.746    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O3[2]
    SLICE_X46Y140        LUT6 (Prop_LUT6_I0_O)        0.034     3.780    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_4__50/O
    SLICE_X47Y141        net (fo=2, unset)            0.341     4.121    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_4__50
    SLICE_X47Y141        LUT6 (Prop_LUT6_I0_O)        0.035     4.156    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_11__50/O
    SLICE_X47Y141        net (fo=1, routed)           0.000     4.156    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_11__50
    SLICE_X47Y141        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     4.400    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[2]_i_1__50/CO[7]
    SLICE_X47Y142        net (fo=1, unset)            0.000     4.400    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[2]_i_1__50
    SLICE_X47Y142        CARRY8 (Prop_CARRY8_CI_CO[2])
                                                      0.102     4.502    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_16__50/CO[2]
    SLICE_X48Y138        net (fo=2, unset)            0.417     4.919    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/CO[0]
    SLICE_X48Y138        LUT4 (Prop_LUT4_I0_O)        0.082     5.001    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/limxrim_reg[15]_i_17__54/O
    SLICE_X48Y139        net (fo=2, unset)            0.123     5.124    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I103
    SLICE_X48Y139        LUT6 (Prop_LUT6_I5_O)        0.037     5.161    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[15]_i_5__50/O
    SLICE_X49Y143        net (fo=2, unset)            0.719     5.880    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O112[0]
    SLICE_X49Y143        LUT5 (Prop_LUT5_I0_O)        0.035     5.915    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[15]_i_10__50/O
    SLICE_X49Y143        net (fo=1, routed)           0.000     5.915    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/I10[0]
    SLICE_X49Y143        CARRY8 (Prop_CARRY8_S[0]_O[3])
                                                      0.258     6.173    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/limxrim_reg_reg[15]_i_1__50/O[3]
    SLICE_X49Y143        net (fo=1, routed)           0.000     6.173    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y143        net (fo=11401, routed)       1.836     4.899    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.490     5.390    
                         clock uncertainty           -0.035     5.355    
    SLICE_X49Y143        FDRE (Setup_FDRE_C_D)        0.060     5.415    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/limxrim_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.729ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/limxrim_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.953ns (28.524%)  route 2.388ns (71.476%))
  Logic Levels:           8  (CARRY8=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 4.899 - 2.500 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.864ns (routing 0.862ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.787ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y156        net (fo=11401, routed)       1.864     2.802    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y156        FDRE (Prop_FDRE_C_Q)         0.156     2.958    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[2]/Q
    SLICE_X46Y140        net (fo=176, unset)          0.788     3.746    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O3[2]
    SLICE_X46Y140        LUT6 (Prop_LUT6_I0_O)        0.034     3.780    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_4__50/O
    SLICE_X47Y141        net (fo=2, unset)            0.341     4.121    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_4__50
    SLICE_X47Y141        LUT6 (Prop_LUT6_I0_O)        0.035     4.156    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_11__50/O
    SLICE_X47Y141        net (fo=1, routed)           0.000     4.156    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_11__50
    SLICE_X47Y141        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     4.400    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[2]_i_1__50/CO[7]
    SLICE_X47Y142        net (fo=1, unset)            0.000     4.400    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[2]_i_1__50
    SLICE_X47Y142        CARRY8 (Prop_CARRY8_CI_CO[2])
                                                      0.102     4.502    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_16__50/CO[2]
    SLICE_X48Y138        net (fo=2, unset)            0.417     4.919    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/CO[0]
    SLICE_X48Y138        LUT4 (Prop_LUT4_I0_O)        0.082     5.001    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/limxrim_reg[15]_i_17__54/O
    SLICE_X48Y139        net (fo=2, unset)            0.123     5.124    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I103
    SLICE_X48Y139        LUT6 (Prop_LUT6_I5_O)        0.037     5.161    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[15]_i_5__50/O
    SLICE_X49Y143        net (fo=2, unset)            0.719     5.880    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O112[0]
    SLICE_X49Y143        LUT5 (Prop_LUT5_I0_O)        0.035     5.915    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[15]_i_10__50/O
    SLICE_X49Y143        net (fo=1, routed)           0.000     5.915    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/I10[0]
    SLICE_X49Y143        CARRY8 (Prop_CARRY8_S[0]_O[2])
                                                      0.228     6.143    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/limxrim_reg_reg[15]_i_1__50/O[2]
    SLICE_X49Y143        net (fo=1, routed)           0.000     6.143    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/D[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y143        net (fo=11401, routed)       1.836     4.899    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.490     5.390    
                         clock uncertainty           -0.035     5.355    
    SLICE_X49Y143        FDRE (Setup_FDRE_C_D)        0.059     5.414    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/limxrim_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.414    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                 -0.729    

Slack (VIOLATED) :        -0.729ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 1.037ns (34.892%)  route 1.935ns (65.108%))
  Logic Levels:           7  (CARRY8=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 4.718 - 2.500 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.862ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.787ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y155        net (fo=11401, routed)       2.053     2.991    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_FDRE_C_Q)         0.155     3.146    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X48Y159        net (fo=176, unset)          0.997     4.143    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O8[5]
    SLICE_X48Y159        LUT6 (Prop_LUT6_I0_O)        0.037     4.180    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg[3]_i_6__43/O
    SLICE_X48Y160        net (fo=2, unset)            0.271     4.451    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[3]_i_6__43
    SLICE_X48Y160        CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.161     4.612    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[3]_i_2__43/O[5]
    SLICE_X46Y160        net (fo=3, unset)            0.343     4.955    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/I7[2]
    SLICE_X46Y160        LUT4 (Prop_LUT4_I3_O)        0.100     5.055    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_17__47/O
    SLICE_X46Y161        net (fo=2, unset)            0.053     5.108    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_17__47
    SLICE_X46Y161        LUT6 (Prop_LUT6_I0_O)        0.087     5.195    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_4__47/O
    SLICE_X47Y160        net (fo=2, unset)            0.271     5.466    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_4__47
    SLICE_X47Y160        LUT5 (Prop_LUT5_I0_O)        0.035     5.501    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_9__43/O
    SLICE_X47Y160        net (fo=1, routed)           0.000     5.501    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_9__43
    SLICE_X47Y160        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.745    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg_reg[10]_i_1__43/CO[7]
    SLICE_X47Y161        net (fo=1, unset)            0.000     5.745    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I147[0]
    SLICE_X47Y161        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.218     5.963    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__43/O[3]
    SLICE_X47Y161        net (fo=1, routed)           0.000     5.963    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/I4[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y161        net (fo=11401, routed)       1.655     4.718    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.210    
                         clock uncertainty           -0.035     5.174    
    SLICE_X47Y161        FDRE (Setup_FDRE_C_D)        0.060     5.234    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.234    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                 -0.729    

Slack (VIOLATED) :        -0.729ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 1.041ns (34.980%)  route 1.935ns (65.020%))
  Logic Levels:           7  (CARRY8=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 4.717 - 2.500 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.862ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.787ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y155        net (fo=11401, routed)       2.053     2.991    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_FDRE_C_Q)         0.155     3.146    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X48Y159        net (fo=176, unset)          0.997     4.143    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O8[5]
    SLICE_X48Y159        LUT6 (Prop_LUT6_I0_O)        0.037     4.180    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg[3]_i_6__43/O
    SLICE_X48Y160        net (fo=2, unset)            0.271     4.451    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[3]_i_6__43
    SLICE_X48Y160        CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.161     4.612    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[3]_i_2__43/O[5]
    SLICE_X46Y160        net (fo=3, unset)            0.343     4.955    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/I7[2]
    SLICE_X46Y160        LUT4 (Prop_LUT4_I3_O)        0.100     5.055    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_17__47/O
    SLICE_X46Y161        net (fo=2, unset)            0.053     5.108    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_17__47
    SLICE_X46Y161        LUT6 (Prop_LUT6_I0_O)        0.087     5.195    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_4__47/O
    SLICE_X47Y160        net (fo=2, unset)            0.271     5.466    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_4__47
    SLICE_X47Y160        LUT5 (Prop_LUT5_I0_O)        0.035     5.501    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_9__43/O
    SLICE_X47Y160        net (fo=1, routed)           0.000     5.501    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_9__43
    SLICE_X47Y160        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.745    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg_reg[10]_i_1__43/CO[7]
    SLICE_X47Y161        net (fo=1, unset)            0.000     5.745    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I147[0]
    SLICE_X47Y161        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.222     5.967    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__43/O[4]
    SLICE_X47Y161        net (fo=1, routed)           0.000     5.967    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/I4[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y161        net (fo=11401, routed)       1.654     4.717    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.209    
                         clock uncertainty           -0.035     5.173    
    SLICE_X47Y161        FDRE (Setup_FDRE_C_D)        0.065     5.238    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                 -0.729    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.033ns (34.805%)  route 1.935ns (65.195%))
  Logic Levels:           7  (CARRY8=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 4.718 - 2.500 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.862ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.787ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y155        net (fo=11401, routed)       2.053     2.991    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_FDRE_C_Q)         0.155     3.146    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X48Y159        net (fo=176, unset)          0.997     4.143    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O8[5]
    SLICE_X48Y159        LUT6 (Prop_LUT6_I0_O)        0.037     4.180    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg[3]_i_6__43/O
    SLICE_X48Y160        net (fo=2, unset)            0.271     4.451    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[3]_i_6__43
    SLICE_X48Y160        CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.161     4.612    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[3]_i_2__43/O[5]
    SLICE_X46Y160        net (fo=3, unset)            0.343     4.955    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/I7[2]
    SLICE_X46Y160        LUT4 (Prop_LUT4_I3_O)        0.100     5.055    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_17__47/O
    SLICE_X46Y161        net (fo=2, unset)            0.053     5.108    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_17__47
    SLICE_X46Y161        LUT6 (Prop_LUT6_I0_O)        0.087     5.195    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_4__47/O
    SLICE_X47Y160        net (fo=2, unset)            0.271     5.466    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_4__47
    SLICE_X47Y160        LUT5 (Prop_LUT5_I0_O)        0.035     5.501    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_9__43/O
    SLICE_X47Y160        net (fo=1, routed)           0.000     5.501    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_9__43
    SLICE_X47Y160        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.745    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg_reg[10]_i_1__43/CO[7]
    SLICE_X47Y161        net (fo=1, unset)            0.000     5.745    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I147[0]
    SLICE_X47Y161        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.214     5.959    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__43/O[1]
    SLICE_X47Y161        net (fo=1, routed)           0.000     5.959    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/I4[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y161        net (fo=11401, routed)       1.655     4.718    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.210    
                         clock uncertainty           -0.035     5.174    
    SLICE_X47Y161        FDRE (Setup_FDRE_C_D)        0.059     5.233    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.702ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 1.025ns (34.900%)  route 1.912ns (65.100%))
  Logic Levels:           6  (CARRY8=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 4.703 - 2.500 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.862ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.787ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y151        net (fo=11401, routed)       2.046     2.984    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDRE (Prop_FDRE_C_Q)         0.156     3.140    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/Q
    SLICE_X47Y153        net (fo=187, unset)          0.924     4.064    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I5[1]
    SLICE_X47Y153        LUT6 (Prop_LUT6_I2_O)        0.035     4.099    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[2]_i_6__49/O
    SLICE_X48Y151        net (fo=1, unset)            0.319     4.418    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I185[1]
    SLICE_X48Y151        CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[2]_i_1__49/CO[7]
    SLICE_X48Y152        net (fo=1, unset)            0.000     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[2]_i_1__49
    SLICE_X48Y152        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.838    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_16__49/O[0]
    SLICE_X46Y153        net (fo=3, unset)            0.259     5.097    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I4[0]
    SLICE_X46Y153        LUT4 (Prop_LUT4_I0_O)        0.079     5.176    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_17__53/O
    SLICE_X46Y150        net (fo=2, unset)            0.190     5.366    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_17__53
    SLICE_X46Y150        LUT6 (Prop_LUT6_I0_O)        0.035     5.401    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_4__53/O
    SLICE_X47Y150        net (fo=2, unset)            0.220     5.621    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_4__53
    SLICE_X47Y150        CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.300     5.921    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg_reg[10]_i_1__49/O[7]
    SLICE_X47Y150        net (fo=1, routed)           0.000     5.921    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/I4[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y150        net (fo=11401, routed)       1.640     4.703    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X47Y150        FDRE (Setup_FDRE_C_D)        0.059     5.219    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.219    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                 -0.702    

Slack (VIOLATED) :        -0.702ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_5/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.974ns (33.095%)  route 1.969ns (66.905%))
  Logic Levels:           7  (CARRY8=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 4.722 - 2.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.063ns (routing 0.862ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.787ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y165        net (fo=11401, routed)       2.063     3.001    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y165        FDRE (Prop_FDRE_C_Q)         0.155     3.156    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/Q
    SLICE_X48Y166        net (fo=128, unset)          0.865     4.021    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/O414
    SLICE_X48Y166        LUT6 (Prop_LUT6_I0_O)        0.037     4.058    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[2]_i_4__4/O
    SLICE_X48Y165        net (fo=2, unset)            0.387     4.445    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[2]_i_4__4
    SLICE_X48Y165        CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.178     4.623    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[2]_i_1__4/CO[7]
    SLICE_X48Y166        net (fo=1, unset)            0.000     4.623    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[2]_i_1__4
    SLICE_X48Y166        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.728    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_16__4/O[0]
    SLICE_X47Y168        net (fo=3, unset)            0.217     4.945    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/I8[0]
    SLICE_X47Y168        LUT4 (Prop_LUT4_I0_O)        0.079     5.024    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/lrexrre_reg[10]_i_17__8/O
    SLICE_X47Y167        net (fo=2, unset)            0.247     5.271    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/n_0_lrexrre_reg[10]_i_17__8
    SLICE_X47Y167        LUT6 (Prop_LUT6_I4_O)        0.035     5.306    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/lrexrre_reg[10]_i_3__4/O
    SLICE_X48Y167        net (fo=2, unset)            0.253     5.559    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/n_0_lrexrre_reg[10]_i_3__4
    SLICE_X48Y167        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.243     5.802    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/lrexrre_reg_reg[10]_i_1__4/CO[7]
    SLICE_X48Y168        net (fo=1, unset)            0.000     5.802    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/n_0_lrexrre_reg_reg[10]_i_1__4
    SLICE_X48Y168        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     5.944    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/lrexrre_reg_reg[15]_i_1__4/O[4]
    SLICE_X48Y168        net (fo=1, routed)           0.000     5.944    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_5/I4[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y168        net (fo=11401, routed)       1.659     4.722    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_5/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.214    
                         clock uncertainty           -0.035     5.178    
    SLICE_X48Y168        FDRE (Setup_FDRE_C_D)        0.064     5.242    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_5/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                 -0.702    

Slack (VIOLATED) :        -0.701ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_5/lrexrre_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.970ns (33.004%)  route 1.969ns (66.996%))
  Logic Levels:           7  (CARRY8=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 4.723 - 2.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.063ns (routing 0.862ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.787ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y165        net (fo=11401, routed)       2.063     3.001    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y165        FDRE (Prop_FDRE_C_Q)         0.155     3.156    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/Q
    SLICE_X48Y166        net (fo=128, unset)          0.865     4.021    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/O414
    SLICE_X48Y166        LUT6 (Prop_LUT6_I0_O)        0.037     4.058    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[2]_i_4__4/O
    SLICE_X48Y165        net (fo=2, unset)            0.387     4.445    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[2]_i_4__4
    SLICE_X48Y165        CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.178     4.623    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[2]_i_1__4/CO[7]
    SLICE_X48Y166        net (fo=1, unset)            0.000     4.623    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[2]_i_1__4
    SLICE_X48Y166        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.728    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_16__4/O[0]
    SLICE_X47Y168        net (fo=3, unset)            0.217     4.945    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/I8[0]
    SLICE_X47Y168        LUT4 (Prop_LUT4_I0_O)        0.079     5.024    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/lrexrre_reg[10]_i_17__8/O
    SLICE_X47Y167        net (fo=2, unset)            0.247     5.271    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/n_0_lrexrre_reg[10]_i_17__8
    SLICE_X47Y167        LUT6 (Prop_LUT6_I4_O)        0.035     5.306    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/lrexrre_reg[10]_i_3__4/O
    SLICE_X48Y167        net (fo=2, unset)            0.253     5.559    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/n_0_lrexrre_reg[10]_i_3__4
    SLICE_X48Y167        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.243     5.802    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/lrexrre_reg_reg[10]_i_1__4/CO[7]
    SLICE_X48Y168        net (fo=1, unset)            0.000     5.802    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/n_0_lrexrre_reg_reg[10]_i_1__4
    SLICE_X48Y168        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     5.940    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/lrexrre_reg_reg[15]_i_1__4/O[3]
    SLICE_X48Y168        net (fo=1, routed)           0.000     5.940    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_5/I4[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y168        net (fo=11401, routed)       1.660     4.723    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_5/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.215    
                         clock uncertainty           -0.035     5.179    
    SLICE_X48Y168        FDRE (Setup_FDRE_C_D)        0.060     5.239    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_5/lrexrre_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 -0.701    

Slack (VIOLATED) :        -0.698ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_5/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.966ns (32.913%)  route 1.969ns (67.087%))
  Logic Levels:           7  (CARRY8=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 4.723 - 2.500 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.063ns (routing 0.862ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.787ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y165        net (fo=11401, routed)       2.063     3.001    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y165        FDRE (Prop_FDRE_C_Q)         0.155     3.156    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/dout_1_reg[2]_rep/Q
    SLICE_X48Y166        net (fo=128, unset)          0.865     4.021    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/O414
    SLICE_X48Y166        LUT6 (Prop_LUT6_I0_O)        0.037     4.058    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg[2]_i_4__4/O
    SLICE_X48Y165        net (fo=2, unset)            0.387     4.445    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[2]_i_4__4
    SLICE_X48Y165        CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.178     4.623    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[2]_i_1__4/CO[7]
    SLICE_X48Y166        net (fo=1, unset)            0.000     4.623    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[2]_i_1__4
    SLICE_X48Y166        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.728    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_16__4/O[0]
    SLICE_X47Y168        net (fo=3, unset)            0.217     4.945    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/I8[0]
    SLICE_X47Y168        LUT4 (Prop_LUT4_I0_O)        0.079     5.024    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/lrexrre_reg[10]_i_17__8/O
    SLICE_X47Y167        net (fo=2, unset)            0.247     5.271    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/n_0_lrexrre_reg[10]_i_17__8
    SLICE_X47Y167        LUT6 (Prop_LUT6_I4_O)        0.035     5.306    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/lrexrre_reg[10]_i_3__4/O
    SLICE_X48Y167        net (fo=2, unset)            0.253     5.559    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/n_0_lrexrre_reg[10]_i_3__4
    SLICE_X48Y167        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.243     5.802    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/lrexrre_reg_reg[10]_i_1__4/CO[7]
    SLICE_X48Y168        net (fo=1, unset)            0.000     5.802    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/n_0_lrexrre_reg_reg[10]_i_1__4
    SLICE_X48Y168        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     5.936    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_5/lrexrre_reg_reg[15]_i_1__4/O[1]
    SLICE_X48Y168        net (fo=1, routed)           0.000     5.936    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_5/I4[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y168        net (fo=11401, routed)       1.660     4.723    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_5/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.215    
                         clock uncertainty           -0.035     5.179    
    SLICE_X48Y168        FDRE (Setup_FDRE_C_D)        0.059     5.238    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_5/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                 -0.698    

Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/lrexrre_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 1.004ns (34.161%)  route 1.935ns (65.839%))
  Logic Levels:           7  (CARRY8=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 4.718 - 2.500 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.862ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.787ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y155        net (fo=11401, routed)       2.053     2.991    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_FDRE_C_Q)         0.155     3.146    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X48Y159        net (fo=176, unset)          0.997     4.143    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O8[5]
    SLICE_X48Y159        LUT6 (Prop_LUT6_I0_O)        0.037     4.180    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg[3]_i_6__43/O
    SLICE_X48Y160        net (fo=2, unset)            0.271     4.451    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[3]_i_6__43
    SLICE_X48Y160        CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.161     4.612    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[3]_i_2__43/O[5]
    SLICE_X46Y160        net (fo=3, unset)            0.343     4.955    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/I7[2]
    SLICE_X46Y160        LUT4 (Prop_LUT4_I3_O)        0.100     5.055    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_17__47/O
    SLICE_X46Y161        net (fo=2, unset)            0.053     5.108    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_17__47
    SLICE_X46Y161        LUT6 (Prop_LUT6_I0_O)        0.087     5.195    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_4__47/O
    SLICE_X47Y160        net (fo=2, unset)            0.271     5.466    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_4__47
    SLICE_X47Y160        LUT5 (Prop_LUT5_I0_O)        0.035     5.501    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_9__43/O
    SLICE_X47Y160        net (fo=1, routed)           0.000     5.501    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_9__43
    SLICE_X47Y160        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.745    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg_reg[10]_i_1__43/CO[7]
    SLICE_X47Y161        net (fo=1, unset)            0.000     5.745    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I147[0]
    SLICE_X47Y161        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.185     5.930    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__43/O[0]
    SLICE_X47Y161        net (fo=1, routed)           0.000     5.930    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/I4[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y161        net (fo=11401, routed)       1.655     4.718    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.210    
                         clock uncertainty           -0.035     5.174    
    SLICE_X47Y161        FDRE (Setup_FDRE_C_D)        0.064     5.238    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/lrexrre_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.689ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.094ns (33.141%)  route 2.207ns (66.859%))
  Logic Levels:           9  (CARRY8=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 4.899 - 2.500 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.864ns (routing 0.862ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.787ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y156        net (fo=11401, routed)       1.864     2.802    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y156        FDRE (Prop_FDRE_C_Q)         0.156     2.958    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_2_reg[2]/Q
    SLICE_X46Y140        net (fo=176, unset)          0.788     3.746    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O3[2]
    SLICE_X46Y140        LUT6 (Prop_LUT6_I0_O)        0.034     3.780    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_4__50/O
    SLICE_X47Y141        net (fo=2, unset)            0.341     4.121    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_4__50
    SLICE_X47Y141        LUT6 (Prop_LUT6_I0_O)        0.035     4.156    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_11__50/O
    SLICE_X47Y141        net (fo=1, routed)           0.000     4.156    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_11__50
    SLICE_X47Y141        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     4.400    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[2]_i_1__50/CO[7]
    SLICE_X47Y142        net (fo=1, unset)            0.000     4.400    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[2]_i_1__50
    SLICE_X47Y142        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.505    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_16__50/O[0]
    SLICE_X49Y141        net (fo=3, unset)            0.666     5.171    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/I3[0]
    SLICE_X49Y141        LUT4 (Prop_LUT4_I0_O)        0.072     5.243    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/limxrim_reg[10]_i_17__54/O
    SLICE_X50Y141        net (fo=2, unset)            0.161     5.404    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/n_0_limxrim_reg[10]_i_17__54
    SLICE_X50Y141        LUT6 (Prop_LUT6_I0_O)        0.035     5.439    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/limxrim_reg[10]_i_4__54/O
    SLICE_X49Y142        net (fo=2, unset)            0.251     5.690    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/n_0_limxrim_reg[10]_i_4__54
    SLICE_X49Y142        LUT5 (Prop_LUT5_I0_O)        0.035     5.725    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/limxrim_reg[10]_i_9__50/O
    SLICE_X49Y142        net (fo=1, routed)           0.000     5.725    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/n_0_limxrim_reg[10]_i_9__50
    SLICE_X49Y142        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.969    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/limxrim_reg_reg[10]_i_1__50/CO[7]
    SLICE_X49Y143        net (fo=1, unset)            0.000     5.969    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/n_0_limxrim_reg_reg[10]_i_1__50
    SLICE_X49Y143        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     6.103    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_9/limxrim_reg_reg[15]_i_1__50/O[1]
    SLICE_X49Y143        net (fo=1, routed)           0.000     6.103    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y143        net (fo=11401, routed)       1.836     4.899    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.490     5.390    
                         clock uncertainty           -0.035     5.355    
    SLICE_X49Y143        FDRE (Setup_FDRE_C_D)        0.059     5.414    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.414    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 -0.689    

Slack (VIOLATED) :        -0.688ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.995ns (33.959%)  route 1.935ns (66.041%))
  Logic Levels:           7  (CARRY8=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 4.718 - 2.500 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.862ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.787ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y155        net (fo=11401, routed)       2.053     2.991    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_FDRE_C_Q)         0.155     3.146    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[5]/Q
    SLICE_X48Y159        net (fo=176, unset)          0.997     4.143    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/O8[5]
    SLICE_X48Y159        LUT6 (Prop_LUT6_I0_O)        0.037     4.180    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg[3]_i_6__43/O
    SLICE_X48Y160        net (fo=2, unset)            0.271     4.451    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg[3]_i_6__43
    SLICE_X48Y160        CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.161     4.612    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[3]_i_2__43/O[5]
    SLICE_X46Y160        net (fo=3, unset)            0.343     4.955    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/I7[2]
    SLICE_X46Y160        LUT4 (Prop_LUT4_I3_O)        0.100     5.055    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_17__47/O
    SLICE_X46Y161        net (fo=2, unset)            0.053     5.108    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_17__47
    SLICE_X46Y161        LUT6 (Prop_LUT6_I0_O)        0.087     5.195    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_4__47/O
    SLICE_X47Y160        net (fo=2, unset)            0.271     5.466    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_4__47
    SLICE_X47Y160        LUT5 (Prop_LUT5_I0_O)        0.035     5.501    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg[10]_i_9__43/O
    SLICE_X47Y160        net (fo=1, routed)           0.000     5.501    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/n_0_lrexrre_reg[10]_i_9__43
    SLICE_X47Y160        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.745    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_2/lrexrre_reg_reg[10]_i_1__43/CO[7]
    SLICE_X47Y161        net (fo=1, unset)            0.000     5.745    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I147[0]
    SLICE_X47Y161        CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.176     5.921    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__43/O[2]
    SLICE_X47Y161        net (fo=1, routed)           0.000     5.921    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/I4[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y161        net (fo=11401, routed)       1.655     4.718    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.210    
                         clock uncertainty           -0.035     5.174    
    SLICE_X47Y161        FDRE (Setup_FDRE_C_D)        0.059     5.233    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_2/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                 -0.688    

Slack (VIOLATED) :        -0.686ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 1.178ns (37.744%)  route 1.943ns (62.256%))
  Logic Levels:           9  (CARRY8=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 4.749 - 2.500 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.862ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.787ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y192        net (fo=11401, routed)       1.893     2.831    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_FDRE_C_Q)         0.156     2.987    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_2_reg[3]/Q
    SLICE_X47Y192        net (fo=19, unset)           0.357     3.344    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I158[3]
    SLICE_X47Y192        LUT6 (Prop_LUT6_I4_O)        0.035     3.379    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_4__21/O
    SLICE_X49Y192        net (fo=2, unset)            0.648     4.027    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_4__21
    SLICE_X49Y192        LUT6 (Prop_LUT6_I0_O)        0.035     4.062    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_11__21/O
    SLICE_X49Y192        net (fo=1, routed)           0.000     4.062    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_11__21
    SLICE_X49Y192        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     4.306    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[2]_i_1__21/CO[7]
    SLICE_X49Y193        net (fo=1, unset)            0.000     4.306    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[2]_i_1__21
    SLICE_X49Y193        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.411    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_16__21/O[0]
    SLICE_X47Y192        net (fo=3, unset)            0.717     5.128    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/I3[0]
    SLICE_X47Y192        LUT4 (Prop_LUT4_I0_O)        0.094     5.222    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg[10]_i_17__25/O
    SLICE_X47Y192        net (fo=2, unset)            0.054     5.276    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/n_0_limxrim_reg[10]_i_17__25
    SLICE_X47Y192        LUT6 (Prop_LUT6_I0_O)        0.086     5.362    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg[10]_i_4__25/O
    SLICE_X48Y192        net (fo=2, unset)            0.167     5.529    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/n_0_limxrim_reg[10]_i_4__25
    SLICE_X48Y192        LUT5 (Prop_LUT5_I0_O)        0.037     5.566    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg[10]_i_9__21/O
    SLICE_X48Y192        net (fo=1, routed)           0.000     5.566    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/n_0_limxrim_reg[10]_i_9__21
    SLICE_X48Y192        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.810    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg_reg[10]_i_1__21/CO[7]
    SLICE_X48Y193        net (fo=1, unset)            0.000     5.810    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/n_0_limxrim_reg_reg[10]_i_1__21
    SLICE_X48Y193        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     5.952    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg_reg[15]_i_1__21/O[4]
    SLICE_X48Y193        net (fo=1, routed)           0.000     5.952    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y193        net (fo=11401, routed)       1.686     4.749    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.488     5.238    
                         clock uncertainty           -0.035     5.202    
    SLICE_X48Y193        FDRE (Setup_FDRE_C_D)        0.064     5.266    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.266    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                 -0.686    

Slack (VIOLATED) :        -0.685ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/limxrim_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 1.174ns (37.664%)  route 1.943ns (62.336%))
  Logic Levels:           9  (CARRY8=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 4.750 - 2.500 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.862ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.787ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y192        net (fo=11401, routed)       1.893     2.831    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_FDRE_C_Q)         0.156     2.987    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_2_reg[3]/Q
    SLICE_X47Y192        net (fo=19, unset)           0.357     3.344    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I158[3]
    SLICE_X47Y192        LUT6 (Prop_LUT6_I4_O)        0.035     3.379    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_4__21/O
    SLICE_X49Y192        net (fo=2, unset)            0.648     4.027    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_4__21
    SLICE_X49Y192        LUT6 (Prop_LUT6_I0_O)        0.035     4.062    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_11__21/O
    SLICE_X49Y192        net (fo=1, routed)           0.000     4.062    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_11__21
    SLICE_X49Y192        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     4.306    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[2]_i_1__21/CO[7]
    SLICE_X49Y193        net (fo=1, unset)            0.000     4.306    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[2]_i_1__21
    SLICE_X49Y193        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.411    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_16__21/O[0]
    SLICE_X47Y192        net (fo=3, unset)            0.717     5.128    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/I3[0]
    SLICE_X47Y192        LUT4 (Prop_LUT4_I0_O)        0.094     5.222    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg[10]_i_17__25/O
    SLICE_X47Y192        net (fo=2, unset)            0.054     5.276    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/n_0_limxrim_reg[10]_i_17__25
    SLICE_X47Y192        LUT6 (Prop_LUT6_I0_O)        0.086     5.362    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg[10]_i_4__25/O
    SLICE_X48Y192        net (fo=2, unset)            0.167     5.529    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/n_0_limxrim_reg[10]_i_4__25
    SLICE_X48Y192        LUT5 (Prop_LUT5_I0_O)        0.037     5.566    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg[10]_i_9__21/O
    SLICE_X48Y192        net (fo=1, routed)           0.000     5.566    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/n_0_limxrim_reg[10]_i_9__21
    SLICE_X48Y192        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.810    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg_reg[10]_i_1__21/CO[7]
    SLICE_X48Y193        net (fo=1, unset)            0.000     5.810    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/n_0_limxrim_reg_reg[10]_i_1__21
    SLICE_X48Y193        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     5.948    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg_reg[15]_i_1__21/O[3]
    SLICE_X48Y193        net (fo=1, routed)           0.000     5.948    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y193        net (fo=11401, routed)       1.687     4.750    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.488     5.239    
                         clock uncertainty           -0.035     5.203    
    SLICE_X48Y193        FDRE (Setup_FDRE_C_D)        0.060     5.263    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/limxrim_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.263    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                 -0.685    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/limxrim_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.185ns (38.916%)  route 1.860ns (61.084%))
  Logic Levels:           8  (CARRY8=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 4.734 - 2.500 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.862ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.787ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y180        net (fo=11401, routed)       1.909     2.847    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y180        FDRE (Prop_FDRE_C_Q)         0.156     3.003    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/dout_2_reg[1]/Q
    SLICE_X43Y180        net (fo=21, unset)           0.630     3.633    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/Q[1]
    SLICE_X43Y180        LUT4 (Prop_LUT4_I0_O)        0.037     3.670    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/limxrim_reg[2]_i_7__1/O
    SLICE_X42Y180        net (fo=1, unset)            0.258     3.928    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I10[0]
    SLICE_X42Y180        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     4.245    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[2]_i_1__1/CO[7]
    SLICE_X42Y181        net (fo=1, unset)            0.000     4.245    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[2]_i_1__1
    SLICE_X42Y181        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     4.379    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_16__1/O[1]
    SLICE_X45Y179        net (fo=3, unset)            0.351     4.730    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/I3[1]
    SLICE_X45Y179        LUT4 (Prop_LUT4_I0_O)        0.075     4.805    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/limxrim_reg[10]_i_16__43/O
    SLICE_X45Y178        net (fo=2, unset)            0.399     5.204    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I162
    SLICE_X45Y178        LUT6 (Prop_LUT6_I5_O)        0.035     5.239    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_2__1/O
    SLICE_X44Y178        net (fo=2, unset)            0.222     5.461    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/O156[0]
    SLICE_X44Y178        LUT5 (Prop_LUT5_I0_O)        0.035     5.496    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_7__1/O
    SLICE_X44Y178        net (fo=1, routed)           0.000     5.496    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/S[3]
    SLICE_X44Y178        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     5.674    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/limxrim_reg_reg[10]_i_1__1/CO[7]
    SLICE_X44Y179        net (fo=1, unset)            0.000     5.674    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I21[0]
    SLICE_X44Y179        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.218     5.892    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__1/O[3]
    SLICE_X44Y179        net (fo=1, routed)           0.000     5.892    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y179        net (fo=11401, routed)       1.671     4.734    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.449     5.184    
                         clock uncertainty           -0.035     5.149    
    SLICE_X44Y179        FDRE (Setup_FDRE_C_D)        0.060     5.209    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/limxrim_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          5.209    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.189ns (38.996%)  route 1.860ns (61.004%))
  Logic Levels:           8  (CARRY8=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 4.733 - 2.500 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.862ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.787ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y180        net (fo=11401, routed)       1.909     2.847    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y180        FDRE (Prop_FDRE_C_Q)         0.156     3.003    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/dout_2_reg[1]/Q
    SLICE_X43Y180        net (fo=21, unset)           0.630     3.633    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/Q[1]
    SLICE_X43Y180        LUT4 (Prop_LUT4_I0_O)        0.037     3.670    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/limxrim_reg[2]_i_7__1/O
    SLICE_X42Y180        net (fo=1, unset)            0.258     3.928    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I10[0]
    SLICE_X42Y180        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     4.245    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[2]_i_1__1/CO[7]
    SLICE_X42Y181        net (fo=1, unset)            0.000     4.245    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[2]_i_1__1
    SLICE_X42Y181        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     4.379    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_16__1/O[1]
    SLICE_X45Y179        net (fo=3, unset)            0.351     4.730    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/I3[1]
    SLICE_X45Y179        LUT4 (Prop_LUT4_I0_O)        0.075     4.805    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/limxrim_reg[10]_i_16__43/O
    SLICE_X45Y178        net (fo=2, unset)            0.399     5.204    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I162
    SLICE_X45Y178        LUT6 (Prop_LUT6_I5_O)        0.035     5.239    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_2__1/O
    SLICE_X44Y178        net (fo=2, unset)            0.222     5.461    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/O156[0]
    SLICE_X44Y178        LUT5 (Prop_LUT5_I0_O)        0.035     5.496    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_7__1/O
    SLICE_X44Y178        net (fo=1, routed)           0.000     5.496    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/S[3]
    SLICE_X44Y178        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     5.674    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/limxrim_reg_reg[10]_i_1__1/CO[7]
    SLICE_X44Y179        net (fo=1, unset)            0.000     5.674    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I21[0]
    SLICE_X44Y179        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.222     5.896    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__1/O[4]
    SLICE_X44Y179        net (fo=1, routed)           0.000     5.896    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y179        net (fo=11401, routed)       1.670     4.733    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.449     5.183    
                         clock uncertainty           -0.035     5.148    
    SLICE_X44Y179        FDRE (Setup_FDRE_C_D)        0.065     5.213    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.213    
                         arrival time                          -5.896    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.682ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 1.170ns (37.584%)  route 1.943ns (62.416%))
  Logic Levels:           9  (CARRY8=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 4.750 - 2.500 ) 
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.862ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.787ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y192        net (fo=11401, routed)       1.893     2.831    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_FDRE_C_Q)         0.156     2.987    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/dout_2_reg[3]/Q
    SLICE_X47Y192        net (fo=19, unset)           0.357     3.344    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I158[3]
    SLICE_X47Y192        LUT6 (Prop_LUT6_I4_O)        0.035     3.379    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_4__21/O
    SLICE_X49Y192        net (fo=2, unset)            0.648     4.027    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_4__21
    SLICE_X49Y192        LUT6 (Prop_LUT6_I0_O)        0.035     4.062    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[2]_i_11__21/O
    SLICE_X49Y192        net (fo=1, routed)           0.000     4.062    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg[2]_i_11__21
    SLICE_X49Y192        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     4.306    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[2]_i_1__21/CO[7]
    SLICE_X49Y193        net (fo=1, unset)            0.000     4.306    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[2]_i_1__21
    SLICE_X49Y193        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.411    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_16__21/O[0]
    SLICE_X47Y192        net (fo=3, unset)            0.717     5.128    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/I3[0]
    SLICE_X47Y192        LUT4 (Prop_LUT4_I0_O)        0.094     5.222    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg[10]_i_17__25/O
    SLICE_X47Y192        net (fo=2, unset)            0.054     5.276    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/n_0_limxrim_reg[10]_i_17__25
    SLICE_X47Y192        LUT6 (Prop_LUT6_I0_O)        0.086     5.362    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg[10]_i_4__25/O
    SLICE_X48Y192        net (fo=2, unset)            0.167     5.529    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/n_0_limxrim_reg[10]_i_4__25
    SLICE_X48Y192        LUT5 (Prop_LUT5_I0_O)        0.037     5.566    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg[10]_i_9__21/O
    SLICE_X48Y192        net (fo=1, routed)           0.000     5.566    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/n_0_limxrim_reg[10]_i_9__21
    SLICE_X48Y192        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.810    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg_reg[10]_i_1__21/CO[7]
    SLICE_X48Y193        net (fo=1, unset)            0.000     5.810    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/n_0_limxrim_reg_reg[10]_i_1__21
    SLICE_X48Y193        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     5.944    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_1/limxrim_reg_reg[15]_i_1__21/O[1]
    SLICE_X48Y193        net (fo=1, routed)           0.000     5.944    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y193        net (fo=11401, routed)       1.687     4.750    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.488     5.239    
                         clock uncertainty           -0.035     5.203    
    SLICE_X48Y193        FDRE (Setup_FDRE_C_D)        0.059     5.262    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.262    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.680ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 1.181ns (38.836%)  route 1.860ns (61.164%))
  Logic Levels:           8  (CARRY8=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 4.734 - 2.500 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.862ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.787ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y180        net (fo=11401, routed)       1.909     2.847    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y180        FDRE (Prop_FDRE_C_Q)         0.156     3.003    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/dout_2_reg[1]/Q
    SLICE_X43Y180        net (fo=21, unset)           0.630     3.633    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/Q[1]
    SLICE_X43Y180        LUT4 (Prop_LUT4_I0_O)        0.037     3.670    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/limxrim_reg[2]_i_7__1/O
    SLICE_X42Y180        net (fo=1, unset)            0.258     3.928    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I10[0]
    SLICE_X42Y180        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     4.245    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[2]_i_1__1/CO[7]
    SLICE_X42Y181        net (fo=1, unset)            0.000     4.245    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/n_0_limxrim_reg_reg[2]_i_1__1
    SLICE_X42Y181        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     4.379    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_16__1/O[1]
    SLICE_X45Y179        net (fo=3, unset)            0.351     4.730    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/I3[1]
    SLICE_X45Y179        LUT4 (Prop_LUT4_I0_O)        0.075     4.805    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/limxrim_reg[10]_i_16__43/O
    SLICE_X45Y178        net (fo=2, unset)            0.399     5.204    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I162
    SLICE_X45Y178        LUT6 (Prop_LUT6_I5_O)        0.035     5.239    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_2__1/O
    SLICE_X44Y178        net (fo=2, unset)            0.222     5.461    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/O156[0]
    SLICE_X44Y178        LUT5 (Prop_LUT5_I0_O)        0.035     5.496    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg[10]_i_7__1/O
    SLICE_X44Y178        net (fo=1, routed)           0.000     5.496    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/S[3]
    SLICE_X44Y178        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     5.674    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_2/limxrim_reg_reg[10]_i_1__1/CO[7]
    SLICE_X44Y179        net (fo=1, unset)            0.000     5.674    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/I21[0]
    SLICE_X44Y179        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.214     5.888    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__1/O[1]
    SLICE_X44Y179        net (fo=1, routed)           0.000     5.888    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y179        net (fo=11401, routed)       1.671     4.734    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.449     5.184    
                         clock uncertainty           -0.035     5.149    
    SLICE_X44Y179        FDRE (Setup_FDRE_C_D)        0.059     5.208    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.208    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                 -0.680    

Slack (VIOLATED) :        -0.677ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 1.004ns (34.431%)  route 1.912ns (65.569%))
  Logic Levels:           6  (CARRY8=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 4.703 - 2.500 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.862ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.787ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.519    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.552    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.263     0.815    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.938    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y151        net (fo=11401, routed)       2.046     2.984    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDRE (Prop_FDRE_C_Q)         0.156     3.140    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[1]/Q
    SLICE_X47Y153        net (fo=187, unset)          0.924     4.064    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I5[1]
    SLICE_X47Y153        LUT6 (Prop_LUT6_I2_O)        0.035     4.099    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[2]_i_6__49/O
    SLICE_X48Y151        net (fo=1, unset)            0.319     4.418    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I185[1]
    SLICE_X48Y151        CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[2]_i_1__49/CO[7]
    SLICE_X48Y152        net (fo=1, unset)            0.000     4.733    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[2]_i_1__49
    SLICE_X48Y152        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.838    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_16__49/O[0]
    SLICE_X46Y153        net (fo=3, unset)            0.259     5.097    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/I4[0]
    SLICE_X46Y153        LUT4 (Prop_LUT4_I0_O)        0.079     5.176    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_17__53/O
    SLICE_X46Y150        net (fo=2, unset)            0.190     5.366    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_17__53
    SLICE_X46Y150        LUT6 (Prop_LUT6_I0_O)        0.035     5.401    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg[10]_i_4__53/O
    SLICE_X47Y150        net (fo=2, unset)            0.220     5.621    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/n_0_lrexrre_reg[10]_i_4__53
    SLICE_X47Y150        CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.279     5.900    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_8/lrexrre_reg_reg[10]_i_1__49/O[6]
    SLICE_X47Y150        net (fo=1, routed)           0.000     5.900    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/I4[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    Y23                                               0.000     2.500    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     2.709    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     2.736    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.223     2.959    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.104     3.063    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X47Y150        net (fo=11401, routed)       1.640     4.703    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.491     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X47Y150        FDRE (Setup_FDRE_C_D)        0.063     5.223    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_8/lrexrre_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                 -0.677    




