{
    "BENCHMARKS": {
        "axi_lite_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "axilite_noctrl_combined_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "axilite_timer_uptime_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "doc_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/doc_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "gpio_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/gpio_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "gpio_non_interactive_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/i2c_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "sdcard_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/sdcard_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "sim_debug_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "gtkwave_savefile_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "non_interactive_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "uart_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/uart_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "timer_uptime_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_uart_combined_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_sdcard_combined_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_gpio_ip_combined_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_gpio_uart_combined_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "uart_gpio_combined_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "uart_fifo_depth32_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_gpio_uart_axilite_combined_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "simulation_debug_and_gtkwave_savefile_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_uart_doc_ip_litex": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "uart_with_baudrate_9600": {
            "status": "inactive",
            "top": "sim",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/sim.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        }
    }
}