{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523369681881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523369681881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 15:14:41 2018 " "Processing started: Tue Apr 10 15:14:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523369681881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523369681881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BinUDCntEnRst4 -c BinUDCntEnRst4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off BinUDCntEnRst4 -c BinUDCntEnRst4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523369681881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523369682784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523369682784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binudcntenrst4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binudcntenrst4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinUDCntEnRst4-Behavioral " "Found design unit 1: BinUDCntEnRst4-Behavioral" {  } { { "BinUDCntEnRst4.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula7/Parte2/BinUDCntEnRst4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523369698153 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinUDCntEnRst4 " "Found entity 1: BinUDCntEnRst4" {  } { { "BinUDCntEnRst4.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula7/Parte2/BinUDCntEnRst4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523369698153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523369698153 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "BinUDCntEnRst4 work BinUDCntEnRst4_Tb.vhd(4) " "VHDL Primary Unit Declaration error at BinUDCntEnRst4_Tb.vhd(4): primary unit \"BinUDCntEnRst4\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "BinUDCntEnRst4_Tb.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula7/Parte2/BinUDCntEnRst4_Tb.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1523369698153 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "BinUDCntEnRst4 BinUDCntEnRst4.vhd(5) " "HDL error at BinUDCntEnRst4.vhd(5): see declaration for object \"BinUDCntEnRst4\"" {  } { { "BinUDCntEnRst4.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula7/Parte2/BinUDCntEnRst4.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523369698153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binudcntenrst4_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file binudcntenrst4_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523369698153 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523369698291 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 10 15:14:58 2018 " "Processing ended: Tue Apr 10 15:14:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523369698291 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523369698291 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523369698291 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523369698291 ""}
