#!/usr/bin/python3

import sys
import json
import copy

class ReVAMP:

    def __init__(self):
        ''' Initializes -
        mxn crossbar [list]
        n-bit long read buffer [list]
        simulation memory [dictionary].
        simulation input [dictionary]
        simulation clock [int]
        '''
        self.voltage = list()

    def __setupSim(self):
        self.crossbar = []
        m = self.m
        n = self.n

        for i in range(m):
            wordlines = [0 for i in range(n)]
            self.crossbar.append(wordlines)

        self.read_buffer = [0 for i in range(n)]
        self.PIR = [0 for i in range(n)]
        self.DMR = [0 for i in range(n)]

        self.simulation_mem = dict()
        self.primary_input = dict()

        self.simulation_inp = dict()
        self.__clk = 0

        self.m = m
        self.n = n

        self.ins_file = None
        self.inp_file = None
        self.varin  = None
        self.varout = None
        self.gen_pwl = False
        self.voltage_spec = None

    def loadConfig(self,config_file):
        config_error = 'Config load failed:'
        with open(config_file) as json_file:
            config = json.load(json_file)
        if config == None or config == dict():
            print('Config load from file failed.\nRetry with proper file')
            sys.exit(1)
        # initialize crossbar state
        if 'dim' not in config.keys():
            print(config_error+'Crossbar dimensions missing')
            sys.exit(1)
        else:
            self.m = int(config['dim']['m'])
            self.n = int(config['dim']['n'])
            self.__setupSim()
        # get directory of config file
        if '/' in config_file: 
            config_dir = config_file[:config_file.rfind('/')+1]
        else:
            config_dir = ''
            
        # load instructions and PIR
        if 'filename' not in config.keys():
            print(config_error+'filename key missing.')
            sys.exit(1)
        else:
            self.ins_file = config_dir + config['filename']['ins_mem']
            self.out_file = config_dir + config['filename']['output']
            if 'input' in config['filename'].keys():
                self.inp_file = config_dir + config['filename']['input']
            if 'varin' in config['filename'].keys():
                self.varin = config_dir + config['filename']['varin']
            
            if 'varout' in config['filename'].keys():
                self.varout = config_dir + config['filename']['varout']
                
        # simulate
        if 'simulation' not in config.keys():
            #default simulation params
            self.cycle = 0
            self.verbose = 1
            self.print_ins = 1
            
        else:

            if 'cycles' not in config['simulation'].keys():
                self.cycle = 0
            else:
                self.cycle = config['simulation']['cycles']

            if 'verbose' not in config['simulation'].keys():
                self.verbose = 0
            else:
                self.verbose = config['simulation']['verbose']

            if 'print_ins' not in config['simulation'].keys() or \
                config['simulation']['print_ins'] == 0:
                self.print_ins = None
            else:
                self.print_ins = config['simulation']['print_ins']

            if 'gen_pwl' not in config['simulation'].keys() or \
                    config['simulation']['gen_pwl'] == 0:
                self.gen_pwl = False
                
            else:
                self.gen_pwl = True
        
        if 'voltage' in config.keys():
            self.voltage_spec =  config['voltage']
        else:
            self.voltage_spec = None
              # write stats

    def simulateConfig(self, config_file):
        self.loadConfig(config_file)
        self.loadProgram(self.ins_file) 
        if self.inp_file == None:
            print(' Error : Input file not specified [input] ')
            sys.exit(1)
        self.loadPI(self.inp_file)
        print('Simulation started for:' , self.cycle,' cycles')
        self.simulate(self.cycle, self.verbose, self.print_ins,self.voltage_spec)

        # generate output voltage files
        if self.gen_pwl:
            self.writeVoltage(self.out_file)

    def __getLine(self,file_h):
        while True:
            l = next(file_h, None)
            if l == None:
                return l
            l = l.strip()
            comment = l.find('//')
            if comment >= 0:
                l = l[:comment]
            if l == '':
                continue
            else:
                return l

    def __writeLogic(self, crossbar, source, ins, clk, out_f):
        ws = None 
        ''' Apply wl s wb val v val v val '''
        if ins[3] == '00':
            ws = '0'
        elif ins[3] == '01':
            ws = '1'
        elif ins[3] == '11':
            ws = source[len(crossbar)-int(ins[4]) - 1]
    
        new_cross = [i for i in crossbar]
        for i in range(len(crossbar)):
            index = len(crossbar)-1 - i
            prefix = 't'+str(clk)+'_'+ins[1]+'_'
            v = ins[5+2*i]
            val = ins[5+2*i+1]
            if v == '0' : # NOP
                continue
            bl =  str(source[index])
            neg = False 
            if bl == '0':
                bl = '1'
            elif bl == '1':
                bl = '0'
            else:
                neg = True 
                bl = '~'+bl 
            c = [str(crossbar[index]), str(ws) , bl]
            c.sort()
            

            prefix = prefix + str(index)
            if c[0] == '0':
                if c[1] == '0':
                    new_cross[index] = '0'
                elif c[1] == '1':
                    new_cross[index] = prefix
                    # assignment
                    if not neg:
                        out_f.write('.names ' + c[2] + ' ' + prefix +'\n')
                        out_f.write('1 1\n')
                    else:
                        out_f.write('.names ' + c[2][1:] + ' ' + prefix + '\n')
                        out_f.write('0 1\n')
                else:
                    new_cross[index] = prefix
                    # AND
                    if not neg:
                        out_f.write('.names '+c[1]+' '+c[2]+' '+prefix+'\n')
                        out_f.write('11 1\n')
                    else:
                        out_f.write('.names '+c[1]+' '+c[2][1:]+' '+prefix+'\n')
                        out_f.write('10 1\n')
            elif c[0] == '1':
                if c[1] == '1':
                    new_cross[index] = '1'
                else:
                    new_cross[index] = prefix
                    # OR
                    if not neg:
                        out_f.write('.names '+c[1]+' '+c[2]+' '+prefix+'\n')
                        out_f.write('00 0\n')
                    else:
                        out_f.write('.names '+c[1]+' '+c[2][1:]+' '+prefix+'\n')
                        out_f.write('01 0\n')

            else:
                new_cross[index] = prefix
                # MAJ
                if not neg:
                    out_f.write('.names '+c[0]+' '+c[1]+' '+c[2]+' '+prefix+'\n')
                    out_f.write('11- 1\n')
                    out_f.write('1-1 1\n')
                    out_f.write('-11 1\n')
                else:
                    out_f.write('.names '+c[0]+' '+c[1]+' '+c[2][1:]+' '+prefix+'\n')
                    out_f.write('11- 1\n')
                    out_f.write('1-0 1\n')
                    out_f.write('-10 1\n')


        return new_cross 
    
    def __writeHeader(self, out_file):
        out_file.write('.model top\n')
        # get inputs
        var_in = open(self.varin)
        var_out = open(self.varout)
        var_in_set = set()
        while(True):
            l = self.__getLine(var_in)
            if l == None:
                break
            var_in_set.update(set(l.split()[1:]))
        var_in_set = var_in_set - set(['0','1'])
        out_file.write('.inputs ')
        for var in var_in_set:
            out_file.write(var + ' ')
        out_file.write('\n')

        # get outputs 
        var_out_set = set()
        while True:
            l = self.__getLine(var_out)
            if l == None:
                break
            l = l.split()[1:]

            for i in range(0,len(l),3):
                var_out_set.add(l[i])
        var_out_set = var_out_set - set(['0','1'])
        out_file.write('.outputs ')
        for var in var_out_set:
            out_file.write(var + ' ')
        out_file.write('\n')

        var_in.close()
        var_out.close()


    def genBlif(self, config_file):
        self.loadConfig(config_file)
        ''' read each instruction 
            ---> check corresponding varin -> update if t_var_in < curr_clk
            ---> check corresponding varout -> update if t_var_in < curr_clk
            ---> write blif item '''
        out_blif = open(self.out_file+'.blif','w')
        self.__writeHeader(out_blif)
        var_in = open(self.varin)
        var_out = open(self.varout)
        curr_clk = 0
        in_clk = 0
        out_clk = 0
        # clk, inputs
        curr_in = [(None,None), (None, None)]
        # clk, outputs
        curr_out = [(None,None), (None, None)]
        # crossbar state 
        crossbar = [[0 for j in range(self.n)] for i in range(self.m)]
        dmr = None
        ins_f = open(self.ins_file)
        for ins in ins_f:
            ins = ins.strip()
            comment = ins.find('//')
            if comment >= 0:
                ins = ins[:comment]
            if ins == '':
                continue

            curr_clk = curr_clk+1
            if not self.__checkValid(ins):
                print('Invalid Instruction')
                print(curr_clk,' : ', ins)
                sys.exit(1)
            
            ''' check varin '''
            if in_clk < curr_clk:
                input_line = self.__getLine(var_in)
                if input_line != None: # the line is valid
                    input_line = input_line.strip()
                    input_line = input_line.split()
                    in_clk = int(input_line[0])
                    curr_in[0] = curr_in[1]
                    curr_in[1] = (in_clk, input_line[1:])
                    
            ''' check varout '''
            if out_clk < curr_clk:
                input_line = self.__getLine(var_out)
                if input_line != None: # the line is valid
                    input_line = input_line.strip()
                    input_line = input_line.split()
                    out_clk = int(input_line[0])
                    curr_out[0] = curr_out[1]
                    curr_out[1] = (out_clk, input_line[1:])
                    
            ''' decode the instruction and write to the blif file ''' 
            ins = ins.strip()
            ins = ins.split()
            if curr_in[1][0] != None and curr_in[1][0] <= curr_clk:
                pir = curr_in[1][1]
            elif curr_in[0][0] != None:
                pir = curr_in[0][1]
            else:
                pir = None
            wl = int(ins[1])
            if ins[0] == 'Read':
                dmr = crossbar[wl]

            elif ins[0] == 'Apply': 
                if ins[2] == '0':
                    source = pir
                else:
                    source = dmr
                crossbar[wl] = self.__writeLogic(crossbar[wl], source, ins, curr_clk, out_blif)
            if curr_clk == curr_out[0][0]:
                print('out found :', curr_clk, curr_out[0][0])
                for i in range(int(len(curr_out[0][1])/3)):
                    out = curr_out[0][1][3*i]
                    r = int(curr_out[0][1][3*i+1])
                    c = int(curr_out[0][1][3*i+2])
                    out_blif.write('.names '+crossbar[r][c]+' '+out+'\n')
                    out_blif.write('1 1\n')
            elif curr_clk == curr_out[1][0]:
                print('out found :', curr_clk, curr_out[1][0])
                for i in range(int(len(curr_out[1][1])/3)):
                    out = curr_out[1][1][3*i]
                    r = int(curr_out[1][1][3*i+1])
                    c = int(curr_out[1][1][3*i+2])
                    out_blif.write('.names '+crossbar[r][c]+' '+out+'\n')
                    out_blif.write('1 1\n')
            print(curr_clk, ins)
            print(in_clk, curr_in)
            print(out_clk, curr_out)
        out_blif.write('.end\n')
        out_blif.close()
        var_in.close()
        var_out.close() 

    def __addInstruction(self,instruction):
        ''' Decodes an instruction to wordline
        and bit line inputs and adds it to
        simulation memory '''


        ''' Instruction types :
            Read w
            Apply w s ws wb (v val_1) .. (v val_n)

            w = wordline
            s = source select
              0 : PIR
              1 : DMR
            ws  = wordline source select
            00  : 0
            01  : 1
            10  : Invalid
            11  : either DMR or PIR based on s

            wb, val_1, val_n = bitline address (>=0 , < n)
            v   = valid flag
        '''
        valid = self.__checkValid(instruction)
        if not valid:
            print('Error : Invalid instruction')
            print(instruction)
            sys.exit(1)

        self.__clk = self.__clk + 1
        self.simulation_mem[self.__clk] = instruction

    def __checkValid(self,ins):
        ''' check if an instruction is valid'''
        ins = ins.split()
        opcode = ins[0]
        valid = True
        m = self.m
        n = self.n
        if opcode == 'Read':
            address = int(ins[1])
            if address >= m or address < 0:
                print('Invalid read address')
                valid = False

        elif opcode == 'Apply':
            exp_len = 5+ 2*n
            if len(ins) != exp_len:
                valid = False
                print('Invalid number of elements in instruction')
                print('Expected:',exp_len)
                return valid
            address = int(ins[1])
            s = ins[2]
            ws = ins[3]
            wb = int(ins[4])
            if address >= m or address < 0:
                print('Invalid wordline address')
                valid = False
            elif s != '1' and s != '0':
                print(' Invalid source select flag')
                valid = False
            elif ws not in ['00', '01', '11']:
                print(' Invalid wordline select')
                valid = False
            elif ws == '11' and wb >= n or wb < 0:
                print(' Invalid wordline input address')
            else:
                for i in range(5,5+2*n,2):
                    v = int(ins[i])
                    val = int(ins[i+1])
                    if (v != 0 and v!= 1) or (val < 0 or val >= n):
                        valid = False
                        print('Invalid valid,addr pair (',v,',',val,')')
                    if not valid:
                        break

        else:
            print('Invalid opcode')
            valid = False
        return valid

    def loadProgram(self,program_file):
        ''' loads program from program_file
        and adds the instructions to simulation memory

        Program file format:
        opcode operands
        Any content after "//" is ignored
        '''

        f = open(program_file)
        for ins in f:
            ins = ins [:-1]
            comment_start = ins.find('//')
            if  comment_start == 0:
                continue
            elif comment_start > 0:
                ins = ins[:comment_start]
            #print('len',len(ins))
            if len(ins) == 0:
                continue
            self.__addInstruction(ins)

        f.close()

    def loadPI(self,primary_in_file):
        # clock primary_in_values
        f = open(primary_in_file)
        for l in f:
            l = l [:-1]
            comment_start = l.find('//')
            if  comment_start == 0:
                continue
            elif comment_start > 0:
                l = l[:comment_start]
            #print('len',len(ins))
            if len(l) == 0:
                continue

            w = l.split()
            if l == '' or l == '\n':
                continue
            if len(w[1]) != self.n:
                print('Invalid Primary Input in clock :', w[0])
                sys.exit(1)
            else:
                for b in w[1]:
                    if b!= '0' and b!= '1':
                        print(' Primary input can be in binary only')
                        sys.exit(1)
            self.primary_input[int(w[0])] = w[1]

        #print('Primary input data:',self.primary_input)
        f.close()


    def printInstructionMemory(self,clk=None):
        if clk == None:
            for i in range(1,self.__clk+1):
               print('Cycle', i, ':', self.simulation_mem[i])

        else:
               print('Cycle', clk, ':', self.simulation_mem[clk])

    def update_crossbar(self,clk,voltage_spec = None):
        ins = self.simulation_mem[clk]
        ins = ins.split()

        opcode = ins[0]
        w = int(ins[1])
        if voltage_spec != None:
            curr_vol = [0.0 for i in range(self.m+self.n)]

        if opcode == 'Read':
            self.DMR = copy.deepcopy(self.crossbar[w])
            print('DMR:',self.DMR)
            if voltage_spec != None:
                curr_vol[w] = voltage_spec['1']

        elif opcode == 'Apply':
            s = ins[2]
            ws = ins[3]
            wb = int(ins[4])
            #print('s',s, type(s))
            if(s == '0') : # PIR input
                #print(clk,self.primary_input.keys())
                if(clk in self.primary_input.keys()):
                    self.PIR = list(self.primary_input[clk])
                    print('Loading to PIR', self.PIR)
                in_reg = self.PIR
            else:
                in_reg = self.DMR
            #rev_in_reg = [len(in_reg)-1-i for i in range(len(in_reg))]
            #in_reg = rev_in_reg

            print('In reg:',in_reg)
            w_in = ''
            if ws == '00':
                w_in = 0

            elif ws == '01':
                w_in = 1
            elif ws == '11':
                w_in = in_reg[wb]
            #print(w_in,voltage_spec)
            if self.gen_pwl:
                curr_vol[w] = voltage_spec[str(w_in)]

            b_in = []
            bl = 0
            for i in range(5,len(ins),2):
                v = ins[i]
                b = ins[i+1]
                #print('b', b, in_reg)
                if v == '1':
                    b_in = b_in+ [in_reg[self.n-1-int(b)]] 
                    if self.gen_pwl:
                        curr_vol[self.m + bl] = voltage_spec[str(in_reg[self.n-1-int(b)])]
                else:
                    b_in = b_in + ['NOP']
                bl = bl+1

            #print(ins,w,s,ws,wb,w_in,b_in,in_reg)
            for i in range(self.n):
                print('device:',self.n-1-i,'wl:',w_in,'bl',b_in[i])
                if str(w_in) == '0' and str(b_in[i]) == '1':
                    self.crossbar[w][i] = 0
                elif str(w_in) == '1' and str(b_in[i]) == '0':
                    self.crossbar[w][i] = 1

        if voltage_spec != None:
            self.voltage.append(curr_vol)

    def printCrossbarState(self,msg=None):
        if msg != None:
            print('Crossbar State [',msg,'] :')
        else:
            print('Crossbar state:')
        for i in range(self.m-1,-1,-1):
            for j in range(0,self.n):
                print(self.crossbar[i][j],end='')
            print('',end='\n')


    def simulate(self, clk=0, verbose = -1, print_ins = None, voltage_spec = None):
        ''' simulate the crossbar computation for n cycles.
            If n = -1, run simulation for __clk cycles '''

        if clk == 0:
            clk = self.__clk

        for clock in range(1,clk+1):

            self.update_crossbar(clock,voltage_spec)

            if verbose == 0:
                if print_ins != None:
                    self.printInstructionMemory(clock)
                else:
                    print('Simulation Clk :',clock)
                self.printCrossbarState()

            elif verbose > 0 and clock%verbose == 0:

                if print_ins != None:
                    self.printInstructionMemory(clock)
                else:
                    print('Simulation Clk :',clock)
                self.printCrossbarState()


    def writeVoltage(self,out_fname):
        ''' to do
        '''
        #print('write:',self.voltage)
        steps = len(self.voltage)

        if steps == 0 or self.voltage_spec == None:
            print('Error: writeVoltage failed.\nRetry after design simulation with voltage spec.')
            sys.exit(1)

        for vi in range(self.m + self.n):

            f = open(out_fname+'V_'+str(vi)+'_pwl','w')
            period = self.voltage_spec['period']
            delta = self.voltage_spec['delta']
            state = 0
            clock = 10
            volt = self.voltage_spec['1']
            # initial delay
            f.write(str(0)+'\t'+str(volt)+'\n')
            f.write(str(clock*10**-9)+'\t'+str(volt)+'\n')
            for t in range(steps):

                clock = clock+delta
                volt = self.voltage[t][vi]
                f.write(str(clock*10**-9)+'\t'+str(volt)+'\n')

                clock = clock+period
                f.write(str(clock*10**-9)+'\t'+str(volt)+'\n')

            f.close()




if __name__ == '__main__':

    if len(sys.argv) == 5:
        #TODO : update
        sys.exit(1)
        crossbar = ReVAMP(int(sys.argv[1]),int(sys.argv[2]))
        crossbar.loadProgram(sys.argv[3])
        crossbar.loadPI(sys.argv[4])
        crossbar.printInstructionMemory()
        crossbar.simulate(0,0)
    elif len(sys.argv) == 2:
        crossbar = ReVAMP()
        crossbar.simulateConfig(sys.argv[1])
        #crossbar.genBlif(sys.argv[1])
    else:
        print('Invalid command line arguments ')
        print('python3 revamp.py wordlines bitlines program_file primary_in_file')
