#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(16)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[16].O_EN[0] (BIDIR_CELL)                                             6.590    24.521
$iopadmap$top.GPIO_io[16].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    35.842
out:GPIO_io(16)_$out.outpad[0] (.output)                                                   0.000    35.842
data arrival time                                                                                   35.842

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -35.842
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -35.842


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(17)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[17].O_EN[0] (BIDIR_CELL)                                             5.630    23.561
$iopadmap$top.GPIO_io[17].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.882
out:GPIO_io(17)_$out.outpad[0] (.output)                                                   0.000    34.882
data arrival time                                                                                   34.882

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -34.882
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -34.882


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(14)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[14].O_EN[0] (BIDIR_CELL)                                             5.041    22.975
$iopadmap$top.GPIO_io[14].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.296
out:GPIO_io(14)_$out.outpad[0] (.output)                                                   0.000    34.296
data arrival time                                                                                   34.296

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -34.296
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -34.296


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(15)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[15].O_EN[0] (BIDIR_CELL)                                             5.001    22.936
$iopadmap$top.GPIO_io[15].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    34.257
out:GPIO_io(15)_$out.outpad[0] (.output)                                                   0.000    34.257
data arrival time                                                                                   34.257

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -34.257
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -34.257


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(0)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[0].O_EN[0] (BIDIR_CELL)                                              4.919    22.854
$iopadmap$top.GPIO_io[0].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    34.175
out:GPIO_io(0)_$out.outpad[0] (.output)                                                    0.000    34.175
data arrival time                                                                                   34.175

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -34.175
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -34.175


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(4)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                       2.004    16.247
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.949
$iopadmap$top.GPIO_io[4].O_EN[0] (BIDIR_CELL)                                              4.264    22.213
$iopadmap$top.GPIO_io[4].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.534
out:GPIO_io(4)_$out.outpad[0] (.output)                                                    0.000    33.534
data arrival time                                                                                   33.534

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.534
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.534


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(1)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                       2.004    16.247
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.949
$iopadmap$top.GPIO_io[1].O_EN[0] (BIDIR_CELL)                                              4.130    22.078
$iopadmap$top.GPIO_io[1].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.399
out:GPIO_io(1)_$out.outpad[0] (.output)                                                    0.000    33.399
data arrival time                                                                                   33.399

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.399
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.399


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(3)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                       1.990    16.234
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[3].O_EN[0] (BIDIR_CELL)                                              4.130    22.065
$iopadmap$top.GPIO_io[3].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.386
out:GPIO_io(3)_$out.outpad[0] (.output)                                                    0.000    33.386
data arrival time                                                                                   33.386

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.386
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.386


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(11)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QCK[0] (Q_FRAG)                       1.990    16.234
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[11].O_EN[0] (BIDIR_CELL)                                             4.130    22.065
$iopadmap$top.GPIO_io[11].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    33.386
out:GPIO_io(11)_$out.outpad[0] (.output)                                                   0.000    33.386
data arrival time                                                                                   33.386

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.386
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.386


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(8)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QCK[0] (Q_FRAG)                       1.990    16.234
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[8].O_EN[0] (BIDIR_CELL)                                              4.130    22.065
$iopadmap$top.GPIO_io[8].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.386
out:GPIO_io(8)_$out.outpad[0] (.output)                                                    0.000    33.386
data arrival time                                                                                   33.386

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.386
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.386


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(5)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[5].O_EN[0] (BIDIR_CELL)                                              4.130    22.064
$iopadmap$top.GPIO_io[5].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.385
out:GPIO_io(5)_$out.outpad[0] (.output)                                                    0.000    33.385
data arrival time                                                                                   33.385

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.385
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.385


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(6)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[6].O_EN[0] (BIDIR_CELL)                                              4.130    22.064
$iopadmap$top.GPIO_io[6].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.385
out:GPIO_io(6)_$out.outpad[0] (.output)                                                    0.000    33.385
data arrival time                                                                                   33.385

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.385
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.385


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(10)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QCK[0] (Q_FRAG)                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[10].O_EN[0] (BIDIR_CELL)                                             4.130    22.064
$iopadmap$top.GPIO_io[10].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    33.385
out:GPIO_io(10)_$out.outpad[0] (.output)                                                   0.000    33.385
data arrival time                                                                                   33.385

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.385
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.385


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(9)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QCK[0] (Q_FRAG)                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[9].O_EN[0] (BIDIR_CELL)                                              4.130    22.064
$iopadmap$top.GPIO_io[9].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.385
out:GPIO_io(9)_$out.outpad[0] (.output)                                                    0.000    33.385
data arrival time                                                                                   33.385

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.385
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.385


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(2)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[2].O_EN[0] (BIDIR_CELL)                                              4.129    22.064
$iopadmap$top.GPIO_io[2].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.385
out:GPIO_io(2)_$out.outpad[0] (.output)                                                    0.000    33.385
data arrival time                                                                                   33.385

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.385
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.385


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(7)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[7].O_EN[0] (BIDIR_CELL)                                              4.091    22.026
$iopadmap$top.GPIO_io[7].O_PAD_$out[0] (BIDIR_CELL)                                       11.321    33.347
out:GPIO_io(7)_$out.outpad[0] (.output)                                                    0.000    33.347
data arrival time                                                                                   33.347

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.347
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.347


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(25)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[25].O_EN[0] (BIDIR_CELL)                                            3.907    21.838
$iopadmap$top.GPIO_io[25].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    33.159
out:GPIO_io(25)_$out.outpad[0] (.output)                                                  0.000    33.159
data arrival time                                                                                  33.159

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -33.159
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -33.159


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(12)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                       1.990    16.234
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[12].O_EN[0] (BIDIR_CELL)                                             3.799    21.734
$iopadmap$top.GPIO_io[12].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    33.055
out:GPIO_io(12)_$out.outpad[0] (.output)                                                   0.000    33.055
data arrival time                                                                                   33.055

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.055
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.055


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(13)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[13].O_EN[0] (BIDIR_CELL)                                             3.760    21.695
$iopadmap$top.GPIO_io[13].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    33.016
out:GPIO_io(13)_$out.outpad[0] (.output)                                                   0.000    33.016
data arrival time                                                                                   33.016

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -33.016
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -33.016


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(26)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[26].O_EN[0] (BIDIR_CELL)                                            3.699    21.630
$iopadmap$top.GPIO_io[26].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.951
out:GPIO_io(26)_$out.outpad[0] (.output)                                                  0.000    32.951
data arrival time                                                                                  32.951

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -32.951
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -32.951


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(29)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[29].O_EN[0] (BIDIR_CELL)                                            3.388    21.319
$iopadmap$top.GPIO_io[29].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.640
out:GPIO_io(29)_$out.outpad[0] (.output)                                                  0.000    32.640
data arrival time                                                                                  32.640

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -32.640
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -32.640


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(27)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[27].O_EN[0] (BIDIR_CELL)                                            3.388    21.319
$iopadmap$top.GPIO_io[27].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.640
out:GPIO_io(27)_$out.outpad[0] (.output)                                                  0.000    32.640
data arrival time                                                                                  32.640

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -32.640
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -32.640


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(31)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                               0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                        13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                         1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[31].O_DAT[0] (BIDIR_CELL)                                          4.881    22.812
$iopadmap$top.GPIO_io[31].O_PAD_$out[0] (BIDIR_CELL)                                     9.809    32.621
out:GPIO_io(31)_$out.outpad[0] (.output)                                                 0.000    32.621
data arrival time                                                                                 32.621

clock Sys_Clk0 (rise edge)                                                               0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                -32.621
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -32.621


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(21)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[21].O_EN[0] (BIDIR_CELL)                                             3.349    21.280
$iopadmap$top.GPIO_io[21].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    32.601
out:GPIO_io(21)_$out.outpad[0] (.output)                                                   0.000    32.601
data arrival time                                                                                   32.601

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -32.601
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -32.601


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(23)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                       1.990    16.234
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[23].O_EN[0] (BIDIR_CELL)                                            3.316    21.252
$iopadmap$top.GPIO_io[23].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.573
out:GPIO_io(23)_$out.outpad[0] (.output)                                                  0.000    32.573
data arrival time                                                                                  32.573

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -32.573
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -32.573


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(18)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[18].O_EN[0] (BIDIR_CELL)                                             3.316    21.247
$iopadmap$top.GPIO_io[18].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    32.568
out:GPIO_io(18)_$out.outpad[0] (.output)                                                   0.000    32.568
data arrival time                                                                                   32.568

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -32.568
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -32.568


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(19)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[19].O_EN[0] (BIDIR_CELL)                                             3.316    21.247
$iopadmap$top.GPIO_io[19].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    32.568
out:GPIO_io(19)_$out.outpad[0] (.output)                                                   0.000    32.568
data arrival time                                                                                   32.568

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -32.568
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -32.568


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(24)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[24].O_EN[0] (BIDIR_CELL)                                            2.775    20.706
$iopadmap$top.GPIO_io[24].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.027
out:GPIO_io(24)_$out.outpad[0] (.output)                                                  0.000    32.027
data arrival time                                                                                  32.027

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -32.027
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -32.027


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(30)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[30].O_EN[0] (BIDIR_CELL)                                            2.775    20.706
$iopadmap$top.GPIO_io[30].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    32.027
out:GPIO_io(30)_$out.outpad[0] (.output)                                                  0.000    32.027
data arrival time                                                                                  32.027

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -32.027
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -32.027


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(20)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[20].O_EN[0] (BIDIR_CELL)                                             2.775    20.706
$iopadmap$top.GPIO_io[20].O_PAD_$out[0] (BIDIR_CELL)                                      11.321    32.027
out:GPIO_io(20)_$out.outpad[0] (.output)                                                   0.000    32.027
data arrival time                                                                                   32.027

clock Sys_Clk0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                  -32.027
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -32.027


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(28)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                       1.990    16.234
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.935
$iopadmap$top.GPIO_io[28].O_EN[0] (BIDIR_CELL)                                            2.737    20.672
$iopadmap$top.GPIO_io[28].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    31.993
out:GPIO_io(28)_$out.outpad[0] (.output)                                                  0.000    31.993
data arrival time                                                                                  31.993

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -31.993
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -31.993


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : out:GPIO_io(22)_$out.outpad[0] (.output clocked by Sys_Clk0)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                       1.986    16.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]      1.701    17.931
$iopadmap$top.GPIO_io[22].O_EN[0] (BIDIR_CELL)                                            2.737    20.668
$iopadmap$top.GPIO_io[22].O_PAD_$out[0] (BIDIR_CELL)                                     11.321    31.989
out:GPIO_io(22)_$out.outpad[0] (.output)                                                  0.000    31.989
data arrival time                                                                                  31.989

clock Sys_Clk0 (rise edge)                                                                0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                 -31.989
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -31.989


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       8.801    34.721
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    35.972
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        8.479    44.451
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    46.057
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QD[0] (Q_FRAG)                                         0.000    46.057
data arrival time                                                                                                     46.057

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_31.QCK[0] (Q_FRAG)                                        1.990    16.234
clock uncertainty                                                                                            0.000    16.234
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -46.057
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -29.717


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                      10.137    36.057
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.251    37.308
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        6.303    43.611
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    45.216
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QD[0] (Q_FRAG)                                         0.000    45.216
data arrival time                                                                                                     45.216

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_22.QCK[0] (Q_FRAG)                                        1.990    16.233
clock uncertainty                                                                                            0.000    16.233
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -45.216
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -28.878


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                      10.137    36.057
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.251    37.308
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        5.812    43.120
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    44.725
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QD[0] (Q_FRAG)                                         0.000    44.725
data arrival time                                                                                                     44.725

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_23.QCK[0] (Q_FRAG)                                        1.990    16.234
clock uncertainty                                                                                            0.000    16.234
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -44.725
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -28.386


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                              10.005    35.924
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                                0.996    36.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.570    42.490
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    44.096
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    44.096
data arrival time                                                                                                   44.096

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                          0.000    16.229
cell setup time                                                                                            0.105    16.335
data required time                                                                                                  16.335
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.335
data arrival time                                                                                                  -44.096
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -27.761


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                      10.167    36.086
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    37.338
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         4.949    42.287
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    43.892
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QD[0] (Q_FRAG)                                          0.000    43.892
data arrival time                                                                                                     43.892

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_8.QCK[0] (Q_FRAG)                                         1.990    16.234
clock uncertainty                                                                                            0.000    16.234
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -43.892
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -27.553


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                      10.137    36.057
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.251    37.308
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.972    42.280
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.886
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QD[0] (Q_FRAG)                                         0.000    43.886
data arrival time                                                                                                     43.886

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_21.QCK[0] (Q_FRAG)                                        2.004    16.247
clock uncertainty                                                                                            0.000    16.247
cell setup time                                                                                              0.105    16.353
data required time                                                                                                    16.353
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.353
data arrival time                                                                                                    -43.886
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -27.533


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                      10.137    36.057
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.251    37.308
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.873    42.181
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.786
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QD[0] (Q_FRAG)                                         0.000    43.786
data arrival time                                                                                                     43.786

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_20.QCK[0] (Q_FRAG)                                        1.990    16.234
clock uncertainty                                                                                            0.000    16.234
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -43.786
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -27.447


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                              10.005    35.924
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                                0.996    36.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.003    41.923
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    43.529
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000    43.529
data arrival time                                                                                                   43.529

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                          0.000    16.229
cell setup time                                                                                            0.105    16.335
data required time                                                                                                  16.335
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.335
data arrival time                                                                                                  -43.529
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -27.194


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                              10.005    35.924
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                                0.996    36.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.925    41.845
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    43.451
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    43.451
data arrival time                                                                                                   43.451

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                          0.000    16.229
cell setup time                                                                                            0.105    16.335
data required time                                                                                                  16.335
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.335
data arrival time                                                                                                  -43.451
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -27.116


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       8.801    34.721
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    35.972
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        5.812    41.784
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.389
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QD[0] (Q_FRAG)                                         0.000    43.389
data arrival time                                                                                                     43.389

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_29.QCK[0] (Q_FRAG)                                        1.990    16.233
clock uncertainty                                                                                            0.000    16.233
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -43.389
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -27.051


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                      10.167    36.086
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    37.338
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.410    41.748
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.354
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QD[0] (Q_FRAG)                                         0.000    43.354
data arrival time                                                                                                     43.354

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_13.QCK[0] (Q_FRAG)                                        1.986    16.229
clock uncertainty                                                                                            0.000    16.229
cell setup time                                                                                              0.105    16.335
data required time                                                                                                    16.335
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.335
data arrival time                                                                                                    -43.354
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -27.019


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       8.801    34.721
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    35.972
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        5.748    41.720
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.326
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QD[0] (Q_FRAG)                                         0.000    43.326
data arrival time                                                                                                     43.326

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_30.QCK[0] (Q_FRAG)                                        1.990    16.234
clock uncertainty                                                                                            0.000    16.234
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -43.326
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -26.987


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                              10.005    35.924
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                                0.996    36.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.748    41.668
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    43.273
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    43.273
data arrival time                                                                                                   43.273

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                          0.000    16.229
cell setup time                                                                                            0.105    16.335
data required time                                                                                                  16.335
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.335
data arrival time                                                                                                  -43.273
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -26.939


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                             10.005    35.924
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                               0.996    36.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.673    41.593
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    43.198
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    43.198
data arrival time                                                                                                  43.198

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                         0.000    16.229
cell setup time                                                                                           0.105    16.335
data required time                                                                                                 16.335
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 16.335
data arrival time                                                                                                 -43.198
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -26.863


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                      10.137    36.057
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.251    37.308
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.132    41.440
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    43.046
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QD[0] (Q_FRAG)                                         0.000    43.046
data arrival time                                                                                                     43.046

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_19.QCK[0] (Q_FRAG)                                        1.990    16.233
clock uncertainty                                                                                            0.000    16.233
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -43.046
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -26.707


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                      10.167    36.086
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    37.338
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.992    41.329
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15.QD[0] (Q_FRAG)                                         0.000    42.935
data arrival time                                                                                                     42.935

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_15.QCK[0] (Q_FRAG)                                        1.986    16.229
clock uncertainty                                                                                            0.000    16.229
cell setup time                                                                                              0.105    16.335
data required time                                                                                                    16.335
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.335
data arrival time                                                                                                    -42.935
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -26.600


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              8.313    34.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996    35.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.950    41.178
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    42.784
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    42.784
data arrival time                                                                                                  42.784

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                         0.000    16.229
cell setup time                                                                                           0.105    16.335
data required time                                                                                                 16.335
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 16.335
data arrival time                                                                                                 -42.784
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -26.449


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              8.313    34.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996    35.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.878    41.107
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    42.713
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    42.713
data arrival time                                                                                                  42.713

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                         0.000    16.229
cell setup time                                                                                           0.105    16.335
data required time                                                                                                 16.335
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 16.335
data arrival time                                                                                                 -42.713
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -26.378


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                      10.167    36.086
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    37.338
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.642    40.979
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.585
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QD[0] (Q_FRAG)                                         0.000    42.585
data arrival time                                                                                                     42.585

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_12.QCK[0] (Q_FRAG)                                        1.986    16.229
clock uncertainty                                                                                            0.000    16.229
cell setup time                                                                                              0.105    16.335
data required time                                                                                                    16.335
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.335
data arrival time                                                                                                    -42.585
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -26.250


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                      10.137    36.057
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.251    37.308
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.651    40.959
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.564
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QD[0] (Q_FRAG)                                         0.000    42.564
data arrival time                                                                                                     42.564

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_18.QCK[0] (Q_FRAG)                                        1.990    16.233
clock uncertainty                                                                                            0.000    16.233
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -42.564
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -26.226


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                      10.167    36.086
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    37.338
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.617    40.954
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.560
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14.QD[0] (Q_FRAG)                                         0.000    42.560
data arrival time                                                                                                     42.560

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_14.QCK[0] (Q_FRAG)                                        1.986    16.229
clock uncertainty                                                                                            0.000    16.229
cell setup time                                                                                              0.105    16.335
data required time                                                                                                    16.335
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.335
data arrival time                                                                                                    -42.560
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -26.225


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                      10.167    36.086
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    37.338
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.558    40.895
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    42.501
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9.QD[0] (Q_FRAG)                                          0.000    42.501
data arrival time                                                                                                     42.501

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_9.QCK[0] (Q_FRAG)                                         1.986    16.229
clock uncertainty                                                                                            0.000    16.229
cell setup time                                                                                              0.105    16.335
data required time                                                                                                    16.335
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.335
data arrival time                                                                                                    -42.501
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -26.166


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       8.801    34.721
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    35.972
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.908    40.880
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.486
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QD[0] (Q_FRAG)                                         0.000    42.486
data arrival time                                                                                                     42.486

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_28.QCK[0] (Q_FRAG)                                        1.990    16.234
clock uncertainty                                                                                            0.000    16.234
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -42.486
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -26.147


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       8.801    34.721
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    35.972
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        4.873    40.845
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    42.450
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QD[0] (Q_FRAG)                                         0.000    42.450
data arrival time                                                                                                     42.450

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_26.QCK[0] (Q_FRAG)                                        1.990    16.233
clock uncertainty                                                                                            0.000    16.233
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -42.450
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -26.112


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                              10.005    35.924
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                                0.996    36.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.850    40.770
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    42.376
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    42.376
data arrival time                                                                                                   42.376

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                          0.000    16.229
cell setup time                                                                                            0.105    16.335
data required time                                                                                                  16.335
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.335
data arrival time                                                                                                  -42.376
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -26.041


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                              10.005    35.924
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                                0.996    36.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.747    40.667
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    42.273
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    42.273
data arrival time                                                                                                   42.273

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                          0.000    16.229
cell setup time                                                                                            0.105    16.335
data required time                                                                                                  16.335
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.335
data arrival time                                                                                                  -42.273
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -25.938


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                      10.167    36.086
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    37.338
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.042    40.380
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    41.985
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11.QD[0] (Q_FRAG)                                         0.000    41.985
data arrival time                                                                                                     41.985

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_11.QCK[0] (Q_FRAG)                                        1.986    16.229
clock uncertainty                                                                                            0.000    16.229
cell setup time                                                                                              0.105    16.335
data required time                                                                                                    16.335
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.335
data arrival time                                                                                                    -41.985
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -25.650


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               7.558    33.478
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996    34.473
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.873    40.346
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    41.951
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    41.951
data arrival time                                                                                                   41.951

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.233
clock uncertainty                                                                                          0.000    16.233
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -41.951
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -25.613


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              8.313    34.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996    35.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.097    40.326
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    41.932
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    41.932
data arrival time                                                                                                  41.932

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                         0.000    16.229
cell setup time                                                                                           0.105    16.335
data required time                                                                                                 16.335
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 16.335
data arrival time                                                                                                 -41.932
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -25.597


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                       13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                        1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                     1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                             2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                              1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                          2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                            8.313    34.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                             0.996    35.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.974    40.203
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    41.808
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QD[0] (Q_FRAG)                                        0.000    41.808
data arrival time                                                                                                41.808

clock Sys_Clk0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                       13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                        1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q.QCK[0] (Q_FRAG)                                       2.004    16.247
clock uncertainty                                                                                       0.000    16.247
cell setup time                                                                                         0.105    16.353
data required time                                                                                               16.353
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               16.353
data arrival time                                                                                               -41.808
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -25.456


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                      10.137    36.057
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.251    37.308
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.848    40.156
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    41.761
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QD[0] (Q_FRAG)                                         0.000    41.761
data arrival time                                                                                                     41.761

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_17.QCK[0] (Q_FRAG)                                        1.990    16.233
clock uncertainty                                                                                            0.000    16.233
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -41.761
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -25.423


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.TBS[0] (C_FRAG)                             10.005    35.924
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_2.c_frag.CZ[0] (C_FRAG)                               0.996    36.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.219    40.139
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    41.745
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    41.745
data arrival time                                                                                                  41.745

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.234
clock uncertainty                                                                                         0.000    16.234
cell setup time                                                                                           0.105    16.339
data required time                                                                                                 16.339
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 16.339
data arrival time                                                                                                 -41.745
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -25.405


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       8.801    34.721
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    35.972
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.954    39.926
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    41.531
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QD[0] (Q_FRAG)                                         0.000    41.531
data arrival time                                                                                                     41.531

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_27.QCK[0] (Q_FRAG)                                        1.990    16.234
clock uncertainty                                                                                            0.000    16.234
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -41.531
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -25.192


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              8.313    34.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996    35.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.670    39.899
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    41.504
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    41.504
data arrival time                                                                                                  41.504

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                         0.000    16.229
cell setup time                                                                                           0.105    16.335
data required time                                                                                                 16.335
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 16.335
data arrival time                                                                                                 -41.504
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -25.169


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XAB[0] (T_FRAG)                      10.167    36.086
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                        1.251    37.338
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.330    39.668
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    41.274
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QD[0] (Q_FRAG)                                         0.000    41.274
data arrival time                                                                                                     41.274

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_10.QCK[0] (Q_FRAG)                                        1.990    16.234
clock uncertainty                                                                                            0.000    16.234
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -41.274
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -24.934


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XAB[0] (T_FRAG)                      10.137    36.057
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                        1.251    37.308
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.330    39.639
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    41.244
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16.QD[0] (Q_FRAG)                                         0.000    41.244
data arrival time                                                                                                     41.244

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_16.QCK[0] (Q_FRAG)                                        1.990    16.233
clock uncertainty                                                                                            0.000    16.233
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -41.244
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -24.906


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              8.313    34.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996    35.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.098    39.326
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.932
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    40.932
data arrival time                                                                                                  40.932

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                         0.000    16.229
cell setup time                                                                                           0.105    16.335
data required time                                                                                                 16.335
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 16.335
data arrival time                                                                                                 -40.932
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -24.597


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               7.558    33.478
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996    34.473
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.670    39.143
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.749
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    40.749
data arrival time                                                                                                   40.749

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.233
clock uncertainty                                                                                          0.000    16.233
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -40.749
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -24.410


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       8.801    34.721
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    35.972
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.114    39.086
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    40.691
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QD[0] (Q_FRAG)                                         0.000    40.691
data arrival time                                                                                                     40.691

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_25.QCK[0] (Q_FRAG)                                        1.990    16.234
clock uncertainty                                                                                            0.000    16.234
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -40.691
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -24.352


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               7.558    33.478
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996    34.473
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.575    39.048
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.654
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000    40.654
data arrival time                                                                                                   40.654

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.233
clock uncertainty                                                                                          0.000    16.233
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -40.654
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -24.315


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       6.454    32.374
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    33.625
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.949    38.574
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.179
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    40.179
data arrival time                                                                                                   40.179

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.234
clock uncertainty                                                                                          0.000    16.234
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -40.179
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -23.840


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               7.558    33.478
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996    34.473
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.097    38.570
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.176
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    40.176
data arrival time                                                                                                   40.176

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.233
clock uncertainty                                                                                          0.000    16.233
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -40.176
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -23.837


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              8.313    34.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996    35.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.193    38.422
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.027
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    40.027
data arrival time                                                                                                  40.027

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                         0.000    16.229
cell setup time                                                                                           0.105    16.335
data required time                                                                                                 16.335
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 16.335
data arrival time                                                                                                 -40.027
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -23.692


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                               2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                            2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                             1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.TBS[0] (C_FRAG)                              8.313    34.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_3.c_frag.CZ[0] (C_FRAG)                               0.996    35.229
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.180    38.408
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.014
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    40.014
data arrival time                                                                                                  40.014

clock Sys_Clk0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.234
clock uncertainty                                                                                         0.000    16.234
cell setup time                                                                                           0.105    16.339
data required time                                                                                                 16.339
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 16.339
data arrival time                                                                                                 -40.014
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -23.674


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       6.454    32.374
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    33.625
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.747    38.372
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.977
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    39.977
data arrival time                                                                                                   39.977

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.234
clock uncertainty                                                                                          0.000    16.234
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -39.977
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -23.638


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                  2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                               2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                                1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XAB[0] (T_FRAG)                       8.801    34.721
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    35.972
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                        2.330    38.303
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.605    39.908
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QD[0] (Q_FRAG)                                         0.000    39.908
data arrival time                                                                                                     39.908

clock Sys_Clk0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                            13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                             1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_24.QCK[0] (Q_FRAG)                                        1.990    16.233
clock uncertainty                                                                                            0.000    16.233
cell setup time                                                                                              0.105    16.339
data required time                                                                                                    16.339
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    16.339
data arrival time                                                                                                    -39.908
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -23.570


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               7.558    33.478
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996    34.473
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.650    38.123
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.729
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000    39.729
data arrival time                                                                                                   39.729

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.234
clock uncertainty                                                                                          0.000    16.234
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -39.729
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -23.389


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               7.558    33.478
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996    34.473
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.598    38.071
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.676
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000    39.676
data arrival time                                                                                                   39.676

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.234
clock uncertainty                                                                                          0.000    16.234
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -39.676
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -23.337


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               7.558    33.478
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996    34.473
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.193    37.666
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.272
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    39.272
data arrival time                                                                                                   39.272

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.234
clock uncertainty                                                                                          0.000    16.234
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -39.272
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -22.933


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       6.454    32.374
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    33.625
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.006    37.631
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.237
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    39.237
data arrival time                                                                                                   39.237

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990    16.234
clock uncertainty                                                                                          0.000    16.234
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -39.237
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -22.897


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       6.454    32.374
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    33.625
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.952    37.577
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.183
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    39.183
data arrival time                                                                                                   39.183

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                          0.000    16.229
cell setup time                                                                                            0.105    16.335
data required time                                                                                                  16.335
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.335
data arrival time                                                                                                  -39.183
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -22.848


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       6.454    32.374
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    33.625
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.642    37.266
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.872
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    38.872
data arrival time                                                                                                   38.872

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                          0.000    16.229
cell setup time                                                                                            0.105    16.335
data required time                                                                                                  16.335
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.335
data arrival time                                                                                                  -38.872
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -22.537


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       6.454    32.374
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    33.625
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.607    37.232
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.837
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    38.837
data arrival time                                                                                                   38.837

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.234
clock uncertainty                                                                                          0.000    16.234
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -38.837
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -22.498


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.TBS[0] (C_FRAG)                               7.558    33.478
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1_1.c_frag.CZ[0] (C_FRAG)                                0.996    34.473
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.744    37.217
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.822
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    38.822
data arrival time                                                                                                   38.822

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990    16.233
clock uncertainty                                                                                          0.000    16.233
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -38.822
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -22.484


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 4.788    30.708
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996    31.703
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.289    36.992
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.598
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QD[0] (Q_FRAG)                                        0.000    38.598
data arrival time                                                                                                   38.598

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_31.QCK[0] (Q_FRAG)                                       1.990    16.233
clock uncertainty                                                                                          0.000    16.233
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -38.598
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -22.259


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       6.454    32.374
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    33.625
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.159    36.784
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.390
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    38.390
data arrival time                                                                                                   38.390

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.986    16.229
clock uncertainty                                                                                          0.000    16.229
cell setup time                                                                                            0.105    16.335
data required time                                                                                                  16.335
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.335
data arrival time                                                                                                  -38.390
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -22.055


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 4.788    30.708
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996    31.703
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.886    36.589
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.195
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000    38.195
data arrival time                                                                                                   38.195

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.233
clock uncertainty                                                                                          0.000    16.233
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -38.195
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -21.856


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 4.788    30.708
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996    31.703
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.819    36.522
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.128
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000    38.128
data arrival time                                                                                                   38.128

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_30.QCK[0] (Q_FRAG)                                       2.004    16.247
clock uncertainty                                                                                          0.000    16.247
cell setup time                                                                                            0.105    16.353
data required time                                                                                                  16.353
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.353
data arrival time                                                                                                  -38.128
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -21.775


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 4.788    30.708
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996    31.703
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.498    36.202
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.807
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000    37.807
data arrival time                                                                                                   37.807

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.233
clock uncertainty                                                                                          0.000    16.233
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -37.807
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -21.469


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       6.454    32.374
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.251    33.625
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         2.330    35.955
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605    37.561
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QD[0] (Q_FRAG)                                          0.000    37.561
data arrival time                                                                                                   37.561

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_out_dffc_Q.QCK[0] (Q_FRAG)                                         1.986    16.229
clock uncertainty                                                                                          0.000    16.229
cell setup time                                                                                            0.105    16.335
data required time                                                                                                  16.335
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.335
data arrival time                                                                                                  -37.561
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -21.226


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 4.788    30.708
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996    31.703
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.979    35.682
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.288
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000    37.288
data arrival time                                                                                                   37.288

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990    16.234
clock uncertainty                                                                                          0.000    16.234
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -37.288
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -20.948


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 4.788    30.708
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996    31.703
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.531    35.235
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    36.840
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000    36.840
data arrival time                                                                                                   36.840

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.233
clock uncertainty                                                                                          0.000    16.233
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -36.840
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -20.502


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 4.788    30.708
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996    31.703
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.075    34.778
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    36.384
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000    36.384
data arrival time                                                                                                   36.384

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.233
clock uncertainty                                                                                          0.000    16.233
cell setup time                                                                                            0.105    16.339
data required time                                                                                                  16.339
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.339
data arrival time                                                                                                  -36.384
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -20.045


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                        1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                 1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                             2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.TBS[0] (C_FRAG)                                 4.788    30.708
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_WE_i_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                  0.996    31.703
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.625    34.328
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    35.934
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000    35.934
data arrival time                                                                                                   35.934

clock Sys_Clk0 (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                          13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                           1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.GPIO_OE_dffc_Q_27.QCK[0] (Q_FRAG)                                       2.004    16.247
clock uncertainty                                                                                          0.000    16.247
cell setup time                                                                                            0.105    16.353
data required time                                                                                                  16.353
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  16.353
data arrival time                                                                                                  -35.934
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -19.581


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211    14.243
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                            1.990    16.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                           1.701    17.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   2.775    20.711
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.406    22.117
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.848    25.965
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 2.342    29.558
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.606    31.163
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                                  0.000    31.163
data arrival time                                                                                                                    31.163

clock Sys_Clk0 (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211    14.243
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                 1.990    16.234
clock uncertainty                                                                                                           0.000    16.234
cell setup time                                                                                                             0.105    16.339
data required time                                                                                                                   16.339
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   16.339
data arrival time                                                                                                                   -31.163
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -14.824


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.233
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                 1.701    17.935
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.TA1[0] (C_FRAG)                          2.266    20.200
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_LUT4_I0.c_frag.CZ[0] (C_FRAG)                           1.721    21.922
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.TAB[0] (C_FRAG)                       2.561    24.482
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_nxt_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437    25.920
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QD[0] (Q_FRAG)                                   3.124    29.043
data arrival time                                                                                             29.043

clock Sys_Clk0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                    13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                     1.211    14.243
u_AL4S3B_FPGA_IP.GPIO_controller_0.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.233
clock uncertainty                                                                                    0.000    16.233
cell setup time                                                                                      0.105    16.339
data required time                                                                                            16.339
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            16.339
data arrival time                                                                                            -29.043
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.705


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                 1.211    14.243
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                      1.990    16.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                     1.701    17.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.t_frag.XAB[0] (T_FRAG)                               3.578    21.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.251    22.765
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.680    26.445
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    27.907
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QD[0] (Q_FRAG)                                   0.000    27.907
data arrival time                                                                                                         27.907

clock Sys_Clk0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                 1.211    14.243
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                  1.990    16.233
clock uncertainty                                                                                                0.000    16.233
cell setup time                                                                                                  0.105    16.339
data required time                                                                                                        16.339
--------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        16.339
data arrival time                                                                                                        -27.907
--------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -11.568


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG clocked by Sys_Clk0)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QD[0] (Q_FRAG clocked by Sys_Clk0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock Sys_Clk0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.211    14.243
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                1.990    16.234
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QZ[0] (Q_FRAG) [clock-to-output]               1.701    17.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.775    20.711
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    22.117
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QD[0] (Q_FRAG)                                 3.065    25.182
data arrival time                                                                                                        25.182

clock Sys_Clk0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.032    13.032
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.211    14.243
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2.QCK[0] (Q_FRAG)                                1.990    16.234
clock uncertainty                                                                                               0.000    16.234
cell setup time                                                                                                 0.105    16.339
data required time                                                                                                       16.339
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       16.339
data arrival time                                                                                                       -25.182
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -8.842


#End of timing report
