// Seed: 2470905458
module module_0 (
    id_1,
    id_2,
    id_3,
    access,
    id_4,
    id_5
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_7;
  assign id_4 = id_2;
  always @(posedge id_5 & id_7 or posedge id_5++) if (1) #1;
  module_0(
      .id_0(id_1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_2 = 1'b0 == id_1;
endmodule
