/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [3:0] _02_;
  wire [7:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[22] ? in_data[10] : in_data[82]);
  assign celloutsig_0_4z = !(celloutsig_0_0z ? in_data[63] : celloutsig_0_2z);
  assign celloutsig_1_11z = !(celloutsig_1_8z[1] ? celloutsig_1_0z : celloutsig_1_7z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z) & celloutsig_0_0z);
  assign celloutsig_1_10z = ~((celloutsig_1_0z | celloutsig_1_4z[5]) & (in_data[180] | _00_));
  assign celloutsig_1_1z = in_data[120] | celloutsig_1_0z;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_3z[9:7], celloutsig_0_2z };
  reg [7:0] _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 8'h00;
    else _11_ <= { celloutsig_1_3z[5:2], celloutsig_1_3z[2], celloutsig_1_3z[0], celloutsig_1_2z, celloutsig_1_2z };
  assign { _03_[7], _01_[6:2], _03_[1], _00_ } = _11_;
  assign celloutsig_1_4z = { in_data[138:132], celloutsig_1_1z } & in_data[168:161];
  assign celloutsig_1_18z = { in_data[175:167], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_14z } == { in_data[134:123], celloutsig_1_9z };
  assign celloutsig_0_1z = in_data[94:55] == in_data[39:0];
  assign celloutsig_1_14z = { in_data[112:107], celloutsig_1_13z, celloutsig_1_10z } == { celloutsig_1_3z[8:2], celloutsig_1_3z[2] };
  assign celloutsig_1_2z = in_data[157:139] === { in_data[174:157], celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_3z[7] & ~(celloutsig_1_5z);
  assign celloutsig_0_6z = _02_[3:1] != { _02_[0], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_5z = celloutsig_1_4z[3:0] != celloutsig_1_4z[6:3];
  assign celloutsig_1_19z = ~^ { celloutsig_1_3z[8:4], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_9z = ^ { celloutsig_0_6z, _02_, celloutsig_0_6z };
  assign celloutsig_1_12z = ^ { celloutsig_1_3z[7:2], celloutsig_1_3z[2], celloutsig_1_3z[0] };
  assign celloutsig_0_3z = { in_data[34:26], celloutsig_0_2z } >> { in_data[78:71], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[62:57], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z } <<< { celloutsig_0_3z[8:4], _02_ };
  assign celloutsig_1_8z = { _03_[7], _01_[6:2], _03_[1], _00_, celloutsig_1_2z } - in_data[166:158];
  assign celloutsig_1_0z = ~((in_data[141] & in_data[153]) | (in_data[130] & in_data[173]));
  assign celloutsig_1_7z = ~((celloutsig_1_4z[2] & celloutsig_1_0z) | (_03_[1] & _01_[4]));
  assign celloutsig_1_13z = ~((celloutsig_1_5z & celloutsig_1_3z[7]) | (celloutsig_1_12z & celloutsig_1_12z));
  assign { celloutsig_1_3z[2], celloutsig_1_3z[0], celloutsig_1_3z[9:3] } = ~ { celloutsig_1_2z, celloutsig_1_1z, in_data[178:172] };
  assign _01_[1:0] = { celloutsig_1_7z, celloutsig_1_0z };
  assign { _03_[6:2], _03_[0] } = { _01_[6:2], _00_ };
  assign celloutsig_1_3z[1] = celloutsig_1_3z[2];
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
