
RTC_DateTime.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003818  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  080039e8  080039e8  000049e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b34  08003b34  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003b34  08003b34  00004b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b3c  08003b3c  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b3c  08003b3c  00004b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b40  08003b40  00004b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003b44  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  2000005c  08003ba0  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000230  08003ba0  00005230  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a31e  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a00  00000000  00000000  0000f3aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000828  00000000  00000000  00010db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000634  00000000  00000000  000115d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021de3  00000000  00000000  00011c0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b05b  00000000  00000000  000339ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce653  00000000  00000000  0003ea4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010d09d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002558  00000000  00000000  0010d0e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009c  00000000  00000000  0010f638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080039d0 	.word	0x080039d0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	080039d0 	.word	0x080039d0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <SysTick_Handler>:
 */

#include "main_app.h"

void SysTick_Handler (void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80005b4:	f000 fb54 	bl	8000c60 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80005b8:	f000 fca0 	bl	8000efc <HAL_SYSTICK_IRQHandler>
}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}

080005c0 <EXTI15_10_IRQHandler>:


void EXTI15_10_IRQHandler(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80005c4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80005c8:	f000 fe3a 	bl	8001240 <HAL_GPIO_EXTI_IRQHandler>
}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <printmsg>:
UART_HandleTypeDef huart2;

RTC_HandleTypeDef hrtc;

void printmsg(char *format,...)
{
 80005d0:	b40f      	push	{r0, r1, r2, r3}
 80005d2:	b580      	push	{r7, lr}
 80005d4:	b096      	sub	sp, #88	@ 0x58
 80005d6:	af00      	add	r7, sp, #0
	char str[80];

	/*Extract the the argument list using VA apis */
	va_list args;

	va_start(args, format);
 80005d8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80005dc:	607b      	str	r3, [r7, #4]

	vsprintf(str, format,args);
 80005de:	f107 0308 	add.w	r3, r7, #8
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80005e6:	4618      	mov	r0, r3
 80005e8:	f002 fd70 	bl	80030cc <vsiprintf>

	HAL_UART_Transmit(&huart2,(uint8_t *)str, strlen(str),HAL_MAX_DELAY);
 80005ec:	f107 0308 	add.w	r3, r7, #8
 80005f0:	4618      	mov	r0, r3
 80005f2:	f7ff fe0d 	bl	8000210 <strlen>
 80005f6:	4603      	mov	r3, r0
 80005f8:	b29a      	uxth	r2, r3
 80005fa:	f107 0108 	add.w	r1, r7, #8
 80005fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000602:	4805      	ldr	r0, [pc, #20]	@ (8000618 <printmsg+0x48>)
 8000604:	f002 f990 	bl	8002928 <HAL_UART_Transmit>

	va_end(args);
}
 8000608:	bf00      	nop
 800060a:	3758      	adds	r7, #88	@ 0x58
 800060c:	46bd      	mov	sp, r7
 800060e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000612:	b004      	add	sp, #16
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	20000078 	.word	0x20000078

0800061c <main>:


int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
	HAL_Init();
 8000620:	f000 facc 	bl	8000bbc <HAL_Init>

	GPIO_Init();
 8000624:	f000 f8f6 	bl	8000814 <GPIO_Init>

	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50_MHZ);
 8000628:	2032      	movs	r0, #50	@ 0x32
 800062a:	f000 f833 	bl	8000694 <SystemClock_Config_HSE>

	UART2_Init();
 800062e:	f000 f93d 	bl	80008ac <UART2_Init>

	RTC_Init();
 8000632:	f000 f8c9 	bl	80007c8 <RTC_Init>

	printmsg("This is RTC calendar Test program\r\n");
 8000636:	4813      	ldr	r0, [pc, #76]	@ (8000684 <main+0x68>)
 8000638:	f7ff ffca 	bl	80005d0 <printmsg>

	if(__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 800063c:	4b12      	ldr	r3, [pc, #72]	@ (8000688 <main+0x6c>)
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	f003 0302 	and.w	r3, r3, #2
 8000644:	2b02      	cmp	r3, #2
 8000646:	d111      	bne.n	800066c <main+0x50>
	{
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8000648:	4b0f      	ldr	r3, [pc, #60]	@ (8000688 <main+0x6c>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a0e      	ldr	r2, [pc, #56]	@ (8000688 <main+0x6c>)
 800064e:	f043 0308 	orr.w	r3, r3, #8
 8000652:	6013      	str	r3, [r2, #0]
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8000654:	4b0c      	ldr	r3, [pc, #48]	@ (8000688 <main+0x6c>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a0b      	ldr	r2, [pc, #44]	@ (8000688 <main+0x6c>)
 800065a:	f043 0304 	orr.w	r3, r3, #4
 800065e:	6013      	str	r3, [r2, #0]
		printmsg("Woke up from STANDBY\r\n");
 8000660:	480a      	ldr	r0, [pc, #40]	@ (800068c <main+0x70>)
 8000662:	f7ff ffb5 	bl	80005d0 <printmsg>
		HAL_GPIO_EXTI_Callback(0);
 8000666:	2000      	movs	r0, #0
 8000668:	f000 f964 	bl	8000934 <HAL_GPIO_EXTI_Callback>
	}

	//RTC_CalendarConfig();

	//Enable the wakeup pin 1 in pwr_csr register
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 800066c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000670:	f000 fdfe 	bl	8001270 <HAL_PWR_EnableWakeUpPin>

	printmsg("Went to STANDBY mode\r\n");
 8000674:	4806      	ldr	r0, [pc, #24]	@ (8000690 <main+0x74>)
 8000676:	f7ff ffab 	bl	80005d0 <printmsg>
	HAL_PWR_EnterSTANDBYMode();
 800067a:	f000 fe0b 	bl	8001294 <HAL_PWR_EnterSTANDBYMode>

	while(1);
 800067e:	bf00      	nop
 8000680:	e7fd      	b.n	800067e <main+0x62>
 8000682:	bf00      	nop
 8000684:	080039e8 	.word	0x080039e8
 8000688:	40007000 	.word	0x40007000
 800068c:	08003a0c 	.word	0x08003a0c
 8000690:	08003a24 	.word	0x08003a24

08000694 <SystemClock_Config_HSE>:
	return 0;
}


void SystemClock_Config_HSE(uint8_t clock_freq)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b096      	sub	sp, #88	@ 0x58
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef Osc_Init;
	RCC_ClkInitTypeDef Clock_Init;
    uint8_t flash_latency=0;
 800069e:	2300      	movs	r3, #0
 80006a0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	Osc_Init.OscillatorType = RCC_OSCILLATORTYPE_HSE ;
 80006a4:	2301      	movs	r3, #1
 80006a6:	61fb      	str	r3, [r7, #28]
	Osc_Init.HSEState = RCC_HSE_ON;
 80006a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006ac:	623b      	str	r3, [r7, #32]
	Osc_Init.PLL.PLLState = RCC_PLL_ON;
 80006ae:	2302      	movs	r3, #2
 80006b0:	637b      	str	r3, [r7, #52]	@ 0x34
	Osc_Init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006b6:	63bb      	str	r3, [r7, #56]	@ 0x38

	switch(clock_freq)
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	2b78      	cmp	r3, #120	@ 0x78
 80006bc:	d038      	beq.n	8000730 <SystemClock_Config_HSE+0x9c>
 80006be:	2b78      	cmp	r3, #120	@ 0x78
 80006c0:	dc7c      	bgt.n	80007bc <SystemClock_Config_HSE+0x128>
 80006c2:	2b32      	cmp	r3, #50	@ 0x32
 80006c4:	d002      	beq.n	80006cc <SystemClock_Config_HSE+0x38>
 80006c6:	2b54      	cmp	r3, #84	@ 0x54
 80006c8:	d019      	beq.n	80006fe <SystemClock_Config_HSE+0x6a>
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
          flash_latency = 3;
	     break;

	  default:
	   return ;
 80006ca:	e077      	b.n	80007bc <SystemClock_Config_HSE+0x128>
		  Osc_Init.PLL.PLLM = 4;
 80006cc:	2304      	movs	r3, #4
 80006ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
		  Osc_Init.PLL.PLLN = 50;
 80006d0:	2332      	movs	r3, #50	@ 0x32
 80006d2:	643b      	str	r3, [r7, #64]	@ 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80006d4:	2302      	movs	r3, #2
 80006d6:	647b      	str	r3, [r7, #68]	@ 0x44
		  Osc_Init.PLL.PLLQ = 2;
 80006d8:	2302      	movs	r3, #2
 80006da:	64bb      	str	r3, [r7, #72]	@ 0x48
		  Osc_Init.PLL.PLLR = 2;
 80006dc:	2302      	movs	r3, #2
 80006de:	64fb      	str	r3, [r7, #76]	@ 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e0:	230f      	movs	r3, #15
 80006e2:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e4:	2302      	movs	r3, #2
 80006e6:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006f0:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	61bb      	str	r3, [r7, #24]
          flash_latency = 1;
 80006f6:	2301      	movs	r3, #1
 80006f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	     break;
 80006fc:	e032      	b.n	8000764 <SystemClock_Config_HSE+0xd0>
		  Osc_Init.PLL.PLLM = 4;
 80006fe:	2304      	movs	r3, #4
 8000700:	63fb      	str	r3, [r7, #60]	@ 0x3c
		  Osc_Init.PLL.PLLN = 84;
 8000702:	2354      	movs	r3, #84	@ 0x54
 8000704:	643b      	str	r3, [r7, #64]	@ 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 8000706:	2302      	movs	r3, #2
 8000708:	647b      	str	r3, [r7, #68]	@ 0x44
		  Osc_Init.PLL.PLLQ = 2;
 800070a:	2302      	movs	r3, #2
 800070c:	64bb      	str	r3, [r7, #72]	@ 0x48
		  Osc_Init.PLL.PLLR = 2;
 800070e:	2302      	movs	r3, #2
 8000710:	64fb      	str	r3, [r7, #76]	@ 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000712:	230f      	movs	r3, #15
 8000714:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000716:	2302      	movs	r3, #2
 8000718:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071a:	2300      	movs	r3, #0
 800071c:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 800071e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000722:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	61bb      	str	r3, [r7, #24]
          flash_latency = 2;
 8000728:	2302      	movs	r3, #2
 800072a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	     break;
 800072e:	e019      	b.n	8000764 <SystemClock_Config_HSE+0xd0>
		  Osc_Init.PLL.PLLM = 4;
 8000730:	2304      	movs	r3, #4
 8000732:	63fb      	str	r3, [r7, #60]	@ 0x3c
		  Osc_Init.PLL.PLLN = 120;
 8000734:	2378      	movs	r3, #120	@ 0x78
 8000736:	643b      	str	r3, [r7, #64]	@ 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 8000738:	2302      	movs	r3, #2
 800073a:	647b      	str	r3, [r7, #68]	@ 0x44
		  Osc_Init.PLL.PLLQ = 2;
 800073c:	2302      	movs	r3, #2
 800073e:	64bb      	str	r3, [r7, #72]	@ 0x48
		  Osc_Init.PLL.PLLR = 2;
 8000740:	2302      	movs	r3, #2
 8000742:	64fb      	str	r3, [r7, #76]	@ 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000744:	230f      	movs	r3, #15
 8000746:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000748:	2302      	movs	r3, #2
 800074a:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV4;
 8000750:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000754:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
 8000756:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800075a:	61bb      	str	r3, [r7, #24]
          flash_latency = 3;
 800075c:	2303      	movs	r3, #3
 800075e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	     break;
 8000762:	bf00      	nop
	 }

	if (HAL_RCC_OscConfig(&Osc_Init) != HAL_OK)
 8000764:	f107 031c 	add.w	r3, r7, #28
 8000768:	4618      	mov	r0, r3
 800076a:	f001 fc1f 	bl	8001fac <HAL_RCC_OscConfig>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <SystemClock_Config_HSE+0xe4>
	{
		Error_handler();
 8000774:	f000 f916 	bl	80009a4 <Error_handler>
	}

	if (HAL_RCC_ClockConfig(&Clock_Init, flash_latency) != HAL_OK)
 8000778:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800077c:	f107 0308 	add.w	r3, r7, #8
 8000780:	4611      	mov	r1, r2
 8000782:	4618      	mov	r0, r3
 8000784:	f000 fd9e 	bl	80012c4 <HAL_RCC_ClockConfig>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <SystemClock_Config_HSE+0xfe>
	{
		Error_handler();
 800078e:	f000 f909 	bl	80009a4 <Error_handler>
	}

	/*Configure the systick timer interrupt frequency (for every 1 ms) */
	uint32_t hclk_freq = HAL_RCC_GetHCLKFreq();
 8000792:	f000 fe7d 	bl	8001490 <HAL_RCC_GetHCLKFreq>
 8000796:	6538      	str	r0, [r7, #80]	@ 0x50
	HAL_SYSTICK_Config(hclk_freq/1000);
 8000798:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800079a:	4a0a      	ldr	r2, [pc, #40]	@ (80007c4 <SystemClock_Config_HSE+0x130>)
 800079c:	fba2 2303 	umull	r2, r3, r2, r3
 80007a0:	099b      	lsrs	r3, r3, #6
 80007a2:	4618      	mov	r0, r3
 80007a4:	f000 fb81 	bl	8000eaa <HAL_SYSTICK_Config>

	/**Configure the Systick
	*/
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80007a8:	2004      	movs	r0, #4
 80007aa:	f000 fb8b 	bl	8000ec4 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80007ae:	2200      	movs	r2, #0
 80007b0:	2100      	movs	r1, #0
 80007b2:	f04f 30ff 	mov.w	r0, #4294967295
 80007b6:	f000 fb4e 	bl	8000e56 <HAL_NVIC_SetPriority>
 80007ba:	e000      	b.n	80007be <SystemClock_Config_HSE+0x12a>
	   return ;
 80007bc:	bf00      	nop
 }
 80007be:	3758      	adds	r7, #88	@ 0x58
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	10624dd3 	.word	0x10624dd3

080007c8 <RTC_Init>:


void RTC_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
   hrtc.Instance = RTC;
 80007cc:	4b0f      	ldr	r3, [pc, #60]	@ (800080c <RTC_Init+0x44>)
 80007ce:	4a10      	ldr	r2, [pc, #64]	@ (8000810 <RTC_Init+0x48>)
 80007d0:	601a      	str	r2, [r3, #0]
   hrtc.Init.HourFormat =RTC_HOURFORMAT_12;
 80007d2:	4b0e      	ldr	r3, [pc, #56]	@ (800080c <RTC_Init+0x44>)
 80007d4:	2240      	movs	r2, #64	@ 0x40
 80007d6:	605a      	str	r2, [r3, #4]
   hrtc.Init.AsynchPrediv = 0x7F;
 80007d8:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <RTC_Init+0x44>)
 80007da:	227f      	movs	r2, #127	@ 0x7f
 80007dc:	609a      	str	r2, [r3, #8]
   hrtc.Init.SynchPrediv = 0xFF;
 80007de:	4b0b      	ldr	r3, [pc, #44]	@ (800080c <RTC_Init+0x44>)
 80007e0:	22ff      	movs	r2, #255	@ 0xff
 80007e2:	60da      	str	r2, [r3, #12]
   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80007e4:	4b09      	ldr	r3, [pc, #36]	@ (800080c <RTC_Init+0x44>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	611a      	str	r2, [r3, #16]
   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_LOW;
 80007ea:	4b08      	ldr	r3, [pc, #32]	@ (800080c <RTC_Init+0x44>)
 80007ec:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80007f0:	615a      	str	r2, [r3, #20]
   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80007f2:	4b06      	ldr	r3, [pc, #24]	@ (800080c <RTC_Init+0x44>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	619a      	str	r2, [r3, #24]

   if( HAL_RTC_Init(&hrtc) != HAL_OK)
 80007f8:	4804      	ldr	r0, [pc, #16]	@ (800080c <RTC_Init+0x44>)
 80007fa:	f001 fe75 	bl	80024e8 <HAL_RTC_Init>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <RTC_Init+0x40>
   {
	   Error_handler();
 8000804:	f000 f8ce 	bl	80009a4 <Error_handler>
   }
}
 8000808:	bf00      	nop
 800080a:	bd80      	pop	{r7, pc}
 800080c:	200000c0 	.word	0x200000c0
 8000810:	40002800 	.word	0x40002800

08000814 <GPIO_Init>:
	}

}

void GPIO_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08c      	sub	sp, #48	@ 0x30
 8000818:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	607b      	str	r3, [r7, #4]
 800081e:	4b20      	ldr	r3, [pc, #128]	@ (80008a0 <GPIO_Init+0x8c>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a1f      	ldr	r2, [pc, #124]	@ (80008a0 <GPIO_Init+0x8c>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b1d      	ldr	r3, [pc, #116]	@ (80008a0 <GPIO_Init+0x8c>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	603b      	str	r3, [r7, #0]
 800083a:	4b19      	ldr	r3, [pc, #100]	@ (80008a0 <GPIO_Init+0x8c>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a18      	ldr	r2, [pc, #96]	@ (80008a0 <GPIO_Init+0x8c>)
 8000840:	f043 0304 	orr.w	r3, r3, #4
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b16      	ldr	r3, [pc, #88]	@ (80008a0 <GPIO_Init+0x8c>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0304 	and.w	r3, r3, #4
 800084e:	603b      	str	r3, [r7, #0]
 8000850:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef ledgpio , buttongpio;

	ledgpio.Pin = GPIO_PIN_5;
 8000852:	2320      	movs	r3, #32
 8000854:	61fb      	str	r3, [r7, #28]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 8000856:	2301      	movs	r3, #1
 8000858:	623b      	str	r3, [r7, #32]
	ledgpio.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA,&ledgpio);
 800085e:	f107 031c 	add.w	r3, r7, #28
 8000862:	4619      	mov	r1, r3
 8000864:	480f      	ldr	r0, [pc, #60]	@ (80008a4 <GPIO_Init+0x90>)
 8000866:	f000 fb57 	bl	8000f18 <HAL_GPIO_Init>

	buttongpio.Pin = GPIO_PIN_13;
 800086a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800086e:	60bb      	str	r3, [r7, #8]
	buttongpio.Mode = GPIO_MODE_IT_FALLING;
 8000870:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000874:	60fb      	str	r3, [r7, #12]
	buttongpio.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC,&buttongpio);
 800087a:	f107 0308 	add.w	r3, r7, #8
 800087e:	4619      	mov	r1, r3
 8000880:	4809      	ldr	r0, [pc, #36]	@ (80008a8 <GPIO_Init+0x94>)
 8000882:	f000 fb49 	bl	8000f18 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn,15,0);
 8000886:	2200      	movs	r2, #0
 8000888:	210f      	movs	r1, #15
 800088a:	2028      	movs	r0, #40	@ 0x28
 800088c:	f000 fae3 	bl	8000e56 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000890:	2028      	movs	r0, #40	@ 0x28
 8000892:	f000 fafc 	bl	8000e8e <HAL_NVIC_EnableIRQ>

}
 8000896:	bf00      	nop
 8000898:	3730      	adds	r7, #48	@ 0x30
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40023800 	.word	0x40023800
 80008a4:	40020000 	.word	0x40020000
 80008a8:	40020800 	.word	0x40020800

080008ac <UART2_Init>:


void UART2_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 80008b0:	4b0f      	ldr	r3, [pc, #60]	@ (80008f0 <UART2_Init+0x44>)
 80008b2:	4a10      	ldr	r2, [pc, #64]	@ (80008f4 <UART2_Init+0x48>)
 80008b4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate =115200;
 80008b6:	4b0e      	ldr	r3, [pc, #56]	@ (80008f0 <UART2_Init+0x44>)
 80008b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008bc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008be:	4b0c      	ldr	r3, [pc, #48]	@ (80008f0 <UART2_Init+0x44>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80008c4:	4b0a      	ldr	r3, [pc, #40]	@ (80008f0 <UART2_Init+0x44>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80008ca:	4b09      	ldr	r3, [pc, #36]	@ (80008f0 <UART2_Init+0x44>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d0:	4b07      	ldr	r3, [pc, #28]	@ (80008f0 <UART2_Init+0x44>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX;
 80008d6:	4b06      	ldr	r3, [pc, #24]	@ (80008f0 <UART2_Init+0x44>)
 80008d8:	2208      	movs	r2, #8
 80008da:	615a      	str	r2, [r3, #20]

	if ( HAL_UART_Init(&huart2) != HAL_OK )
 80008dc:	4804      	ldr	r0, [pc, #16]	@ (80008f0 <UART2_Init+0x44>)
 80008de:	f001 ffd3 	bl	8002888 <HAL_UART_Init>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <UART2_Init+0x40>
	{
		//There is a problem
		Error_handler();
 80008e8:	f000 f85c 	bl	80009a4 <Error_handler>
	}
}
 80008ec:	bf00      	nop
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000078 	.word	0x20000078
 80008f4:	40004400 	.word	0x40004400

080008f8 <getDayofweek>:


char* getDayofweek(uint8_t number)
{
 80008f8:	b4b0      	push	{r4, r5, r7}
 80008fa:	b08b      	sub	sp, #44	@ 0x2c
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	4603      	mov	r3, r0
 8000900:	71fb      	strb	r3, [r7, #7]
	char *weekday[] = { "Monday", "TuesDay", "Wednesday","Thursday","Friday","Saturday","Sunday"};
 8000902:	4b0b      	ldr	r3, [pc, #44]	@ (8000930 <getDayofweek+0x38>)
 8000904:	f107 040c 	add.w	r4, r7, #12
 8000908:	461d      	mov	r5, r3
 800090a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800090c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800090e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000912:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	return weekday[number-1];
 8000916:	79fb      	ldrb	r3, [r7, #7]
 8000918:	3b01      	subs	r3, #1
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	3328      	adds	r3, #40	@ 0x28
 800091e:	443b      	add	r3, r7
 8000920:	f853 3c1c 	ldr.w	r3, [r3, #-28]
}
 8000924:	4618      	mov	r0, r3
 8000926:	372c      	adds	r7, #44	@ 0x2c
 8000928:	46bd      	mov	sp, r7
 800092a:	bcb0      	pop	{r4, r5, r7}
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	08003a80 	.word	0x08003a80

08000934 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
 void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000934:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000936:	b08b      	sub	sp, #44	@ 0x2c
 8000938:	af02      	add	r7, sp, #8
 800093a:	4603      	mov	r3, r0
 800093c:	80fb      	strh	r3, [r7, #6]
	 RTC_TimeTypeDef RTC_TimeRead;
	 RTC_DateTypeDef RTC_DateRead;

	 HAL_RTC_GetTime(&hrtc,&RTC_TimeRead,RTC_FORMAT_BIN);
 800093e:	f107 030c 	add.w	r3, r7, #12
 8000942:	2200      	movs	r2, #0
 8000944:	4619      	mov	r1, r3
 8000946:	4814      	ldr	r0, [pc, #80]	@ (8000998 <HAL_GPIO_EXTI_Callback+0x64>)
 8000948:	f001 fe51 	bl	80025ee <HAL_RTC_GetTime>

	 HAL_RTC_GetDate(&hrtc,&RTC_DateRead,RTC_FORMAT_BIN);
 800094c:	f107 0308 	add.w	r3, r7, #8
 8000950:	2200      	movs	r2, #0
 8000952:	4619      	mov	r1, r3
 8000954:	4810      	ldr	r0, [pc, #64]	@ (8000998 <HAL_GPIO_EXTI_Callback+0x64>)
 8000956:	f001 fea8 	bl	80026aa <HAL_RTC_GetDate>

	 printmsg("Current Time is : %02d:%02d:%02d\r\n",RTC_TimeRead.Hours,\
 800095a:	7b3b      	ldrb	r3, [r7, #12]
 800095c:	4619      	mov	r1, r3
			 RTC_TimeRead.Minutes,RTC_TimeRead.Seconds);
 800095e:	7b7b      	ldrb	r3, [r7, #13]
	 printmsg("Current Time is : %02d:%02d:%02d\r\n",RTC_TimeRead.Hours,\
 8000960:	461a      	mov	r2, r3
			 RTC_TimeRead.Minutes,RTC_TimeRead.Seconds);
 8000962:	7bbb      	ldrb	r3, [r7, #14]
	 printmsg("Current Time is : %02d:%02d:%02d\r\n",RTC_TimeRead.Hours,\
 8000964:	480d      	ldr	r0, [pc, #52]	@ (800099c <HAL_GPIO_EXTI_Callback+0x68>)
 8000966:	f7ff fe33 	bl	80005d0 <printmsg>
	 printmsg("Current Date is : %02d-%2d-%2d  <%s> \r\n",RTC_DateRead.Month,RTC_DateRead.Date,\
 800096a:	7a7b      	ldrb	r3, [r7, #9]
 800096c:	461c      	mov	r4, r3
 800096e:	7abb      	ldrb	r3, [r7, #10]
 8000970:	461d      	mov	r5, r3
			 RTC_DateRead.Year,getDayofweek(RTC_DateRead.WeekDay));
 8000972:	7afb      	ldrb	r3, [r7, #11]
	 printmsg("Current Date is : %02d-%2d-%2d  <%s> \r\n",RTC_DateRead.Month,RTC_DateRead.Date,\
 8000974:	461e      	mov	r6, r3
 8000976:	7a3b      	ldrb	r3, [r7, #8]
 8000978:	4618      	mov	r0, r3
 800097a:	f7ff ffbd 	bl	80008f8 <getDayofweek>
 800097e:	4603      	mov	r3, r0
 8000980:	9300      	str	r3, [sp, #0]
 8000982:	4633      	mov	r3, r6
 8000984:	462a      	mov	r2, r5
 8000986:	4621      	mov	r1, r4
 8000988:	4805      	ldr	r0, [pc, #20]	@ (80009a0 <HAL_GPIO_EXTI_Callback+0x6c>)
 800098a:	f7ff fe21 	bl	80005d0 <printmsg>
}
 800098e:	bf00      	nop
 8000990:	3724      	adds	r7, #36	@ 0x24
 8000992:	46bd      	mov	sp, r7
 8000994:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000996:	bf00      	nop
 8000998:	200000c0 	.word	0x200000c0
 800099c:	08003a9c 	.word	0x08003a9c
 80009a0:	08003ac0 	.word	0x08003ac0

080009a4 <Error_handler>:


void Error_handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
	while(1);
 80009a8:	bf00      	nop
 80009aa:	e7fd      	b.n	80009a8 <Error_handler+0x4>

080009ac <HAL_MspInit>:
#include "stm32f4xx_hal.h"

extern void Error_handler(void);

void HAL_MspInit(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
 //Here will do low level processor specific inits.
	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009b0:	2003      	movs	r0, #3
 80009b2:	f000 fa45 	bl	8000e40 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 80009b6:	4b0d      	ldr	r3, [pc, #52]	@ (80009ec <HAL_MspInit+0x40>)
 80009b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009ba:	4a0c      	ldr	r2, [pc, #48]	@ (80009ec <HAL_MspInit+0x40>)
 80009bc:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80009c0:	6253      	str	r3, [r2, #36]	@ 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 80009c2:	2200      	movs	r2, #0
 80009c4:	2100      	movs	r1, #0
 80009c6:	f06f 000b 	mvn.w	r0, #11
 80009ca:	f000 fa44 	bl	8000e56 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 80009ce:	2200      	movs	r2, #0
 80009d0:	2100      	movs	r1, #0
 80009d2:	f06f 000a 	mvn.w	r0, #10
 80009d6:	f000 fa3e 	bl	8000e56 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 80009da:	2200      	movs	r2, #0
 80009dc:	2100      	movs	r1, #0
 80009de:	f06f 0009 	mvn.w	r0, #9
 80009e2:	f000 fa38 	bl	8000e56 <HAL_NVIC_SetPriority>
}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	e000ed00 	.word	0xe000ed00

080009f0 <HAL_UART_MspInit>:



 void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b08a      	sub	sp, #40	@ 0x28
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
	 GPIO_InitTypeDef gpio_uart;
	 //here we are going to do the low level inits. of the USART2 peripheral

	 //1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	 __HAL_RCC_USART2_CLK_ENABLE();
 80009f8:	2300      	movs	r3, #0
 80009fa:	613b      	str	r3, [r7, #16]
 80009fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a78 <HAL_UART_MspInit+0x88>)
 80009fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a00:	4a1d      	ldr	r2, [pc, #116]	@ (8000a78 <HAL_UART_MspInit+0x88>)
 8000a02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a06:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a08:	4b1b      	ldr	r3, [pc, #108]	@ (8000a78 <HAL_UART_MspInit+0x88>)
 8000a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a10:	613b      	str	r3, [r7, #16]
 8000a12:	693b      	ldr	r3, [r7, #16]

	 __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a14:	2300      	movs	r3, #0
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	4b17      	ldr	r3, [pc, #92]	@ (8000a78 <HAL_UART_MspInit+0x88>)
 8000a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1c:	4a16      	ldr	r2, [pc, #88]	@ (8000a78 <HAL_UART_MspInit+0x88>)
 8000a1e:	f043 0301 	orr.w	r3, r3, #1
 8000a22:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a24:	4b14      	ldr	r3, [pc, #80]	@ (8000a78 <HAL_UART_MspInit+0x88>)
 8000a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a28:	f003 0301 	and.w	r3, r3, #1
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	68fb      	ldr	r3, [r7, #12]

	 //2 . Do the pin muxing configurations
	 gpio_uart.Pin = GPIO_PIN_2;
 8000a30:	2304      	movs	r3, #4
 8000a32:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode =GPIO_MODE_AF_PP;
 8000a34:	2302      	movs	r3, #2
 8000a36:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate =  GPIO_AF7_USART2; //UART2_TX
 8000a40:	2307      	movs	r3, #7
 8000a42:	627b      	str	r3, [r7, #36]	@ 0x24
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8000a44:	f107 0314 	add.w	r3, r7, #20
 8000a48:	4619      	mov	r1, r3
 8000a4a:	480c      	ldr	r0, [pc, #48]	@ (8000a7c <HAL_UART_MspInit+0x8c>)
 8000a4c:	f000 fa64 	bl	8000f18 <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3; //UART2_RX
 8000a50:	2308      	movs	r3, #8
 8000a52:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4808      	ldr	r0, [pc, #32]	@ (8000a7c <HAL_UART_MspInit+0x8c>)
 8000a5c:	f000 fa5c 	bl	8000f18 <HAL_GPIO_Init>
	 //3 . Enable the IRQ and set up the priority (NVIC settings )
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a60:	2026      	movs	r0, #38	@ 0x26
 8000a62:	f000 fa14 	bl	8000e8e <HAL_NVIC_EnableIRQ>
	 HAL_NVIC_SetPriority(USART2_IRQn,0,0);
 8000a66:	2200      	movs	r2, #0
 8000a68:	2100      	movs	r1, #0
 8000a6a:	2026      	movs	r0, #38	@ 0x26
 8000a6c:	f000 f9f3 	bl	8000e56 <HAL_NVIC_SetPriority>
}
 8000a70:	bf00      	nop
 8000a72:	3728      	adds	r7, #40	@ 0x28
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	40023800 	.word	0x40023800
 8000a7c:	40020000 	.word	0x40020000

08000a80 <HAL_RTC_MspInit>:


  void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b0a6      	sub	sp, #152	@ 0x98
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
	  RCC_OscInitTypeDef        RCC_OscInitStruct;

	  RCC_PeriphCLKInitTypeDef RCC_RTCPeriClkInit;

	  //1. Turn on the LSE
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8000a88:	2304      	movs	r3, #4
 8000a8a:	667b      	str	r3, [r7, #100]	@ 0x64
	  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a90:	2300      	movs	r3, #0
 8000a92:	67fb      	str	r3, [r7, #124]	@ 0x7c
	  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a94:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f001 fa87 	bl	8001fac <HAL_RCC_OscConfig>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <HAL_RTC_MspInit+0x28>
	  {
		  Error_handler();
 8000aa4:	f7ff ff7e 	bl	80009a4 <Error_handler>
	  }

	  //2. select LSE as RTCCLK
	  RCC_RTCPeriClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000aa8:	2320      	movs	r3, #32
 8000aaa:	60bb      	str	r3, [r7, #8]
	  RCC_RTCPeriClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000aac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
	  if( HAL_RCCEx_PeriphCLKConfig(&RCC_RTCPeriClkInit)!= HAL_OK)
 8000ab2:	f107 0308 	add.w	r3, r7, #8
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f000 fd1e 	bl	80014f8 <HAL_RCCEx_PeriphCLKConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <HAL_RTC_MspInit+0x46>
	  {
		  Error_handler();
 8000ac2:	f7ff ff6f 	bl	80009a4 <Error_handler>
	  }

	  //3. Enable the RTC Clock
	  __HAL_RCC_RTC_ENABLE();
 8000ac6:	4b03      	ldr	r3, [pc, #12]	@ (8000ad4 <HAL_RTC_MspInit+0x54>)
 8000ac8:	2201      	movs	r2, #1
 8000aca:	601a      	str	r2, [r3, #0]
 }
 8000acc:	bf00      	nop
 8000ace:	3798      	adds	r7, #152	@ 0x98
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	42470e3c 	.word	0x42470e3c

08000ad8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b086      	sub	sp, #24
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ae0:	4a14      	ldr	r2, [pc, #80]	@ (8000b34 <_sbrk+0x5c>)
 8000ae2:	4b15      	ldr	r3, [pc, #84]	@ (8000b38 <_sbrk+0x60>)
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aec:	4b13      	ldr	r3, [pc, #76]	@ (8000b3c <_sbrk+0x64>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d102      	bne.n	8000afa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000af4:	4b11      	ldr	r3, [pc, #68]	@ (8000b3c <_sbrk+0x64>)
 8000af6:	4a12      	ldr	r2, [pc, #72]	@ (8000b40 <_sbrk+0x68>)
 8000af8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000afa:	4b10      	ldr	r3, [pc, #64]	@ (8000b3c <_sbrk+0x64>)
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	4413      	add	r3, r2
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d207      	bcs.n	8000b18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b08:	f002 faea 	bl	80030e0 <__errno>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	220c      	movs	r2, #12
 8000b10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b12:	f04f 33ff 	mov.w	r3, #4294967295
 8000b16:	e009      	b.n	8000b2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b18:	4b08      	ldr	r3, [pc, #32]	@ (8000b3c <_sbrk+0x64>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b1e:	4b07      	ldr	r3, [pc, #28]	@ (8000b3c <_sbrk+0x64>)
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	4413      	add	r3, r2
 8000b26:	4a05      	ldr	r2, [pc, #20]	@ (8000b3c <_sbrk+0x64>)
 8000b28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b2a:	68fb      	ldr	r3, [r7, #12]
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	3718      	adds	r7, #24
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	20020000 	.word	0x20020000
 8000b38:	00000400 	.word	0x00000400
 8000b3c:	200000e0 	.word	0x200000e0
 8000b40:	20000230 	.word	0x20000230

08000b44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b48:	4b06      	ldr	r3, [pc, #24]	@ (8000b64 <SystemInit+0x20>)
 8000b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b4e:	4a05      	ldr	r2, [pc, #20]	@ (8000b64 <SystemInit+0x20>)
 8000b50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	e000ed00 	.word	0xe000ed00

08000b68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ba0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b6c:	f7ff ffea 	bl	8000b44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b70:	480c      	ldr	r0, [pc, #48]	@ (8000ba4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b72:	490d      	ldr	r1, [pc, #52]	@ (8000ba8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b74:	4a0d      	ldr	r2, [pc, #52]	@ (8000bac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b78:	e002      	b.n	8000b80 <LoopCopyDataInit>

08000b7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b7e:	3304      	adds	r3, #4

08000b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b84:	d3f9      	bcc.n	8000b7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b86:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b88:	4c0a      	ldr	r4, [pc, #40]	@ (8000bb4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b8c:	e001      	b.n	8000b92 <LoopFillZerobss>

08000b8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b90:	3204      	adds	r2, #4

08000b92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b94:	d3fb      	bcc.n	8000b8e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b96:	f002 faa9 	bl	80030ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b9a:	f7ff fd3f 	bl	800061c <main>
  bx  lr    
 8000b9e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ba0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ba4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000bac:	08003b44 	.word	0x08003b44
  ldr r2, =_sbss
 8000bb0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000bb4:	20000230 	.word	0x20000230

08000bb8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bb8:	e7fe      	b.n	8000bb8 <ADC_IRQHandler>
	...

08000bbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8000bfc <HAL_Init+0x40>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bfc <HAL_Init+0x40>)
 8000bc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000bfc <HAL_Init+0x40>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bfc <HAL_Init+0x40>)
 8000bd2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bd8:	4b08      	ldr	r3, [pc, #32]	@ (8000bfc <HAL_Init+0x40>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a07      	ldr	r2, [pc, #28]	@ (8000bfc <HAL_Init+0x40>)
 8000bde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000be2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000be4:	2003      	movs	r0, #3
 8000be6:	f000 f92b 	bl	8000e40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bea:	2000      	movs	r0, #0
 8000bec:	f000 f808 	bl	8000c00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bf0:	f7ff fedc 	bl	80009ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40023c00 	.word	0x40023c00

08000c00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c08:	4b12      	ldr	r3, [pc, #72]	@ (8000c54 <HAL_InitTick+0x54>)
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	4b12      	ldr	r3, [pc, #72]	@ (8000c58 <HAL_InitTick+0x58>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	4619      	mov	r1, r3
 8000c12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f000 f943 	bl	8000eaa <HAL_SYSTICK_Config>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	e00e      	b.n	8000c4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2b0f      	cmp	r3, #15
 8000c32:	d80a      	bhi.n	8000c4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c34:	2200      	movs	r2, #0
 8000c36:	6879      	ldr	r1, [r7, #4]
 8000c38:	f04f 30ff 	mov.w	r0, #4294967295
 8000c3c:	f000 f90b 	bl	8000e56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c40:	4a06      	ldr	r2, [pc, #24]	@ (8000c5c <HAL_InitTick+0x5c>)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c46:	2300      	movs	r3, #0
 8000c48:	e000      	b.n	8000c4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c4a:	2301      	movs	r3, #1
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000000 	.word	0x20000000
 8000c58:	20000008 	.word	0x20000008
 8000c5c:	20000004 	.word	0x20000004

08000c60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c64:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <HAL_IncTick+0x20>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	461a      	mov	r2, r3
 8000c6a:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <HAL_IncTick+0x24>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4413      	add	r3, r2
 8000c70:	4a04      	ldr	r2, [pc, #16]	@ (8000c84 <HAL_IncTick+0x24>)
 8000c72:	6013      	str	r3, [r2, #0]
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	20000008 	.word	0x20000008
 8000c84:	200000e4 	.word	0x200000e4

08000c88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c8c:	4b03      	ldr	r3, [pc, #12]	@ (8000c9c <HAL_GetTick+0x14>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	200000e4 	.word	0x200000e4

08000ca0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	f003 0307 	and.w	r3, r3, #7
 8000cae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb2:	68db      	ldr	r3, [r3, #12]
 8000cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cb6:	68ba      	ldr	r2, [r7, #8]
 8000cb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ccc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cd2:	4a04      	ldr	r2, [pc, #16]	@ (8000ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	60d3      	str	r3, [r2, #12]
}
 8000cd8:	bf00      	nop
 8000cda:	3714      	adds	r7, #20
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cec:	4b04      	ldr	r3, [pc, #16]	@ (8000d00 <__NVIC_GetPriorityGrouping+0x18>)
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	0a1b      	lsrs	r3, r3, #8
 8000cf2:	f003 0307 	and.w	r3, r3, #7
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	e000ed00 	.word	0xe000ed00

08000d04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	db0b      	blt.n	8000d2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d16:	79fb      	ldrb	r3, [r7, #7]
 8000d18:	f003 021f 	and.w	r2, r3, #31
 8000d1c:	4907      	ldr	r1, [pc, #28]	@ (8000d3c <__NVIC_EnableIRQ+0x38>)
 8000d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d22:	095b      	lsrs	r3, r3, #5
 8000d24:	2001      	movs	r0, #1
 8000d26:	fa00 f202 	lsl.w	r2, r0, r2
 8000d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d2e:	bf00      	nop
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	e000e100 	.word	0xe000e100

08000d40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	6039      	str	r1, [r7, #0]
 8000d4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	db0a      	blt.n	8000d6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	b2da      	uxtb	r2, r3
 8000d58:	490c      	ldr	r1, [pc, #48]	@ (8000d8c <__NVIC_SetPriority+0x4c>)
 8000d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5e:	0112      	lsls	r2, r2, #4
 8000d60:	b2d2      	uxtb	r2, r2
 8000d62:	440b      	add	r3, r1
 8000d64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d68:	e00a      	b.n	8000d80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	b2da      	uxtb	r2, r3
 8000d6e:	4908      	ldr	r1, [pc, #32]	@ (8000d90 <__NVIC_SetPriority+0x50>)
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	f003 030f 	and.w	r3, r3, #15
 8000d76:	3b04      	subs	r3, #4
 8000d78:	0112      	lsls	r2, r2, #4
 8000d7a:	b2d2      	uxtb	r2, r2
 8000d7c:	440b      	add	r3, r1
 8000d7e:	761a      	strb	r2, [r3, #24]
}
 8000d80:	bf00      	nop
 8000d82:	370c      	adds	r7, #12
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr
 8000d8c:	e000e100 	.word	0xe000e100
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b089      	sub	sp, #36	@ 0x24
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	60f8      	str	r0, [r7, #12]
 8000d9c:	60b9      	str	r1, [r7, #8]
 8000d9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	f003 0307 	and.w	r3, r3, #7
 8000da6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000da8:	69fb      	ldr	r3, [r7, #28]
 8000daa:	f1c3 0307 	rsb	r3, r3, #7
 8000dae:	2b04      	cmp	r3, #4
 8000db0:	bf28      	it	cs
 8000db2:	2304      	movcs	r3, #4
 8000db4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000db6:	69fb      	ldr	r3, [r7, #28]
 8000db8:	3304      	adds	r3, #4
 8000dba:	2b06      	cmp	r3, #6
 8000dbc:	d902      	bls.n	8000dc4 <NVIC_EncodePriority+0x30>
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	3b03      	subs	r3, #3
 8000dc2:	e000      	b.n	8000dc6 <NVIC_EncodePriority+0x32>
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dcc:	69bb      	ldr	r3, [r7, #24]
 8000dce:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd2:	43da      	mvns	r2, r3
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	401a      	ands	r2, r3
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ddc:	f04f 31ff 	mov.w	r1, #4294967295
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	fa01 f303 	lsl.w	r3, r1, r3
 8000de6:	43d9      	mvns	r1, r3
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dec:	4313      	orrs	r3, r2
         );
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3724      	adds	r7, #36	@ 0x24
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
	...

08000dfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	3b01      	subs	r3, #1
 8000e08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e0c:	d301      	bcc.n	8000e12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e00f      	b.n	8000e32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e12:	4a0a      	ldr	r2, [pc, #40]	@ (8000e3c <SysTick_Config+0x40>)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	3b01      	subs	r3, #1
 8000e18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e1a:	210f      	movs	r1, #15
 8000e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e20:	f7ff ff8e 	bl	8000d40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e24:	4b05      	ldr	r3, [pc, #20]	@ (8000e3c <SysTick_Config+0x40>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e2a:	4b04      	ldr	r3, [pc, #16]	@ (8000e3c <SysTick_Config+0x40>)
 8000e2c:	2207      	movs	r2, #7
 8000e2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e30:	2300      	movs	r3, #0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	e000e010 	.word	0xe000e010

08000e40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f7ff ff29 	bl	8000ca0 <__NVIC_SetPriorityGrouping>
}
 8000e4e:	bf00      	nop
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b086      	sub	sp, #24
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	60b9      	str	r1, [r7, #8]
 8000e60:	607a      	str	r2, [r7, #4]
 8000e62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e64:	2300      	movs	r3, #0
 8000e66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e68:	f7ff ff3e 	bl	8000ce8 <__NVIC_GetPriorityGrouping>
 8000e6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e6e:	687a      	ldr	r2, [r7, #4]
 8000e70:	68b9      	ldr	r1, [r7, #8]
 8000e72:	6978      	ldr	r0, [r7, #20]
 8000e74:	f7ff ff8e 	bl	8000d94 <NVIC_EncodePriority>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e7e:	4611      	mov	r1, r2
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff ff5d 	bl	8000d40 <__NVIC_SetPriority>
}
 8000e86:	bf00      	nop
 8000e88:	3718      	adds	r7, #24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	b082      	sub	sp, #8
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	4603      	mov	r3, r0
 8000e96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff ff31 	bl	8000d04 <__NVIC_EnableIRQ>
}
 8000ea2:	bf00      	nop
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b082      	sub	sp, #8
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f7ff ffa2 	bl	8000dfc <SysTick_Config>
 8000eb8:	4603      	mov	r3, r0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
	...

08000ec4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2b04      	cmp	r3, #4
 8000ed0:	d106      	bne.n	8000ee0 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000ed2:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a08      	ldr	r2, [pc, #32]	@ (8000ef8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ed8:	f043 0304 	orr.w	r3, r3, #4
 8000edc:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000ede:	e005      	b.n	8000eec <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000ee0:	4b05      	ldr	r3, [pc, #20]	@ (8000ef8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a04      	ldr	r2, [pc, #16]	@ (8000ef8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ee6:	f023 0304 	bic.w	r3, r3, #4
 8000eea:	6013      	str	r3, [r2, #0]
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	e000e010 	.word	0xe000e010

08000efc <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000f00:	f000 f802 	bl	8000f08 <HAL_SYSTICK_Callback>
}
 8000f04:	bf00      	nop
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
	...

08000f18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b089      	sub	sp, #36	@ 0x24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f22:	2300      	movs	r3, #0
 8000f24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f26:	2300      	movs	r3, #0
 8000f28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61fb      	str	r3, [r7, #28]
 8000f32:	e165      	b.n	8001200 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f34:	2201      	movs	r2, #1
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	4013      	ands	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	f040 8154 	bne.w	80011fa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f003 0303 	and.w	r3, r3, #3
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d005      	beq.n	8000f6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f66:	2b02      	cmp	r3, #2
 8000f68:	d130      	bne.n	8000fcc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	689b      	ldr	r3, [r3, #8]
 8000f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	2203      	movs	r2, #3
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	43db      	mvns	r3, r3
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	4013      	ands	r3, r2
 8000f80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	68da      	ldr	r2, [r3, #12]
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	69ba      	ldr	r2, [r7, #24]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	4013      	ands	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	091b      	lsrs	r3, r3, #4
 8000fb6:	f003 0201 	and.w	r2, r3, #1
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f003 0303 	and.w	r3, r3, #3
 8000fd4:	2b03      	cmp	r3, #3
 8000fd6:	d017      	beq.n	8001008 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	2203      	movs	r2, #3
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	689a      	ldr	r2, [r3, #8]
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f003 0303 	and.w	r3, r3, #3
 8001010:	2b02      	cmp	r3, #2
 8001012:	d123      	bne.n	800105c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	08da      	lsrs	r2, r3, #3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3208      	adds	r2, #8
 800101c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001020:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	f003 0307 	and.w	r3, r3, #7
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	220f      	movs	r2, #15
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	43db      	mvns	r3, r3
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	4013      	ands	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	691a      	ldr	r2, [r3, #16]
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	f003 0307 	and.w	r3, r3, #7
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	4313      	orrs	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	08da      	lsrs	r2, r3, #3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	3208      	adds	r2, #8
 8001056:	69b9      	ldr	r1, [r7, #24]
 8001058:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	2203      	movs	r2, #3
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4013      	ands	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f003 0203 	and.w	r2, r3, #3
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	4313      	orrs	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001098:	2b00      	cmp	r3, #0
 800109a:	f000 80ae 	beq.w	80011fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
 80010a2:	4b5d      	ldr	r3, [pc, #372]	@ (8001218 <HAL_GPIO_Init+0x300>)
 80010a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a6:	4a5c      	ldr	r2, [pc, #368]	@ (8001218 <HAL_GPIO_Init+0x300>)
 80010a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80010ae:	4b5a      	ldr	r3, [pc, #360]	@ (8001218 <HAL_GPIO_Init+0x300>)
 80010b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ba:	4a58      	ldr	r2, [pc, #352]	@ (800121c <HAL_GPIO_Init+0x304>)
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	089b      	lsrs	r3, r3, #2
 80010c0:	3302      	adds	r3, #2
 80010c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	f003 0303 	and.w	r3, r3, #3
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	220f      	movs	r2, #15
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	43db      	mvns	r3, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4013      	ands	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a4f      	ldr	r2, [pc, #316]	@ (8001220 <HAL_GPIO_Init+0x308>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d025      	beq.n	8001132 <HAL_GPIO_Init+0x21a>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a4e      	ldr	r2, [pc, #312]	@ (8001224 <HAL_GPIO_Init+0x30c>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d01f      	beq.n	800112e <HAL_GPIO_Init+0x216>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a4d      	ldr	r2, [pc, #308]	@ (8001228 <HAL_GPIO_Init+0x310>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d019      	beq.n	800112a <HAL_GPIO_Init+0x212>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a4c      	ldr	r2, [pc, #304]	@ (800122c <HAL_GPIO_Init+0x314>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d013      	beq.n	8001126 <HAL_GPIO_Init+0x20e>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a4b      	ldr	r2, [pc, #300]	@ (8001230 <HAL_GPIO_Init+0x318>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d00d      	beq.n	8001122 <HAL_GPIO_Init+0x20a>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a4a      	ldr	r2, [pc, #296]	@ (8001234 <HAL_GPIO_Init+0x31c>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d007      	beq.n	800111e <HAL_GPIO_Init+0x206>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a49      	ldr	r2, [pc, #292]	@ (8001238 <HAL_GPIO_Init+0x320>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d101      	bne.n	800111a <HAL_GPIO_Init+0x202>
 8001116:	2306      	movs	r3, #6
 8001118:	e00c      	b.n	8001134 <HAL_GPIO_Init+0x21c>
 800111a:	2307      	movs	r3, #7
 800111c:	e00a      	b.n	8001134 <HAL_GPIO_Init+0x21c>
 800111e:	2305      	movs	r3, #5
 8001120:	e008      	b.n	8001134 <HAL_GPIO_Init+0x21c>
 8001122:	2304      	movs	r3, #4
 8001124:	e006      	b.n	8001134 <HAL_GPIO_Init+0x21c>
 8001126:	2303      	movs	r3, #3
 8001128:	e004      	b.n	8001134 <HAL_GPIO_Init+0x21c>
 800112a:	2302      	movs	r3, #2
 800112c:	e002      	b.n	8001134 <HAL_GPIO_Init+0x21c>
 800112e:	2301      	movs	r3, #1
 8001130:	e000      	b.n	8001134 <HAL_GPIO_Init+0x21c>
 8001132:	2300      	movs	r3, #0
 8001134:	69fa      	ldr	r2, [r7, #28]
 8001136:	f002 0203 	and.w	r2, r2, #3
 800113a:	0092      	lsls	r2, r2, #2
 800113c:	4093      	lsls	r3, r2
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	4313      	orrs	r3, r2
 8001142:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001144:	4935      	ldr	r1, [pc, #212]	@ (800121c <HAL_GPIO_Init+0x304>)
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	089b      	lsrs	r3, r3, #2
 800114a:	3302      	adds	r3, #2
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001152:	4b3a      	ldr	r3, [pc, #232]	@ (800123c <HAL_GPIO_Init+0x324>)
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	43db      	mvns	r3, r3
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	4013      	ands	r3, r2
 8001160:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d003      	beq.n	8001176 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	4313      	orrs	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001176:	4a31      	ldr	r2, [pc, #196]	@ (800123c <HAL_GPIO_Init+0x324>)
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800117c:	4b2f      	ldr	r3, [pc, #188]	@ (800123c <HAL_GPIO_Init+0x324>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	43db      	mvns	r3, r3
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	4013      	ands	r3, r2
 800118a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001194:	2b00      	cmp	r3, #0
 8001196:	d003      	beq.n	80011a0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	4313      	orrs	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011a0:	4a26      	ldr	r2, [pc, #152]	@ (800123c <HAL_GPIO_Init+0x324>)
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011a6:	4b25      	ldr	r3, [pc, #148]	@ (800123c <HAL_GPIO_Init+0x324>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	43db      	mvns	r3, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4013      	ands	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d003      	beq.n	80011ca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011ca:	4a1c      	ldr	r2, [pc, #112]	@ (800123c <HAL_GPIO_Init+0x324>)
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011d0:	4b1a      	ldr	r3, [pc, #104]	@ (800123c <HAL_GPIO_Init+0x324>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	43db      	mvns	r3, r3
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4013      	ands	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d003      	beq.n	80011f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011f4:	4a11      	ldr	r2, [pc, #68]	@ (800123c <HAL_GPIO_Init+0x324>)
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	3301      	adds	r3, #1
 80011fe:	61fb      	str	r3, [r7, #28]
 8001200:	69fb      	ldr	r3, [r7, #28]
 8001202:	2b0f      	cmp	r3, #15
 8001204:	f67f ae96 	bls.w	8000f34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001208:	bf00      	nop
 800120a:	bf00      	nop
 800120c:	3724      	adds	r7, #36	@ 0x24
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	40023800 	.word	0x40023800
 800121c:	40013800 	.word	0x40013800
 8001220:	40020000 	.word	0x40020000
 8001224:	40020400 	.word	0x40020400
 8001228:	40020800 	.word	0x40020800
 800122c:	40020c00 	.word	0x40020c00
 8001230:	40021000 	.word	0x40021000
 8001234:	40021400 	.word	0x40021400
 8001238:	40021800 	.word	0x40021800
 800123c:	40013c00 	.word	0x40013c00

08001240 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800124a:	4b08      	ldr	r3, [pc, #32]	@ (800126c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800124c:	695a      	ldr	r2, [r3, #20]
 800124e:	88fb      	ldrh	r3, [r7, #6]
 8001250:	4013      	ands	r3, r2
 8001252:	2b00      	cmp	r3, #0
 8001254:	d006      	beq.n	8001264 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001256:	4a05      	ldr	r2, [pc, #20]	@ (800126c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001258:	88fb      	ldrh	r3, [r7, #6]
 800125a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800125c:	88fb      	ldrh	r3, [r7, #6]
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff fb68 	bl	8000934 <HAL_GPIO_EXTI_Callback>
  }
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40013c00 	.word	0x40013c00

08001270 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8001278:	4b05      	ldr	r3, [pc, #20]	@ (8001290 <HAL_PWR_EnableWakeUpPin+0x20>)
 800127a:	685a      	ldr	r2, [r3, #4]
 800127c:	4904      	ldr	r1, [pc, #16]	@ (8001290 <HAL_PWR_EnableWakeUpPin+0x20>)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4313      	orrs	r3, r2
 8001282:	604b      	str	r3, [r1, #4]
}
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	40007000 	.word	0x40007000

08001294 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8001298:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <HAL_PWR_EnterSTANDBYMode+0x28>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a07      	ldr	r2, [pc, #28]	@ (80012bc <HAL_PWR_EnterSTANDBYMode+0x28>)
 800129e:	f043 0302 	orr.w	r3, r3, #2
 80012a2:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80012a4:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80012a6:	691b      	ldr	r3, [r3, #16]
 80012a8:	4a05      	ldr	r2, [pc, #20]	@ (80012c0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80012aa:	f043 0304 	orr.w	r3, r3, #4
 80012ae:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 80012b0:	bf30      	wfi
}
 80012b2:	bf00      	nop
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	40007000 	.word	0x40007000
 80012c0:	e000ed00 	.word	0xe000ed00

080012c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d101      	bne.n	80012d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e0cc      	b.n	8001472 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012d8:	4b68      	ldr	r3, [pc, #416]	@ (800147c <HAL_RCC_ClockConfig+0x1b8>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 030f 	and.w	r3, r3, #15
 80012e0:	683a      	ldr	r2, [r7, #0]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d90c      	bls.n	8001300 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012e6:	4b65      	ldr	r3, [pc, #404]	@ (800147c <HAL_RCC_ClockConfig+0x1b8>)
 80012e8:	683a      	ldr	r2, [r7, #0]
 80012ea:	b2d2      	uxtb	r2, r2
 80012ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012ee:	4b63      	ldr	r3, [pc, #396]	@ (800147c <HAL_RCC_ClockConfig+0x1b8>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 030f 	and.w	r3, r3, #15
 80012f6:	683a      	ldr	r2, [r7, #0]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d001      	beq.n	8001300 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	e0b8      	b.n	8001472 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f003 0302 	and.w	r3, r3, #2
 8001308:	2b00      	cmp	r3, #0
 800130a:	d020      	beq.n	800134e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0304 	and.w	r3, r3, #4
 8001314:	2b00      	cmp	r3, #0
 8001316:	d005      	beq.n	8001324 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001318:	4b59      	ldr	r3, [pc, #356]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	4a58      	ldr	r2, [pc, #352]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 800131e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001322:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0308 	and.w	r3, r3, #8
 800132c:	2b00      	cmp	r3, #0
 800132e:	d005      	beq.n	800133c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001330:	4b53      	ldr	r3, [pc, #332]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	4a52      	ldr	r2, [pc, #328]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 8001336:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800133a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800133c:	4b50      	ldr	r3, [pc, #320]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	494d      	ldr	r1, [pc, #308]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 800134a:	4313      	orrs	r3, r2
 800134c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	2b00      	cmp	r3, #0
 8001358:	d044      	beq.n	80013e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	2b01      	cmp	r3, #1
 8001360:	d107      	bne.n	8001372 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001362:	4b47      	ldr	r3, [pc, #284]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d119      	bne.n	80013a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e07f      	b.n	8001472 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	2b02      	cmp	r3, #2
 8001378:	d003      	beq.n	8001382 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800137e:	2b03      	cmp	r3, #3
 8001380:	d107      	bne.n	8001392 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001382:	4b3f      	ldr	r3, [pc, #252]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d109      	bne.n	80013a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e06f      	b.n	8001472 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001392:	4b3b      	ldr	r3, [pc, #236]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0302 	and.w	r3, r3, #2
 800139a:	2b00      	cmp	r3, #0
 800139c:	d101      	bne.n	80013a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e067      	b.n	8001472 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013a2:	4b37      	ldr	r3, [pc, #220]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f023 0203 	bic.w	r2, r3, #3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	4934      	ldr	r1, [pc, #208]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 80013b0:	4313      	orrs	r3, r2
 80013b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013b4:	f7ff fc68 	bl	8000c88 <HAL_GetTick>
 80013b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ba:	e00a      	b.n	80013d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013bc:	f7ff fc64 	bl	8000c88 <HAL_GetTick>
 80013c0:	4602      	mov	r2, r0
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e04f      	b.n	8001472 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	f003 020c 	and.w	r2, r3, #12
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d1eb      	bne.n	80013bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013e4:	4b25      	ldr	r3, [pc, #148]	@ (800147c <HAL_RCC_ClockConfig+0x1b8>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 030f 	and.w	r3, r3, #15
 80013ec:	683a      	ldr	r2, [r7, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d20c      	bcs.n	800140c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013f2:	4b22      	ldr	r3, [pc, #136]	@ (800147c <HAL_RCC_ClockConfig+0x1b8>)
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	b2d2      	uxtb	r2, r2
 80013f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013fa:	4b20      	ldr	r3, [pc, #128]	@ (800147c <HAL_RCC_ClockConfig+0x1b8>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 030f 	and.w	r3, r3, #15
 8001402:	683a      	ldr	r2, [r7, #0]
 8001404:	429a      	cmp	r2, r3
 8001406:	d001      	beq.n	800140c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e032      	b.n	8001472 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0304 	and.w	r3, r3, #4
 8001414:	2b00      	cmp	r3, #0
 8001416:	d008      	beq.n	800142a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001418:	4b19      	ldr	r3, [pc, #100]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	4916      	ldr	r1, [pc, #88]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 8001426:	4313      	orrs	r3, r2
 8001428:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0308 	and.w	r3, r3, #8
 8001432:	2b00      	cmp	r3, #0
 8001434:	d009      	beq.n	800144a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001436:	4b12      	ldr	r3, [pc, #72]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	691b      	ldr	r3, [r3, #16]
 8001442:	00db      	lsls	r3, r3, #3
 8001444:	490e      	ldr	r1, [pc, #56]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 8001446:	4313      	orrs	r3, r2
 8001448:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800144a:	f000 fb7f 	bl	8001b4c <HAL_RCC_GetSysClockFreq>
 800144e:	4602      	mov	r2, r0
 8001450:	4b0b      	ldr	r3, [pc, #44]	@ (8001480 <HAL_RCC_ClockConfig+0x1bc>)
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	091b      	lsrs	r3, r3, #4
 8001456:	f003 030f 	and.w	r3, r3, #15
 800145a:	490a      	ldr	r1, [pc, #40]	@ (8001484 <HAL_RCC_ClockConfig+0x1c0>)
 800145c:	5ccb      	ldrb	r3, [r1, r3]
 800145e:	fa22 f303 	lsr.w	r3, r2, r3
 8001462:	4a09      	ldr	r2, [pc, #36]	@ (8001488 <HAL_RCC_ClockConfig+0x1c4>)
 8001464:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001466:	4b09      	ldr	r3, [pc, #36]	@ (800148c <HAL_RCC_ClockConfig+0x1c8>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff fbc8 	bl	8000c00 <HAL_InitTick>

  return HAL_OK;
 8001470:	2300      	movs	r3, #0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3710      	adds	r7, #16
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40023c00 	.word	0x40023c00
 8001480:	40023800 	.word	0x40023800
 8001484:	08003ae8 	.word	0x08003ae8
 8001488:	20000000 	.word	0x20000000
 800148c:	20000004 	.word	0x20000004

08001490 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001494:	4b03      	ldr	r3, [pc, #12]	@ (80014a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001496:	681b      	ldr	r3, [r3, #0]
}
 8001498:	4618      	mov	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	20000000 	.word	0x20000000

080014a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80014ac:	f7ff fff0 	bl	8001490 <HAL_RCC_GetHCLKFreq>
 80014b0:	4602      	mov	r2, r0
 80014b2:	4b05      	ldr	r3, [pc, #20]	@ (80014c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	0a9b      	lsrs	r3, r3, #10
 80014b8:	f003 0307 	and.w	r3, r3, #7
 80014bc:	4903      	ldr	r1, [pc, #12]	@ (80014cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80014be:	5ccb      	ldrb	r3, [r1, r3]
 80014c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40023800 	.word	0x40023800
 80014cc:	08003af8 	.word	0x08003af8

080014d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80014d4:	f7ff ffdc 	bl	8001490 <HAL_RCC_GetHCLKFreq>
 80014d8:	4602      	mov	r2, r0
 80014da:	4b05      	ldr	r3, [pc, #20]	@ (80014f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	0b5b      	lsrs	r3, r3, #13
 80014e0:	f003 0307 	and.w	r3, r3, #7
 80014e4:	4903      	ldr	r1, [pc, #12]	@ (80014f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014e6:	5ccb      	ldrb	r3, [r1, r3]
 80014e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40023800 	.word	0x40023800
 80014f4:	08003af8 	.word	0x08003af8

080014f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08c      	sub	sp, #48	@ 0x30
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001500:	2300      	movs	r3, #0
 8001502:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8001504:	2300      	movs	r3, #0
 8001506:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001508:	2300      	movs	r3, #0
 800150a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 800150c:	2300      	movs	r3, #0
 800150e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8001514:	2300      	movs	r3, #0
 8001516:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8001518:	2300      	movs	r3, #0
 800151a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 800151c:	2300      	movs	r3, #0
 800151e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8001520:	2300      	movs	r3, #0
 8001522:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 0301 	and.w	r3, r3, #1
 800152c:	2b00      	cmp	r3, #0
 800152e:	d010      	beq.n	8001552 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001530:	4b6f      	ldr	r3, [pc, #444]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001532:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001536:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800153e:	496c      	ldr	r1, [pc, #432]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001540:	4313      	orrs	r3, r2
 8001542:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800154e:	2301      	movs	r3, #1
 8001550:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	2b00      	cmp	r3, #0
 800155c:	d010      	beq.n	8001580 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800155e:	4b64      	ldr	r3, [pc, #400]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001560:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001564:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800156c:	4960      	ldr	r1, [pc, #384]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800156e:	4313      	orrs	r3, r2
 8001570:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800157c:	2301      	movs	r3, #1
 800157e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0304 	and.w	r3, r3, #4
 8001588:	2b00      	cmp	r3, #0
 800158a:	d017      	beq.n	80015bc <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800158c:	4b58      	ldr	r3, [pc, #352]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800158e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001592:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	4955      	ldr	r1, [pc, #340]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800159c:	4313      	orrs	r3, r2
 800159e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80015aa:	d101      	bne.n	80015b0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80015ac:	2301      	movs	r3, #1
 80015ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d101      	bne.n	80015bc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80015b8:	2301      	movs	r3, #1
 80015ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 0308 	and.w	r3, r3, #8
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d017      	beq.n	80015f8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80015c8:	4b49      	ldr	r3, [pc, #292]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80015ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015ce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015d6:	4946      	ldr	r1, [pc, #280]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80015e6:	d101      	bne.n	80015ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80015e8:	2301      	movs	r3, #1
 80015ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d101      	bne.n	80015f8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80015f4:	2301      	movs	r3, #1
 80015f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0320 	and.w	r3, r3, #32
 8001600:	2b00      	cmp	r3, #0
 8001602:	f000 808a 	beq.w	800171a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	4b39      	ldr	r3, [pc, #228]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800160c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160e:	4a38      	ldr	r2, [pc, #224]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001610:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001614:	6413      	str	r3, [r2, #64]	@ 0x40
 8001616:	4b36      	ldr	r3, [pc, #216]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001622:	4b34      	ldr	r3, [pc, #208]	@ (80016f4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a33      	ldr	r2, [pc, #204]	@ (80016f4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001628:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800162c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800162e:	f7ff fb2b 	bl	8000c88 <HAL_GetTick>
 8001632:	6278      	str	r0, [r7, #36]	@ 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001634:	e008      	b.n	8001648 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001636:	f7ff fb27 	bl	8000c88 <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d901      	bls.n	8001648 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e278      	b.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001648:	4b2a      	ldr	r3, [pc, #168]	@ (80016f4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0f0      	beq.n	8001636 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001654:	4b26      	ldr	r3, [pc, #152]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001656:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001658:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800165c:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800165e:	6a3b      	ldr	r3, [r7, #32]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d02f      	beq.n	80016c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001668:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800166c:	6a3a      	ldr	r2, [r7, #32]
 800166e:	429a      	cmp	r2, r3
 8001670:	d028      	beq.n	80016c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001672:	4b1f      	ldr	r3, [pc, #124]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001676:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800167a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800167c:	4b1e      	ldr	r3, [pc, #120]	@ (80016f8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800167e:	2201      	movs	r2, #1
 8001680:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001682:	4b1d      	ldr	r3, [pc, #116]	@ (80016f8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001688:	4a19      	ldr	r2, [pc, #100]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800168a:	6a3b      	ldr	r3, [r7, #32]
 800168c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800168e:	4b18      	ldr	r3, [pc, #96]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001692:	f003 0301 	and.w	r3, r3, #1
 8001696:	2b01      	cmp	r3, #1
 8001698:	d114      	bne.n	80016c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800169a:	f7ff faf5 	bl	8000c88 <HAL_GetTick>
 800169e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a0:	e00a      	b.n	80016b8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016a2:	f7ff faf1 	bl	8000c88 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d901      	bls.n	80016b8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e240      	b.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b8:	4b0d      	ldr	r3, [pc, #52]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016bc:	f003 0302 	and.w	r3, r3, #2
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d0ee      	beq.n	80016a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80016cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80016d0:	d114      	bne.n	80016fc <HAL_RCCEx_PeriphCLKConfig+0x204>
 80016d2:	4b07      	ldr	r3, [pc, #28]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80016e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80016e6:	4902      	ldr	r1, [pc, #8]	@ (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80016e8:	4313      	orrs	r3, r2
 80016ea:	608b      	str	r3, [r1, #8]
 80016ec:	e00c      	b.n	8001708 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80016ee:	bf00      	nop
 80016f0:	40023800 	.word	0x40023800
 80016f4:	40007000 	.word	0x40007000
 80016f8:	42470e40 	.word	0x42470e40
 80016fc:	4b4a      	ldr	r3, [pc, #296]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	4a49      	ldr	r2, [pc, #292]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001702:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001706:	6093      	str	r3, [r2, #8]
 8001708:	4b47      	ldr	r3, [pc, #284]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800170a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001710:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001714:	4944      	ldr	r1, [pc, #272]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001716:	4313      	orrs	r3, r2
 8001718:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0310 	and.w	r3, r3, #16
 8001722:	2b00      	cmp	r3, #0
 8001724:	d004      	beq.n	8001730 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 800172c:	4b3f      	ldr	r3, [pc, #252]	@ (800182c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800172e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001738:	2b00      	cmp	r3, #0
 800173a:	d00a      	beq.n	8001752 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800173c:	4b3a      	ldr	r3, [pc, #232]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800173e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001742:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174a:	4937      	ldr	r1, [pc, #220]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800174c:	4313      	orrs	r3, r2
 800174e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800175a:	2b00      	cmp	r3, #0
 800175c:	d00a      	beq.n	8001774 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800175e:	4b32      	ldr	r3, [pc, #200]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001760:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001764:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800176c:	492e      	ldr	r1, [pc, #184]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800176e:	4313      	orrs	r3, r2
 8001770:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800177c:	2b00      	cmp	r3, #0
 800177e:	d011      	beq.n	80017a4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001780:	4b29      	ldr	r3, [pc, #164]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001782:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001786:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800178e:	4926      	ldr	r1, [pc, #152]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001790:	4313      	orrs	r3, r2
 8001792:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800179a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800179e:	d101      	bne.n	80017a4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80017a0:	2301      	movs	r3, #1
 80017a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d00a      	beq.n	80017c6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80017b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017b6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017be:	491a      	ldr	r1, [pc, #104]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017c0:	4313      	orrs	r3, r2
 80017c2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d011      	beq.n	80017f6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80017d2:	4b15      	ldr	r3, [pc, #84]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017d8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017e0:	4911      	ldr	r1, [pc, #68]	@ (8001828 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80017e2:	4313      	orrs	r3, r2
 80017e4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80017f0:	d101      	bne.n	80017f6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80017f2:	2301      	movs	r3, #1
 80017f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80017f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d005      	beq.n	8001808 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001804:	f040 80ff 	bne.w	8001a06 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001808:	4b09      	ldr	r3, [pc, #36]	@ (8001830 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800180e:	f7ff fa3b 	bl	8000c88 <HAL_GetTick>
 8001812:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001814:	e00e      	b.n	8001834 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001816:	f7ff fa37 	bl	8000c88 <HAL_GetTick>
 800181a:	4602      	mov	r2, r0
 800181c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d907      	bls.n	8001834 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e188      	b.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001828:	40023800 	.word	0x40023800
 800182c:	424711e0 	.word	0x424711e0
 8001830:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001834:	4b7e      	ldr	r3, [pc, #504]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1ea      	bne.n	8001816 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	2b00      	cmp	r3, #0
 800184a:	d003      	beq.n	8001854 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001850:	2b00      	cmp	r3, #0
 8001852:	d009      	beq.n	8001868 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800185c:	2b00      	cmp	r3, #0
 800185e:	d028      	beq.n	80018b2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001864:	2b00      	cmp	r3, #0
 8001866:	d124      	bne.n	80018b2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001868:	4b71      	ldr	r3, [pc, #452]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800186a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800186e:	0c1b      	lsrs	r3, r3, #16
 8001870:	f003 0303 	and.w	r3, r3, #3
 8001874:	3301      	adds	r3, #1
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800187a:	4b6d      	ldr	r3, [pc, #436]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800187c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001880:	0e1b      	lsrs	r3, r3, #24
 8001882:	f003 030f 	and.w	r3, r3, #15
 8001886:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	019b      	lsls	r3, r3, #6
 8001892:	431a      	orrs	r2, r3
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	085b      	lsrs	r3, r3, #1
 8001898:	3b01      	subs	r3, #1
 800189a:	041b      	lsls	r3, r3, #16
 800189c:	431a      	orrs	r2, r3
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	061b      	lsls	r3, r3, #24
 80018a2:	431a      	orrs	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	695b      	ldr	r3, [r3, #20]
 80018a8:	071b      	lsls	r3, r3, #28
 80018aa:	4961      	ldr	r1, [pc, #388]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80018ac:	4313      	orrs	r3, r2
 80018ae:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0304 	and.w	r3, r3, #4
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d004      	beq.n	80018c8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80018c6:	d00a      	beq.n	80018de <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d035      	beq.n	8001940 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80018dc:	d130      	bne.n	8001940 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80018de:	4b54      	ldr	r3, [pc, #336]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80018e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80018e4:	0c1b      	lsrs	r3, r3, #16
 80018e6:	f003 0303 	and.w	r3, r3, #3
 80018ea:	3301      	adds	r3, #1
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80018f0:	4b4f      	ldr	r3, [pc, #316]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80018f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80018f6:	0f1b      	lsrs	r3, r3, #28
 80018f8:	f003 0307 	and.w	r3, r3, #7
 80018fc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685a      	ldr	r2, [r3, #4]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	019b      	lsls	r3, r3, #6
 8001908:	431a      	orrs	r2, r3
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	085b      	lsrs	r3, r3, #1
 800190e:	3b01      	subs	r3, #1
 8001910:	041b      	lsls	r3, r3, #16
 8001912:	431a      	orrs	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	691b      	ldr	r3, [r3, #16]
 8001918:	061b      	lsls	r3, r3, #24
 800191a:	431a      	orrs	r2, r3
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	071b      	lsls	r3, r3, #28
 8001920:	4943      	ldr	r1, [pc, #268]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001922:	4313      	orrs	r3, r2
 8001924:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001928:	4b41      	ldr	r3, [pc, #260]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800192a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800192e:	f023 021f 	bic.w	r2, r3, #31
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001936:	3b01      	subs	r3, #1
 8001938:	493d      	ldr	r1, [pc, #244]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800193a:	4313      	orrs	r3, r2
 800193c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001948:	2b00      	cmp	r3, #0
 800194a:	d029      	beq.n	80019a0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001950:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001954:	d124      	bne.n	80019a0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001956:	4b36      	ldr	r3, [pc, #216]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001958:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800195c:	0c1b      	lsrs	r3, r3, #16
 800195e:	f003 0303 	and.w	r3, r3, #3
 8001962:	3301      	adds	r3, #1
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001968:	4b31      	ldr	r3, [pc, #196]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800196a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800196e:	0f1b      	lsrs	r3, r3, #28
 8001970:	f003 0307 	and.w	r3, r3, #7
 8001974:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685a      	ldr	r2, [r3, #4]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	019b      	lsls	r3, r3, #6
 8001980:	431a      	orrs	r2, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	68db      	ldr	r3, [r3, #12]
 8001986:	085b      	lsrs	r3, r3, #1
 8001988:	3b01      	subs	r3, #1
 800198a:	041b      	lsls	r3, r3, #16
 800198c:	431a      	orrs	r2, r3
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	061b      	lsls	r3, r3, #24
 8001992:	431a      	orrs	r2, r3
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	071b      	lsls	r3, r3, #28
 8001998:	4925      	ldr	r1, [pc, #148]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800199a:	4313      	orrs	r3, r2
 800199c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d016      	beq.n	80019da <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685a      	ldr	r2, [r3, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	019b      	lsls	r3, r3, #6
 80019b6:	431a      	orrs	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	085b      	lsrs	r3, r3, #1
 80019be:	3b01      	subs	r3, #1
 80019c0:	041b      	lsls	r3, r3, #16
 80019c2:	431a      	orrs	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	691b      	ldr	r3, [r3, #16]
 80019c8:	061b      	lsls	r3, r3, #24
 80019ca:	431a      	orrs	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	695b      	ldr	r3, [r3, #20]
 80019d0:	071b      	lsls	r3, r3, #28
 80019d2:	4917      	ldr	r1, [pc, #92]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019d4:	4313      	orrs	r3, r2
 80019d6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80019da:	4b16      	ldr	r3, [pc, #88]	@ (8001a34 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80019dc:	2201      	movs	r2, #1
 80019de:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80019e0:	f7ff f952 	bl	8000c88 <HAL_GetTick>
 80019e4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80019e6:	e008      	b.n	80019fa <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80019e8:	f7ff f94e 	bl	8000c88 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d901      	bls.n	80019fa <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e09f      	b.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80019fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001a30 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d0f0      	beq.n	80019e8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8001a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	f040 8095 	bne.w	8001b38 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a38 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001a14:	f7ff f938 	bl	8000c88 <HAL_GetTick>
 8001a18:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001a1a:	e00f      	b.n	8001a3c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001a1c:	f7ff f934 	bl	8000c88 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d908      	bls.n	8001a3c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e085      	b.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001a2e:	bf00      	nop
 8001a30:	40023800 	.word	0x40023800
 8001a34:	42470068 	.word	0x42470068
 8001a38:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001a3c:	4b41      	ldr	r3, [pc, #260]	@ (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001a44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001a48:	d0e8      	beq.n	8001a1c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0304 	and.w	r3, r3, #4
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d003      	beq.n	8001a5e <HAL_RCCEx_PeriphCLKConfig+0x566>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d009      	beq.n	8001a72 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d02b      	beq.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d127      	bne.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001a72:	4b34      	ldr	r3, [pc, #208]	@ (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a78:	0c1b      	lsrs	r3, r3, #16
 8001a7a:	f003 0303 	and.w	r3, r3, #3
 8001a7e:	3301      	adds	r3, #1
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	699a      	ldr	r2, [r3, #24]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	69db      	ldr	r3, [r3, #28]
 8001a8c:	019b      	lsls	r3, r3, #6
 8001a8e:	431a      	orrs	r2, r3
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	085b      	lsrs	r3, r3, #1
 8001a94:	3b01      	subs	r3, #1
 8001a96:	041b      	lsls	r3, r3, #16
 8001a98:	431a      	orrs	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a9e:	061b      	lsls	r3, r3, #24
 8001aa0:	4928      	ldr	r1, [pc, #160]	@ (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001aa8:	4b26      	ldr	r3, [pc, #152]	@ (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001aaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aae:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	021b      	lsls	r3, r3, #8
 8001aba:	4922      	ldr	r1, [pc, #136]	@ (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001abc:	4313      	orrs	r3, r2
 8001abe:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d01d      	beq.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0x612>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ad2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001ad6:	d118      	bne.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ade:	0e1b      	lsrs	r3, r3, #24
 8001ae0:	f003 030f 	and.w	r3, r3, #15
 8001ae4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	699a      	ldr	r2, [r3, #24]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	69db      	ldr	r3, [r3, #28]
 8001aee:	019b      	lsls	r3, r3, #6
 8001af0:	431a      	orrs	r2, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	085b      	lsrs	r3, r3, #1
 8001af8:	3b01      	subs	r3, #1
 8001afa:	041b      	lsls	r3, r3, #16
 8001afc:	431a      	orrs	r2, r3
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	061b      	lsls	r3, r3, #24
 8001b02:	4910      	ldr	r1, [pc, #64]	@ (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b04:	4313      	orrs	r3, r2
 8001b06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b48 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001b10:	f7ff f8ba 	bl	8000c88 <HAL_GetTick>
 8001b14:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001b16:	e008      	b.n	8001b2a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001b18:	f7ff f8b6 	bl	8000c88 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e007      	b.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001b2a:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b36:	d1ef      	bne.n	8001b18 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3730      	adds	r7, #48	@ 0x30
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40023800 	.word	0x40023800
 8001b48:	42470070 	.word	0x42470070

08001b4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b50:	b0ae      	sub	sp, #184	@ 0xb8
 8001b52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b54:	2300      	movs	r3, #0
 8001b56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001b60:	2300      	movs	r3, #0
 8001b62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001b66:	2300      	movs	r3, #0
 8001b68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b72:	4bcb      	ldr	r3, [pc, #812]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f003 030c 	and.w	r3, r3, #12
 8001b7a:	2b0c      	cmp	r3, #12
 8001b7c:	f200 8206 	bhi.w	8001f8c <HAL_RCC_GetSysClockFreq+0x440>
 8001b80:	a201      	add	r2, pc, #4	@ (adr r2, 8001b88 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b86:	bf00      	nop
 8001b88:	08001bbd 	.word	0x08001bbd
 8001b8c:	08001f8d 	.word	0x08001f8d
 8001b90:	08001f8d 	.word	0x08001f8d
 8001b94:	08001f8d 	.word	0x08001f8d
 8001b98:	08001bc5 	.word	0x08001bc5
 8001b9c:	08001f8d 	.word	0x08001f8d
 8001ba0:	08001f8d 	.word	0x08001f8d
 8001ba4:	08001f8d 	.word	0x08001f8d
 8001ba8:	08001bcd 	.word	0x08001bcd
 8001bac:	08001f8d 	.word	0x08001f8d
 8001bb0:	08001f8d 	.word	0x08001f8d
 8001bb4:	08001f8d 	.word	0x08001f8d
 8001bb8:	08001dbd 	.word	0x08001dbd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bbc:	4bb9      	ldr	r3, [pc, #740]	@ (8001ea4 <HAL_RCC_GetSysClockFreq+0x358>)
 8001bbe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8001bc2:	e1e7      	b.n	8001f94 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bc4:	4bb8      	ldr	r3, [pc, #736]	@ (8001ea8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001bc6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001bca:	e1e3      	b.n	8001f94 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bcc:	4bb4      	ldr	r3, [pc, #720]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001bd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bd8:	4bb1      	ldr	r3, [pc, #708]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d071      	beq.n	8001cc8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001be4:	4bae      	ldr	r3, [pc, #696]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	099b      	lsrs	r3, r3, #6
 8001bea:	2200      	movs	r2, #0
 8001bec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001bf0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001bf4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001bf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bfc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001c00:	2300      	movs	r3, #0
 8001c02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001c06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001c0a:	4622      	mov	r2, r4
 8001c0c:	462b      	mov	r3, r5
 8001c0e:	f04f 0000 	mov.w	r0, #0
 8001c12:	f04f 0100 	mov.w	r1, #0
 8001c16:	0159      	lsls	r1, r3, #5
 8001c18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c1c:	0150      	lsls	r0, r2, #5
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	4621      	mov	r1, r4
 8001c24:	1a51      	subs	r1, r2, r1
 8001c26:	6439      	str	r1, [r7, #64]	@ 0x40
 8001c28:	4629      	mov	r1, r5
 8001c2a:	eb63 0301 	sbc.w	r3, r3, r1
 8001c2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001c30:	f04f 0200 	mov.w	r2, #0
 8001c34:	f04f 0300 	mov.w	r3, #0
 8001c38:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001c3c:	4649      	mov	r1, r9
 8001c3e:	018b      	lsls	r3, r1, #6
 8001c40:	4641      	mov	r1, r8
 8001c42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c46:	4641      	mov	r1, r8
 8001c48:	018a      	lsls	r2, r1, #6
 8001c4a:	4641      	mov	r1, r8
 8001c4c:	1a51      	subs	r1, r2, r1
 8001c4e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001c50:	4649      	mov	r1, r9
 8001c52:	eb63 0301 	sbc.w	r3, r3, r1
 8001c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c58:	f04f 0200 	mov.w	r2, #0
 8001c5c:	f04f 0300 	mov.w	r3, #0
 8001c60:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001c64:	4649      	mov	r1, r9
 8001c66:	00cb      	lsls	r3, r1, #3
 8001c68:	4641      	mov	r1, r8
 8001c6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c6e:	4641      	mov	r1, r8
 8001c70:	00ca      	lsls	r2, r1, #3
 8001c72:	4610      	mov	r0, r2
 8001c74:	4619      	mov	r1, r3
 8001c76:	4603      	mov	r3, r0
 8001c78:	4622      	mov	r2, r4
 8001c7a:	189b      	adds	r3, r3, r2
 8001c7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c7e:	462b      	mov	r3, r5
 8001c80:	460a      	mov	r2, r1
 8001c82:	eb42 0303 	adc.w	r3, r2, r3
 8001c86:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	f04f 0300 	mov.w	r3, #0
 8001c90:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001c94:	4629      	mov	r1, r5
 8001c96:	024b      	lsls	r3, r1, #9
 8001c98:	4621      	mov	r1, r4
 8001c9a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c9e:	4621      	mov	r1, r4
 8001ca0:	024a      	lsls	r2, r1, #9
 8001ca2:	4610      	mov	r0, r2
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001caa:	2200      	movs	r2, #0
 8001cac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001cb0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001cb4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001cb8:	f7fe fb02 	bl	80002c0 <__aeabi_uldivmod>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001cc6:	e067      	b.n	8001d98 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cc8:	4b75      	ldr	r3, [pc, #468]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	099b      	lsrs	r3, r3, #6
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001cd4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001cd8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001cdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ce0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001ce6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001cea:	4622      	mov	r2, r4
 8001cec:	462b      	mov	r3, r5
 8001cee:	f04f 0000 	mov.w	r0, #0
 8001cf2:	f04f 0100 	mov.w	r1, #0
 8001cf6:	0159      	lsls	r1, r3, #5
 8001cf8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cfc:	0150      	lsls	r0, r2, #5
 8001cfe:	4602      	mov	r2, r0
 8001d00:	460b      	mov	r3, r1
 8001d02:	4621      	mov	r1, r4
 8001d04:	1a51      	subs	r1, r2, r1
 8001d06:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001d08:	4629      	mov	r1, r5
 8001d0a:	eb63 0301 	sbc.w	r3, r3, r1
 8001d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d10:	f04f 0200 	mov.w	r2, #0
 8001d14:	f04f 0300 	mov.w	r3, #0
 8001d18:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001d1c:	4649      	mov	r1, r9
 8001d1e:	018b      	lsls	r3, r1, #6
 8001d20:	4641      	mov	r1, r8
 8001d22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d26:	4641      	mov	r1, r8
 8001d28:	018a      	lsls	r2, r1, #6
 8001d2a:	4641      	mov	r1, r8
 8001d2c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d30:	4649      	mov	r1, r9
 8001d32:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	f04f 0300 	mov.w	r3, #0
 8001d3e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001d42:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001d46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001d4a:	4692      	mov	sl, r2
 8001d4c:	469b      	mov	fp, r3
 8001d4e:	4623      	mov	r3, r4
 8001d50:	eb1a 0303 	adds.w	r3, sl, r3
 8001d54:	623b      	str	r3, [r7, #32]
 8001d56:	462b      	mov	r3, r5
 8001d58:	eb4b 0303 	adc.w	r3, fp, r3
 8001d5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d5e:	f04f 0200 	mov.w	r2, #0
 8001d62:	f04f 0300 	mov.w	r3, #0
 8001d66:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001d6a:	4629      	mov	r1, r5
 8001d6c:	028b      	lsls	r3, r1, #10
 8001d6e:	4621      	mov	r1, r4
 8001d70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d74:	4621      	mov	r1, r4
 8001d76:	028a      	lsls	r2, r1, #10
 8001d78:	4610      	mov	r0, r2
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d80:	2200      	movs	r2, #0
 8001d82:	673b      	str	r3, [r7, #112]	@ 0x70
 8001d84:	677a      	str	r2, [r7, #116]	@ 0x74
 8001d86:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001d8a:	f7fe fa99 	bl	80002c0 <__aeabi_uldivmod>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
 8001d92:	4613      	mov	r3, r2
 8001d94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d98:	4b41      	ldr	r3, [pc, #260]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	0c1b      	lsrs	r3, r3, #16
 8001d9e:	f003 0303 	and.w	r3, r3, #3
 8001da2:	3301      	adds	r3, #1
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8001daa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001dae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001dba:	e0eb      	b.n	8001f94 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001dbc:	4b38      	ldr	r3, [pc, #224]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001dc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dc8:	4b35      	ldr	r3, [pc, #212]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d06b      	beq.n	8001eac <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dd4:	4b32      	ldr	r3, [pc, #200]	@ (8001ea0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	099b      	lsrs	r3, r3, #6
 8001dda:	2200      	movs	r2, #0
 8001ddc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001dde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001de0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001de2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001de6:	663b      	str	r3, [r7, #96]	@ 0x60
 8001de8:	2300      	movs	r3, #0
 8001dea:	667b      	str	r3, [r7, #100]	@ 0x64
 8001dec:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001df0:	4622      	mov	r2, r4
 8001df2:	462b      	mov	r3, r5
 8001df4:	f04f 0000 	mov.w	r0, #0
 8001df8:	f04f 0100 	mov.w	r1, #0
 8001dfc:	0159      	lsls	r1, r3, #5
 8001dfe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e02:	0150      	lsls	r0, r2, #5
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	4621      	mov	r1, r4
 8001e0a:	1a51      	subs	r1, r2, r1
 8001e0c:	61b9      	str	r1, [r7, #24]
 8001e0e:	4629      	mov	r1, r5
 8001e10:	eb63 0301 	sbc.w	r3, r3, r1
 8001e14:	61fb      	str	r3, [r7, #28]
 8001e16:	f04f 0200 	mov.w	r2, #0
 8001e1a:	f04f 0300 	mov.w	r3, #0
 8001e1e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001e22:	4659      	mov	r1, fp
 8001e24:	018b      	lsls	r3, r1, #6
 8001e26:	4651      	mov	r1, sl
 8001e28:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e2c:	4651      	mov	r1, sl
 8001e2e:	018a      	lsls	r2, r1, #6
 8001e30:	4651      	mov	r1, sl
 8001e32:	ebb2 0801 	subs.w	r8, r2, r1
 8001e36:	4659      	mov	r1, fp
 8001e38:	eb63 0901 	sbc.w	r9, r3, r1
 8001e3c:	f04f 0200 	mov.w	r2, #0
 8001e40:	f04f 0300 	mov.w	r3, #0
 8001e44:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e48:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e4c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e50:	4690      	mov	r8, r2
 8001e52:	4699      	mov	r9, r3
 8001e54:	4623      	mov	r3, r4
 8001e56:	eb18 0303 	adds.w	r3, r8, r3
 8001e5a:	613b      	str	r3, [r7, #16]
 8001e5c:	462b      	mov	r3, r5
 8001e5e:	eb49 0303 	adc.w	r3, r9, r3
 8001e62:	617b      	str	r3, [r7, #20]
 8001e64:	f04f 0200 	mov.w	r2, #0
 8001e68:	f04f 0300 	mov.w	r3, #0
 8001e6c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001e70:	4629      	mov	r1, r5
 8001e72:	024b      	lsls	r3, r1, #9
 8001e74:	4621      	mov	r1, r4
 8001e76:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e7a:	4621      	mov	r1, r4
 8001e7c:	024a      	lsls	r2, r1, #9
 8001e7e:	4610      	mov	r0, r2
 8001e80:	4619      	mov	r1, r3
 8001e82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e86:	2200      	movs	r2, #0
 8001e88:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001e8a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001e8c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001e90:	f7fe fa16 	bl	80002c0 <__aeabi_uldivmod>
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	4613      	mov	r3, r2
 8001e9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001e9e:	e065      	b.n	8001f6c <HAL_RCC_GetSysClockFreq+0x420>
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	00f42400 	.word	0x00f42400
 8001ea8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001eac:	4b3d      	ldr	r3, [pc, #244]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0x458>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	099b      	lsrs	r3, r3, #6
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ebc:	653b      	str	r3, [r7, #80]	@ 0x50
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	657b      	str	r3, [r7, #84]	@ 0x54
 8001ec2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001ec6:	4642      	mov	r2, r8
 8001ec8:	464b      	mov	r3, r9
 8001eca:	f04f 0000 	mov.w	r0, #0
 8001ece:	f04f 0100 	mov.w	r1, #0
 8001ed2:	0159      	lsls	r1, r3, #5
 8001ed4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ed8:	0150      	lsls	r0, r2, #5
 8001eda:	4602      	mov	r2, r0
 8001edc:	460b      	mov	r3, r1
 8001ede:	4641      	mov	r1, r8
 8001ee0:	1a51      	subs	r1, r2, r1
 8001ee2:	60b9      	str	r1, [r7, #8]
 8001ee4:	4649      	mov	r1, r9
 8001ee6:	eb63 0301 	sbc.w	r3, r3, r1
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	f04f 0200 	mov.w	r2, #0
 8001ef0:	f04f 0300 	mov.w	r3, #0
 8001ef4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001ef8:	4659      	mov	r1, fp
 8001efa:	018b      	lsls	r3, r1, #6
 8001efc:	4651      	mov	r1, sl
 8001efe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f02:	4651      	mov	r1, sl
 8001f04:	018a      	lsls	r2, r1, #6
 8001f06:	4651      	mov	r1, sl
 8001f08:	1a54      	subs	r4, r2, r1
 8001f0a:	4659      	mov	r1, fp
 8001f0c:	eb63 0501 	sbc.w	r5, r3, r1
 8001f10:	f04f 0200 	mov.w	r2, #0
 8001f14:	f04f 0300 	mov.w	r3, #0
 8001f18:	00eb      	lsls	r3, r5, #3
 8001f1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f1e:	00e2      	lsls	r2, r4, #3
 8001f20:	4614      	mov	r4, r2
 8001f22:	461d      	mov	r5, r3
 8001f24:	4643      	mov	r3, r8
 8001f26:	18e3      	adds	r3, r4, r3
 8001f28:	603b      	str	r3, [r7, #0]
 8001f2a:	464b      	mov	r3, r9
 8001f2c:	eb45 0303 	adc.w	r3, r5, r3
 8001f30:	607b      	str	r3, [r7, #4]
 8001f32:	f04f 0200 	mov.w	r2, #0
 8001f36:	f04f 0300 	mov.w	r3, #0
 8001f3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f3e:	4629      	mov	r1, r5
 8001f40:	028b      	lsls	r3, r1, #10
 8001f42:	4621      	mov	r1, r4
 8001f44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f48:	4621      	mov	r1, r4
 8001f4a:	028a      	lsls	r2, r1, #10
 8001f4c:	4610      	mov	r0, r2
 8001f4e:	4619      	mov	r1, r3
 8001f50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f54:	2200      	movs	r2, #0
 8001f56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f58:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001f5a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001f5e:	f7fe f9af 	bl	80002c0 <__aeabi_uldivmod>
 8001f62:	4602      	mov	r2, r0
 8001f64:	460b      	mov	r3, r1
 8001f66:	4613      	mov	r3, r2
 8001f68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0x458>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	0f1b      	lsrs	r3, r3, #28
 8001f72:	f003 0307 	and.w	r3, r3, #7
 8001f76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8001f7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001f7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001f8a:	e003      	b.n	8001f94 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f8c:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001f8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001f92:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f94:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	37b8      	adds	r7, #184	@ 0xb8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	00f42400 	.word	0x00f42400

08001fac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d101      	bne.n	8001fbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e28d      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f000 8083 	beq.w	80020d2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001fcc:	4b94      	ldr	r3, [pc, #592]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f003 030c 	and.w	r3, r3, #12
 8001fd4:	2b04      	cmp	r3, #4
 8001fd6:	d019      	beq.n	800200c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001fd8:	4b91      	ldr	r3, [pc, #580]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001fe0:	2b08      	cmp	r3, #8
 8001fe2:	d106      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001fe4:	4b8e      	ldr	r3, [pc, #568]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ff0:	d00c      	beq.n	800200c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ff2:	4b8b      	ldr	r3, [pc, #556]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001ffa:	2b0c      	cmp	r3, #12
 8001ffc:	d112      	bne.n	8002024 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ffe:	4b88      	ldr	r3, [pc, #544]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002006:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800200a:	d10b      	bne.n	8002024 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800200c:	4b84      	ldr	r3, [pc, #528]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d05b      	beq.n	80020d0 <HAL_RCC_OscConfig+0x124>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d157      	bne.n	80020d0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e25a      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800202c:	d106      	bne.n	800203c <HAL_RCC_OscConfig+0x90>
 800202e:	4b7c      	ldr	r3, [pc, #496]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a7b      	ldr	r2, [pc, #492]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002038:	6013      	str	r3, [r2, #0]
 800203a:	e01d      	b.n	8002078 <HAL_RCC_OscConfig+0xcc>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002044:	d10c      	bne.n	8002060 <HAL_RCC_OscConfig+0xb4>
 8002046:	4b76      	ldr	r3, [pc, #472]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a75      	ldr	r2, [pc, #468]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 800204c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002050:	6013      	str	r3, [r2, #0]
 8002052:	4b73      	ldr	r3, [pc, #460]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a72      	ldr	r2, [pc, #456]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800205c:	6013      	str	r3, [r2, #0]
 800205e:	e00b      	b.n	8002078 <HAL_RCC_OscConfig+0xcc>
 8002060:	4b6f      	ldr	r3, [pc, #444]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a6e      	ldr	r2, [pc, #440]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002066:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800206a:	6013      	str	r3, [r2, #0]
 800206c:	4b6c      	ldr	r3, [pc, #432]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a6b      	ldr	r2, [pc, #428]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002072:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002076:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d013      	beq.n	80020a8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002080:	f7fe fe02 	bl	8000c88 <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002086:	e008      	b.n	800209a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002088:	f7fe fdfe 	bl	8000c88 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b64      	cmp	r3, #100	@ 0x64
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e21f      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209a:	4b61      	ldr	r3, [pc, #388]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d0f0      	beq.n	8002088 <HAL_RCC_OscConfig+0xdc>
 80020a6:	e014      	b.n	80020d2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a8:	f7fe fdee 	bl	8000c88 <HAL_GetTick>
 80020ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ae:	e008      	b.n	80020c2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020b0:	f7fe fdea 	bl	8000c88 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b64      	cmp	r3, #100	@ 0x64
 80020bc:	d901      	bls.n	80020c2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e20b      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020c2:	4b57      	ldr	r3, [pc, #348]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d1f0      	bne.n	80020b0 <HAL_RCC_OscConfig+0x104>
 80020ce:	e000      	b.n	80020d2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d06f      	beq.n	80021be <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80020de:	4b50      	ldr	r3, [pc, #320]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f003 030c 	and.w	r3, r3, #12
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d017      	beq.n	800211a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80020ea:	4b4d      	ldr	r3, [pc, #308]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80020f2:	2b08      	cmp	r3, #8
 80020f4:	d105      	bne.n	8002102 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80020f6:	4b4a      	ldr	r3, [pc, #296]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00b      	beq.n	800211a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002102:	4b47      	ldr	r3, [pc, #284]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800210a:	2b0c      	cmp	r3, #12
 800210c:	d11c      	bne.n	8002148 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800210e:	4b44      	ldr	r3, [pc, #272]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d116      	bne.n	8002148 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800211a:	4b41      	ldr	r3, [pc, #260]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d005      	beq.n	8002132 <HAL_RCC_OscConfig+0x186>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	2b01      	cmp	r3, #1
 800212c:	d001      	beq.n	8002132 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e1d3      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002132:	4b3b      	ldr	r3, [pc, #236]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	00db      	lsls	r3, r3, #3
 8002140:	4937      	ldr	r1, [pc, #220]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002142:	4313      	orrs	r3, r2
 8002144:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002146:	e03a      	b.n	80021be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d020      	beq.n	8002192 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002150:	4b34      	ldr	r3, [pc, #208]	@ (8002224 <HAL_RCC_OscConfig+0x278>)
 8002152:	2201      	movs	r2, #1
 8002154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002156:	f7fe fd97 	bl	8000c88 <HAL_GetTick>
 800215a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800215c:	e008      	b.n	8002170 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800215e:	f7fe fd93 	bl	8000c88 <HAL_GetTick>
 8002162:	4602      	mov	r2, r0
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	2b02      	cmp	r3, #2
 800216a:	d901      	bls.n	8002170 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800216c:	2303      	movs	r3, #3
 800216e:	e1b4      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002170:	4b2b      	ldr	r3, [pc, #172]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 0302 	and.w	r3, r3, #2
 8002178:	2b00      	cmp	r3, #0
 800217a:	d0f0      	beq.n	800215e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800217c:	4b28      	ldr	r3, [pc, #160]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	691b      	ldr	r3, [r3, #16]
 8002188:	00db      	lsls	r3, r3, #3
 800218a:	4925      	ldr	r1, [pc, #148]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 800218c:	4313      	orrs	r3, r2
 800218e:	600b      	str	r3, [r1, #0]
 8002190:	e015      	b.n	80021be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002192:	4b24      	ldr	r3, [pc, #144]	@ (8002224 <HAL_RCC_OscConfig+0x278>)
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002198:	f7fe fd76 	bl	8000c88 <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800219e:	e008      	b.n	80021b2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021a0:	f7fe fd72 	bl	8000c88 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e193      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f0      	bne.n	80021a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0308 	and.w	r3, r3, #8
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d036      	beq.n	8002238 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	695b      	ldr	r3, [r3, #20]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d016      	beq.n	8002200 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021d2:	4b15      	ldr	r3, [pc, #84]	@ (8002228 <HAL_RCC_OscConfig+0x27c>)
 80021d4:	2201      	movs	r2, #1
 80021d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021d8:	f7fe fd56 	bl	8000c88 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021e0:	f7fe fd52 	bl	8000c88 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e173      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002220 <HAL_RCC_OscConfig+0x274>)
 80021f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d0f0      	beq.n	80021e0 <HAL_RCC_OscConfig+0x234>
 80021fe:	e01b      	b.n	8002238 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002200:	4b09      	ldr	r3, [pc, #36]	@ (8002228 <HAL_RCC_OscConfig+0x27c>)
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002206:	f7fe fd3f 	bl	8000c88 <HAL_GetTick>
 800220a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800220c:	e00e      	b.n	800222c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800220e:	f7fe fd3b 	bl	8000c88 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b02      	cmp	r3, #2
 800221a:	d907      	bls.n	800222c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e15c      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
 8002220:	40023800 	.word	0x40023800
 8002224:	42470000 	.word	0x42470000
 8002228:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800222c:	4b8a      	ldr	r3, [pc, #552]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 800222e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	2b00      	cmp	r3, #0
 8002236:	d1ea      	bne.n	800220e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0304 	and.w	r3, r3, #4
 8002240:	2b00      	cmp	r3, #0
 8002242:	f000 8097 	beq.w	8002374 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002246:	2300      	movs	r3, #0
 8002248:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800224a:	4b83      	ldr	r3, [pc, #524]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d10f      	bne.n	8002276 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002256:	2300      	movs	r3, #0
 8002258:	60bb      	str	r3, [r7, #8]
 800225a:	4b7f      	ldr	r3, [pc, #508]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225e:	4a7e      	ldr	r2, [pc, #504]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 8002260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002264:	6413      	str	r3, [r2, #64]	@ 0x40
 8002266:	4b7c      	ldr	r3, [pc, #496]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 8002268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800226e:	60bb      	str	r3, [r7, #8]
 8002270:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002272:	2301      	movs	r3, #1
 8002274:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002276:	4b79      	ldr	r3, [pc, #484]	@ (800245c <HAL_RCC_OscConfig+0x4b0>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800227e:	2b00      	cmp	r3, #0
 8002280:	d118      	bne.n	80022b4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002282:	4b76      	ldr	r3, [pc, #472]	@ (800245c <HAL_RCC_OscConfig+0x4b0>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a75      	ldr	r2, [pc, #468]	@ (800245c <HAL_RCC_OscConfig+0x4b0>)
 8002288:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800228c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800228e:	f7fe fcfb 	bl	8000c88 <HAL_GetTick>
 8002292:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002294:	e008      	b.n	80022a8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002296:	f7fe fcf7 	bl	8000c88 <HAL_GetTick>
 800229a:	4602      	mov	r2, r0
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d901      	bls.n	80022a8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	e118      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a8:	4b6c      	ldr	r3, [pc, #432]	@ (800245c <HAL_RCC_OscConfig+0x4b0>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d0f0      	beq.n	8002296 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d106      	bne.n	80022ca <HAL_RCC_OscConfig+0x31e>
 80022bc:	4b66      	ldr	r3, [pc, #408]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 80022be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022c0:	4a65      	ldr	r2, [pc, #404]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 80022c2:	f043 0301 	orr.w	r3, r3, #1
 80022c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80022c8:	e01c      	b.n	8002304 <HAL_RCC_OscConfig+0x358>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	2b05      	cmp	r3, #5
 80022d0:	d10c      	bne.n	80022ec <HAL_RCC_OscConfig+0x340>
 80022d2:	4b61      	ldr	r3, [pc, #388]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 80022d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022d6:	4a60      	ldr	r2, [pc, #384]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 80022d8:	f043 0304 	orr.w	r3, r3, #4
 80022dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80022de:	4b5e      	ldr	r3, [pc, #376]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 80022e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022e2:	4a5d      	ldr	r2, [pc, #372]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 80022e4:	f043 0301 	orr.w	r3, r3, #1
 80022e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80022ea:	e00b      	b.n	8002304 <HAL_RCC_OscConfig+0x358>
 80022ec:	4b5a      	ldr	r3, [pc, #360]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 80022ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022f0:	4a59      	ldr	r2, [pc, #356]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 80022f2:	f023 0301 	bic.w	r3, r3, #1
 80022f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80022f8:	4b57      	ldr	r3, [pc, #348]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 80022fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022fc:	4a56      	ldr	r2, [pc, #344]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 80022fe:	f023 0304 	bic.w	r3, r3, #4
 8002302:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d015      	beq.n	8002338 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800230c:	f7fe fcbc 	bl	8000c88 <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002312:	e00a      	b.n	800232a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002314:	f7fe fcb8 	bl	8000c88 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002322:	4293      	cmp	r3, r2
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e0d7      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800232a:	4b4b      	ldr	r3, [pc, #300]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 800232c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	d0ee      	beq.n	8002314 <HAL_RCC_OscConfig+0x368>
 8002336:	e014      	b.n	8002362 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002338:	f7fe fca6 	bl	8000c88 <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800233e:	e00a      	b.n	8002356 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002340:	f7fe fca2 	bl	8000c88 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800234e:	4293      	cmp	r3, r2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e0c1      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002356:	4b40      	ldr	r3, [pc, #256]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 8002358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1ee      	bne.n	8002340 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002362:	7dfb      	ldrb	r3, [r7, #23]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d105      	bne.n	8002374 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002368:	4b3b      	ldr	r3, [pc, #236]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 800236a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236c:	4a3a      	ldr	r2, [pc, #232]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 800236e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002372:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	2b00      	cmp	r3, #0
 800237a:	f000 80ad 	beq.w	80024d8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800237e:	4b36      	ldr	r3, [pc, #216]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 030c 	and.w	r3, r3, #12
 8002386:	2b08      	cmp	r3, #8
 8002388:	d060      	beq.n	800244c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	2b02      	cmp	r3, #2
 8002390:	d145      	bne.n	800241e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002392:	4b33      	ldr	r3, [pc, #204]	@ (8002460 <HAL_RCC_OscConfig+0x4b4>)
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002398:	f7fe fc76 	bl	8000c88 <HAL_GetTick>
 800239c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800239e:	e008      	b.n	80023b2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023a0:	f7fe fc72 	bl	8000c88 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e093      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023b2:	4b29      	ldr	r3, [pc, #164]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1f0      	bne.n	80023a0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	69da      	ldr	r2, [r3, #28]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a1b      	ldr	r3, [r3, #32]
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023cc:	019b      	lsls	r3, r3, #6
 80023ce:	431a      	orrs	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d4:	085b      	lsrs	r3, r3, #1
 80023d6:	3b01      	subs	r3, #1
 80023d8:	041b      	lsls	r3, r3, #16
 80023da:	431a      	orrs	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e0:	061b      	lsls	r3, r3, #24
 80023e2:	431a      	orrs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e8:	071b      	lsls	r3, r3, #28
 80023ea:	491b      	ldr	r1, [pc, #108]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002460 <HAL_RCC_OscConfig+0x4b4>)
 80023f2:	2201      	movs	r2, #1
 80023f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f6:	f7fe fc47 	bl	8000c88 <HAL_GetTick>
 80023fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023fc:	e008      	b.n	8002410 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023fe:	f7fe fc43 	bl	8000c88 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e064      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002410:	4b11      	ldr	r3, [pc, #68]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0f0      	beq.n	80023fe <HAL_RCC_OscConfig+0x452>
 800241c:	e05c      	b.n	80024d8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800241e:	4b10      	ldr	r3, [pc, #64]	@ (8002460 <HAL_RCC_OscConfig+0x4b4>)
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002424:	f7fe fc30 	bl	8000c88 <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800242c:	f7fe fc2c 	bl	8000c88 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e04d      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800243e:	4b06      	ldr	r3, [pc, #24]	@ (8002458 <HAL_RCC_OscConfig+0x4ac>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d1f0      	bne.n	800242c <HAL_RCC_OscConfig+0x480>
 800244a:	e045      	b.n	80024d8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d107      	bne.n	8002464 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e040      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
 8002458:	40023800 	.word	0x40023800
 800245c:	40007000 	.word	0x40007000
 8002460:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002464:	4b1f      	ldr	r3, [pc, #124]	@ (80024e4 <HAL_RCC_OscConfig+0x538>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	2b01      	cmp	r3, #1
 8002470:	d030      	beq.n	80024d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800247c:	429a      	cmp	r2, r3
 800247e:	d129      	bne.n	80024d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800248a:	429a      	cmp	r2, r3
 800248c:	d122      	bne.n	80024d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002494:	4013      	ands	r3, r2
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800249a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800249c:	4293      	cmp	r3, r2
 800249e:	d119      	bne.n	80024d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024aa:	085b      	lsrs	r3, r3, #1
 80024ac:	3b01      	subs	r3, #1
 80024ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d10f      	bne.n	80024d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d107      	bne.n	80024d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ce:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d001      	beq.n	80024d8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e000      	b.n	80024da <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3718      	adds	r7, #24
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	40023800 	.word	0x40023800

080024e8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e073      	b.n	80025e6 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	7f5b      	ldrb	r3, [r3, #29]
 8002502:	b2db      	uxtb	r3, r3
 8002504:	2b00      	cmp	r3, #0
 8002506:	d105      	bne.n	8002514 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7fe fab6 	bl	8000a80 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2202      	movs	r2, #2
 8002518:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	f003 0310 	and.w	r3, r3, #16
 8002524:	2b10      	cmp	r3, #16
 8002526:	d055      	beq.n	80025d4 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	22ca      	movs	r2, #202	@ 0xca
 800252e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2253      	movs	r2, #83	@ 0x53
 8002536:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f000 f92b 	bl	8002794 <RTC_EnterInitMode>
 800253e:	4603      	mov	r3, r0
 8002540:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d12c      	bne.n	80025a2 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	6812      	ldr	r2, [r2, #0]
 8002552:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8002556:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800255a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	6899      	ldr	r1, [r3, #8]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685a      	ldr	r2, [r3, #4]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	431a      	orrs	r2, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	695b      	ldr	r3, [r3, #20]
 8002570:	431a      	orrs	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	430a      	orrs	r2, r1
 8002578:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	68d2      	ldr	r2, [r2, #12]
 8002582:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	6919      	ldr	r1, [r3, #16]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	041a      	lsls	r2, r3, #16
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	430a      	orrs	r2, r1
 8002596:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 f932 	bl	8002802 <RTC_ExitInitMode>
 800259e:	4603      	mov	r3, r0
 80025a0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80025a2:	7bfb      	ldrb	r3, [r7, #15]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d110      	bne.n	80025ca <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80025b6:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	699a      	ldr	r2, [r3, #24]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	430a      	orrs	r2, r1
 80025c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	22ff      	movs	r2, #255	@ 0xff
 80025d0:	625a      	str	r2, [r3, #36]	@ 0x24
 80025d2:	e001      	b.n	80025d8 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80025d4:	2300      	movs	r3, #0
 80025d6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80025d8:	7bfb      	ldrb	r3, [r7, #15]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d102      	bne.n	80025e4 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2201      	movs	r2, #1
 80025e2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b086      	sub	sp, #24
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	60f8      	str	r0, [r7, #12]
 80025f6:	60b9      	str	r1, [r7, #8]
 80025f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80025fa:	2300      	movs	r3, #0
 80025fc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002620:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002624:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	0c1b      	lsrs	r3, r3, #16
 800262a:	b2db      	uxtb	r3, r3
 800262c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002630:	b2da      	uxtb	r2, r3
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	0a1b      	lsrs	r3, r3, #8
 800263a:	b2db      	uxtb	r3, r3
 800263c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002640:	b2da      	uxtb	r2, r3
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	b2db      	uxtb	r3, r3
 800264a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800264e:	b2da      	uxtb	r2, r3
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	0d9b      	lsrs	r3, r3, #22
 8002658:	b2db      	uxtb	r3, r3
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	b2da      	uxtb	r2, r3
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d11a      	bne.n	80026a0 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	4618      	mov	r0, r3
 8002670:	f000 f8ec 	bl	800284c <RTC_Bcd2ToByte>
 8002674:	4603      	mov	r3, r0
 8002676:	461a      	mov	r2, r3
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	785b      	ldrb	r3, [r3, #1]
 8002680:	4618      	mov	r0, r3
 8002682:	f000 f8e3 	bl	800284c <RTC_Bcd2ToByte>
 8002686:	4603      	mov	r3, r0
 8002688:	461a      	mov	r2, r3
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	789b      	ldrb	r3, [r3, #2]
 8002692:	4618      	mov	r0, r3
 8002694:	f000 f8da 	bl	800284c <RTC_Bcd2ToByte>
 8002698:	4603      	mov	r3, r0
 800269a:	461a      	mov	r2, r3
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3718      	adds	r7, #24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b086      	sub	sp, #24
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	60f8      	str	r0, [r7, #12]
 80026b2:	60b9      	str	r1, [r7, #8]
 80026b4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80026b6:	2300      	movs	r3, #0
 80026b8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80026c4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80026c8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	0c1b      	lsrs	r3, r3, #16
 80026ce:	b2da      	uxtb	r2, r3
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	0a1b      	lsrs	r3, r3, #8
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	f003 031f 	and.w	r3, r3, #31
 80026de:	b2da      	uxtb	r2, r3
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	0b5b      	lsrs	r3, r3, #13
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	f003 0307 	and.w	r3, r3, #7
 80026fc:	b2da      	uxtb	r2, r3
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d11a      	bne.n	800273e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	78db      	ldrb	r3, [r3, #3]
 800270c:	4618      	mov	r0, r3
 800270e:	f000 f89d 	bl	800284c <RTC_Bcd2ToByte>
 8002712:	4603      	mov	r3, r0
 8002714:	461a      	mov	r2, r3
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	785b      	ldrb	r3, [r3, #1]
 800271e:	4618      	mov	r0, r3
 8002720:	f000 f894 	bl	800284c <RTC_Bcd2ToByte>
 8002724:	4603      	mov	r3, r0
 8002726:	461a      	mov	r2, r3
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	789b      	ldrb	r3, [r3, #2]
 8002730:	4618      	mov	r0, r3
 8002732:	f000 f88b 	bl	800284c <RTC_Bcd2ToByte>
 8002736:	4603      	mov	r3, r0
 8002738:	461a      	mov	r2, r3
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	3718      	adds	r7, #24
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002750:	2300      	movs	r3, #0
 8002752:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a0d      	ldr	r2, [pc, #52]	@ (8002790 <HAL_RTC_WaitForSynchro+0x48>)
 800275a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800275c:	f7fe fa94 	bl	8000c88 <HAL_GetTick>
 8002760:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002762:	e009      	b.n	8002778 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002764:	f7fe fa90 	bl	8000c88 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002772:	d901      	bls.n	8002778 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e007      	b.n	8002788 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	f003 0320 	and.w	r3, r3, #32
 8002782:	2b00      	cmp	r3, #0
 8002784:	d0ee      	beq.n	8002764 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	00017f5f 	.word	0x00017f5f

08002794 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80027a0:	2300      	movs	r3, #0
 80027a2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d122      	bne.n	80027f8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68da      	ldr	r2, [r3, #12]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80027c0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80027c2:	f7fe fa61 	bl	8000c88 <HAL_GetTick>
 80027c6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80027c8:	e00c      	b.n	80027e4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80027ca:	f7fe fa5d 	bl	8000c88 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027d8:	d904      	bls.n	80027e4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2204      	movs	r2, #4
 80027de:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d102      	bne.n	80027f8 <RTC_EnterInitMode+0x64>
 80027f2:	7bfb      	ldrb	r3, [r7, #15]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d1e8      	bne.n	80027ca <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80027f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b084      	sub	sp, #16
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800280a:	2300      	movs	r3, #0
 800280c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68da      	ldr	r2, [r3, #12]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800281c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 0320 	and.w	r3, r3, #32
 8002828:	2b00      	cmp	r3, #0
 800282a:	d10a      	bne.n	8002842 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f7ff ff8b 	bl	8002748 <HAL_RTC_WaitForSynchro>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d004      	beq.n	8002842 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2204      	movs	r2, #4
 800283c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002842:	7bfb      	ldrb	r3, [r7, #15]
}
 8002844:	4618      	mov	r0, r3
 8002846:	3710      	adds	r7, #16
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8002856:	2300      	movs	r3, #0
 8002858:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800285a:	79fb      	ldrb	r3, [r7, #7]
 800285c:	091b      	lsrs	r3, r3, #4
 800285e:	b2db      	uxtb	r3, r3
 8002860:	461a      	mov	r2, r3
 8002862:	4613      	mov	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	b2da      	uxtb	r2, r3
 8002870:	79fb      	ldrb	r3, [r7, #7]
 8002872:	f003 030f 	and.w	r3, r3, #15
 8002876:	b2db      	uxtb	r3, r3
 8002878:	4413      	add	r3, r2
 800287a:	b2db      	uxtb	r3, r3
}
 800287c:	4618      	mov	r0, r3
 800287e:	3714      	adds	r7, #20
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e042      	b.n	8002920 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d106      	bne.n	80028b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f7fe f89e 	bl	80009f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2224      	movs	r2, #36	@ 0x24
 80028b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68da      	ldr	r2, [r3, #12]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80028ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f000 f973 	bl	8002bb8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	691a      	ldr	r2, [r3, #16]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80028e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	695a      	ldr	r2, [r3, #20]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80028f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68da      	ldr	r2, [r3, #12]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002900:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2220      	movs	r2, #32
 800290c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2220      	movs	r2, #32
 8002914:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800291e:	2300      	movs	r3, #0
}
 8002920:	4618      	mov	r0, r3
 8002922:	3708      	adds	r7, #8
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b08a      	sub	sp, #40	@ 0x28
 800292c:	af02      	add	r7, sp, #8
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	603b      	str	r3, [r7, #0]
 8002934:	4613      	mov	r3, r2
 8002936:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002938:	2300      	movs	r3, #0
 800293a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b20      	cmp	r3, #32
 8002946:	d175      	bne.n	8002a34 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d002      	beq.n	8002954 <HAL_UART_Transmit+0x2c>
 800294e:	88fb      	ldrh	r3, [r7, #6]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d101      	bne.n	8002958 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e06e      	b.n	8002a36 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2221      	movs	r2, #33	@ 0x21
 8002962:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002966:	f7fe f98f 	bl	8000c88 <HAL_GetTick>
 800296a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	88fa      	ldrh	r2, [r7, #6]
 8002970:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	88fa      	ldrh	r2, [r7, #6]
 8002976:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002980:	d108      	bne.n	8002994 <HAL_UART_Transmit+0x6c>
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d104      	bne.n	8002994 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800298a:	2300      	movs	r3, #0
 800298c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	61bb      	str	r3, [r7, #24]
 8002992:	e003      	b.n	800299c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002998:	2300      	movs	r3, #0
 800299a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800299c:	e02e      	b.n	80029fc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	2200      	movs	r2, #0
 80029a6:	2180      	movs	r1, #128	@ 0x80
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f000 f848 	bl	8002a3e <UART_WaitOnFlagUntilTimeout>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d005      	beq.n	80029c0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2220      	movs	r2, #32
 80029b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e03a      	b.n	8002a36 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10b      	bne.n	80029de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	881b      	ldrh	r3, [r3, #0]
 80029ca:	461a      	mov	r2, r3
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	3302      	adds	r3, #2
 80029da:	61bb      	str	r3, [r7, #24]
 80029dc:	e007      	b.n	80029ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	781a      	ldrb	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	3301      	adds	r3, #1
 80029ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	3b01      	subs	r3, #1
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1cb      	bne.n	800299e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	9300      	str	r3, [sp, #0]
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2140      	movs	r1, #64	@ 0x40
 8002a10:	68f8      	ldr	r0, [r7, #12]
 8002a12:	f000 f814 	bl	8002a3e <UART_WaitOnFlagUntilTimeout>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d005      	beq.n	8002a28 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2220      	movs	r2, #32
 8002a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e006      	b.n	8002a36 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2220      	movs	r2, #32
 8002a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002a30:	2300      	movs	r3, #0
 8002a32:	e000      	b.n	8002a36 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002a34:	2302      	movs	r3, #2
  }
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3720      	adds	r7, #32
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b086      	sub	sp, #24
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	60f8      	str	r0, [r7, #12]
 8002a46:	60b9      	str	r1, [r7, #8]
 8002a48:	603b      	str	r3, [r7, #0]
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a4e:	e03b      	b.n	8002ac8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a50:	6a3b      	ldr	r3, [r7, #32]
 8002a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a56:	d037      	beq.n	8002ac8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a58:	f7fe f916 	bl	8000c88 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	6a3a      	ldr	r2, [r7, #32]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d302      	bcc.n	8002a6e <UART_WaitOnFlagUntilTimeout+0x30>
 8002a68:	6a3b      	ldr	r3, [r7, #32]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e03a      	b.n	8002ae8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d023      	beq.n	8002ac8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	2b80      	cmp	r3, #128	@ 0x80
 8002a84:	d020      	beq.n	8002ac8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	2b40      	cmp	r3, #64	@ 0x40
 8002a8a:	d01d      	beq.n	8002ac8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0308 	and.w	r3, r3, #8
 8002a96:	2b08      	cmp	r3, #8
 8002a98:	d116      	bne.n	8002ac8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	617b      	str	r3, [r7, #20]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ab0:	68f8      	ldr	r0, [r7, #12]
 8002ab2:	f000 f81d 	bl	8002af0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2208      	movs	r2, #8
 8002aba:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e00f      	b.n	8002ae8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	68ba      	ldr	r2, [r7, #8]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	bf0c      	ite	eq
 8002ad8:	2301      	moveq	r3, #1
 8002ada:	2300      	movne	r3, #0
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	461a      	mov	r2, r3
 8002ae0:	79fb      	ldrb	r3, [r7, #7]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d0b4      	beq.n	8002a50 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3718      	adds	r7, #24
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b095      	sub	sp, #84	@ 0x54
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	330c      	adds	r3, #12
 8002afe:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b02:	e853 3f00 	ldrex	r3, [r3]
 8002b06:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	330c      	adds	r3, #12
 8002b16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b18:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b20:	e841 2300 	strex	r3, r2, [r1]
 8002b24:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1e5      	bne.n	8002af8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	3314      	adds	r3, #20
 8002b32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b34:	6a3b      	ldr	r3, [r7, #32]
 8002b36:	e853 3f00 	ldrex	r3, [r3]
 8002b3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	f023 0301 	bic.w	r3, r3, #1
 8002b42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	3314      	adds	r3, #20
 8002b4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b54:	e841 2300 	strex	r3, r2, [r1]
 8002b58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d1e5      	bne.n	8002b2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d119      	bne.n	8002b9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	330c      	adds	r3, #12
 8002b6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	e853 3f00 	ldrex	r3, [r3]
 8002b76:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	f023 0310 	bic.w	r3, r3, #16
 8002b7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	330c      	adds	r3, #12
 8002b86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b88:	61ba      	str	r2, [r7, #24]
 8002b8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b8c:	6979      	ldr	r1, [r7, #20]
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	e841 2300 	strex	r3, r2, [r1]
 8002b94:	613b      	str	r3, [r7, #16]
   return(result);
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1e5      	bne.n	8002b68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002baa:	bf00      	nop
 8002bac:	3754      	adds	r7, #84	@ 0x54
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
	...

08002bb8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bbc:	b0c0      	sub	sp, #256	@ 0x100
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	691b      	ldr	r3, [r3, #16]
 8002bcc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd4:	68d9      	ldr	r1, [r3, #12]
 8002bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	ea40 0301 	orr.w	r3, r0, r1
 8002be0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002c10:	f021 010c 	bic.w	r1, r1, #12
 8002c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002c1e:	430b      	orrs	r3, r1
 8002c20:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c32:	6999      	ldr	r1, [r3, #24]
 8002c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	ea40 0301 	orr.w	r3, r0, r1
 8002c3e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	4b8f      	ldr	r3, [pc, #572]	@ (8002e84 <UART_SetConfig+0x2cc>)
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d005      	beq.n	8002c58 <UART_SetConfig+0xa0>
 8002c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	4b8d      	ldr	r3, [pc, #564]	@ (8002e88 <UART_SetConfig+0x2d0>)
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d104      	bne.n	8002c62 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c58:	f7fe fc3a 	bl	80014d0 <HAL_RCC_GetPCLK2Freq>
 8002c5c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002c60:	e003      	b.n	8002c6a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c62:	f7fe fc21 	bl	80014a8 <HAL_RCC_GetPCLK1Freq>
 8002c66:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c6e:	69db      	ldr	r3, [r3, #28]
 8002c70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c74:	f040 810c 	bne.w	8002e90 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002c82:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002c86:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002c8a:	4622      	mov	r2, r4
 8002c8c:	462b      	mov	r3, r5
 8002c8e:	1891      	adds	r1, r2, r2
 8002c90:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002c92:	415b      	adcs	r3, r3
 8002c94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c96:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002c9a:	4621      	mov	r1, r4
 8002c9c:	eb12 0801 	adds.w	r8, r2, r1
 8002ca0:	4629      	mov	r1, r5
 8002ca2:	eb43 0901 	adc.w	r9, r3, r1
 8002ca6:	f04f 0200 	mov.w	r2, #0
 8002caa:	f04f 0300 	mov.w	r3, #0
 8002cae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cba:	4690      	mov	r8, r2
 8002cbc:	4699      	mov	r9, r3
 8002cbe:	4623      	mov	r3, r4
 8002cc0:	eb18 0303 	adds.w	r3, r8, r3
 8002cc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002cc8:	462b      	mov	r3, r5
 8002cca:	eb49 0303 	adc.w	r3, r9, r3
 8002cce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002cde:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002ce2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	18db      	adds	r3, r3, r3
 8002cea:	653b      	str	r3, [r7, #80]	@ 0x50
 8002cec:	4613      	mov	r3, r2
 8002cee:	eb42 0303 	adc.w	r3, r2, r3
 8002cf2:	657b      	str	r3, [r7, #84]	@ 0x54
 8002cf4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002cf8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002cfc:	f7fd fae0 	bl	80002c0 <__aeabi_uldivmod>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4b61      	ldr	r3, [pc, #388]	@ (8002e8c <UART_SetConfig+0x2d4>)
 8002d06:	fba3 2302 	umull	r2, r3, r3, r2
 8002d0a:	095b      	lsrs	r3, r3, #5
 8002d0c:	011c      	lsls	r4, r3, #4
 8002d0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d12:	2200      	movs	r2, #0
 8002d14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d18:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002d1c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002d20:	4642      	mov	r2, r8
 8002d22:	464b      	mov	r3, r9
 8002d24:	1891      	adds	r1, r2, r2
 8002d26:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002d28:	415b      	adcs	r3, r3
 8002d2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d2c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d30:	4641      	mov	r1, r8
 8002d32:	eb12 0a01 	adds.w	sl, r2, r1
 8002d36:	4649      	mov	r1, r9
 8002d38:	eb43 0b01 	adc.w	fp, r3, r1
 8002d3c:	f04f 0200 	mov.w	r2, #0
 8002d40:	f04f 0300 	mov.w	r3, #0
 8002d44:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002d48:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002d4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d50:	4692      	mov	sl, r2
 8002d52:	469b      	mov	fp, r3
 8002d54:	4643      	mov	r3, r8
 8002d56:	eb1a 0303 	adds.w	r3, sl, r3
 8002d5a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d5e:	464b      	mov	r3, r9
 8002d60:	eb4b 0303 	adc.w	r3, fp, r3
 8002d64:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d74:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002d78:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	18db      	adds	r3, r3, r3
 8002d80:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d82:	4613      	mov	r3, r2
 8002d84:	eb42 0303 	adc.w	r3, r2, r3
 8002d88:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d8a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002d8e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002d92:	f7fd fa95 	bl	80002c0 <__aeabi_uldivmod>
 8002d96:	4602      	mov	r2, r0
 8002d98:	460b      	mov	r3, r1
 8002d9a:	4611      	mov	r1, r2
 8002d9c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e8c <UART_SetConfig+0x2d4>)
 8002d9e:	fba3 2301 	umull	r2, r3, r3, r1
 8002da2:	095b      	lsrs	r3, r3, #5
 8002da4:	2264      	movs	r2, #100	@ 0x64
 8002da6:	fb02 f303 	mul.w	r3, r2, r3
 8002daa:	1acb      	subs	r3, r1, r3
 8002dac:	00db      	lsls	r3, r3, #3
 8002dae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002db2:	4b36      	ldr	r3, [pc, #216]	@ (8002e8c <UART_SetConfig+0x2d4>)
 8002db4:	fba3 2302 	umull	r2, r3, r3, r2
 8002db8:	095b      	lsrs	r3, r3, #5
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002dc0:	441c      	add	r4, r3
 8002dc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002dcc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002dd0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002dd4:	4642      	mov	r2, r8
 8002dd6:	464b      	mov	r3, r9
 8002dd8:	1891      	adds	r1, r2, r2
 8002dda:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002ddc:	415b      	adcs	r3, r3
 8002dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002de0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002de4:	4641      	mov	r1, r8
 8002de6:	1851      	adds	r1, r2, r1
 8002de8:	6339      	str	r1, [r7, #48]	@ 0x30
 8002dea:	4649      	mov	r1, r9
 8002dec:	414b      	adcs	r3, r1
 8002dee:	637b      	str	r3, [r7, #52]	@ 0x34
 8002df0:	f04f 0200 	mov.w	r2, #0
 8002df4:	f04f 0300 	mov.w	r3, #0
 8002df8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002dfc:	4659      	mov	r1, fp
 8002dfe:	00cb      	lsls	r3, r1, #3
 8002e00:	4651      	mov	r1, sl
 8002e02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e06:	4651      	mov	r1, sl
 8002e08:	00ca      	lsls	r2, r1, #3
 8002e0a:	4610      	mov	r0, r2
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4603      	mov	r3, r0
 8002e10:	4642      	mov	r2, r8
 8002e12:	189b      	adds	r3, r3, r2
 8002e14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002e18:	464b      	mov	r3, r9
 8002e1a:	460a      	mov	r2, r1
 8002e1c:	eb42 0303 	adc.w	r3, r2, r3
 8002e20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002e30:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002e34:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002e38:	460b      	mov	r3, r1
 8002e3a:	18db      	adds	r3, r3, r3
 8002e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e3e:	4613      	mov	r3, r2
 8002e40:	eb42 0303 	adc.w	r3, r2, r3
 8002e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e46:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e4a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002e4e:	f7fd fa37 	bl	80002c0 <__aeabi_uldivmod>
 8002e52:	4602      	mov	r2, r0
 8002e54:	460b      	mov	r3, r1
 8002e56:	4b0d      	ldr	r3, [pc, #52]	@ (8002e8c <UART_SetConfig+0x2d4>)
 8002e58:	fba3 1302 	umull	r1, r3, r3, r2
 8002e5c:	095b      	lsrs	r3, r3, #5
 8002e5e:	2164      	movs	r1, #100	@ 0x64
 8002e60:	fb01 f303 	mul.w	r3, r1, r3
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	3332      	adds	r3, #50	@ 0x32
 8002e6a:	4a08      	ldr	r2, [pc, #32]	@ (8002e8c <UART_SetConfig+0x2d4>)
 8002e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e70:	095b      	lsrs	r3, r3, #5
 8002e72:	f003 0207 	and.w	r2, r3, #7
 8002e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4422      	add	r2, r4
 8002e7e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002e80:	e106      	b.n	8003090 <UART_SetConfig+0x4d8>
 8002e82:	bf00      	nop
 8002e84:	40011000 	.word	0x40011000
 8002e88:	40011400 	.word	0x40011400
 8002e8c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e94:	2200      	movs	r2, #0
 8002e96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002e9a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002e9e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002ea2:	4642      	mov	r2, r8
 8002ea4:	464b      	mov	r3, r9
 8002ea6:	1891      	adds	r1, r2, r2
 8002ea8:	6239      	str	r1, [r7, #32]
 8002eaa:	415b      	adcs	r3, r3
 8002eac:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002eb2:	4641      	mov	r1, r8
 8002eb4:	1854      	adds	r4, r2, r1
 8002eb6:	4649      	mov	r1, r9
 8002eb8:	eb43 0501 	adc.w	r5, r3, r1
 8002ebc:	f04f 0200 	mov.w	r2, #0
 8002ec0:	f04f 0300 	mov.w	r3, #0
 8002ec4:	00eb      	lsls	r3, r5, #3
 8002ec6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002eca:	00e2      	lsls	r2, r4, #3
 8002ecc:	4614      	mov	r4, r2
 8002ece:	461d      	mov	r5, r3
 8002ed0:	4643      	mov	r3, r8
 8002ed2:	18e3      	adds	r3, r4, r3
 8002ed4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ed8:	464b      	mov	r3, r9
 8002eda:	eb45 0303 	adc.w	r3, r5, r3
 8002ede:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002eee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002ef2:	f04f 0200 	mov.w	r2, #0
 8002ef6:	f04f 0300 	mov.w	r3, #0
 8002efa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002efe:	4629      	mov	r1, r5
 8002f00:	008b      	lsls	r3, r1, #2
 8002f02:	4621      	mov	r1, r4
 8002f04:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f08:	4621      	mov	r1, r4
 8002f0a:	008a      	lsls	r2, r1, #2
 8002f0c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002f10:	f7fd f9d6 	bl	80002c0 <__aeabi_uldivmod>
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4b60      	ldr	r3, [pc, #384]	@ (800309c <UART_SetConfig+0x4e4>)
 8002f1a:	fba3 2302 	umull	r2, r3, r3, r2
 8002f1e:	095b      	lsrs	r3, r3, #5
 8002f20:	011c      	lsls	r4, r3, #4
 8002f22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f26:	2200      	movs	r2, #0
 8002f28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f2c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f30:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002f34:	4642      	mov	r2, r8
 8002f36:	464b      	mov	r3, r9
 8002f38:	1891      	adds	r1, r2, r2
 8002f3a:	61b9      	str	r1, [r7, #24]
 8002f3c:	415b      	adcs	r3, r3
 8002f3e:	61fb      	str	r3, [r7, #28]
 8002f40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f44:	4641      	mov	r1, r8
 8002f46:	1851      	adds	r1, r2, r1
 8002f48:	6139      	str	r1, [r7, #16]
 8002f4a:	4649      	mov	r1, r9
 8002f4c:	414b      	adcs	r3, r1
 8002f4e:	617b      	str	r3, [r7, #20]
 8002f50:	f04f 0200 	mov.w	r2, #0
 8002f54:	f04f 0300 	mov.w	r3, #0
 8002f58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f5c:	4659      	mov	r1, fp
 8002f5e:	00cb      	lsls	r3, r1, #3
 8002f60:	4651      	mov	r1, sl
 8002f62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f66:	4651      	mov	r1, sl
 8002f68:	00ca      	lsls	r2, r1, #3
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4603      	mov	r3, r0
 8002f70:	4642      	mov	r2, r8
 8002f72:	189b      	adds	r3, r3, r2
 8002f74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f78:	464b      	mov	r3, r9
 8002f7a:	460a      	mov	r2, r1
 8002f7c:	eb42 0303 	adc.w	r3, r2, r3
 8002f80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f8e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002f90:	f04f 0200 	mov.w	r2, #0
 8002f94:	f04f 0300 	mov.w	r3, #0
 8002f98:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002f9c:	4649      	mov	r1, r9
 8002f9e:	008b      	lsls	r3, r1, #2
 8002fa0:	4641      	mov	r1, r8
 8002fa2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fa6:	4641      	mov	r1, r8
 8002fa8:	008a      	lsls	r2, r1, #2
 8002faa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002fae:	f7fd f987 	bl	80002c0 <__aeabi_uldivmod>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	4b38      	ldr	r3, [pc, #224]	@ (800309c <UART_SetConfig+0x4e4>)
 8002fba:	fba3 2301 	umull	r2, r3, r3, r1
 8002fbe:	095b      	lsrs	r3, r3, #5
 8002fc0:	2264      	movs	r2, #100	@ 0x64
 8002fc2:	fb02 f303 	mul.w	r3, r2, r3
 8002fc6:	1acb      	subs	r3, r1, r3
 8002fc8:	011b      	lsls	r3, r3, #4
 8002fca:	3332      	adds	r3, #50	@ 0x32
 8002fcc:	4a33      	ldr	r2, [pc, #204]	@ (800309c <UART_SetConfig+0x4e4>)
 8002fce:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd2:	095b      	lsrs	r3, r3, #5
 8002fd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fd8:	441c      	add	r4, r3
 8002fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fde:	2200      	movs	r2, #0
 8002fe0:	673b      	str	r3, [r7, #112]	@ 0x70
 8002fe2:	677a      	str	r2, [r7, #116]	@ 0x74
 8002fe4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002fe8:	4642      	mov	r2, r8
 8002fea:	464b      	mov	r3, r9
 8002fec:	1891      	adds	r1, r2, r2
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	415b      	adcs	r3, r3
 8002ff2:	60fb      	str	r3, [r7, #12]
 8002ff4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ff8:	4641      	mov	r1, r8
 8002ffa:	1851      	adds	r1, r2, r1
 8002ffc:	6039      	str	r1, [r7, #0]
 8002ffe:	4649      	mov	r1, r9
 8003000:	414b      	adcs	r3, r1
 8003002:	607b      	str	r3, [r7, #4]
 8003004:	f04f 0200 	mov.w	r2, #0
 8003008:	f04f 0300 	mov.w	r3, #0
 800300c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003010:	4659      	mov	r1, fp
 8003012:	00cb      	lsls	r3, r1, #3
 8003014:	4651      	mov	r1, sl
 8003016:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800301a:	4651      	mov	r1, sl
 800301c:	00ca      	lsls	r2, r1, #3
 800301e:	4610      	mov	r0, r2
 8003020:	4619      	mov	r1, r3
 8003022:	4603      	mov	r3, r0
 8003024:	4642      	mov	r2, r8
 8003026:	189b      	adds	r3, r3, r2
 8003028:	66bb      	str	r3, [r7, #104]	@ 0x68
 800302a:	464b      	mov	r3, r9
 800302c:	460a      	mov	r2, r1
 800302e:	eb42 0303 	adc.w	r3, r2, r3
 8003032:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	663b      	str	r3, [r7, #96]	@ 0x60
 800303e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003040:	f04f 0200 	mov.w	r2, #0
 8003044:	f04f 0300 	mov.w	r3, #0
 8003048:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800304c:	4649      	mov	r1, r9
 800304e:	008b      	lsls	r3, r1, #2
 8003050:	4641      	mov	r1, r8
 8003052:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003056:	4641      	mov	r1, r8
 8003058:	008a      	lsls	r2, r1, #2
 800305a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800305e:	f7fd f92f 	bl	80002c0 <__aeabi_uldivmod>
 8003062:	4602      	mov	r2, r0
 8003064:	460b      	mov	r3, r1
 8003066:	4b0d      	ldr	r3, [pc, #52]	@ (800309c <UART_SetConfig+0x4e4>)
 8003068:	fba3 1302 	umull	r1, r3, r3, r2
 800306c:	095b      	lsrs	r3, r3, #5
 800306e:	2164      	movs	r1, #100	@ 0x64
 8003070:	fb01 f303 	mul.w	r3, r1, r3
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	011b      	lsls	r3, r3, #4
 8003078:	3332      	adds	r3, #50	@ 0x32
 800307a:	4a08      	ldr	r2, [pc, #32]	@ (800309c <UART_SetConfig+0x4e4>)
 800307c:	fba2 2303 	umull	r2, r3, r2, r3
 8003080:	095b      	lsrs	r3, r3, #5
 8003082:	f003 020f 	and.w	r2, r3, #15
 8003086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4422      	add	r2, r4
 800308e:	609a      	str	r2, [r3, #8]
}
 8003090:	bf00      	nop
 8003092:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003096:	46bd      	mov	sp, r7
 8003098:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800309c:	51eb851f 	.word	0x51eb851f

080030a0 <_vsiprintf_r>:
 80030a0:	b500      	push	{lr}
 80030a2:	b09b      	sub	sp, #108	@ 0x6c
 80030a4:	9100      	str	r1, [sp, #0]
 80030a6:	9104      	str	r1, [sp, #16]
 80030a8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80030ac:	9105      	str	r1, [sp, #20]
 80030ae:	9102      	str	r1, [sp, #8]
 80030b0:	4905      	ldr	r1, [pc, #20]	@ (80030c8 <_vsiprintf_r+0x28>)
 80030b2:	9103      	str	r1, [sp, #12]
 80030b4:	4669      	mov	r1, sp
 80030b6:	f000 f993 	bl	80033e0 <_svfiprintf_r>
 80030ba:	9b00      	ldr	r3, [sp, #0]
 80030bc:	2200      	movs	r2, #0
 80030be:	701a      	strb	r2, [r3, #0]
 80030c0:	b01b      	add	sp, #108	@ 0x6c
 80030c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80030c6:	bf00      	nop
 80030c8:	ffff0208 	.word	0xffff0208

080030cc <vsiprintf>:
 80030cc:	4613      	mov	r3, r2
 80030ce:	460a      	mov	r2, r1
 80030d0:	4601      	mov	r1, r0
 80030d2:	4802      	ldr	r0, [pc, #8]	@ (80030dc <vsiprintf+0x10>)
 80030d4:	6800      	ldr	r0, [r0, #0]
 80030d6:	f7ff bfe3 	b.w	80030a0 <_vsiprintf_r>
 80030da:	bf00      	nop
 80030dc:	2000000c 	.word	0x2000000c

080030e0 <__errno>:
 80030e0:	4b01      	ldr	r3, [pc, #4]	@ (80030e8 <__errno+0x8>)
 80030e2:	6818      	ldr	r0, [r3, #0]
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	2000000c 	.word	0x2000000c

080030ec <__libc_init_array>:
 80030ec:	b570      	push	{r4, r5, r6, lr}
 80030ee:	4d0d      	ldr	r5, [pc, #52]	@ (8003124 <__libc_init_array+0x38>)
 80030f0:	4c0d      	ldr	r4, [pc, #52]	@ (8003128 <__libc_init_array+0x3c>)
 80030f2:	1b64      	subs	r4, r4, r5
 80030f4:	10a4      	asrs	r4, r4, #2
 80030f6:	2600      	movs	r6, #0
 80030f8:	42a6      	cmp	r6, r4
 80030fa:	d109      	bne.n	8003110 <__libc_init_array+0x24>
 80030fc:	4d0b      	ldr	r5, [pc, #44]	@ (800312c <__libc_init_array+0x40>)
 80030fe:	4c0c      	ldr	r4, [pc, #48]	@ (8003130 <__libc_init_array+0x44>)
 8003100:	f000 fc66 	bl	80039d0 <_init>
 8003104:	1b64      	subs	r4, r4, r5
 8003106:	10a4      	asrs	r4, r4, #2
 8003108:	2600      	movs	r6, #0
 800310a:	42a6      	cmp	r6, r4
 800310c:	d105      	bne.n	800311a <__libc_init_array+0x2e>
 800310e:	bd70      	pop	{r4, r5, r6, pc}
 8003110:	f855 3b04 	ldr.w	r3, [r5], #4
 8003114:	4798      	blx	r3
 8003116:	3601      	adds	r6, #1
 8003118:	e7ee      	b.n	80030f8 <__libc_init_array+0xc>
 800311a:	f855 3b04 	ldr.w	r3, [r5], #4
 800311e:	4798      	blx	r3
 8003120:	3601      	adds	r6, #1
 8003122:	e7f2      	b.n	800310a <__libc_init_array+0x1e>
 8003124:	08003b3c 	.word	0x08003b3c
 8003128:	08003b3c 	.word	0x08003b3c
 800312c:	08003b3c 	.word	0x08003b3c
 8003130:	08003b40 	.word	0x08003b40

08003134 <__retarget_lock_acquire_recursive>:
 8003134:	4770      	bx	lr

08003136 <__retarget_lock_release_recursive>:
 8003136:	4770      	bx	lr

08003138 <_free_r>:
 8003138:	b538      	push	{r3, r4, r5, lr}
 800313a:	4605      	mov	r5, r0
 800313c:	2900      	cmp	r1, #0
 800313e:	d041      	beq.n	80031c4 <_free_r+0x8c>
 8003140:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003144:	1f0c      	subs	r4, r1, #4
 8003146:	2b00      	cmp	r3, #0
 8003148:	bfb8      	it	lt
 800314a:	18e4      	addlt	r4, r4, r3
 800314c:	f000 f8e0 	bl	8003310 <__malloc_lock>
 8003150:	4a1d      	ldr	r2, [pc, #116]	@ (80031c8 <_free_r+0x90>)
 8003152:	6813      	ldr	r3, [r2, #0]
 8003154:	b933      	cbnz	r3, 8003164 <_free_r+0x2c>
 8003156:	6063      	str	r3, [r4, #4]
 8003158:	6014      	str	r4, [r2, #0]
 800315a:	4628      	mov	r0, r5
 800315c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003160:	f000 b8dc 	b.w	800331c <__malloc_unlock>
 8003164:	42a3      	cmp	r3, r4
 8003166:	d908      	bls.n	800317a <_free_r+0x42>
 8003168:	6820      	ldr	r0, [r4, #0]
 800316a:	1821      	adds	r1, r4, r0
 800316c:	428b      	cmp	r3, r1
 800316e:	bf01      	itttt	eq
 8003170:	6819      	ldreq	r1, [r3, #0]
 8003172:	685b      	ldreq	r3, [r3, #4]
 8003174:	1809      	addeq	r1, r1, r0
 8003176:	6021      	streq	r1, [r4, #0]
 8003178:	e7ed      	b.n	8003156 <_free_r+0x1e>
 800317a:	461a      	mov	r2, r3
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	b10b      	cbz	r3, 8003184 <_free_r+0x4c>
 8003180:	42a3      	cmp	r3, r4
 8003182:	d9fa      	bls.n	800317a <_free_r+0x42>
 8003184:	6811      	ldr	r1, [r2, #0]
 8003186:	1850      	adds	r0, r2, r1
 8003188:	42a0      	cmp	r0, r4
 800318a:	d10b      	bne.n	80031a4 <_free_r+0x6c>
 800318c:	6820      	ldr	r0, [r4, #0]
 800318e:	4401      	add	r1, r0
 8003190:	1850      	adds	r0, r2, r1
 8003192:	4283      	cmp	r3, r0
 8003194:	6011      	str	r1, [r2, #0]
 8003196:	d1e0      	bne.n	800315a <_free_r+0x22>
 8003198:	6818      	ldr	r0, [r3, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	6053      	str	r3, [r2, #4]
 800319e:	4408      	add	r0, r1
 80031a0:	6010      	str	r0, [r2, #0]
 80031a2:	e7da      	b.n	800315a <_free_r+0x22>
 80031a4:	d902      	bls.n	80031ac <_free_r+0x74>
 80031a6:	230c      	movs	r3, #12
 80031a8:	602b      	str	r3, [r5, #0]
 80031aa:	e7d6      	b.n	800315a <_free_r+0x22>
 80031ac:	6820      	ldr	r0, [r4, #0]
 80031ae:	1821      	adds	r1, r4, r0
 80031b0:	428b      	cmp	r3, r1
 80031b2:	bf04      	itt	eq
 80031b4:	6819      	ldreq	r1, [r3, #0]
 80031b6:	685b      	ldreq	r3, [r3, #4]
 80031b8:	6063      	str	r3, [r4, #4]
 80031ba:	bf04      	itt	eq
 80031bc:	1809      	addeq	r1, r1, r0
 80031be:	6021      	streq	r1, [r4, #0]
 80031c0:	6054      	str	r4, [r2, #4]
 80031c2:	e7ca      	b.n	800315a <_free_r+0x22>
 80031c4:	bd38      	pop	{r3, r4, r5, pc}
 80031c6:	bf00      	nop
 80031c8:	2000022c 	.word	0x2000022c

080031cc <sbrk_aligned>:
 80031cc:	b570      	push	{r4, r5, r6, lr}
 80031ce:	4e0f      	ldr	r6, [pc, #60]	@ (800320c <sbrk_aligned+0x40>)
 80031d0:	460c      	mov	r4, r1
 80031d2:	6831      	ldr	r1, [r6, #0]
 80031d4:	4605      	mov	r5, r0
 80031d6:	b911      	cbnz	r1, 80031de <sbrk_aligned+0x12>
 80031d8:	f000 fba6 	bl	8003928 <_sbrk_r>
 80031dc:	6030      	str	r0, [r6, #0]
 80031de:	4621      	mov	r1, r4
 80031e0:	4628      	mov	r0, r5
 80031e2:	f000 fba1 	bl	8003928 <_sbrk_r>
 80031e6:	1c43      	adds	r3, r0, #1
 80031e8:	d103      	bne.n	80031f2 <sbrk_aligned+0x26>
 80031ea:	f04f 34ff 	mov.w	r4, #4294967295
 80031ee:	4620      	mov	r0, r4
 80031f0:	bd70      	pop	{r4, r5, r6, pc}
 80031f2:	1cc4      	adds	r4, r0, #3
 80031f4:	f024 0403 	bic.w	r4, r4, #3
 80031f8:	42a0      	cmp	r0, r4
 80031fa:	d0f8      	beq.n	80031ee <sbrk_aligned+0x22>
 80031fc:	1a21      	subs	r1, r4, r0
 80031fe:	4628      	mov	r0, r5
 8003200:	f000 fb92 	bl	8003928 <_sbrk_r>
 8003204:	3001      	adds	r0, #1
 8003206:	d1f2      	bne.n	80031ee <sbrk_aligned+0x22>
 8003208:	e7ef      	b.n	80031ea <sbrk_aligned+0x1e>
 800320a:	bf00      	nop
 800320c:	20000228 	.word	0x20000228

08003210 <_malloc_r>:
 8003210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003214:	1ccd      	adds	r5, r1, #3
 8003216:	f025 0503 	bic.w	r5, r5, #3
 800321a:	3508      	adds	r5, #8
 800321c:	2d0c      	cmp	r5, #12
 800321e:	bf38      	it	cc
 8003220:	250c      	movcc	r5, #12
 8003222:	2d00      	cmp	r5, #0
 8003224:	4606      	mov	r6, r0
 8003226:	db01      	blt.n	800322c <_malloc_r+0x1c>
 8003228:	42a9      	cmp	r1, r5
 800322a:	d904      	bls.n	8003236 <_malloc_r+0x26>
 800322c:	230c      	movs	r3, #12
 800322e:	6033      	str	r3, [r6, #0]
 8003230:	2000      	movs	r0, #0
 8003232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003236:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800330c <_malloc_r+0xfc>
 800323a:	f000 f869 	bl	8003310 <__malloc_lock>
 800323e:	f8d8 3000 	ldr.w	r3, [r8]
 8003242:	461c      	mov	r4, r3
 8003244:	bb44      	cbnz	r4, 8003298 <_malloc_r+0x88>
 8003246:	4629      	mov	r1, r5
 8003248:	4630      	mov	r0, r6
 800324a:	f7ff ffbf 	bl	80031cc <sbrk_aligned>
 800324e:	1c43      	adds	r3, r0, #1
 8003250:	4604      	mov	r4, r0
 8003252:	d158      	bne.n	8003306 <_malloc_r+0xf6>
 8003254:	f8d8 4000 	ldr.w	r4, [r8]
 8003258:	4627      	mov	r7, r4
 800325a:	2f00      	cmp	r7, #0
 800325c:	d143      	bne.n	80032e6 <_malloc_r+0xd6>
 800325e:	2c00      	cmp	r4, #0
 8003260:	d04b      	beq.n	80032fa <_malloc_r+0xea>
 8003262:	6823      	ldr	r3, [r4, #0]
 8003264:	4639      	mov	r1, r7
 8003266:	4630      	mov	r0, r6
 8003268:	eb04 0903 	add.w	r9, r4, r3
 800326c:	f000 fb5c 	bl	8003928 <_sbrk_r>
 8003270:	4581      	cmp	r9, r0
 8003272:	d142      	bne.n	80032fa <_malloc_r+0xea>
 8003274:	6821      	ldr	r1, [r4, #0]
 8003276:	1a6d      	subs	r5, r5, r1
 8003278:	4629      	mov	r1, r5
 800327a:	4630      	mov	r0, r6
 800327c:	f7ff ffa6 	bl	80031cc <sbrk_aligned>
 8003280:	3001      	adds	r0, #1
 8003282:	d03a      	beq.n	80032fa <_malloc_r+0xea>
 8003284:	6823      	ldr	r3, [r4, #0]
 8003286:	442b      	add	r3, r5
 8003288:	6023      	str	r3, [r4, #0]
 800328a:	f8d8 3000 	ldr.w	r3, [r8]
 800328e:	685a      	ldr	r2, [r3, #4]
 8003290:	bb62      	cbnz	r2, 80032ec <_malloc_r+0xdc>
 8003292:	f8c8 7000 	str.w	r7, [r8]
 8003296:	e00f      	b.n	80032b8 <_malloc_r+0xa8>
 8003298:	6822      	ldr	r2, [r4, #0]
 800329a:	1b52      	subs	r2, r2, r5
 800329c:	d420      	bmi.n	80032e0 <_malloc_r+0xd0>
 800329e:	2a0b      	cmp	r2, #11
 80032a0:	d917      	bls.n	80032d2 <_malloc_r+0xc2>
 80032a2:	1961      	adds	r1, r4, r5
 80032a4:	42a3      	cmp	r3, r4
 80032a6:	6025      	str	r5, [r4, #0]
 80032a8:	bf18      	it	ne
 80032aa:	6059      	strne	r1, [r3, #4]
 80032ac:	6863      	ldr	r3, [r4, #4]
 80032ae:	bf08      	it	eq
 80032b0:	f8c8 1000 	streq.w	r1, [r8]
 80032b4:	5162      	str	r2, [r4, r5]
 80032b6:	604b      	str	r3, [r1, #4]
 80032b8:	4630      	mov	r0, r6
 80032ba:	f000 f82f 	bl	800331c <__malloc_unlock>
 80032be:	f104 000b 	add.w	r0, r4, #11
 80032c2:	1d23      	adds	r3, r4, #4
 80032c4:	f020 0007 	bic.w	r0, r0, #7
 80032c8:	1ac2      	subs	r2, r0, r3
 80032ca:	bf1c      	itt	ne
 80032cc:	1a1b      	subne	r3, r3, r0
 80032ce:	50a3      	strne	r3, [r4, r2]
 80032d0:	e7af      	b.n	8003232 <_malloc_r+0x22>
 80032d2:	6862      	ldr	r2, [r4, #4]
 80032d4:	42a3      	cmp	r3, r4
 80032d6:	bf0c      	ite	eq
 80032d8:	f8c8 2000 	streq.w	r2, [r8]
 80032dc:	605a      	strne	r2, [r3, #4]
 80032de:	e7eb      	b.n	80032b8 <_malloc_r+0xa8>
 80032e0:	4623      	mov	r3, r4
 80032e2:	6864      	ldr	r4, [r4, #4]
 80032e4:	e7ae      	b.n	8003244 <_malloc_r+0x34>
 80032e6:	463c      	mov	r4, r7
 80032e8:	687f      	ldr	r7, [r7, #4]
 80032ea:	e7b6      	b.n	800325a <_malloc_r+0x4a>
 80032ec:	461a      	mov	r2, r3
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	42a3      	cmp	r3, r4
 80032f2:	d1fb      	bne.n	80032ec <_malloc_r+0xdc>
 80032f4:	2300      	movs	r3, #0
 80032f6:	6053      	str	r3, [r2, #4]
 80032f8:	e7de      	b.n	80032b8 <_malloc_r+0xa8>
 80032fa:	230c      	movs	r3, #12
 80032fc:	6033      	str	r3, [r6, #0]
 80032fe:	4630      	mov	r0, r6
 8003300:	f000 f80c 	bl	800331c <__malloc_unlock>
 8003304:	e794      	b.n	8003230 <_malloc_r+0x20>
 8003306:	6005      	str	r5, [r0, #0]
 8003308:	e7d6      	b.n	80032b8 <_malloc_r+0xa8>
 800330a:	bf00      	nop
 800330c:	2000022c 	.word	0x2000022c

08003310 <__malloc_lock>:
 8003310:	4801      	ldr	r0, [pc, #4]	@ (8003318 <__malloc_lock+0x8>)
 8003312:	f7ff bf0f 	b.w	8003134 <__retarget_lock_acquire_recursive>
 8003316:	bf00      	nop
 8003318:	20000224 	.word	0x20000224

0800331c <__malloc_unlock>:
 800331c:	4801      	ldr	r0, [pc, #4]	@ (8003324 <__malloc_unlock+0x8>)
 800331e:	f7ff bf0a 	b.w	8003136 <__retarget_lock_release_recursive>
 8003322:	bf00      	nop
 8003324:	20000224 	.word	0x20000224

08003328 <__ssputs_r>:
 8003328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800332c:	688e      	ldr	r6, [r1, #8]
 800332e:	461f      	mov	r7, r3
 8003330:	42be      	cmp	r6, r7
 8003332:	680b      	ldr	r3, [r1, #0]
 8003334:	4682      	mov	sl, r0
 8003336:	460c      	mov	r4, r1
 8003338:	4690      	mov	r8, r2
 800333a:	d82d      	bhi.n	8003398 <__ssputs_r+0x70>
 800333c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003340:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003344:	d026      	beq.n	8003394 <__ssputs_r+0x6c>
 8003346:	6965      	ldr	r5, [r4, #20]
 8003348:	6909      	ldr	r1, [r1, #16]
 800334a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800334e:	eba3 0901 	sub.w	r9, r3, r1
 8003352:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003356:	1c7b      	adds	r3, r7, #1
 8003358:	444b      	add	r3, r9
 800335a:	106d      	asrs	r5, r5, #1
 800335c:	429d      	cmp	r5, r3
 800335e:	bf38      	it	cc
 8003360:	461d      	movcc	r5, r3
 8003362:	0553      	lsls	r3, r2, #21
 8003364:	d527      	bpl.n	80033b6 <__ssputs_r+0x8e>
 8003366:	4629      	mov	r1, r5
 8003368:	f7ff ff52 	bl	8003210 <_malloc_r>
 800336c:	4606      	mov	r6, r0
 800336e:	b360      	cbz	r0, 80033ca <__ssputs_r+0xa2>
 8003370:	6921      	ldr	r1, [r4, #16]
 8003372:	464a      	mov	r2, r9
 8003374:	f000 fae8 	bl	8003948 <memcpy>
 8003378:	89a3      	ldrh	r3, [r4, #12]
 800337a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800337e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003382:	81a3      	strh	r3, [r4, #12]
 8003384:	6126      	str	r6, [r4, #16]
 8003386:	6165      	str	r5, [r4, #20]
 8003388:	444e      	add	r6, r9
 800338a:	eba5 0509 	sub.w	r5, r5, r9
 800338e:	6026      	str	r6, [r4, #0]
 8003390:	60a5      	str	r5, [r4, #8]
 8003392:	463e      	mov	r6, r7
 8003394:	42be      	cmp	r6, r7
 8003396:	d900      	bls.n	800339a <__ssputs_r+0x72>
 8003398:	463e      	mov	r6, r7
 800339a:	6820      	ldr	r0, [r4, #0]
 800339c:	4632      	mov	r2, r6
 800339e:	4641      	mov	r1, r8
 80033a0:	f000 faa8 	bl	80038f4 <memmove>
 80033a4:	68a3      	ldr	r3, [r4, #8]
 80033a6:	1b9b      	subs	r3, r3, r6
 80033a8:	60a3      	str	r3, [r4, #8]
 80033aa:	6823      	ldr	r3, [r4, #0]
 80033ac:	4433      	add	r3, r6
 80033ae:	6023      	str	r3, [r4, #0]
 80033b0:	2000      	movs	r0, #0
 80033b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033b6:	462a      	mov	r2, r5
 80033b8:	f000 fad4 	bl	8003964 <_realloc_r>
 80033bc:	4606      	mov	r6, r0
 80033be:	2800      	cmp	r0, #0
 80033c0:	d1e0      	bne.n	8003384 <__ssputs_r+0x5c>
 80033c2:	6921      	ldr	r1, [r4, #16]
 80033c4:	4650      	mov	r0, sl
 80033c6:	f7ff feb7 	bl	8003138 <_free_r>
 80033ca:	230c      	movs	r3, #12
 80033cc:	f8ca 3000 	str.w	r3, [sl]
 80033d0:	89a3      	ldrh	r3, [r4, #12]
 80033d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033d6:	81a3      	strh	r3, [r4, #12]
 80033d8:	f04f 30ff 	mov.w	r0, #4294967295
 80033dc:	e7e9      	b.n	80033b2 <__ssputs_r+0x8a>
	...

080033e0 <_svfiprintf_r>:
 80033e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033e4:	4698      	mov	r8, r3
 80033e6:	898b      	ldrh	r3, [r1, #12]
 80033e8:	061b      	lsls	r3, r3, #24
 80033ea:	b09d      	sub	sp, #116	@ 0x74
 80033ec:	4607      	mov	r7, r0
 80033ee:	460d      	mov	r5, r1
 80033f0:	4614      	mov	r4, r2
 80033f2:	d510      	bpl.n	8003416 <_svfiprintf_r+0x36>
 80033f4:	690b      	ldr	r3, [r1, #16]
 80033f6:	b973      	cbnz	r3, 8003416 <_svfiprintf_r+0x36>
 80033f8:	2140      	movs	r1, #64	@ 0x40
 80033fa:	f7ff ff09 	bl	8003210 <_malloc_r>
 80033fe:	6028      	str	r0, [r5, #0]
 8003400:	6128      	str	r0, [r5, #16]
 8003402:	b930      	cbnz	r0, 8003412 <_svfiprintf_r+0x32>
 8003404:	230c      	movs	r3, #12
 8003406:	603b      	str	r3, [r7, #0]
 8003408:	f04f 30ff 	mov.w	r0, #4294967295
 800340c:	b01d      	add	sp, #116	@ 0x74
 800340e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003412:	2340      	movs	r3, #64	@ 0x40
 8003414:	616b      	str	r3, [r5, #20]
 8003416:	2300      	movs	r3, #0
 8003418:	9309      	str	r3, [sp, #36]	@ 0x24
 800341a:	2320      	movs	r3, #32
 800341c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003420:	f8cd 800c 	str.w	r8, [sp, #12]
 8003424:	2330      	movs	r3, #48	@ 0x30
 8003426:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80035c4 <_svfiprintf_r+0x1e4>
 800342a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800342e:	f04f 0901 	mov.w	r9, #1
 8003432:	4623      	mov	r3, r4
 8003434:	469a      	mov	sl, r3
 8003436:	f813 2b01 	ldrb.w	r2, [r3], #1
 800343a:	b10a      	cbz	r2, 8003440 <_svfiprintf_r+0x60>
 800343c:	2a25      	cmp	r2, #37	@ 0x25
 800343e:	d1f9      	bne.n	8003434 <_svfiprintf_r+0x54>
 8003440:	ebba 0b04 	subs.w	fp, sl, r4
 8003444:	d00b      	beq.n	800345e <_svfiprintf_r+0x7e>
 8003446:	465b      	mov	r3, fp
 8003448:	4622      	mov	r2, r4
 800344a:	4629      	mov	r1, r5
 800344c:	4638      	mov	r0, r7
 800344e:	f7ff ff6b 	bl	8003328 <__ssputs_r>
 8003452:	3001      	adds	r0, #1
 8003454:	f000 80a7 	beq.w	80035a6 <_svfiprintf_r+0x1c6>
 8003458:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800345a:	445a      	add	r2, fp
 800345c:	9209      	str	r2, [sp, #36]	@ 0x24
 800345e:	f89a 3000 	ldrb.w	r3, [sl]
 8003462:	2b00      	cmp	r3, #0
 8003464:	f000 809f 	beq.w	80035a6 <_svfiprintf_r+0x1c6>
 8003468:	2300      	movs	r3, #0
 800346a:	f04f 32ff 	mov.w	r2, #4294967295
 800346e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003472:	f10a 0a01 	add.w	sl, sl, #1
 8003476:	9304      	str	r3, [sp, #16]
 8003478:	9307      	str	r3, [sp, #28]
 800347a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800347e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003480:	4654      	mov	r4, sl
 8003482:	2205      	movs	r2, #5
 8003484:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003488:	484e      	ldr	r0, [pc, #312]	@ (80035c4 <_svfiprintf_r+0x1e4>)
 800348a:	f7fc fec9 	bl	8000220 <memchr>
 800348e:	9a04      	ldr	r2, [sp, #16]
 8003490:	b9d8      	cbnz	r0, 80034ca <_svfiprintf_r+0xea>
 8003492:	06d0      	lsls	r0, r2, #27
 8003494:	bf44      	itt	mi
 8003496:	2320      	movmi	r3, #32
 8003498:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800349c:	0711      	lsls	r1, r2, #28
 800349e:	bf44      	itt	mi
 80034a0:	232b      	movmi	r3, #43	@ 0x2b
 80034a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80034a6:	f89a 3000 	ldrb.w	r3, [sl]
 80034aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80034ac:	d015      	beq.n	80034da <_svfiprintf_r+0xfa>
 80034ae:	9a07      	ldr	r2, [sp, #28]
 80034b0:	4654      	mov	r4, sl
 80034b2:	2000      	movs	r0, #0
 80034b4:	f04f 0c0a 	mov.w	ip, #10
 80034b8:	4621      	mov	r1, r4
 80034ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80034be:	3b30      	subs	r3, #48	@ 0x30
 80034c0:	2b09      	cmp	r3, #9
 80034c2:	d94b      	bls.n	800355c <_svfiprintf_r+0x17c>
 80034c4:	b1b0      	cbz	r0, 80034f4 <_svfiprintf_r+0x114>
 80034c6:	9207      	str	r2, [sp, #28]
 80034c8:	e014      	b.n	80034f4 <_svfiprintf_r+0x114>
 80034ca:	eba0 0308 	sub.w	r3, r0, r8
 80034ce:	fa09 f303 	lsl.w	r3, r9, r3
 80034d2:	4313      	orrs	r3, r2
 80034d4:	9304      	str	r3, [sp, #16]
 80034d6:	46a2      	mov	sl, r4
 80034d8:	e7d2      	b.n	8003480 <_svfiprintf_r+0xa0>
 80034da:	9b03      	ldr	r3, [sp, #12]
 80034dc:	1d19      	adds	r1, r3, #4
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	9103      	str	r1, [sp, #12]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	bfbb      	ittet	lt
 80034e6:	425b      	neglt	r3, r3
 80034e8:	f042 0202 	orrlt.w	r2, r2, #2
 80034ec:	9307      	strge	r3, [sp, #28]
 80034ee:	9307      	strlt	r3, [sp, #28]
 80034f0:	bfb8      	it	lt
 80034f2:	9204      	strlt	r2, [sp, #16]
 80034f4:	7823      	ldrb	r3, [r4, #0]
 80034f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80034f8:	d10a      	bne.n	8003510 <_svfiprintf_r+0x130>
 80034fa:	7863      	ldrb	r3, [r4, #1]
 80034fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80034fe:	d132      	bne.n	8003566 <_svfiprintf_r+0x186>
 8003500:	9b03      	ldr	r3, [sp, #12]
 8003502:	1d1a      	adds	r2, r3, #4
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	9203      	str	r2, [sp, #12]
 8003508:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800350c:	3402      	adds	r4, #2
 800350e:	9305      	str	r3, [sp, #20]
 8003510:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80035d4 <_svfiprintf_r+0x1f4>
 8003514:	7821      	ldrb	r1, [r4, #0]
 8003516:	2203      	movs	r2, #3
 8003518:	4650      	mov	r0, sl
 800351a:	f7fc fe81 	bl	8000220 <memchr>
 800351e:	b138      	cbz	r0, 8003530 <_svfiprintf_r+0x150>
 8003520:	9b04      	ldr	r3, [sp, #16]
 8003522:	eba0 000a 	sub.w	r0, r0, sl
 8003526:	2240      	movs	r2, #64	@ 0x40
 8003528:	4082      	lsls	r2, r0
 800352a:	4313      	orrs	r3, r2
 800352c:	3401      	adds	r4, #1
 800352e:	9304      	str	r3, [sp, #16]
 8003530:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003534:	4824      	ldr	r0, [pc, #144]	@ (80035c8 <_svfiprintf_r+0x1e8>)
 8003536:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800353a:	2206      	movs	r2, #6
 800353c:	f7fc fe70 	bl	8000220 <memchr>
 8003540:	2800      	cmp	r0, #0
 8003542:	d036      	beq.n	80035b2 <_svfiprintf_r+0x1d2>
 8003544:	4b21      	ldr	r3, [pc, #132]	@ (80035cc <_svfiprintf_r+0x1ec>)
 8003546:	bb1b      	cbnz	r3, 8003590 <_svfiprintf_r+0x1b0>
 8003548:	9b03      	ldr	r3, [sp, #12]
 800354a:	3307      	adds	r3, #7
 800354c:	f023 0307 	bic.w	r3, r3, #7
 8003550:	3308      	adds	r3, #8
 8003552:	9303      	str	r3, [sp, #12]
 8003554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003556:	4433      	add	r3, r6
 8003558:	9309      	str	r3, [sp, #36]	@ 0x24
 800355a:	e76a      	b.n	8003432 <_svfiprintf_r+0x52>
 800355c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003560:	460c      	mov	r4, r1
 8003562:	2001      	movs	r0, #1
 8003564:	e7a8      	b.n	80034b8 <_svfiprintf_r+0xd8>
 8003566:	2300      	movs	r3, #0
 8003568:	3401      	adds	r4, #1
 800356a:	9305      	str	r3, [sp, #20]
 800356c:	4619      	mov	r1, r3
 800356e:	f04f 0c0a 	mov.w	ip, #10
 8003572:	4620      	mov	r0, r4
 8003574:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003578:	3a30      	subs	r2, #48	@ 0x30
 800357a:	2a09      	cmp	r2, #9
 800357c:	d903      	bls.n	8003586 <_svfiprintf_r+0x1a6>
 800357e:	2b00      	cmp	r3, #0
 8003580:	d0c6      	beq.n	8003510 <_svfiprintf_r+0x130>
 8003582:	9105      	str	r1, [sp, #20]
 8003584:	e7c4      	b.n	8003510 <_svfiprintf_r+0x130>
 8003586:	fb0c 2101 	mla	r1, ip, r1, r2
 800358a:	4604      	mov	r4, r0
 800358c:	2301      	movs	r3, #1
 800358e:	e7f0      	b.n	8003572 <_svfiprintf_r+0x192>
 8003590:	ab03      	add	r3, sp, #12
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	462a      	mov	r2, r5
 8003596:	4b0e      	ldr	r3, [pc, #56]	@ (80035d0 <_svfiprintf_r+0x1f0>)
 8003598:	a904      	add	r1, sp, #16
 800359a:	4638      	mov	r0, r7
 800359c:	f3af 8000 	nop.w
 80035a0:	1c42      	adds	r2, r0, #1
 80035a2:	4606      	mov	r6, r0
 80035a4:	d1d6      	bne.n	8003554 <_svfiprintf_r+0x174>
 80035a6:	89ab      	ldrh	r3, [r5, #12]
 80035a8:	065b      	lsls	r3, r3, #25
 80035aa:	f53f af2d 	bmi.w	8003408 <_svfiprintf_r+0x28>
 80035ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80035b0:	e72c      	b.n	800340c <_svfiprintf_r+0x2c>
 80035b2:	ab03      	add	r3, sp, #12
 80035b4:	9300      	str	r3, [sp, #0]
 80035b6:	462a      	mov	r2, r5
 80035b8:	4b05      	ldr	r3, [pc, #20]	@ (80035d0 <_svfiprintf_r+0x1f0>)
 80035ba:	a904      	add	r1, sp, #16
 80035bc:	4638      	mov	r0, r7
 80035be:	f000 f879 	bl	80036b4 <_printf_i>
 80035c2:	e7ed      	b.n	80035a0 <_svfiprintf_r+0x1c0>
 80035c4:	08003b00 	.word	0x08003b00
 80035c8:	08003b0a 	.word	0x08003b0a
 80035cc:	00000000 	.word	0x00000000
 80035d0:	08003329 	.word	0x08003329
 80035d4:	08003b06 	.word	0x08003b06

080035d8 <_printf_common>:
 80035d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035dc:	4616      	mov	r6, r2
 80035de:	4698      	mov	r8, r3
 80035e0:	688a      	ldr	r2, [r1, #8]
 80035e2:	690b      	ldr	r3, [r1, #16]
 80035e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80035e8:	4293      	cmp	r3, r2
 80035ea:	bfb8      	it	lt
 80035ec:	4613      	movlt	r3, r2
 80035ee:	6033      	str	r3, [r6, #0]
 80035f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80035f4:	4607      	mov	r7, r0
 80035f6:	460c      	mov	r4, r1
 80035f8:	b10a      	cbz	r2, 80035fe <_printf_common+0x26>
 80035fa:	3301      	adds	r3, #1
 80035fc:	6033      	str	r3, [r6, #0]
 80035fe:	6823      	ldr	r3, [r4, #0]
 8003600:	0699      	lsls	r1, r3, #26
 8003602:	bf42      	ittt	mi
 8003604:	6833      	ldrmi	r3, [r6, #0]
 8003606:	3302      	addmi	r3, #2
 8003608:	6033      	strmi	r3, [r6, #0]
 800360a:	6825      	ldr	r5, [r4, #0]
 800360c:	f015 0506 	ands.w	r5, r5, #6
 8003610:	d106      	bne.n	8003620 <_printf_common+0x48>
 8003612:	f104 0a19 	add.w	sl, r4, #25
 8003616:	68e3      	ldr	r3, [r4, #12]
 8003618:	6832      	ldr	r2, [r6, #0]
 800361a:	1a9b      	subs	r3, r3, r2
 800361c:	42ab      	cmp	r3, r5
 800361e:	dc26      	bgt.n	800366e <_printf_common+0x96>
 8003620:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003624:	6822      	ldr	r2, [r4, #0]
 8003626:	3b00      	subs	r3, #0
 8003628:	bf18      	it	ne
 800362a:	2301      	movne	r3, #1
 800362c:	0692      	lsls	r2, r2, #26
 800362e:	d42b      	bmi.n	8003688 <_printf_common+0xb0>
 8003630:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003634:	4641      	mov	r1, r8
 8003636:	4638      	mov	r0, r7
 8003638:	47c8      	blx	r9
 800363a:	3001      	adds	r0, #1
 800363c:	d01e      	beq.n	800367c <_printf_common+0xa4>
 800363e:	6823      	ldr	r3, [r4, #0]
 8003640:	6922      	ldr	r2, [r4, #16]
 8003642:	f003 0306 	and.w	r3, r3, #6
 8003646:	2b04      	cmp	r3, #4
 8003648:	bf02      	ittt	eq
 800364a:	68e5      	ldreq	r5, [r4, #12]
 800364c:	6833      	ldreq	r3, [r6, #0]
 800364e:	1aed      	subeq	r5, r5, r3
 8003650:	68a3      	ldr	r3, [r4, #8]
 8003652:	bf0c      	ite	eq
 8003654:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003658:	2500      	movne	r5, #0
 800365a:	4293      	cmp	r3, r2
 800365c:	bfc4      	itt	gt
 800365e:	1a9b      	subgt	r3, r3, r2
 8003660:	18ed      	addgt	r5, r5, r3
 8003662:	2600      	movs	r6, #0
 8003664:	341a      	adds	r4, #26
 8003666:	42b5      	cmp	r5, r6
 8003668:	d11a      	bne.n	80036a0 <_printf_common+0xc8>
 800366a:	2000      	movs	r0, #0
 800366c:	e008      	b.n	8003680 <_printf_common+0xa8>
 800366e:	2301      	movs	r3, #1
 8003670:	4652      	mov	r2, sl
 8003672:	4641      	mov	r1, r8
 8003674:	4638      	mov	r0, r7
 8003676:	47c8      	blx	r9
 8003678:	3001      	adds	r0, #1
 800367a:	d103      	bne.n	8003684 <_printf_common+0xac>
 800367c:	f04f 30ff 	mov.w	r0, #4294967295
 8003680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003684:	3501      	adds	r5, #1
 8003686:	e7c6      	b.n	8003616 <_printf_common+0x3e>
 8003688:	18e1      	adds	r1, r4, r3
 800368a:	1c5a      	adds	r2, r3, #1
 800368c:	2030      	movs	r0, #48	@ 0x30
 800368e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003692:	4422      	add	r2, r4
 8003694:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003698:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800369c:	3302      	adds	r3, #2
 800369e:	e7c7      	b.n	8003630 <_printf_common+0x58>
 80036a0:	2301      	movs	r3, #1
 80036a2:	4622      	mov	r2, r4
 80036a4:	4641      	mov	r1, r8
 80036a6:	4638      	mov	r0, r7
 80036a8:	47c8      	blx	r9
 80036aa:	3001      	adds	r0, #1
 80036ac:	d0e6      	beq.n	800367c <_printf_common+0xa4>
 80036ae:	3601      	adds	r6, #1
 80036b0:	e7d9      	b.n	8003666 <_printf_common+0x8e>
	...

080036b4 <_printf_i>:
 80036b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80036b8:	7e0f      	ldrb	r7, [r1, #24]
 80036ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80036bc:	2f78      	cmp	r7, #120	@ 0x78
 80036be:	4691      	mov	r9, r2
 80036c0:	4680      	mov	r8, r0
 80036c2:	460c      	mov	r4, r1
 80036c4:	469a      	mov	sl, r3
 80036c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80036ca:	d807      	bhi.n	80036dc <_printf_i+0x28>
 80036cc:	2f62      	cmp	r7, #98	@ 0x62
 80036ce:	d80a      	bhi.n	80036e6 <_printf_i+0x32>
 80036d0:	2f00      	cmp	r7, #0
 80036d2:	f000 80d2 	beq.w	800387a <_printf_i+0x1c6>
 80036d6:	2f58      	cmp	r7, #88	@ 0x58
 80036d8:	f000 80b9 	beq.w	800384e <_printf_i+0x19a>
 80036dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80036e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80036e4:	e03a      	b.n	800375c <_printf_i+0xa8>
 80036e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80036ea:	2b15      	cmp	r3, #21
 80036ec:	d8f6      	bhi.n	80036dc <_printf_i+0x28>
 80036ee:	a101      	add	r1, pc, #4	@ (adr r1, 80036f4 <_printf_i+0x40>)
 80036f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80036f4:	0800374d 	.word	0x0800374d
 80036f8:	08003761 	.word	0x08003761
 80036fc:	080036dd 	.word	0x080036dd
 8003700:	080036dd 	.word	0x080036dd
 8003704:	080036dd 	.word	0x080036dd
 8003708:	080036dd 	.word	0x080036dd
 800370c:	08003761 	.word	0x08003761
 8003710:	080036dd 	.word	0x080036dd
 8003714:	080036dd 	.word	0x080036dd
 8003718:	080036dd 	.word	0x080036dd
 800371c:	080036dd 	.word	0x080036dd
 8003720:	08003861 	.word	0x08003861
 8003724:	0800378b 	.word	0x0800378b
 8003728:	0800381b 	.word	0x0800381b
 800372c:	080036dd 	.word	0x080036dd
 8003730:	080036dd 	.word	0x080036dd
 8003734:	08003883 	.word	0x08003883
 8003738:	080036dd 	.word	0x080036dd
 800373c:	0800378b 	.word	0x0800378b
 8003740:	080036dd 	.word	0x080036dd
 8003744:	080036dd 	.word	0x080036dd
 8003748:	08003823 	.word	0x08003823
 800374c:	6833      	ldr	r3, [r6, #0]
 800374e:	1d1a      	adds	r2, r3, #4
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	6032      	str	r2, [r6, #0]
 8003754:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003758:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800375c:	2301      	movs	r3, #1
 800375e:	e09d      	b.n	800389c <_printf_i+0x1e8>
 8003760:	6833      	ldr	r3, [r6, #0]
 8003762:	6820      	ldr	r0, [r4, #0]
 8003764:	1d19      	adds	r1, r3, #4
 8003766:	6031      	str	r1, [r6, #0]
 8003768:	0606      	lsls	r6, r0, #24
 800376a:	d501      	bpl.n	8003770 <_printf_i+0xbc>
 800376c:	681d      	ldr	r5, [r3, #0]
 800376e:	e003      	b.n	8003778 <_printf_i+0xc4>
 8003770:	0645      	lsls	r5, r0, #25
 8003772:	d5fb      	bpl.n	800376c <_printf_i+0xb8>
 8003774:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003778:	2d00      	cmp	r5, #0
 800377a:	da03      	bge.n	8003784 <_printf_i+0xd0>
 800377c:	232d      	movs	r3, #45	@ 0x2d
 800377e:	426d      	negs	r5, r5
 8003780:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003784:	4859      	ldr	r0, [pc, #356]	@ (80038ec <_printf_i+0x238>)
 8003786:	230a      	movs	r3, #10
 8003788:	e011      	b.n	80037ae <_printf_i+0xfa>
 800378a:	6821      	ldr	r1, [r4, #0]
 800378c:	6833      	ldr	r3, [r6, #0]
 800378e:	0608      	lsls	r0, r1, #24
 8003790:	f853 5b04 	ldr.w	r5, [r3], #4
 8003794:	d402      	bmi.n	800379c <_printf_i+0xe8>
 8003796:	0649      	lsls	r1, r1, #25
 8003798:	bf48      	it	mi
 800379a:	b2ad      	uxthmi	r5, r5
 800379c:	2f6f      	cmp	r7, #111	@ 0x6f
 800379e:	4853      	ldr	r0, [pc, #332]	@ (80038ec <_printf_i+0x238>)
 80037a0:	6033      	str	r3, [r6, #0]
 80037a2:	bf14      	ite	ne
 80037a4:	230a      	movne	r3, #10
 80037a6:	2308      	moveq	r3, #8
 80037a8:	2100      	movs	r1, #0
 80037aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80037ae:	6866      	ldr	r6, [r4, #4]
 80037b0:	60a6      	str	r6, [r4, #8]
 80037b2:	2e00      	cmp	r6, #0
 80037b4:	bfa2      	ittt	ge
 80037b6:	6821      	ldrge	r1, [r4, #0]
 80037b8:	f021 0104 	bicge.w	r1, r1, #4
 80037bc:	6021      	strge	r1, [r4, #0]
 80037be:	b90d      	cbnz	r5, 80037c4 <_printf_i+0x110>
 80037c0:	2e00      	cmp	r6, #0
 80037c2:	d04b      	beq.n	800385c <_printf_i+0x1a8>
 80037c4:	4616      	mov	r6, r2
 80037c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80037ca:	fb03 5711 	mls	r7, r3, r1, r5
 80037ce:	5dc7      	ldrb	r7, [r0, r7]
 80037d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80037d4:	462f      	mov	r7, r5
 80037d6:	42bb      	cmp	r3, r7
 80037d8:	460d      	mov	r5, r1
 80037da:	d9f4      	bls.n	80037c6 <_printf_i+0x112>
 80037dc:	2b08      	cmp	r3, #8
 80037de:	d10b      	bne.n	80037f8 <_printf_i+0x144>
 80037e0:	6823      	ldr	r3, [r4, #0]
 80037e2:	07df      	lsls	r7, r3, #31
 80037e4:	d508      	bpl.n	80037f8 <_printf_i+0x144>
 80037e6:	6923      	ldr	r3, [r4, #16]
 80037e8:	6861      	ldr	r1, [r4, #4]
 80037ea:	4299      	cmp	r1, r3
 80037ec:	bfde      	ittt	le
 80037ee:	2330      	movle	r3, #48	@ 0x30
 80037f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80037f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80037f8:	1b92      	subs	r2, r2, r6
 80037fa:	6122      	str	r2, [r4, #16]
 80037fc:	f8cd a000 	str.w	sl, [sp]
 8003800:	464b      	mov	r3, r9
 8003802:	aa03      	add	r2, sp, #12
 8003804:	4621      	mov	r1, r4
 8003806:	4640      	mov	r0, r8
 8003808:	f7ff fee6 	bl	80035d8 <_printf_common>
 800380c:	3001      	adds	r0, #1
 800380e:	d14a      	bne.n	80038a6 <_printf_i+0x1f2>
 8003810:	f04f 30ff 	mov.w	r0, #4294967295
 8003814:	b004      	add	sp, #16
 8003816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800381a:	6823      	ldr	r3, [r4, #0]
 800381c:	f043 0320 	orr.w	r3, r3, #32
 8003820:	6023      	str	r3, [r4, #0]
 8003822:	4833      	ldr	r0, [pc, #204]	@ (80038f0 <_printf_i+0x23c>)
 8003824:	2778      	movs	r7, #120	@ 0x78
 8003826:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800382a:	6823      	ldr	r3, [r4, #0]
 800382c:	6831      	ldr	r1, [r6, #0]
 800382e:	061f      	lsls	r7, r3, #24
 8003830:	f851 5b04 	ldr.w	r5, [r1], #4
 8003834:	d402      	bmi.n	800383c <_printf_i+0x188>
 8003836:	065f      	lsls	r7, r3, #25
 8003838:	bf48      	it	mi
 800383a:	b2ad      	uxthmi	r5, r5
 800383c:	6031      	str	r1, [r6, #0]
 800383e:	07d9      	lsls	r1, r3, #31
 8003840:	bf44      	itt	mi
 8003842:	f043 0320 	orrmi.w	r3, r3, #32
 8003846:	6023      	strmi	r3, [r4, #0]
 8003848:	b11d      	cbz	r5, 8003852 <_printf_i+0x19e>
 800384a:	2310      	movs	r3, #16
 800384c:	e7ac      	b.n	80037a8 <_printf_i+0xf4>
 800384e:	4827      	ldr	r0, [pc, #156]	@ (80038ec <_printf_i+0x238>)
 8003850:	e7e9      	b.n	8003826 <_printf_i+0x172>
 8003852:	6823      	ldr	r3, [r4, #0]
 8003854:	f023 0320 	bic.w	r3, r3, #32
 8003858:	6023      	str	r3, [r4, #0]
 800385a:	e7f6      	b.n	800384a <_printf_i+0x196>
 800385c:	4616      	mov	r6, r2
 800385e:	e7bd      	b.n	80037dc <_printf_i+0x128>
 8003860:	6833      	ldr	r3, [r6, #0]
 8003862:	6825      	ldr	r5, [r4, #0]
 8003864:	6961      	ldr	r1, [r4, #20]
 8003866:	1d18      	adds	r0, r3, #4
 8003868:	6030      	str	r0, [r6, #0]
 800386a:	062e      	lsls	r6, r5, #24
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	d501      	bpl.n	8003874 <_printf_i+0x1c0>
 8003870:	6019      	str	r1, [r3, #0]
 8003872:	e002      	b.n	800387a <_printf_i+0x1c6>
 8003874:	0668      	lsls	r0, r5, #25
 8003876:	d5fb      	bpl.n	8003870 <_printf_i+0x1bc>
 8003878:	8019      	strh	r1, [r3, #0]
 800387a:	2300      	movs	r3, #0
 800387c:	6123      	str	r3, [r4, #16]
 800387e:	4616      	mov	r6, r2
 8003880:	e7bc      	b.n	80037fc <_printf_i+0x148>
 8003882:	6833      	ldr	r3, [r6, #0]
 8003884:	1d1a      	adds	r2, r3, #4
 8003886:	6032      	str	r2, [r6, #0]
 8003888:	681e      	ldr	r6, [r3, #0]
 800388a:	6862      	ldr	r2, [r4, #4]
 800388c:	2100      	movs	r1, #0
 800388e:	4630      	mov	r0, r6
 8003890:	f7fc fcc6 	bl	8000220 <memchr>
 8003894:	b108      	cbz	r0, 800389a <_printf_i+0x1e6>
 8003896:	1b80      	subs	r0, r0, r6
 8003898:	6060      	str	r0, [r4, #4]
 800389a:	6863      	ldr	r3, [r4, #4]
 800389c:	6123      	str	r3, [r4, #16]
 800389e:	2300      	movs	r3, #0
 80038a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038a4:	e7aa      	b.n	80037fc <_printf_i+0x148>
 80038a6:	6923      	ldr	r3, [r4, #16]
 80038a8:	4632      	mov	r2, r6
 80038aa:	4649      	mov	r1, r9
 80038ac:	4640      	mov	r0, r8
 80038ae:	47d0      	blx	sl
 80038b0:	3001      	adds	r0, #1
 80038b2:	d0ad      	beq.n	8003810 <_printf_i+0x15c>
 80038b4:	6823      	ldr	r3, [r4, #0]
 80038b6:	079b      	lsls	r3, r3, #30
 80038b8:	d413      	bmi.n	80038e2 <_printf_i+0x22e>
 80038ba:	68e0      	ldr	r0, [r4, #12]
 80038bc:	9b03      	ldr	r3, [sp, #12]
 80038be:	4298      	cmp	r0, r3
 80038c0:	bfb8      	it	lt
 80038c2:	4618      	movlt	r0, r3
 80038c4:	e7a6      	b.n	8003814 <_printf_i+0x160>
 80038c6:	2301      	movs	r3, #1
 80038c8:	4632      	mov	r2, r6
 80038ca:	4649      	mov	r1, r9
 80038cc:	4640      	mov	r0, r8
 80038ce:	47d0      	blx	sl
 80038d0:	3001      	adds	r0, #1
 80038d2:	d09d      	beq.n	8003810 <_printf_i+0x15c>
 80038d4:	3501      	adds	r5, #1
 80038d6:	68e3      	ldr	r3, [r4, #12]
 80038d8:	9903      	ldr	r1, [sp, #12]
 80038da:	1a5b      	subs	r3, r3, r1
 80038dc:	42ab      	cmp	r3, r5
 80038de:	dcf2      	bgt.n	80038c6 <_printf_i+0x212>
 80038e0:	e7eb      	b.n	80038ba <_printf_i+0x206>
 80038e2:	2500      	movs	r5, #0
 80038e4:	f104 0619 	add.w	r6, r4, #25
 80038e8:	e7f5      	b.n	80038d6 <_printf_i+0x222>
 80038ea:	bf00      	nop
 80038ec:	08003b11 	.word	0x08003b11
 80038f0:	08003b22 	.word	0x08003b22

080038f4 <memmove>:
 80038f4:	4288      	cmp	r0, r1
 80038f6:	b510      	push	{r4, lr}
 80038f8:	eb01 0402 	add.w	r4, r1, r2
 80038fc:	d902      	bls.n	8003904 <memmove+0x10>
 80038fe:	4284      	cmp	r4, r0
 8003900:	4623      	mov	r3, r4
 8003902:	d807      	bhi.n	8003914 <memmove+0x20>
 8003904:	1e43      	subs	r3, r0, #1
 8003906:	42a1      	cmp	r1, r4
 8003908:	d008      	beq.n	800391c <memmove+0x28>
 800390a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800390e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003912:	e7f8      	b.n	8003906 <memmove+0x12>
 8003914:	4402      	add	r2, r0
 8003916:	4601      	mov	r1, r0
 8003918:	428a      	cmp	r2, r1
 800391a:	d100      	bne.n	800391e <memmove+0x2a>
 800391c:	bd10      	pop	{r4, pc}
 800391e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003922:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003926:	e7f7      	b.n	8003918 <memmove+0x24>

08003928 <_sbrk_r>:
 8003928:	b538      	push	{r3, r4, r5, lr}
 800392a:	4d06      	ldr	r5, [pc, #24]	@ (8003944 <_sbrk_r+0x1c>)
 800392c:	2300      	movs	r3, #0
 800392e:	4604      	mov	r4, r0
 8003930:	4608      	mov	r0, r1
 8003932:	602b      	str	r3, [r5, #0]
 8003934:	f7fd f8d0 	bl	8000ad8 <_sbrk>
 8003938:	1c43      	adds	r3, r0, #1
 800393a:	d102      	bne.n	8003942 <_sbrk_r+0x1a>
 800393c:	682b      	ldr	r3, [r5, #0]
 800393e:	b103      	cbz	r3, 8003942 <_sbrk_r+0x1a>
 8003940:	6023      	str	r3, [r4, #0]
 8003942:	bd38      	pop	{r3, r4, r5, pc}
 8003944:	20000220 	.word	0x20000220

08003948 <memcpy>:
 8003948:	440a      	add	r2, r1
 800394a:	4291      	cmp	r1, r2
 800394c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003950:	d100      	bne.n	8003954 <memcpy+0xc>
 8003952:	4770      	bx	lr
 8003954:	b510      	push	{r4, lr}
 8003956:	f811 4b01 	ldrb.w	r4, [r1], #1
 800395a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800395e:	4291      	cmp	r1, r2
 8003960:	d1f9      	bne.n	8003956 <memcpy+0xe>
 8003962:	bd10      	pop	{r4, pc}

08003964 <_realloc_r>:
 8003964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003968:	4680      	mov	r8, r0
 800396a:	4615      	mov	r5, r2
 800396c:	460c      	mov	r4, r1
 800396e:	b921      	cbnz	r1, 800397a <_realloc_r+0x16>
 8003970:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003974:	4611      	mov	r1, r2
 8003976:	f7ff bc4b 	b.w	8003210 <_malloc_r>
 800397a:	b92a      	cbnz	r2, 8003988 <_realloc_r+0x24>
 800397c:	f7ff fbdc 	bl	8003138 <_free_r>
 8003980:	2400      	movs	r4, #0
 8003982:	4620      	mov	r0, r4
 8003984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003988:	f000 f81a 	bl	80039c0 <_malloc_usable_size_r>
 800398c:	4285      	cmp	r5, r0
 800398e:	4606      	mov	r6, r0
 8003990:	d802      	bhi.n	8003998 <_realloc_r+0x34>
 8003992:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003996:	d8f4      	bhi.n	8003982 <_realloc_r+0x1e>
 8003998:	4629      	mov	r1, r5
 800399a:	4640      	mov	r0, r8
 800399c:	f7ff fc38 	bl	8003210 <_malloc_r>
 80039a0:	4607      	mov	r7, r0
 80039a2:	2800      	cmp	r0, #0
 80039a4:	d0ec      	beq.n	8003980 <_realloc_r+0x1c>
 80039a6:	42b5      	cmp	r5, r6
 80039a8:	462a      	mov	r2, r5
 80039aa:	4621      	mov	r1, r4
 80039ac:	bf28      	it	cs
 80039ae:	4632      	movcs	r2, r6
 80039b0:	f7ff ffca 	bl	8003948 <memcpy>
 80039b4:	4621      	mov	r1, r4
 80039b6:	4640      	mov	r0, r8
 80039b8:	f7ff fbbe 	bl	8003138 <_free_r>
 80039bc:	463c      	mov	r4, r7
 80039be:	e7e0      	b.n	8003982 <_realloc_r+0x1e>

080039c0 <_malloc_usable_size_r>:
 80039c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039c4:	1f18      	subs	r0, r3, #4
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	bfbc      	itt	lt
 80039ca:	580b      	ldrlt	r3, [r1, r0]
 80039cc:	18c0      	addlt	r0, r0, r3
 80039ce:	4770      	bx	lr

080039d0 <_init>:
 80039d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039d2:	bf00      	nop
 80039d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039d6:	bc08      	pop	{r3}
 80039d8:	469e      	mov	lr, r3
 80039da:	4770      	bx	lr

080039dc <_fini>:
 80039dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039de:	bf00      	nop
 80039e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039e2:	bc08      	pop	{r3}
 80039e4:	469e      	mov	lr, r3
 80039e6:	4770      	bx	lr
