{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port sys_clk_n -pg 1 -y 2080 -defaultsOSRD
preplace port DDR -pg 1 -y 1450 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 1680 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 1600 -defaultsOSRD
preplace port sys_clk_p -pg 1 -y 2060 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 1700 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 1580 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 1620 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 1560 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 1640 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 1340 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1470 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 220 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 1660 -defaultsOSRD
preplace port rst_n -pg 1 -y 1950 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 240 -defaultsOSRD
preplace portBus power_1v8_ctrl -pg 1 -y 1930 -defaultsOSRD
preplace portBus LEDs -pg 1 -y 2080 -defaultsOSRD
preplace portBus power_3v3_ctrl -pg 1 -y 1950 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 1310 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 200 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 9 -y 2080 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 260 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 8 -y 1190 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -y 90 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 1110 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 5 -y 900 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 270 -defaultsOSRD
preplace inst EVABMOFStreamWithCon_0 -pg 1 -lvl 5 -y 690 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 1080 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -y 1890 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1230 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 1160 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 9 -y 1950 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 7 -y 1880 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -y 270 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 7 -y 1040 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 8 -y 1890 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 9 -y 1690 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 8 -y 2000 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -y 570 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 930 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 5 -y 250 -defaultsOSRD
preplace inst SFAST_process_data_0 -pg 1 -lvl 4 -y 700 -defaultsOSRD
preplace inst axi_fifo_mm_s_0 -pg 1 -lvl 8 -y 1340 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 5 -y 1240 -defaultsOSRD
preplace inst EVMUXDataToXYTSStream_0 -pg 1 -lvl 3 -y 830 -defaultsOSRD
preplace inst XYTSStreamToRawStream_0 -pg 1 -lvl 6 -y 690 -defaultsOSRD
preplace inst TxBufferBusy -pg 1 -lvl 8 -y 1780 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 1600 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 3 -y 360 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 2 -y 1260 -defaultsOSRD
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 N
preplace netloc eventStreamToConstEn_0_frameStream 1 3 4 1460 410 NJ 410 NJ 410 N
preplace netloc EVABMOFStreamWithCon_0_yStreamOut_V_V 1 5 1 N
preplace netloc dataReg_V 1 3 4 1450 840 NJ 840 2420J 430 3190J
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 6 4 3210J 1540 NJ 1540 3870J 1480 4380
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 9 1 NJ
preplace netloc util_vector_logic_0_Res 1 6 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 4 NJ 1470 NJ 1470 NJ 1470 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 N
preplace netloc axi_smc_M00_AXI 1 5 1 2450
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 6 4 3210 790 NJ 790 NJ 790 4410
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 740
preplace netloc XYTSStreamToRawStream_0_streamOut_V_V 1 6 1 3070
preplace netloc SFAST_process_data_0_yStreamOut_V_V 1 4 1 N
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 6 410 1350 NJ 1350 NJ 1350 NJ 1350 2510J 1340 3160J
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 1900 180 NJ
preplace netloc SFAST_process_data_0_polStreamOut_V_V 1 4 1 N
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 2 770 620 NJ
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 9 1 NJ
preplace netloc v_tc_0_vtiming_out 1 5 1 2540
preplace netloc EVABMOFStreamWithCon_0_polStreamOut_V_V 1 5 1 N
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 6 740 1370 NJ 1370 NJ 1370 2530J 1360 NJ 1360 3460J
preplace netloc EVABMOFStreamWithCon_0_xStreamOut_V_V 1 5 1 N
preplace netloc processing_system7_0_DDR 1 6 4 NJ 1450 NJ 1450 NJ 1450 NJ
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 9 1 NJ
preplace netloc tsRegReg_V 1 3 4 NJ 940 1970J 970 NJ 970 3110
preplace netloc axi_fifo_mm_s_0_interrupt 1 5 4 2480 1820 3210J 1670 3470J 1660 3860
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 790
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 2 8 830 1040 1440J 950 1930J 980 NJ 980 3170 1120 NJ 1120 NJ 1120 4400
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 40 1120 400J 1320 830J 1050 1430 960 1910J 990 NJ 990 3090
preplace netloc SFAST_process_data_0_xStreamOut_V_V 1 4 1 N
preplace netloc c_counter_binary_0_THRESH0 1 5 3 2480 1960 NJ 1960 3460
preplace netloc xlslice_1_Dout 1 5 1 2430J
preplace netloc EVMUXDataToXYTSStream_0_yStreamOut_V_V 1 3 1 N
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 7 390 660 820 1260 1360 1290 1920 1180 2440 950 3200 960 3480J
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 2 780 1070 1470J
preplace netloc xlslice_0_Dout 1 8 1 3880J
preplace netloc SFAST_process_data_0_isFinalCornerStream_V_V 1 4 1 N
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 9 1 NJ
preplace netloc axis_dwidth_converter_0_M_AXIS 1 7 1 3470
preplace netloc EVMUXDataToXYTSStream_0_xStreamOut_V_V 1 3 1 1450
preplace netloc sys_clk_p_0_1 1 0 9 NJ 2060 NJ 2060 NJ 2060 NJ 2060 NJ 2060 NJ 2060 NJ 2060 NJ 2060 NJ
preplace netloc rst_n_0_1 1 0 9 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 3490 2100 NJ
preplace netloc polRegReg_V 1 3 4 1410J 1250 1900J 1310 2430J 1290 3150
preplace netloc processing_system7_0_SPI0_MOSI_O 1 6 3 NJ 1530 NJ 1530 3900
preplace netloc yRegReg_V 1 3 4 1450J 980 1890J 1170 NJ 1170 3100
preplace netloc XYTSStreamToRawStream_0_sentCnt_V 1 3 4 1400J 1240 1910J 1300 2480J 1280 3060
preplace netloc Net1 1 5 3 2540 1370 NJ 1370 3470J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 50 1130 420 1200 760 1060 1420 970 1960 190 2460 1330 3120 1600 3490 1670 3890
preplace netloc processing_system7_0_FCLK_CLK1 1 3 4 1470 170 1970 320 2470 1390 3060
preplace netloc Net2 1 5 1 2480
preplace netloc processing_system7_0_FCLK_CLK2 1 6 1 3180
preplace netloc axi_fifo_mm_s_0_axi_str_rxd_tready 1 7 1 3500
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO 1 2 8 840 1270 1370J 1260 1890J 1320 2490J 1300 3130 1130 NJ 1130 NJ 1130 4390
preplace netloc ps7_0_axi_periph_M06_AXI 1 2 3 800 610 1390J 560 1980J
preplace netloc util_vector_logic_1_Res 1 9 1 4390
preplace netloc processing_system7_0_SPI0_SCLK_O 1 6 3 NJ 1510 NJ 1510 3930
preplace netloc TxBufferBusy_Res 1 8 1 3860J
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 4 NJ 200 NJ 200 NJ 200 NJ
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 9 1 NJ
preplace netloc util_vector_logic_3_Res 1 8 1 3920J
preplace netloc sys_clk_n_0_1 1 0 9 NJ 2080 NJ 2080 NJ 2080 NJ 2080 NJ 2080 NJ 2080 NJ 2080 NJ 2080 NJ
preplace netloc nonMonTSDiffFlgReg_V_ap_vld 1 6 1 3160
preplace netloc EVABMOFStreamWithCon_0_pixelDataStream_V_V 1 5 2 2480 420 3210
preplace netloc xRegReg_V 1 3 4 NJ 900 1950J 960 NJ 960 3090
preplace netloc LEDShifter_0_LEDs 1 9 1 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 4 2 1910 310 2420J
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 810
preplace netloc processing_system7_0_SPI0_SS1_O 1 6 3 NJ 1590 NJ 1590 3910
preplace netloc nonMonTSDiffFlgReg_V 1 6 1 3140
preplace netloc EVABMOFStreamWithCon_0_tsStreamOut_V_V 1 5 1 N
preplace netloc DVSAERData_AI_0_1 1 0 9 50J 1330 NJ 1330 NJ 1330 NJ 1330 NJ 1330 2440J 1310 3180 1680 NJ 1680 NJ
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 9 1 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 1980 400 NJ 400 3210
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 4 NJ 220 NJ 220 NJ 220 NJ
preplace netloc EVMUXDataToXYTSStream_0_polStreamOut_V_V 1 3 1 N
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 4 NJ 240 NJ 240 NJ 240 NJ
preplace netloc util_vector_logic_2_Res 1 8 1 3860
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 430 1810 NJ 1810 NJ 1810 NJ 1810 NJ 1810 3080
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 9 1 NJ
preplace netloc const_VCC_dout 1 2 5 750 1250 1390 1280 1940 1380 NJ 1380 3070
preplace netloc SFAST_process_data_0_tsStreamOut_V_V 1 4 1 N
preplace netloc processing_system7_0_M_AXI_GP1 1 1 6 440 1830 NJ 1830 NJ 1830 NJ 1830 NJ 1830 3070
preplace netloc DVSAERReq_ABI_0_1 1 0 9 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 2500J 1320 3190 1700 NJ 1700 NJ
preplace netloc xlconstant_0_dout 1 2 1 840
preplace netloc axi_gpio_0_gpio_io_o 1 3 5 1380J 1270 1980 1360 2520J 1350 NJ 1350 3450J
preplace netloc EVMUXDataToXYTSStream_0_tsStreamOut_V_V 1 3 1 1360
levelinfo -pg 1 0 220 590 1090 1680 2190 2800 3340 3680 4150 4430 -top 0 -bot 2160
",
}
{
   da_axi4_cnt: "36",
   da_bram_cntlr_cnt: "3",
   da_clkrst_cnt: "9",
}
