option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        740
    Sequential        :        384
    Combinational     :        356

  Latency Index       :         29
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        635
  Pin Pair            :      1,365

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 740 (FU: 33 + REG: 384 + MUX: 163 + DEC: 87 + MISC: 73) + pin pair 1,365(net 635) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        640
    Sequential        :        336
    Combinational     :        304

  Latency Index       :         26
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        560
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 640 (FU: 37 + REG: 336 + MUX: 128 + DEC: 75 + MISC: 64) + pin pair 1,175(net 560) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        795
    Sequential        :        396
    Combinational     :        399

  Latency Index       :         54
  Total States        :         10

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        722
  Pin Pair            :      1,520

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 795 (FU: 57 + REG: 396 + MUX: 179 + DEC: 84 + MISC: 79) + pin pair 1,520(net 722) + 1FSM of 10state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	54 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:2, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:4, 4bit:2, 5bit:2)
  Data transfer : 47

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 11 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 10 / 10 / 10.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	53 warning      exist
	40 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:1, 4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:1, 32bit:1)
  Data transfer : 38

 === array / memory ===
  read  :  5
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :      1,055
    Sequential        :        576
    Combinational     :        479

  Latency Index       :         47
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        825
  Pin Pair            :      1,734

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 1,055 (FU: 145 + REG: 576 + MUX: 165 + DEC: 84 + MISC: 85) + pin pair 1,734(net 825) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	71 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 30

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        240
    Combinational     :        228

  Latency Index       :         23
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        414
  Pin Pair            :        867

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 33 + REG: 240 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 867(net 414) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

