// Seed: 586604753
module module_0 (
    output uwire id_0,
    input supply1 id_1
    , id_8,
    input uwire id_2
    , id_9,
    input wand id_3,
    output tri1 id_4,
    input tri1 id_5,
    input supply0 id_6
);
  assign id_4 = id_3;
  wire id_10;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input supply1 id_2
    , id_7,
    output tri0 id_3,
    input uwire id_4,
    input wor id_5
);
  module_0(
      id_3, id_5, id_5, id_2, id_3, id_2, id_1
  );
  assign id_7 = 1'b0;
endmodule
