Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 11 22:02:15 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HTDI20_timing_summary_routed.rpt -pb HTDI20_timing_summary_routed.pb -rpx HTDI20_timing_summary_routed.rpx -warn_on_violation
| Design       : HTDI20
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     257         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   43          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (269)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (281)
5. checking no_input_delay (12)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (269)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: LCB_IN[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (281)
--------------------------------------------------
 There are 281 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.479        0.000                      0                 2542        0.101        0.000                      0                 2542       41.160        0.000                       0                   968  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        32.970        0.000                      0                 2532        0.101        0.000                      0                 2532       41.160        0.000                       0                   968  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             32.479        0.000                      0                   10        0.509        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       32.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.970ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.406ns  (logic 1.046ns (12.444%)  route 7.360ns (87.556%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          5.281    54.679    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.649    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.649    
                         arrival time                         -54.679    
  -------------------------------------------------------------------
                         slack                                 32.970    

Slack (MET) :             32.970ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.406ns  (logic 1.046ns (12.444%)  route 7.360ns (87.556%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          5.281    54.679    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.649    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.649    
                         arrival time                         -54.679    
  -------------------------------------------------------------------
                         slack                                 32.970    

Slack (MET) :             33.191ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.179ns  (logic 1.046ns (12.789%)  route 7.133ns (87.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 88.174 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          5.054    54.452    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.479    88.174    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.244    
                         clock uncertainty           -0.035    88.209    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.643    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.643    
                         arrival time                         -54.452    
  -------------------------------------------------------------------
                         slack                                 33.191    

Slack (MET) :             33.305ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.068ns  (logic 1.046ns (12.965%)  route 7.022ns (87.035%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.177 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          4.943    54.341    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.482    88.177    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.247    
                         clock uncertainty           -0.035    88.212    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.646    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.646    
                         arrival time                         -54.341    
  -------------------------------------------------------------------
                         slack                                 33.305    

Slack (MET) :             33.305ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.068ns  (logic 1.046ns (12.965%)  route 7.022ns (87.035%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.177 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          4.943    54.341    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y35         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.482    88.177    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.247    
                         clock uncertainty           -0.035    88.212    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.646    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.646    
                         arrival time                         -54.341    
  -------------------------------------------------------------------
                         slack                                 33.305    

Slack (MET) :             33.411ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.741ns  (logic 0.948ns (12.247%)  route 6.793ns (87.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.456    48.355    UC/SUC/s_estado_reg[1]_0
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.322    48.677 r  UC/SUC/UC_ROM_i_9/O
                         net (fo=96, routed)          5.336    54.014    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[13]
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.790    87.425    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.425    
                         arrival time                         -54.014    
  -------------------------------------------------------------------
                         slack                                 33.411    

Slack (MET) :             33.411ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.741ns  (logic 0.948ns (12.247%)  route 6.793ns (87.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.456    48.355    UC/SUC/s_estado_reg[1]_0
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.322    48.677 r  UC/SUC/UC_ROM_i_9/O
                         net (fo=96, routed)          5.336    54.014    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[13]
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.790    87.425    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.425    
                         arrival time                         -54.014    
  -------------------------------------------------------------------
                         slack                                 33.411    

Slack (MET) :             33.461ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.915ns  (logic 0.922ns (11.649%)  route 6.993ns (88.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.456    48.355    UC/SUC/s_estado_reg[1]_0
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.296    48.651 r  UC/SUC/UC_ROM_i_10/O
                         net (fo=96, routed)          5.536    54.188    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[12]
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    87.649    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.649    
                         arrival time                         -54.188    
  -------------------------------------------------------------------
                         slack                                 33.461    

Slack (MET) :             33.461ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.915ns  (logic 0.922ns (11.649%)  route 6.993ns (88.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.456    48.355    UC/SUC/s_estado_reg[1]_0
    SLICE_X46Y29         LUT3 (Prop_lut3_I0_O)        0.296    48.651 r  UC/SUC/UC_ROM_i_10/O
                         net (fo=96, routed)          5.536    54.188    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[12]
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    87.649    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.649    
                         arrival time                         -54.188    
  -------------------------------------------------------------------
                         slack                                 33.461    

Slack (MET) :             33.525ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.841ns  (logic 1.046ns (13.340%)  route 6.795ns (86.660%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 88.170 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          4.716    54.114    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y32         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.475    88.170    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y32         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.240    
                         clock uncertainty           -0.035    88.205    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    87.639    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.639    
                         arrival time                         -54.114    
  -------------------------------------------------------------------
                         slack                                 33.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DATA_REG_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.392%)  route 0.298ns (61.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.557     1.461    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  UART_CONTROLLER/MAIN.DATA_REG_reg[8][5]/Q
                         net (fo=2, routed)           0.298     1.900    UART_CONTROLLER/MAIN.DATA_REG_reg[8]_30[5]
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.945 r  UART_CONTROLLER/MAIN.DATA_REG[7][5]_i_1/O
                         net (fo=1, routed)           0.000     1.945    UART_CONTROLLER/MAIN.DATA_REG[7][5]_i_1_n_0
    SLICE_X38Y32         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.824     1.973    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[7][5]/C
                         clock pessimism             -0.250     1.723    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.121     1.844    UART_CONTROLLER/MAIN.DATA_REG_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DIR_REG_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.627%)  route 0.296ns (61.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.559     1.463    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  UART_CONTROLLER/MAIN.DIR_REG_reg[2][11]/Q
                         net (fo=2, routed)           0.296     1.899    UART_CONTROLLER/MAIN.DIR_REG_reg[2]_17[11]
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.944 r  UART_CONTROLLER/MAIN.DIR_REG[1][11]_i_1/O
                         net (fo=1, routed)           0.000     1.944    UART_CONTROLLER/MAIN.DIR_REG[1][11]_i_1_n_0
    SLICE_X35Y36         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.826     1.975    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[1][11]/C
                         clock pessimism             -0.250     1.725    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.092     1.817    UART_CONTROLLER/MAIN.DIR_REG_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.468%)  route 0.298ns (61.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.556     1.460    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  UART_CONTROLLER/MAIN.DATA_reg[6]/Q
                         net (fo=20, routed)          0.298     1.898    UART_CONTROLLER/MAIN.DATA_reg_n_0_[6]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.943 r  UART_CONTROLLER/MAIN.DATA_REG[1][6]_i_1/O
                         net (fo=1, routed)           0.000     1.943    UART_CONTROLLER/MAIN.DATA_REG[1][6]_i_1_n_0
    SLICE_X32Y28         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.820     1.969    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[1][6]/C
                         clock pessimism             -0.250     1.719    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.092     1.811    UART_CONTROLLER/MAIN.DATA_REG_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DIR_REG_reg[19][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[18][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.550     1.454    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[19][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  UART_CONTROLLER/MAIN.DIR_REG_reg[19][4]/Q
                         net (fo=1, routed)           0.059     1.654    UART_CONTROLLER/MAIN.DIR_REG_reg[19]_0[4]
    SLICE_X32Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.699 r  UART_CONTROLLER/MAIN.DIR_REG[18][4]_i_1/O
                         net (fo=1, routed)           0.000     1.699    UART_CONTROLLER/MAIN.DIR_REG[18][4]_i_1_n_0
    SLICE_X32Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[18][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.816     1.965    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[18][4]/C
                         clock pessimism             -0.498     1.467    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.092     1.559    UART_CONTROLLER/MAIN.DIR_REG_reg[18][4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DIR_REG_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.094%)  route 0.065ns (25.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.555     1.459    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  UART_CONTROLLER/MAIN.DIR_REG_reg[5][5]/Q
                         net (fo=2, routed)           0.065     1.665    UART_CONTROLLER/MAIN.DIR_REG_reg[5]_14[5]
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.710 r  UART_CONTROLLER/MAIN.DIR_REG[4][5]_i_1/O
                         net (fo=1, routed)           0.000     1.710    UART_CONTROLLER/MAIN.DIR_REG[4][5]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.822     1.971    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[4][5]/C
                         clock pessimism             -0.499     1.472    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.092     1.564    UART_CONTROLLER/MAIN.DIR_REG_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DATA_REG_reg[19][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[18][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.816%)  route 0.115ns (38.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.558     1.462    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[19][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  UART_CONTROLLER/MAIN.DATA_REG_reg[19][5]/Q
                         net (fo=1, routed)           0.115     1.718    UART_CONTROLLER/MAIN.DATA_REG_reg[19]_19[5]
    SLICE_X30Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.763 r  UART_CONTROLLER/MAIN.DATA_REG[18][5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    UART_CONTROLLER/MAIN.DATA_REG[18][5]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[18][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.825     1.974    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[18][5]/C
                         clock pessimism             -0.479     1.495    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.121     1.616    UART_CONTROLLER/MAIN.DATA_REG_reg[18][5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.367ns (24.424%)  route 1.136ns (75.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.910     3.315    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.100     3.415 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.672     4.088    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDCE (Prop_fdce_C_Q)         0.367     4.455 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/Q
                         net (fo=96, routed)          1.136     5.590    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y14         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.610     5.153    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     5.083    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.360     5.443    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.443    
                         arrival time                           5.590    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.367ns (24.424%)  route 1.136ns (75.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.153ns
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.910     3.315    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.100     3.415 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.672     4.088    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDCE (Prop_fdce_C_Q)         0.367     4.455 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/Q
                         net (fo=96, routed)          1.136     5.590    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y15         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.610     5.153    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/clka
    RAMB18_X1Y15         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     5.083    
    RAMB18_X1Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.360     5.443    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.443    
                         arrival time                           5.590    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DIR_REG_reg[19][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[18][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.816%)  route 0.115ns (38.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.550     1.454    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  UART_CONTROLLER/MAIN.DIR_REG_reg[19][3]/Q
                         net (fo=1, routed)           0.115     1.710    UART_CONTROLLER/MAIN.DIR_REG_reg[19]_0[3]
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.755 r  UART_CONTROLLER/MAIN.DIR_REG[18][3]_i_1/O
                         net (fo=1, routed)           0.000     1.755    UART_CONTROLLER/MAIN.DIR_REG[18][3]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[18][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.815     1.964    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[18][3]/C
                         clock pessimism             -0.479     1.485    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.121     1.606    UART_CONTROLLER/MAIN.DIR_REG_reg[18][3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DIRECCION_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[18][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.575%)  route 0.352ns (65.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.559     1.463    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  UART_CONTROLLER/MAIN.DIRECCION_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  UART_CONTROLLER/MAIN.DIRECCION_reg[11]/Q
                         net (fo=22, routed)          0.352     1.956    UART_CONTROLLER/DIRECCION[11]
    SLICE_X34Y36         LUT6 (Prop_lut6_I3_O)        0.045     2.001 r  UART_CONTROLLER/MAIN.DIR_REG[18][11]_i_1/O
                         net (fo=1, routed)           0.000     2.001    UART_CONTROLLER/MAIN.DIR_REG[18][11]_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[18][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.826     1.975    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[18][11]/C
                         clock pessimism             -0.250     1.725    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.121     1.846    UART_CONTROLLER/MAIN.DIR_REG_reg[18][11]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CK_BASE }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y33  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y33  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y34  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y34  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y14  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y14  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y36  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y36  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y10  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y10  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X48Y33  UC/SUC/s_estado_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X48Y33  UC/SUC/s_estado_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X48Y33  UC/SUC/s_estado_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X48Y33  UC/SUC/s_estado_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X34Y31  UART_CONTROLLER/MAIN.DATA_REG_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X34Y31  UART_CONTROLLER/MAIN.DATA_REG_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X34Y31  UART_CONTROLLER/MAIN.DATA_REG_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X34Y31  UART_CONTROLLER/MAIN.DATA_REG_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X37Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X37Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X34Y31  UART_CONTROLLER/MAIN.DATA_REG_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X34Y31  UART_CONTROLLER/MAIN.DATA_REG_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X34Y31  UART_CONTROLLER/MAIN.DATA_REG_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X34Y31  UART_CONTROLLER/MAIN.DATA_REG_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X37Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X37Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X37Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X37Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X37Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X37Y29  UART_CONTROLLER/MAIN.DATA_REG_reg[0][4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       32.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.479ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.296ns  (logic 1.542ns (18.588%)  route 6.754ns (81.412%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 87.418 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.276    50.674    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I2_O)        0.124    50.798 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.674    51.472    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124    51.596 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.545    52.141    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    52.265 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.031    53.296    UC/SUC/ICB__0[94]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.124    53.420 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.149    54.569    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X47Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.910    86.645    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.100    86.745 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.672    87.418    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
                         clock pessimism              0.071    87.488    
                         clock uncertainty           -0.035    87.453    
    SLICE_X47Y34         FDCE (Recov_fdce_C_CLR)     -0.405    87.048    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]
  -------------------------------------------------------------------
                         required time                         87.048    
                         arrival time                         -54.569    
  -------------------------------------------------------------------
                         slack                                 32.479    

Slack (MET) :             32.479ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.296ns  (logic 1.542ns (18.588%)  route 6.754ns (81.412%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 87.418 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.276    50.674    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I2_O)        0.124    50.798 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.674    51.472    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124    51.596 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.545    52.141    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    52.265 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.031    53.296    UC/SUC/ICB__0[94]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.124    53.420 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.149    54.569    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X47Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.910    86.645    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.100    86.745 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.672    87.418    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
                         clock pessimism              0.071    87.488    
                         clock uncertainty           -0.035    87.453    
    SLICE_X47Y34         FDCE (Recov_fdce_C_CLR)     -0.405    87.048    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]
  -------------------------------------------------------------------
                         required time                         87.048    
                         arrival time                         -54.569    
  -------------------------------------------------------------------
                         slack                                 32.479    

Slack (MET) :             32.479ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.296ns  (logic 1.542ns (18.588%)  route 6.754ns (81.412%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 87.418 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.276    50.674    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I2_O)        0.124    50.798 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.674    51.472    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124    51.596 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.545    52.141    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    52.265 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.031    53.296    UC/SUC/ICB__0[94]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.124    53.420 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.149    54.569    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X47Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.910    86.645    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.100    86.745 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.672    87.418    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
                         clock pessimism              0.071    87.488    
                         clock uncertainty           -0.035    87.453    
    SLICE_X47Y34         FDCE (Recov_fdce_C_CLR)     -0.405    87.048    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]
  -------------------------------------------------------------------
                         required time                         87.048    
                         arrival time                         -54.569    
  -------------------------------------------------------------------
                         slack                                 32.479    

Slack (MET) :             32.479ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.296ns  (logic 1.542ns (18.588%)  route 6.754ns (81.412%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 87.418 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.276    50.674    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I2_O)        0.124    50.798 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.674    51.472    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124    51.596 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.545    52.141    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    52.265 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.031    53.296    UC/SUC/ICB__0[94]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.124    53.420 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.149    54.569    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X47Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.910    86.645    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.100    86.745 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.672    87.418    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                         clock pessimism              0.071    87.488    
                         clock uncertainty           -0.035    87.453    
    SLICE_X47Y34         FDCE (Recov_fdce_C_CLR)     -0.405    87.048    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]
  -------------------------------------------------------------------
                         required time                         87.048    
                         arrival time                         -54.569    
  -------------------------------------------------------------------
                         slack                                 32.479    

Slack (MET) :             32.479ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.296ns  (logic 1.542ns (18.588%)  route 6.754ns (81.412%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 87.418 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.276    50.674    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I2_O)        0.124    50.798 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.674    51.472    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124    51.596 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.545    52.141    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    52.265 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.031    53.296    UC/SUC/ICB__0[94]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.124    53.420 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.149    54.569    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X47Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.910    86.645    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.100    86.745 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.672    87.418    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/C
                         clock pessimism              0.071    87.488    
                         clock uncertainty           -0.035    87.453    
    SLICE_X47Y34         FDCE (Recov_fdce_C_CLR)     -0.405    87.048    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]
  -------------------------------------------------------------------
                         required time                         87.048    
                         arrival time                         -54.569    
  -------------------------------------------------------------------
                         slack                                 32.479    

Slack (MET) :             32.479ns  (required time - arrival time)
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.296ns  (logic 1.542ns (18.588%)  route 6.754ns (81.412%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 87.418 - 83.330 ) 
    Source Clock Delay      (SCD):    4.613ns = ( 46.273 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.276    50.674    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I2_O)        0.124    50.798 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.674    51.472    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124    51.596 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.545    52.141    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    52.265 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.031    53.296    UC/SUC/ICB__0[94]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.124    53.420 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.149    54.569    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X47Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.910    86.645    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.100    86.745 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.672    87.418    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                         clock pessimism              0.071    87.488    
                         clock uncertainty           -0.035    87.453    
    SLICE_X47Y34         FDCE (Recov_fdce_C_CLR)     -0.405    87.048    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]
  -------------------------------------------------------------------
                         required time                         87.048    
                         arrival time                         -54.569    
  -------------------------------------------------------------------
                         slack                                 32.479    

Slack (MET) :             38.568ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/s_estado_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.642ns (34.717%)  route 1.207ns (65.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.069ns = ( 45.729 - 41.660 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.564     5.108    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.626 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.832     6.458    UC/RST_SINC/n_RST_SINC
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.582 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=9, routed)           0.375     6.957    UC/SUC/p_0_in
    SLICE_X48Y33         FDCE                                         f  UC/SUC/s_estado_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.115    45.180    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.123    45.303 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.425    45.729    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[0]/C
                         clock pessimism              0.071    45.799    
                         clock uncertainty           -0.035    45.764    
    SLICE_X48Y33         FDCE (Recov_fdce_C_CLR)     -0.238    45.526    UC/SUC/s_estado_reg[0]
  -------------------------------------------------------------------
                         required time                         45.526    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                 38.568    

Slack (MET) :             38.568ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/s_estado_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.642ns (34.717%)  route 1.207ns (65.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.069ns = ( 45.729 - 41.660 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.564     5.108    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.626 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.832     6.458    UC/RST_SINC/n_RST_SINC
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.582 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=9, routed)           0.375     6.957    UC/SUC/p_0_in
    SLICE_X48Y33         FDCE                                         f  UC/SUC/s_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.115    45.180    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.123    45.303 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.425    45.729    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
                         clock pessimism              0.071    45.799    
                         clock uncertainty           -0.035    45.764    
    SLICE_X48Y33         FDCE (Recov_fdce_C_CLR)     -0.238    45.526    UC/SUC/s_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         45.526    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                 38.568    

Slack (MET) :             80.998ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB3_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.642ns (33.813%)  route 1.257ns (66.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.564     5.108    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.626 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.832     6.458    UC/RST_SINC/n_RST_SINC
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.582 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=9, routed)           0.425     7.007    UC/Control_INT/p_0_in
    SLICE_X48Y34         FDPE                                         f  UC/Control_INT/s_QB3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.445    88.140    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X48Y34         FDPE                                         r  UC/Control_INT/s_QB3_reg/C
                         clock pessimism              0.259    88.399    
                         clock uncertainty           -0.035    88.364    
    SLICE_X48Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    88.005    UC/Control_INT/s_QB3_reg
  -------------------------------------------------------------------
                         required time                         88.005    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                 80.998    

Slack (MET) :             81.002ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB2_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.642ns (33.891%)  route 1.252ns (66.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.564     5.108    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.626 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.832     6.458    UC/RST_SINC/n_RST_SINC
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.582 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=9, routed)           0.420     7.002    UC/Control_INT/p_0_in
    SLICE_X49Y34         FDPE                                         f  UC/Control_INT/s_QB2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.445    88.140    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X49Y34         FDPE                                         r  UC/Control_INT/s_QB2_reg/C
                         clock pessimism              0.259    88.399    
                         clock uncertainty           -0.035    88.364    
    SLICE_X49Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    88.005    UC/Control_INT/s_QB2_reg
  -------------------------------------------------------------------
                         required time                         88.005    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                 81.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.289ns (11.885%)  route 2.142ns (88.115%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.659     1.903    UC/SUC/CK32MHz_OBUF
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.948 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.483     2.431    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X47Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.099     1.530    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.586 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.392     1.979    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.922    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.289ns (11.885%)  route 2.142ns (88.115%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.659     1.903    UC/SUC/CK32MHz_OBUF
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.948 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.483     2.431    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X47Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.099     1.530    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.586 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.392     1.979    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.922    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.289ns (11.885%)  route 2.142ns (88.115%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.659     1.903    UC/SUC/CK32MHz_OBUF
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.948 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.483     2.431    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X47Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.099     1.530    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.586 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.392     1.979    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.922    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.289ns (11.885%)  route 2.142ns (88.115%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.659     1.903    UC/SUC/CK32MHz_OBUF
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.948 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.483     2.431    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X47Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.099     1.530    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.586 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.392     1.979    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.922    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.289ns (11.885%)  route 2.142ns (88.115%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.659     1.903    UC/SUC/CK32MHz_OBUF
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.948 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.483     2.431    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X47Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.099     1.530    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.586 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.392     1.979    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.922    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.289ns (11.885%)  route 2.142ns (88.115%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.659     1.903    UC/SUC/CK32MHz_OBUF
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.948 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.483     2.431    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X47Y34         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.099     1.530    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X53Y34         LUT5 (Prop_lut5_I4_O)        0.056     1.586 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.392     1.979    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X47Y34         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.922    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB2_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.366%)  route 0.457ns (68.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.562     1.466    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.305     1.934    UC/RST_SINC/n_RST_SINC
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.979 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=9, routed)           0.152     2.132    UC/Control_INT/p_0_in
    SLICE_X49Y34         FDPE                                         f  UC/Control_INT/s_QB2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.830     1.979    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X49Y34         FDPE                                         r  UC/Control_INT/s_QB2_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X49Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.405    UC/Control_INT/s_QB2_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB3_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.163%)  route 0.462ns (68.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.562     1.466    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.305     1.934    UC/RST_SINC/n_RST_SINC
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.979 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=9, routed)           0.157     2.136    UC/Control_INT/p_0_in
    SLICE_X48Y34         FDPE                                         f  UC/Control_INT/s_QB3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.830     1.979    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X48Y34         FDPE                                         r  UC/Control_INT/s_QB3_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X48Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.405    UC/Control_INT/s_QB3_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             42.036ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/s_estado_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -41.670ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        0.657ns  (logic 0.209ns (31.799%)  route 0.448ns (68.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 43.577 - 41.660 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 84.796 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244    83.574 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634    84.208    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    84.234 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.562    84.796    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.164    84.960 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.305    85.264    UC/RST_SINC/n_RST_SINC
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.045    85.309 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=9, routed)           0.143    85.453    UC/SUC/p_0_in
    SLICE_X48Y33         FDCE                                         f  UC/SUC/s_estado_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.197    43.288    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.053    43.341 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.235    43.577    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[0]/C
                         clock pessimism             -0.188    43.389    
                         clock uncertainty            0.035    43.424    
    SLICE_X48Y33         FDCE (Remov_fdce_C_CLR)     -0.007    43.417    UC/SUC/s_estado_reg[0]
  -------------------------------------------------------------------
                         required time                        -43.417    
                         arrival time                          85.453    
  -------------------------------------------------------------------
                         slack                                 42.036    

Slack (MET) :             42.036ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/s_estado_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -41.670ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        0.657ns  (logic 0.209ns (31.799%)  route 0.448ns (68.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 43.577 - 41.660 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 84.796 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244    83.574 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634    84.208    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    84.234 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.562    84.796    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.164    84.960 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.305    85.264    UC/RST_SINC/n_RST_SINC
    SLICE_X49Y34         LUT1 (Prop_lut1_I0_O)        0.045    85.309 f  UC/RST_SINC/s_QB2_i_2/O
                         net (fo=9, routed)           0.143    85.453    UC/SUC/p_0_in
    SLICE_X48Y33         FDCE                                         f  UC/SUC/s_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.197    43.288    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.053    43.341 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.235    43.577    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
                         clock pessimism             -0.188    43.389    
                         clock uncertainty            0.035    43.424    
    SLICE_X48Y33         FDCE (Remov_fdce_C_CLR)     -0.007    43.417    UC/SUC/s_estado_reg[1]
  -------------------------------------------------------------------
                         required time                        -43.417    
                         arrival time                          85.453    
  -------------------------------------------------------------------
                         slack                                 42.036    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           281 Endpoints
Min Delay           281 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.500ns  (logic 4.977ns (36.870%)  route 8.522ns (63.130%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDCE                         0.000     0.000 r  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_C/C
    SLICE_X46Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_C/Q
                         net (fo=2, routed)           1.083     1.601    Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_C_n_0
    SLICE_X46Y29         LUT5 (Prop_lut5_I2_O)        0.124     1.725 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689     2.414    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124     2.538 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.276     3.814    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.938 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.674     4.612    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.736 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.545     5.282    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.406 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.031     6.436    UC/SUC/ICB__0[94]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.118     6.554 r  UC/SUC/RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.224     9.778    RXD_OUT_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.721    13.500 r  RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    13.500    RXD_OUT
    H19                                                               r  RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.349ns  (logic 2.939ns (23.800%)  route 9.410ns (76.200%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.230     6.700    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X44Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           0.647     7.471    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.601     8.196    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.320 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.820     9.140    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.264 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.112    11.376    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.124    11.500 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.500    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.901    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.015    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.349 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    12.349    Arq_Fisica/AUX6/CUENTA_reg[15]_0[1]
    SLICE_X48Y67         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.328ns  (logic 2.918ns (23.670%)  route 9.410ns (76.330%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.230     6.700    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X44Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           0.647     7.471    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.601     8.196    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.320 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.820     9.140    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.264 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.112    11.376    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.124    11.500 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.500    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.901    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.015    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.328 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    12.328    Arq_Fisica/AUX6/CUENTA_reg[15]_0[3]
    SLICE_X48Y67         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.254ns  (logic 2.844ns (23.209%)  route 9.410ns (76.791%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.230     6.700    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X44Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           0.647     7.471    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.601     8.196    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.320 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.820     9.140    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.264 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.112    11.376    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.124    11.500 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.500    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.901    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.015    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.254 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    12.254    Arq_Fisica/AUX6/CUENTA_reg[15]_0[2]
    SLICE_X48Y67         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/IX/CUENTA_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.242ns  (logic 3.037ns (24.808%)  route 9.205ns (75.192%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           4.769     6.226    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X44Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.350 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_10/O
                         net (fo=1, routed)           0.279     6.629    UC/Uni_Micropro/UCROM/VECTOR[3]_i_10_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.753 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.443     7.197    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.321 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.591     7.911    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     8.035 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          3.123    11.158    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.124    11.282 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7/O
                         net (fo=1, routed)           0.000    11.282    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.680 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.680    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__0_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.794 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.794    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.908 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.908    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.242 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.242    Arq_Fisica/IX/CUENTA_reg[15]_0[1]
    SLICE_X36Y60         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.238ns  (logic 2.828ns (23.109%)  route 9.410ns (76.891%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.230     6.700    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X44Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           0.647     7.471    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.601     8.196    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.320 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.820     9.140    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.264 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.112    11.376    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.124    11.500 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.500    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.901    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.015 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.015    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.238 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    12.238    Arq_Fisica/AUX6/CUENTA_reg[15]_0[0]
    SLICE_X48Y67         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.235ns  (logic 2.825ns (23.090%)  route 9.410ns (76.910%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.230     6.700    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X44Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           0.647     7.471    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.601     8.196    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.320 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.820     9.140    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.264 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.112    11.376    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.124    11.500 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.500    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.901    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.235 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    12.235    Arq_Fisica/AUX6/CUENTA_reg[11]_0[1]
    SLICE_X48Y66         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/IX/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.221ns  (logic 3.016ns (24.679%)  route 9.205ns (75.321%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           4.769     6.226    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X44Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.350 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_10/O
                         net (fo=1, routed)           0.279     6.629    UC/Uni_Micropro/UCROM/VECTOR[3]_i_10_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.753 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.443     7.197    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.321 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.591     7.911    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     8.035 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          3.123    11.158    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.124    11.282 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7/O
                         net (fo=1, routed)           0.000    11.282    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.680 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.680    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__0_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.794 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.794    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.908 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.908    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.221    Arq_Fisica/IX/CUENTA_reg[15]_0[3]
    SLICE_X36Y60         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.214ns  (logic 2.804ns (22.957%)  route 9.410ns (77.042%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.230     6.700    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X44Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           0.647     7.471    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.601     8.196    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.320 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.820     9.140    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.264 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.112    11.376    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.124    11.500 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.500    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.901    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.214 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    12.214    Arq_Fisica/AUX6/CUENTA_reg[11]_0[3]
    SLICE_X48Y66         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[2]
                            (input port)
  Destination:            Arq_Fisica/IX/CUENTA_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.147ns  (logic 2.942ns (24.220%)  route 9.205ns (75.780%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  LDB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[2]_inst/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  LDB_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           4.769     6.226    UC/Uni_Micropro/UCROM/LDB_IBUF[2]
    SLICE_X44Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.350 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_10/O
                         net (fo=1, routed)           0.279     6.629    UC/Uni_Micropro/UCROM/VECTOR[3]_i_10_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.753 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_8/O
                         net (fo=1, routed)           0.443     7.197    UC/Uni_Micropro/UCROM/VECTOR[3]_i_8_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.321 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_6/O
                         net (fo=1, routed)           0.591     7.911    UC/Uni_Micropro/UCROM/VECTOR[3]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     8.035 r  UC/Uni_Micropro/UCROM/VECTOR[3]_i_1/O
                         net (fo=24, routed)          3.123    11.158    UC/Uni_Micropro/UCROM/VECTOR_reg[2]
    SLICE_X36Y57         LUT4 (Prop_lut4_I3_O)        0.124    11.282 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_7/O
                         net (fo=1, routed)           0.000    11.282    UC/Uni_Micropro/UCROM/CUENTA[0]_i_7_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.680 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.680    UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__0_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.794 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.794    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.908 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.908    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.147 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    12.147    Arq_Fisica/IX/CUENTA_reg[15]_0[2]
    SLICE_X36Y60         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Arq_Fisica/AUX7/CUENTA_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.252ns (61.990%)  route 0.155ns (38.010%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE                         0.000     0.000 r  Arq_Fisica/AUX7/CUENTA_reg[10]/C
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX7/CUENTA_reg[10]/Q
                         net (fo=2, routed)           0.155     0.296    UC/Uni_Micropro/UCROM/CUENTA_reg_3[10]
    SLICE_X57Y54         LUT4 (Prop_lut4_I1_O)        0.045     0.341 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_7__2/O
                         net (fo=1, routed)           0.000     0.341    UC/Uni_Micropro/UCROM/CUENTA[8]_i_7__2_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.407 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     0.407    Arq_Fisica/AUX7/CUENTA_reg[11]_0[2]
    SLICE_X57Y54         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX7/CUENTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  Arq_Fisica/AUX7/CUENTA_reg[3]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX7/CUENTA_reg[3]/Q
                         net (fo=2, routed)           0.170     0.311    UC/Uni_Micropro/UCROM/CUENTA_reg_3[3]
    SLICE_X57Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.356 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_6__2/O
                         net (fo=1, routed)           0.000     0.356    UC/Uni_Micropro/UCROM/CUENTA[0]_i_6__2_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.419    Arq_Fisica/AUX7/CUENTA_reg[3]_0[3]
    SLICE_X57Y52         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX7/CUENTA_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.195%)  route 0.172ns (40.805%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE                         0.000     0.000 r  Arq_Fisica/AUX7/CUENTA_reg[11]/C
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX7/CUENTA_reg[11]/Q
                         net (fo=2, routed)           0.172     0.313    UC/Uni_Micropro/UCROM/CUENTA_reg_3[11]
    SLICE_X57Y54         LUT4 (Prop_lut4_I1_O)        0.045     0.358 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__2/O
                         net (fo=1, routed)           0.000     0.358    UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__2_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.421    Arq_Fisica/AUX7/CUENTA_reg[11]_0[3]
    SLICE_X57Y54         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX7/CUENTA_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.195%)  route 0.172ns (40.805%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE                         0.000     0.000 r  Arq_Fisica/AUX7/CUENTA_reg[15]/C
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX7/CUENTA_reg[15]/Q
                         net (fo=2, routed)           0.172     0.313    UC/Uni_Micropro/UCROM/CUENTA_reg_3[15]
    SLICE_X57Y55         LUT4 (Prop_lut4_I1_O)        0.045     0.358 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__3/O
                         net (fo=1, routed)           0.000     0.358    UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__3_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.421    Arq_Fisica/AUX7/CUENTA_reg[15]_0[3]
    SLICE_X57Y55         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX7/CUENTA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.195%)  route 0.172ns (40.805%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE                         0.000     0.000 r  Arq_Fisica/AUX7/CUENTA_reg[7]/C
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX7/CUENTA_reg[7]/Q
                         net (fo=2, routed)           0.172     0.313    UC/Uni_Micropro/UCROM/CUENTA_reg_3[7]
    SLICE_X57Y53         LUT4 (Prop_lut4_I1_O)        0.045     0.358 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__2/O
                         net (fo=1, routed)           0.000     0.358    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__2_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.421    Arq_Fisica/AUX7/CUENTA_reg[7]_0[3]
    SLICE_X57Y53         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[3]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/PC/CUENTA_reg[3]/Q
                         net (fo=2, routed)           0.172     0.313    UC/Uni_Micropro/UCROM/CUENTA_reg[3]
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_3/O
                         net (fo=1, routed)           0.000     0.358    UC/Uni_Micropro/UCROM/CUENTA[0]_i_3_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    Arq_Fisica/PC/O[3]
    SLICE_X36Y47         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[7]/C
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/PC/CUENTA_reg[7]/Q
                         net (fo=2, routed)           0.172     0.313    UC/Uni_Micropro/UCROM/CUENTA_reg[7]
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    UC/Uni_Micropro/UCROM/CUENTA[4]_i_2_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    Arq_Fisica/PC/CUENTA_reg[7]_0[3]
    SLICE_X36Y48         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[15]/C
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/PC/CUENTA_reg[15]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg[15]
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_2/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[12]_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/PC/CUENTA_reg[15]_0[3]
    SLICE_X36Y50         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/IX/CUENTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/IX/CUENTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  Arq_Fisica/IX/CUENTA_reg[3]/C
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/IX/CUENTA_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg_0[3]
    SLICE_X36Y57         LUT4 (Prop_lut4_I1_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_6/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[0]_i_6_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/IX/CUENTA_reg[3]_0[3]
    SLICE_X36Y57         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/IX/CUENTA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/IX/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE                         0.000     0.000 r  Arq_Fisica/IX/CUENTA_reg[7]/C
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/IX/CUENTA_reg[7]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg_0[7]
    SLICE_X36Y58         LUT4 (Prop_lut4_I1_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/IX/CUENTA_reg[7]_0[3]
    SLICE_X36Y58         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.086ns  (logic 5.257ns (37.323%)  route 8.829ns (62.677%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          1.389    48.288    Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_16
    SLICE_X46Y29         LUT5 (Prop_lut5_I0_O)        0.296    48.584 r  Arq_Fisica/PSW_FINAL/IM_FLAG/UC_ROM_i_17/O
                         net (fo=1, routed)           0.689    49.274    UC/SUC/UC_ROM_i_8_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I2_O)        0.124    49.398 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.276    50.674    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I2_O)        0.124    50.798 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.674    51.472    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124    51.596 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.545    52.141    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    52.265 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.031    53.296    UC/SUC/ICB__0[94]
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.118    53.414 r  UC/SUC/RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.224    56.638    RXD_OUT_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.721    60.359 r  RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    60.359    RXD_OUT
    H19                                                               r  RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            n_OE_INI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.612ns  (logic 4.681ns (54.353%)  route 3.931ns (45.647%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 r  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          0.727    47.626    UC/SUC/s_estado_reg[1]_0
    SLICE_X48Y33         LUT2 (Prop_lut2_I1_O)        0.324    47.950 r  UC/SUC/n_OE_INI_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.204    51.154    n_OE_INI_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.731    54.886 r  n_OE_INI_OBUF_inst/O
                         net (fo=0)                   0.000    54.886    n_OE_INI
    G17                                                               r  n_OE_INI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            n_OE_BUSQ
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.249ns  (logic 4.311ns (52.258%)  route 3.938ns (47.742%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.663    46.936 f  UC/SUC/s_estado_reg[0]/Q
                         net (fo=14, routed)          0.721    47.657    UC/SUC/s_estado_reg[0]_0
    SLICE_X48Y33         LUT2 (Prop_lut2_I1_O)        0.124    47.781 r  UC/SUC/n_OE_BUSQ_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.218    50.998    n_OE_BUSQ_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524    54.522 r  n_OE_BUSQ_OBUF_inst/O
                         net (fo=0)                   0.000    54.522    n_OE_BUSQ
    G19                                                               r  n_OE_BUSQ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK32MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 5.096ns (50.919%)  route 4.912ns (49.081%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         2.940    48.144    CK32MHz_OBUF_BUFG
    W2                   OBUF (Prop_obuf_I_O)         3.523    51.667 f  CK32MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.667    CK32MHz
    W2                                                                f  CK32MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK8MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.999ns  (logic 5.085ns (50.850%)  route 4.915ns (49.150%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         2.943    48.147    CK32MHz_OBUF_BUFG
    T2                   OBUF (Prop_obuf_I_O)         3.513    51.659 f  CK8MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.659    CK8MHz
    T2                                                                f  CK8MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK4MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 5.082ns (50.842%)  route 4.914ns (49.158%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         2.942    48.146    CK32MHz_OBUF_BUFG
    T1                   OBUF (Prop_obuf_I_O)         3.510    51.656 f  CK4MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.656    CK4MHz
    T1                                                                f  CK4MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK16MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 5.080ns (50.831%)  route 4.914ns (49.169%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         2.942    48.146    CK32MHz_OBUF_BUFG
    U1                   OBUF (Prop_obuf_I_O)         3.508    51.653 f  CK16MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.653    CK16MHz
    U1                                                                f  CK16MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB1_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.276ns  (logic 0.922ns (40.513%)  route 1.354ns (59.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           2.489    45.625    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.153    45.778 r  UC/Sinc_BREQ/s_estado[1]_i_2/O
                         net (fo=2, routed)           0.495    46.273    UC/SUC/s_estado_reg[0]_1
    SLICE_X48Y33         FDCE                                         r  UC/SUC/s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.626    46.899 f  UC/SUC/s_estado_reg[1]/Q
                         net (fo=14, routed)          0.727    47.626    UC/SUC/s_estado_reg[1]_0
    SLICE_X48Y33         LUT3 (Prop_lut3_I1_O)        0.296    47.922 f  UC/SUC/s_QB1_i_1__0/O
                         net (fo=1, routed)           0.626    48.549    UC/Control_INT/s_QB1_reg_0
    SLICE_X51Y34         FDPE                                         f  UC/Control_INT/s_QB1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LDB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.646ns  (logic 6.731ns (43.022%)  route 8.914ns (56.978%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.604     5.147    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.601 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           2.138     9.740    UC/Uni_Micropro/UCROM/douta[3]
    SLICE_X53Y34         LUT5 (Prop_lut5_I2_O)        0.149     9.889 r  UC/Uni_Micropro/UCROM/LDB_IOBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.292    11.181    UC/Sinc_BREQ/LDB_IOBUF[0]_inst
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.357    11.538 f  UC/Sinc_BREQ/LDB_IOBUF[7]_inst_i_2/O
                         net (fo=1, routed)           5.484    17.022    LDB_IOBUF[7]_inst/T
    B15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.771    20.793 r  LDB_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.793    LDB[7]
    B15                                                               r  LDB[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LDB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.581ns  (logic 6.681ns (42.880%)  route 8.900ns (57.120%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.604     5.147    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.601 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           2.138     9.740    UC/Uni_Micropro/UCROM/douta[3]
    SLICE_X53Y34         LUT5 (Prop_lut5_I2_O)        0.149     9.889 r  UC/Uni_Micropro/UCROM/LDB_IOBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.341    11.229    UC/Sinc_BREQ/LDB_IOBUF[0]_inst
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.354    11.583 f  UC/Sinc_BREQ/LDB_IOBUF[4]_inst_i_2/O
                         net (fo=1, routed)           5.421    17.004    LDB_IOBUF[4]_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.724    20.729 r  LDB_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.729    LDB[4]
    C15                                                               r  LDB[4] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/Sinc_BREQ/s_QB2_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Sinc_BREQ/sn_FIN_CM_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.211%)  route 0.146ns (50.789%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.562     1.466    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X53Y35         FDSE                                         r  UC/Sinc_BREQ/s_QB2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDSE (Prop_fdse_C_Q)         0.141     1.607 f  UC/Sinc_BREQ/s_QB2_reg/Q
                         net (fo=7, routed)           0.146     1.752    UC/Sinc_BREQ/n_BREQS
    SLICE_X53Y34         FDPE                                         f  UC/Sinc_BREQ/sn_FIN_CM_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB1_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.209ns (29.312%)  route 0.504ns (70.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.562     1.466    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.277     1.906    UC/SUC/n_RST_SINC
    SLICE_X48Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.951 f  UC/SUC/s_QB1_i_1__0/O
                         net (fo=1, routed)           0.227     2.179    UC/Control_INT/s_QB1_reg_0
    SLICE_X51Y34         FDPE                                         f  UC/Control_INT/s_QB1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 0.693ns (68.421%)  route 0.320ns (31.579%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.594     1.498    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.083 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=29, routed)          0.320     2.403    UC/Uni_Micropro/UCROM/ICB[49]
    SLICE_X48Y67         LUT4 (Prop_lut4_I0_O)        0.045     2.448 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__2/O
                         net (fo=1, routed)           0.000     2.448    UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.511 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.511    Arq_Fisica/AUX6/CUENTA_reg[15]_0[3]
    SLICE_X48Y67         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.696ns (68.266%)  route 0.324ns (31.734%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.594     1.498    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.083 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=29, routed)          0.324     2.407    UC/Uni_Micropro/UCROM/ICB[49]
    SLICE_X48Y67         LUT4 (Prop_lut4_I0_O)        0.045     2.452 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_6__1/O
                         net (fo=1, routed)           0.000     2.452    UC/Uni_Micropro/UCROM/CUENTA[12]_i_6__1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.518 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.518    Arq_Fisica/AUX6/CUENTA_reg[15]_0[2]
    SLICE_X48Y67         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.695ns (66.865%)  route 0.344ns (33.135%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.604     1.508    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.093 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=31, routed)          0.344     2.438    UC/Uni_Micropro/UCROM/ICB[51]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.045     2.483 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_7__2/O
                         net (fo=1, routed)           0.000     2.483    UC/Uni_Micropro/UCROM/CUENTA[12]_i_7__2_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.548 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.548    Arq_Fisica/AUX7/CUENTA_reg[15]_0[1]
    SLICE_X57Y55         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.043ns  (logic 0.700ns (67.088%)  route 0.343ns (32.912%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.604     1.508    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.093 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=31, routed)          0.343     2.437    UC/Uni_Micropro/UCROM/ICB[51]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.045     2.482 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_8__2/O
                         net (fo=1, routed)           0.000     2.482    UC/Uni_Micropro/UCROM/CUENTA[12]_i_8__2_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.552 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.552    Arq_Fisica/AUX7/CUENTA_reg[15]_0[0]
    SLICE_X57Y55         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.092ns  (logic 0.748ns (68.473%)  route 0.344ns (31.527%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.604     1.508    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.093 f  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=31, routed)          0.344     2.438    UC/Uni_Micropro/UCROM/ICB[51]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.049     2.487 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_3__3/O
                         net (fo=1, routed)           0.000     2.487    UC/Uni_Micropro/UCROM/CUENTA[12]_i_3__3_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     2.601 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.601    Arq_Fisica/AUX7/CUENTA_reg[15]_0[2]
    SLICE_X57Y55         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.103ns  (logic 0.693ns (62.835%)  route 0.410ns (37.164%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.594     1.498    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.083 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=29, routed)          0.410     2.493    UC/Uni_Micropro/UCROM/ICB[49]
    SLICE_X48Y66         LUT4 (Prop_lut4_I0_O)        0.045     2.538 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__1/O
                         net (fo=1, routed)           0.000     2.538    UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__1_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.601 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.601    Arq_Fisica/AUX6/CUENTA_reg[11]_0[3]
    SLICE_X48Y66         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.110ns  (logic 0.696ns (62.727%)  route 0.414ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.594     1.498    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.083 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=29, routed)          0.414     2.497    UC/Uni_Micropro/UCROM/ICB[49]
    SLICE_X48Y66         LUT4 (Prop_lut4_I0_O)        0.045     2.542 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_7__1/O
                         net (fo=1, routed)           0.000     2.542    UC/Uni_Micropro/UCROM/CUENTA[8]_i_7__1_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.608 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.608    Arq_Fisica/AUX6/CUENTA_reg[11]_0[2]
    SLICE_X48Y66         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.113ns  (logic 0.769ns (69.068%)  route 0.344ns (30.932%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.604     1.508    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.093 f  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=31, routed)          0.344     2.438    UC/Uni_Micropro/UCROM/ICB[51]
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.049     2.487 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_3__3/O
                         net (fo=1, routed)           0.000     2.487    UC/Uni_Micropro/UCROM/CUENTA[12]_i_3__3_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.135     2.622 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.622    Arq_Fisica/AUX7/CUENTA_reg[15]_0[3]
    SLICE_X57Y55         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1421 Endpoints
Min Delay          1421 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.475ns  (logic 2.034ns (16.305%)  route 10.441ns (83.695%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          3.807     5.273    UART_CONTROLLER/RXD_IBUF
    SLICE_X52Y34         LUT2 (Prop_lut2_I0_O)        0.116     5.389 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          2.887     8.276    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328     8.604 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          3.747    12.351    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.475 r  UART_CONTROLLER/MAIN.DIR_REG[1][2]_i_1/O
                         net (fo=1, routed)           0.000    12.475    UART_CONTROLLER/MAIN.DIR_REG[1][2]_i_1_n_0
    SLICE_X45Y26         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.433     4.798    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[1][2]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.473ns  (logic 2.034ns (16.308%)  route 10.439ns (83.692%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          3.807     5.273    UART_CONTROLLER/RXD_IBUF
    SLICE_X52Y34         LUT2 (Prop_lut2_I0_O)        0.116     5.389 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          2.887     8.276    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328     8.604 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          3.745    12.349    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.473 r  UART_CONTROLLER/MAIN.DIR_REG[0][2]_i_1/O
                         net (fo=1, routed)           0.000    12.473    UART_CONTROLLER/MAIN.DIR_REG[0][2]_i_1_n_0
    SLICE_X45Y26         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.433     4.798    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[0][2]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.004ns  (logic 2.034ns (16.946%)  route 9.969ns (83.054%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          3.807     5.273    UART_CONTROLLER/RXD_IBUF
    SLICE_X52Y34         LUT2 (Prop_lut2_I0_O)        0.116     5.389 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          2.887     8.276    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328     8.604 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          3.276    11.880    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I4_O)        0.124    12.004 r  UART_CONTROLLER/MAIN.DIR_REG[1][3]_i_1/O
                         net (fo=1, routed)           0.000    12.004    UART_CONTROLLER/MAIN.DIR_REG[1][3]_i_1_n_0
    SLICE_X39Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.428     4.793    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[1][3]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.002ns  (logic 2.034ns (16.948%)  route 9.967ns (83.052%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          3.807     5.273    UART_CONTROLLER/RXD_IBUF
    SLICE_X52Y34         LUT2 (Prop_lut2_I0_O)        0.116     5.389 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          2.887     8.276    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328     8.604 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          3.274    11.878    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.002 r  UART_CONTROLLER/MAIN.DIR_REG[0][3]_i_1/O
                         net (fo=1, routed)           0.000    12.002    UART_CONTROLLER/MAIN.DIR_REG[0][3]_i_1_n_0
    SLICE_X39Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.428     4.793    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[0][3]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.902ns  (logic 2.034ns (17.090%)  route 9.868ns (82.910%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          3.807     5.273    UART_CONTROLLER/RXD_IBUF
    SLICE_X52Y34         LUT2 (Prop_lut2_I0_O)        0.116     5.389 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          2.887     8.276    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328     8.604 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          3.174    11.778    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.902 r  UART_CONTROLLER/MAIN.DIR_REG[0][4]_i_1/O
                         net (fo=1, routed)           0.000    11.902    UART_CONTROLLER/MAIN.DIR_REG[0][4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.427     4.792    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[0][4]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.690ns  (logic 2.034ns (17.400%)  route 9.656ns (82.600%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          3.807     5.273    UART_CONTROLLER/RXD_IBUF
    SLICE_X52Y34         LUT2 (Prop_lut2_I0_O)        0.116     5.389 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          2.887     8.276    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328     8.604 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          2.962    11.566    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.690 r  UART_CONTROLLER/MAIN.DIR_REG[1][4]_i_1/O
                         net (fo=1, routed)           0.000    11.690    UART_CONTROLLER/MAIN.DIR_REG[1][4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.427     4.792    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[1][4]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[9][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.661ns  (logic 2.034ns (17.444%)  route 9.627ns (82.556%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          3.807     5.273    UART_CONTROLLER/RXD_IBUF
    SLICE_X52Y34         LUT2 (Prop_lut2_I0_O)        0.116     5.389 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.811     7.200    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.328     7.528 r  UART_CONTROLLER/MAIN.DIR_REG[9][15]_i_2/O
                         net (fo=48, routed)          4.009    11.537    UART_CONTROLLER/MAIN.DIR_REG[9][15]_i_2_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124    11.661 r  UART_CONTROLLER/MAIN.DIR_REG[9][12]_i_1/O
                         net (fo=1, routed)           0.000    11.661    UART_CONTROLLER/MAIN.DIR_REG[9][12]_i_1_n_0
    SLICE_X46Y39         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[9][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.446     4.811    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[9][12]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.657ns  (logic 2.034ns (17.450%)  route 9.623ns (82.550%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          3.807     5.273    UART_CONTROLLER/RXD_IBUF
    SLICE_X52Y34         LUT2 (Prop_lut2_I0_O)        0.116     5.389 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          2.887     8.276    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328     8.604 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          2.929    11.533    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.657 r  UART_CONTROLLER/MAIN.DIR_REG[0][0]_i_1/O
                         net (fo=1, routed)           0.000    11.657    UART_CONTROLLER/MAIN.DIR_REG[0][0]_i_1_n_0
    SLICE_X41Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.430     4.795    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[0][0]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.654ns  (logic 2.034ns (17.454%)  route 9.620ns (82.546%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          3.807     5.273    UART_CONTROLLER/RXD_IBUF
    SLICE_X52Y34         LUT2 (Prop_lut2_I0_O)        0.116     5.389 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          2.887     8.276    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328     8.604 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          2.926    11.530    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.654 r  UART_CONTROLLER/MAIN.DIR_REG[1][0]_i_1/O
                         net (fo=1, routed)           0.000    11.654    UART_CONTROLLER/MAIN.DIR_REG[1][0]_i_1_n_0
    SLICE_X41Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.430     4.795    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[1][0]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.540ns  (logic 2.034ns (17.626%)  route 9.506ns (82.374%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          3.807     5.273    UART_CONTROLLER/RXD_IBUF
    SLICE_X52Y34         LUT2 (Prop_lut2_I0_O)        0.116     5.389 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          2.887     8.276    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.328     8.604 r  UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2/O
                         net (fo=58, routed)          2.812    11.416    UART_CONTROLLER/MAIN.DIR_REG[1][15]_i_2_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.540 r  UART_CONTROLLER/MAIN.DIR_REG[0][12]_i_1/O
                         net (fo=1, routed)           0.000    11.540    UART_CONTROLLER/MAIN.DIR_REG[0][12]_i_1_n_0
    SLICE_X39Y36         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.440     4.805    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[0][12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/Control_INT/s_QB1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Control_INT/s_QB2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.191ns (49.132%)  route 0.198ns (50.868%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDPE                         0.000     0.000 r  UC/Control_INT/s_QB1_reg/C
    SLICE_X51Y34         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  UC/Control_INT/s_QB1_reg/Q
                         net (fo=1, routed)           0.198     0.344    UC/Control_INT/s_QB1
    SLICE_X49Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.389 r  UC/Control_INT/s_QB2_i_1/O
                         net (fo=1, routed)           0.000     0.389    UC/Control_INT/s_QB2_i_1_n_0
    SLICE_X49Y34         FDPE                                         r  UC/Control_INT/s_QB2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.830     1.979    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X49Y34         FDPE                                         r  UC/Control_INT/s_QB2_reg/C

Slack:                    inf
  Source:                 UC/Sinc_BREQ/sn_FIN_CM_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Sinc_BREQ/s_QB3_reg_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.375%)  route 0.325ns (63.625%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDPE                         0.000     0.000 r  UC/Sinc_BREQ/sn_FIN_CM_reg/C
    SLICE_X53Y34         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  UC/Sinc_BREQ/sn_FIN_CM_reg/Q
                         net (fo=2, routed)           0.190     0.331    UC/Sinc_BREQ/sn_FIN_CM
    SLICE_X53Y34         LUT2 (Prop_lut2_I1_O)        0.045     0.376 r  UC/Sinc_BREQ/s_QB3_i_1/O
                         net (fo=2, routed)           0.135     0.511    UC/Sinc_BREQ/s_QB30
    SLICE_X53Y35         FDSE                                         r  UC/Sinc_BREQ/s_QB3_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.832     1.981    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X53Y35         FDSE                                         r  UC/Sinc_BREQ/s_QB3_reg_lopt_replica/C

Slack:                    inf
  Source:                 UC/Sinc_BREQ/sn_FIN_CM_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Sinc_BREQ/s_QB3_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.779%)  route 0.381ns (67.221%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDPE                         0.000     0.000 r  UC/Sinc_BREQ/sn_FIN_CM_reg/C
    SLICE_X53Y34         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  UC/Sinc_BREQ/sn_FIN_CM_reg/Q
                         net (fo=2, routed)           0.190     0.331    UC/Sinc_BREQ/sn_FIN_CM
    SLICE_X53Y34         LUT2 (Prop_lut2_I1_O)        0.045     0.376 r  UC/Sinc_BREQ/s_QB3_i_1/O
                         net (fo=2, routed)           0.191     0.567    UC/Sinc_BREQ/s_QB30
    SLICE_X53Y35         FDSE                                         r  UC/Sinc_BREQ/s_QB3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.832     1.981    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X53Y35         FDSE                                         r  UC/Sinc_BREQ/s_QB3_reg/C

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.183ns (30.485%)  route 0.417ns (69.515%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/Q
                         net (fo=1, routed)           0.173     0.314    UC/SUC/Q[4]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.042     0.356 r  UC/SUC/UC_ROM_i_12/O
                         net (fo=96, routed)          0.245     0.600    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.183ns (30.485%)  route 0.417ns (69.515%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/Q
                         net (fo=1, routed)           0.173     0.314    UC/SUC/Q[4]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.042     0.356 r  UC/SUC/UC_ROM_i_12/O
                         net (fo=96, routed)          0.245     0.600    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.188ns (27.746%)  route 0.490ns (72.254%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[7]/C
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[7]/Q
                         net (fo=1, routed)           0.199     0.340    UC/SUC/Q[7]
    SLICE_X46Y29         LUT3 (Prop_lut3_I2_O)        0.047     0.387 r  UC/SUC/UC_ROM_i_9/O
                         net (fo=96, routed)          0.290     0.678    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    RAMB18_X1Y11         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.866     2.016    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.188ns (27.746%)  route 0.490ns (72.254%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[7]/C
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[7]/Q
                         net (fo=1, routed)           0.199     0.340    UC/SUC/Q[7]
    SLICE_X46Y29         LUT3 (Prop_lut3_I2_O)        0.047     0.387 r  UC/SUC/UC_ROM_i_9/O
                         net (fo=96, routed)          0.290     0.678    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[13]
    RAMB18_X1Y10         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.866     2.016    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.183ns (26.798%)  route 0.500ns (73.202%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/Q
                         net (fo=1, routed)           0.173     0.314    UC/SUC/Q[4]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.042     0.356 r  UC/SUC/UC_ROM_i_12/O
                         net (fo=96, routed)          0.327     0.683    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB18_X2Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.872     2.022    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X2Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.183ns (26.798%)  route 0.500ns (73.202%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/C
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[4]/Q
                         net (fo=1, routed)           0.173     0.314    UC/SUC/Q[4]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.042     0.356 r  UC/SUC/UC_ROM_i_12/O
                         net (fo=96, routed)          0.327     0.683    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[10]
    RAMB18_X2Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.872     2.022    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB18_X2Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.593%)  route 0.513ns (73.407%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[5]/C
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[5]/Q
                         net (fo=1, routed)           0.221     0.362    UC/SUC/Q[5]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.407 r  UC/SUC/UC_ROM_i_11/O
                         net (fo=96, routed)          0.293     0.699    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





