

sim: ** simulation statistics **
sim_num_insn              100000003 # total number of instructions committed
sim_num_refs               35403750 # total number of loads and stores committed
sim_num_loads              26923361 # total number of loads committed
sim_num_stores         8480389.0000 # total number of stores committed
sim_num_branches           16525950 # total number of branches committed
sim_elapsed_time                 78 # total simulation time in seconds
sim_inst_rate          1282051.3205 # simulation speed (in insts/sec)
sim_total_insn            106064076 # total number of instructions executed
sim_total_refs             37277606 # total number of loads and stores executed
sim_total_loads            28502897 # total number of loads executed
sim_total_stores       8774709.0000 # total number of stores executed
sim_total_branches         17517653 # total number of branches executed
sim_cycle                  73974924 # total simulation time in cycles
sim_IPC                      1.3518 # instructions per cycle
sim_CPI                      0.7397 # cycles per instruction
sim_exec_BW                  1.4338 # total instructions (mis-spec + committed) per cycle
sim_IPB                      6.0511 # instruction per branch
IFQ_count                 215092604 # cumulative IFQ occupancy
IFQ_fcount                 49089151 # cumulative IFQ full count
ifq_occupancy                2.9076 # avg IFQ occupancy (insn's)
ifq_rate                     1.4338 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  2.0279 # avg IFQ occupant latency (cycle's)
ifq_full                     0.6636 # fraction of time (cycle's) IFQ was full
RUU_count                 918568021 # cumulative RUU occupancy
RUU_fcount                 37395678 # cumulative RUU full count
ruu_occupancy               12.4173 # avg RUU occupancy (insn's)
ruu_rate                     1.4338 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  8.6605 # avg RUU occupant latency (cycle's)
ruu_full                     0.5055 # fraction of time (cycle's) RUU was full
LSQ_count                 342869627 # cumulative LSQ occupancy
LSQ_fcount                 10101187 # cumulative LSQ full count
lsq_occupancy                4.6349 # avg LSQ occupancy (insn's)
lsq_rate                     1.4338 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  3.2327 # avg LSQ occupant latency (cycle's)
lsq_full                     0.1365 # fraction of time (cycle's) LSQ was full
sim_slip                 1344021048 # total number of slip cycles
avg_sim_slip                13.4402 # the average slip between issue and retirement
bpred_bimod.lookups        17899878 # total number of bpred lookups
bpred_bimod.updates        16525947 # total number of updates
bpred_bimod.addr_hits      15851860 # total number of address-predicted hits
bpred_bimod.dir_hits       15852000 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses           673947 # total number of misses
bpred_bimod.jr_hits         2736579 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen         2766003 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP       245080 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP       274496 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9592 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9592 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9894 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.8928 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes      2572210 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops      2507960 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP      2491507 # total number of RAS predictions used
bpred_bimod.ras_hits.PP      2491499 # total number of RAS hits
bpred_bimod.ras_rate.PP    1.0000 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses              110363373 # total number of accesses
il1.hits                  107824036 # total number of hits
il1.misses                  2539337 # total number of misses
il1.replacements            2539063 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0230 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0230 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               35897514 # total number of accesses
dl1.hits                   34325858 # total number of hits
dl1.misses                  1571656 # total number of misses
dl1.replacements            1571528 # total number of replacements
dl1.writebacks               461704 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0438 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0438 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0129 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                4572697 # total number of accesses
ul2.hits                    4565556 # total number of hits
ul2.misses                     7141 # total number of misses
ul2.replacements               3045 # total number of replacements
ul2.writebacks                 2569 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0016 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0007 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0006 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             110363373 # total number of accesses
itlb.hits                 110363353 # total number of hits
itlb.misses                      20 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              36512251 # total number of accesses
dtlb.hits                  36512127 # total number of hits
dtlb.misses                     124 # total number of misses
dtlb.replacements                11 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 253952 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  76704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012000d040 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  201 # total number of pages allocated
mem.page_mem                  1608k # total size of memory pages allocated
mem.ptab_misses             7705790 # total first level page table misses
mem.ptab_accesses        1465266082 # total page table accesses
mem.ptab_miss_rate           0.0053 # first level page table miss rate

