nlm_pcibios_read	,	F_5
bus	,	V_2
parent	,	V_16
xlp_config_pci_bswap	,	F_13
data	,	V_5
uint64_t	,	T_4
lnkfunc	,	V_24
PCIBIOS_BAD_REGISTER_NUMBER	,	V_11
pci_bus	,	V_1
nlm_irq_to_xirq	,	F_11
nlm_read_pci_reg	,	F_22
"XLP PCIe Controller %pR%pR.\n"	,	L_2
number	,	V_7
BRIDGE_PCIEMEM_BASE0	,	V_29
BRIDGE_PCIEIO_BASE0	,	V_33
dev	,	V_14
pin	,	V_21
ioport_resource	,	V_43
nlm_pci_io_resource	,	V_51
u32	,	T_1
reg	,	V_28
CKSEG1	,	V_48
pci_cfg_addr	,	F_3
lnkbase	,	V_27
pcibios_init	,	F_18
PCIE_BYTE_SWAP_MEM_LIM	,	V_32
val	,	V_10
PCI_FUNC	,	F_10
nlm_pcibios_write	,	F_6
PCIE_BYTE_SWAP_IO_BASE	,	V_34
cfgaddr	,	V_6
pci_set_flags	,	F_19
pci_cfg_read_32bit	,	F_1
nlm_get_bridge_regbase	,	F_14
BRIDGE_PCIEMEM_LIMIT0	,	V_31
devfn	,	V_3
ioremap	,	F_20
BRIDGE_PCIEIO_LIMIT0	,	V_35
NLM_NR_NODES	,	V_46
node	,	V_25
pci_dev	,	V_13
size	,	V_9
pci_config_base	,	V_8
nlm_pci_controller	,	V_49
coremask	,	V_47
PIC_PCIE_LINK_0_IRQ	,	V_19
pcibios_plat_dev_init	,	F_12
pci_cfg_write_32bit	,	F_4
nlm_pci_link_to_irq	,	F_8
set_io_port_base	,	F_24
lnkdev	,	V_22
link	,	V_18
lnkslot	,	V_23
slot	,	V_20
PCI_PROBE_ONLY	,	V_41
nlm_get_node	,	F_21
nbubase	,	V_26
pciebase	,	V_39
nlm_pci_mem_resource	,	V_52
where	,	V_4
end	,	V_45
PCIE_BYTE_SWAP_IO_LIM	,	V_36
pcibios_map_irq	,	F_9
xlp_get_pcie_link	,	F_7
nlm_read_bridge_reg	,	F_16
u8	,	T_3
io_map_base	,	V_50
pr_info	,	F_23
nlm_soc_info	,	V_37
start	,	V_44
nodep	,	V_38
"XLP PCIe: Link %d-%d initialized.\n"	,	L_1
nlm_get_pcie_base	,	F_15
n	,	V_40
p	,	V_15
PCIBIOS_SUCCESSFUL	,	V_12
PCI_SLOT	,	F_2
XLP_DEFAULT_PCI_ECFG_BASE	,	V_42
__init	,	T_2
self	,	V_17
PCIE_BYTE_SWAP_MEM_BASE	,	V_30
nlm_write_pci_reg	,	F_17
register_pci_controller	,	F_25
