// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_A_IO_L2_in_1_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_A_A_IO_L2_in_1_x02_dout,
        fifo_A_A_IO_L2_in_1_x02_empty_n,
        fifo_A_A_IO_L2_in_1_x02_read,
        fifo_A_A_IO_L2_in_2_x03_din,
        fifo_A_A_IO_L2_in_2_x03_full_n,
        fifo_A_A_IO_L2_in_2_x03_write,
        fifo_A_PE_1_0_x019_din,
        fifo_A_PE_1_0_x019_full_n,
        fifo_A_PE_1_0_x019_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_A_A_IO_L2_in_1_x02_dout;
input   fifo_A_A_IO_L2_in_1_x02_empty_n;
output   fifo_A_A_IO_L2_in_1_x02_read;
output  [255:0] fifo_A_A_IO_L2_in_2_x03_din;
input   fifo_A_A_IO_L2_in_2_x03_full_n;
output   fifo_A_A_IO_L2_in_2_x03_write;
output  [255:0] fifo_A_PE_1_0_x019_din;
input   fifo_A_PE_1_0_x019_full_n;
output   fifo_A_PE_1_0_x019_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_A_A_IO_L2_in_1_x02_read;
reg fifo_A_A_IO_L2_in_2_x03_write;
reg fifo_A_PE_1_0_x019_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_A_A_IO_L2_in_1_x02_blk_n;
wire    ap_CS_fsm_state5;
reg    fifo_A_A_IO_L2_in_2_x03_blk_n;
reg   [0:0] cmp_i_i72_reg_327;
reg    fifo_A_PE_1_0_x019_blk_n;
wire    ap_CS_fsm_state9;
wire   [0:0] cmp_i_i72_fu_200_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln890_fu_194_p2;
wire   [4:0] add_ln691_1208_fu_206_p2;
reg   [4:0] add_ln691_1208_reg_331;
wire    ap_CS_fsm_state3;
wire   [8:0] tmp_559_cast_fu_216_p3;
reg   [8:0] tmp_559_cast_reg_336;
wire   [3:0] add_ln691_fu_230_p2;
wire   [0:0] icmp_ln890_972_fu_224_p2;
wire   [5:0] add_ln691_1211_fu_236_p2;
reg   [5:0] add_ln691_1211_reg_349;
wire    ap_CS_fsm_state4;
reg   [8:0] local_A_pong_V_addr_reg_354;
wire   [5:0] add_ln691_1207_fu_262_p2;
reg   [5:0] add_ln691_1207_reg_362;
wire    ap_CS_fsm_state6;
wire   [8:0] zext_ln890_fu_268_p1;
reg   [8:0] zext_ln890_reg_367;
wire   [6:0] add_ln691_1209_fu_278_p2;
reg   [6:0] add_ln691_1209_reg_375;
wire    ap_CS_fsm_state7;
wire   [4:0] add_ln691_1210_fu_290_p2;
reg   [4:0] add_ln691_1210_reg_383;
wire    ap_CS_fsm_state8;
wire   [8:0] local_A_pong_V_address0;
reg    local_A_pong_V_ce0;
wire   [255:0] local_A_pong_V_q0;
reg    local_A_pong_V_ce1;
reg    local_A_pong_V_we1;
reg   [3:0] c3_V_reg_127;
reg    ap_block_state1;
reg   [4:0] c4_V_reg_139;
wire   [0:0] icmp_ln890_974_fu_256_p2;
reg   [5:0] c5_V_36_reg_150;
reg    ap_block_state5;
reg   [5:0] c5_V_reg_161;
wire   [0:0] icmp_ln890_973_fu_284_p2;
reg   [6:0] c6_V_reg_172;
wire   [0:0] icmp_ln890_975_fu_318_p2;
wire   [0:0] icmp_ln890_971_fu_272_p2;
reg   [4:0] c7_V_reg_183;
wire   [63:0] zext_ln192_1_fu_251_p1;
wire   [63:0] zext_ln209_fu_313_p1;
wire   [3:0] trunc_ln192_fu_212_p1;
wire   [8:0] zext_ln192_fu_242_p1;
wire   [8:0] add_ln192_fu_246_p2;
wire   [3:0] trunc_ln209_fu_296_p1;
wire   [8:0] tmp_cast_fu_300_p3;
wire   [8:0] add_ln209_fu_308_p2;
reg   [8:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
end

top_A_IO_L2_in_0_x0_local_A_pong_V #(
    .DataWidth( 256 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
local_A_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_A_pong_V_address0),
    .ce0(local_A_pong_V_ce0),
    .q0(local_A_pong_V_q0),
    .address1(local_A_pong_V_addr_reg_354),
    .ce1(local_A_pong_V_ce1),
    .we1(local_A_pong_V_we1),
    .d1(fifo_A_A_IO_L2_in_1_x02_dout)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln890_971_fu_272_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c3_V_reg_127 <= 4'd1;
    end else if (((icmp_ln890_972_fu_224_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c3_V_reg_127 <= add_ln691_fu_230_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_194_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c4_V_reg_139 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln890_974_fu_256_p2 == 1'd1))) begin
        c4_V_reg_139 <= add_ln691_1208_reg_331;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_A_A_IO_L2_in_1_x02_empty_n == 1'b0) | ((cmp_i_i72_reg_327 == 1'd0) & (fifo_A_A_IO_L2_in_2_x03_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state5))) begin
        c5_V_36_reg_150 <= add_ln691_1211_reg_349;
    end else if (((icmp_ln890_972_fu_224_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        c5_V_36_reg_150 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_194_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c5_V_reg_161 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln890_973_fu_284_p2 == 1'd1))) begin
        c5_V_reg_161 <= add_ln691_1207_reg_362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln890_971_fu_272_p2 == 1'd0))) begin
        c6_V_reg_172 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln890_975_fu_318_p2 == 1'd1))) begin
        c6_V_reg_172 <= add_ln691_1209_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln890_973_fu_284_p2 == 1'd0))) begin
        c7_V_reg_183 <= 5'd0;
    end else if (((fifo_A_PE_1_0_x019_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        c7_V_reg_183 <= add_ln691_1210_reg_383;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln691_1207_reg_362 <= add_ln691_1207_fu_262_p2;
        zext_ln890_reg_367[5 : 0] <= zext_ln890_fu_268_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1208_reg_331 <= add_ln691_1208_fu_206_p2;
        tmp_559_cast_reg_336[8 : 5] <= tmp_559_cast_fu_216_p3[8 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln691_1209_reg_375 <= add_ln691_1209_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_1210_reg_383 <= add_ln691_1210_fu_290_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_1211_reg_349 <= add_ln691_1211_fu_236_p2;
        local_A_pong_V_addr_reg_354 <= zext_ln192_1_fu_251_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_194_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        cmp_i_i72_reg_327 <= cmp_i_i72_fu_200_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln890_971_fu_272_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln890_971_fu_272_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        fifo_A_A_IO_L2_in_1_x02_blk_n = fifo_A_A_IO_L2_in_1_x02_empty_n;
    end else begin
        fifo_A_A_IO_L2_in_1_x02_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_A_A_IO_L2_in_1_x02_empty_n == 1'b0) | ((cmp_i_i72_reg_327 == 1'd0) & (fifo_A_A_IO_L2_in_2_x03_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state5))) begin
        fifo_A_A_IO_L2_in_1_x02_read = 1'b1;
    end else begin
        fifo_A_A_IO_L2_in_1_x02_read = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i72_reg_327 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        fifo_A_A_IO_L2_in_2_x03_blk_n = fifo_A_A_IO_L2_in_2_x03_full_n;
    end else begin
        fifo_A_A_IO_L2_in_2_x03_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_A_A_IO_L2_in_1_x02_empty_n == 1'b0) | ((cmp_i_i72_reg_327 == 1'd0) & (fifo_A_A_IO_L2_in_2_x03_full_n == 1'b0))) & (cmp_i_i72_reg_327 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        fifo_A_A_IO_L2_in_2_x03_write = 1'b1;
    end else begin
        fifo_A_A_IO_L2_in_2_x03_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        fifo_A_PE_1_0_x019_blk_n = fifo_A_PE_1_0_x019_full_n;
    end else begin
        fifo_A_PE_1_0_x019_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_A_PE_1_0_x019_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        fifo_A_PE_1_0_x019_write = 1'b1;
    end else begin
        fifo_A_PE_1_0_x019_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        local_A_pong_V_ce0 = 1'b1;
    end else begin
        local_A_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_A_A_IO_L2_in_1_x02_empty_n == 1'b0) | ((cmp_i_i72_reg_327 == 1'd0) & (fifo_A_A_IO_L2_in_2_x03_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state5))) begin
        local_A_pong_V_ce1 = 1'b1;
    end else begin
        local_A_pong_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_A_A_IO_L2_in_1_x02_empty_n == 1'b0) | ((cmp_i_i72_reg_327 == 1'd0) & (fifo_A_A_IO_L2_in_2_x03_full_n == 1'b0))) & (cmp_i_i72_reg_327 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        local_A_pong_V_we1 = 1'b1;
    end else begin
        local_A_pong_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_194_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln890_972_fu_224_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln890_974_fu_256_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((fifo_A_A_IO_L2_in_1_x02_empty_n == 1'b0) | ((cmp_i_i72_reg_327 == 1'd0) & (fifo_A_A_IO_L2_in_2_x03_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln890_971_fu_272_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln890_973_fu_284_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln890_975_fu_318_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((fifo_A_PE_1_0_x019_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln192_fu_246_p2 = (tmp_559_cast_reg_336 + zext_ln192_fu_242_p1);

assign add_ln209_fu_308_p2 = (tmp_cast_fu_300_p3 + zext_ln890_reg_367);

assign add_ln691_1207_fu_262_p2 = (c5_V_reg_161 + 6'd1);

assign add_ln691_1208_fu_206_p2 = (c4_V_reg_139 + 5'd1);

assign add_ln691_1209_fu_278_p2 = (c6_V_reg_172 + 7'd1);

assign add_ln691_1210_fu_290_p2 = (c7_V_reg_183 + 5'd1);

assign add_ln691_1211_fu_236_p2 = (c5_V_36_reg_150 + 6'd1);

assign add_ln691_fu_230_p2 = (c3_V_reg_127 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((fifo_A_A_IO_L2_in_1_x02_empty_n == 1'b0) | ((cmp_i_i72_reg_327 == 1'd0) & (fifo_A_A_IO_L2_in_2_x03_full_n == 1'b0)));
end

assign cmp_i_i72_fu_200_p2 = ((c3_V_reg_127 == 4'd1) ? 1'b1 : 1'b0);

assign fifo_A_A_IO_L2_in_2_x03_din = fifo_A_A_IO_L2_in_1_x02_dout;

assign fifo_A_PE_1_0_x019_din = local_A_pong_V_q0;

assign icmp_ln890_971_fu_272_p2 = ((c5_V_reg_161 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_972_fu_224_p2 = ((c4_V_reg_139 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_973_fu_284_p2 = ((c6_V_reg_172 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln890_974_fu_256_p2 = ((c5_V_36_reg_150 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_975_fu_318_p2 = ((c7_V_reg_183 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_194_p2 = ((c3_V_reg_127 == 4'd13) ? 1'b1 : 1'b0);

assign local_A_pong_V_address0 = zext_ln209_fu_313_p1;

assign tmp_559_cast_fu_216_p3 = {{trunc_ln192_fu_212_p1}, {5'd0}};

assign tmp_cast_fu_300_p3 = {{trunc_ln209_fu_296_p1}, {5'd0}};

assign trunc_ln192_fu_212_p1 = c4_V_reg_139[3:0];

assign trunc_ln209_fu_296_p1 = c7_V_reg_183[3:0];

assign zext_ln192_1_fu_251_p1 = add_ln192_fu_246_p2;

assign zext_ln192_fu_242_p1 = c5_V_36_reg_150;

assign zext_ln209_fu_313_p1 = add_ln209_fu_308_p2;

assign zext_ln890_fu_268_p1 = c5_V_reg_161;

always @ (posedge ap_clk) begin
    tmp_559_cast_reg_336[4:0] <= 5'b00000;
    zext_ln890_reg_367[8:6] <= 3'b000;
end

endmodule //top_A_IO_L2_in_1_x0
