Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 17 13:55:21 2024
| Host         : NP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file page_debug_top_timing_summary_routed.rpt -pb page_debug_top_timing_summary_routed.pb -rpx page_debug_top_timing_summary_routed.rpx -warn_on_violation
| Design       : page_debug_top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           365         
TIMING-18  Warning           Missing input or output delay                         3           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           
XDCC-8     Warning           User Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (605)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (596)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (605)
--------------------------
 There are 148 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[10]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[9]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: page_status_reg[0]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: page_status_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (596)
--------------------------------------------------
 There are 596 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.619        0.000                      0                   57        0.131        0.000                      0                   57        4.600        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.619        0.000                      0                   57        0.131        0.000                      0                   57        4.600        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.845ns (19.313%)  route 3.530ns (80.687%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=97, routed)          1.480     8.240    clkdiv_inst/CLK
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.603 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.769 r  clkdiv_inst/div_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.769    clkdiv_inst/div_res_reg[8]_i_1_n_6
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[9]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.792ns (18.323%)  route 3.530ns (81.677%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=97, routed)          1.480     8.240    clkdiv_inst/CLK
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.716 r  clkdiv_inst/div_res_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.716    clkdiv_inst/div_res_reg[4]_i_1_n_6
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C
                         clock pessimism              0.348    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.386    clkdiv_inst/div_res_reg[5]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.790ns (18.286%)  route 3.530ns (81.714%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=97, routed)          1.480     8.240    clkdiv_inst/CLK
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.603 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.714 r  clkdiv_inst/div_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.714    clkdiv_inst/div_res_reg[8]_i_1_n_5
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[10]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[10]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.790ns (18.286%)  route 3.530ns (81.714%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=97, routed)          1.480     8.240    clkdiv_inst/CLK
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.603 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.714 r  clkdiv_inst/div_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.714    clkdiv_inst/div_res_reg[8]_i_1_n_7
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[8]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.775ns (18.001%)  route 3.530ns (81.999%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=97, routed)          1.480     8.240    clkdiv_inst/CLK
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.699 r  clkdiv_inst/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.699    clkdiv_inst/div_res_reg[4]_i_1_n_4
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[7]/C
                         clock pessimism              0.348    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.386    clkdiv_inst/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.737ns (17.271%)  route 3.530ns (82.729%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=97, routed)          1.480     8.240    clkdiv_inst/CLK
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.661 r  clkdiv_inst/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.661    clkdiv_inst/div_res_reg[4]_i_1_n_7
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C
                         clock pessimism              0.348    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.386    clkdiv_inst/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.737ns (17.271%)  route 3.530ns (82.729%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=97, routed)          1.480     8.240    clkdiv_inst/CLK
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.550 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.661 r  clkdiv_inst/div_res_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.661    clkdiv_inst/div_res_reg[4]_i_1_n_5
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C
                         clock pessimism              0.348    14.372    
                         clock uncertainty           -0.035    14.337    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.386    clkdiv_inst/div_res_reg[6]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.671ns (15.971%)  route 3.530ns (84.029%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 14.023 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=97, routed)          1.480     8.240    clkdiv_inst/CLK
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.355     8.595 r  clkdiv_inst/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.595    clkdiv_inst/div_res_reg[0]_i_1_n_4
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.248    14.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[3]/C
                         clock pessimism              0.370    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.049    14.407    clkdiv_inst/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.641ns (15.367%)  route 3.530ns (84.633%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 14.023 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=97, routed)          1.480     8.240    clkdiv_inst/CLK
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.325     8.565 r  clkdiv_inst/div_res_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.565    clkdiv_inst/div_res_reg[0]_i_1_n_5
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.248    14.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C
                         clock pessimism              0.370    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.049    14.407    clkdiv_inst/div_res_reg[2]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.468ns (11.705%)  route 3.530ns (88.295%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns = ( 14.023 - 10.000 ) 
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.378     4.393    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.223     4.616 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.050     6.666    counter[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.759 r  counter_BUFG[1]_inst/O
                         net (fo=97, routed)          1.480     8.240    clkdiv_inst/CLK
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.152     8.392 r  clkdiv_inst/div_res_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.392    clkdiv_inst/div_res_reg[0]_i_1_n_6
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.248    14.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
                         clock pessimism              0.370    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X56Y77         FDCE (Setup_fdce_C_D)        0.049    14.407    clkdiv_inst/div_res_reg[1]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.662%)  route 0.105ns (51.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.718     1.964    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  PS2_inst/temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.100     2.064 r  PS2_inst/temp_data_reg[5]/Q
                         net (fo=2, routed)           0.105     2.169    PS2_inst/temp_data[5]
    SLICE_X4Y47          FDRE                                         r  PS2_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.957     2.442    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  PS2_inst/data_reg[5]/C
                         clock pessimism             -0.447     1.995    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.043     2.038    PS2_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 PS2_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/up_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.371%)  route 0.112ns (46.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.717     1.963    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  PS2_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.100     2.063 r  PS2_inst/data_reg[1]/Q
                         net (fo=5, routed)           0.112     2.175    PS2_inst/data_reg_n_0_[1]
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.028     2.203 r  PS2_inst/up_i_1/O
                         net (fo=1, routed)           0.000     2.203    PS2_inst/up_i_1_n_0
    SLICE_X6Y47          FDRE                                         r  PS2_inst/up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.957     2.442    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  PS2_inst/up_reg/C
                         clock pessimism             -0.465     1.977    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.087     2.064    PS2_inst/up_reg
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.653%)  route 0.114ns (53.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.717     1.963    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  PS2_inst/temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.100     2.063 r  PS2_inst/temp_data_reg[2]/Q
                         net (fo=2, routed)           0.114     2.177    PS2_inst/temp_data[2]
    SLICE_X4Y47          FDRE                                         r  PS2_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.957     2.442    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  PS2_inst/data_reg[2]/C
                         clock pessimism             -0.465     1.977    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.040     2.017    PS2_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 PS2_inst/data_expand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.869%)  route 0.118ns (54.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.717     1.963    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  PS2_inst/data_expand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.100     2.063 r  PS2_inst/data_expand_reg/Q
                         net (fo=2, routed)           0.118     2.181    PS2_inst/data_expand_reg_n_0
    SLICE_X5Y48          FDRE                                         r  PS2_inst/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.957     2.442    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  PS2_inst/data_reg[9]/C
                         clock pessimism             -0.468     1.974    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.044     2.018    PS2_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.139%)  route 0.156ns (60.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.718     1.964    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  PS2_inst/temp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.100     2.064 r  PS2_inst/temp_data_reg[3]/Q
                         net (fo=2, routed)           0.156     2.219    PS2_inst/temp_data[3]
    SLICE_X4Y47          FDRE                                         r  PS2_inst/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.957     2.442    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  PS2_inst/data_reg[3]/C
                         clock pessimism             -0.447     1.995    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.038     2.033    PS2_inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.473%)  route 0.160ns (61.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.718     1.964    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  PS2_inst/temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.100     2.064 r  PS2_inst/temp_data_reg[6]/Q
                         net (fo=2, routed)           0.160     2.224    PS2_inst/temp_data[6]
    SLICE_X5Y48          FDRE                                         r  PS2_inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.957     2.442    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  PS2_inst/data_reg[6]/C
                         clock pessimism             -0.447     1.995    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.041     2.036    PS2_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 PS2_inst/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.151ns (53.632%)  route 0.131ns (46.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.718     1.964    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  PS2_inst/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.118     2.082 r  PS2_inst/num_reg[0]/Q
                         net (fo=15, routed)          0.131     2.212    PS2_inst/num[0]
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.033     2.245 r  PS2_inst/num[3]_i_2/O
                         net (fo=1, routed)           0.000     2.245    PS2_inst/p_1_in[3]
    SLICE_X3Y47          FDRE                                         r  PS2_inst/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.958     2.443    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  PS2_inst/num_reg[3]/C
                         clock pessimism             -0.468     1.975    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.075     2.050    PS2_inst/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (43.970%)  route 0.150ns (56.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.718     1.964    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  PS2_inst/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.118     2.082 r  PS2_inst/temp_data_reg[4]/Q
                         net (fo=3, routed)           0.150     2.232    PS2_inst/temp_data[4]
    SLICE_X4Y47          FDRE                                         r  PS2_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.957     2.442    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  PS2_inst/data_reg[4]/C
                         clock pessimism             -0.447     1.995    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.041     2.036    PS2_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 PS2_inst/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.146ns (52.985%)  route 0.130ns (47.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.718     1.964    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  PS2_inst/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.118     2.082 r  PS2_inst/num_reg[0]/Q
                         net (fo=15, routed)          0.130     2.211    PS2_inst/num[0]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.028     2.239 r  PS2_inst/num[1]_i_1/O
                         net (fo=1, routed)           0.000     2.239    PS2_inst/p_1_in[1]
    SLICE_X3Y47          FDRE                                         r  PS2_inst/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.958     2.443    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  PS2_inst/num_reg[1]/C
                         clock pessimism             -0.468     1.975    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.060     2.035    PS2_inst/num_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 PS2_inst/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.794%)  route 0.131ns (47.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.718     1.964    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  PS2_inst/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.118     2.082 r  PS2_inst/num_reg[0]/Q
                         net (fo=15, routed)          0.131     2.212    PS2_inst/num[0]
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.028     2.240 r  PS2_inst/num[2]_i_1/O
                         net (fo=1, routed)           0.000     2.240    PS2_inst/p_1_in[2]
    SLICE_X3Y47          FDRE                                         r  PS2_inst/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.958     2.443    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  PS2_inst/num_reg[2]/C
                         clock pessimism             -0.468     1.975    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.060     2.035    PS2_inst/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X5Y48    PS2_inst/data_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X5Y48    PS2_inst/data_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X3Y47    PS2_inst/num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X2Y49    PS2_inst/ps2_clk_falg0_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y48    PS2_inst/data_break_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y48    PS2_inst/data_expand_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y48    PS2_inst/data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y48    PS2_inst/data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y47    PS2_inst/data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y48    PS2_inst/data_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y48    PS2_inst/data_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y48    PS2_inst/data_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X5Y48    PS2_inst/data_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y47    PS2_inst/num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y47    PS2_inst/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y49    PS2_inst/ps2_clk_falg0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X2Y49    PS2_inst/ps2_clk_falg0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y48    PS2_inst/data_break_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y48    PS2_inst/data_break_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y48    PS2_inst/data_break_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y48    PS2_inst/data_break_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y48    PS2_inst/data_expand_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y48    PS2_inst/data_expand_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y48    PS2_inst/data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y48    PS2_inst/data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y48    PS2_inst/data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y48    PS2_inst/data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y47    PS2_inst/data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y47    PS2_inst/data_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           614 Endpoints
Min Delay           614 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/col_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.825ns  (logic 4.157ns (35.155%)  route 7.668ns (64.845%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  vga_inst/col_reg[5]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[5]/Q
                         net (fo=45, routed)          1.371     1.594    vga_inst/Q[5]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.043     1.637 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.320     1.957    page_debug_inst2/DI[2]
    SLICE_X11Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.147 r  page_debug_inst2/pixel_data6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    page_debug_inst2/pixel_data6_carry_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.200 r  page_debug_inst2/pixel_data6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.200    page_debug_inst2/pixel_data6_carry__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.311 r  page_debug_inst2/pixel_data6_carry__1/O[0]
                         net (fo=46, routed)          1.277     3.589    vga_inst/pixel_data4__0_carry__6_0[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.130     3.719 r  vga_inst/pixel_data6__16_carry_i_2/O
                         net (fo=2, routed)           0.441     4.160    vga_inst/col_reg[5]_1[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.136     4.296 r  vga_inst/pixel_data6__16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.296    page_debug_inst2/pixel_data6__16_carry__0_1[2]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.491 r  page_debug_inst2/pixel_data6__16_carry/CO[3]
                         net (fo=1, routed)           0.000     4.491    page_debug_inst2/pixel_data6__16_carry_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.601 r  page_debug_inst2/pixel_data6__16_carry__0/CO[2]
                         net (fo=1, routed)           0.336     4.937    vga_inst/i__carry__0_i_6[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.129     5.066 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.287     5.353    vga_inst/col_reg[9]_1
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.043     5.396 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          0.760     6.156    page_debug_inst2/addra0_3
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.614     6.813    page_debug_inst2/addra0_i_29_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.043     6.856 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.509     7.365    page_debug_inst2/addra0_i_12_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      1.291     8.656 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.751     9.407    page_debug_inst2/P[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.043     9.450 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.450    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.728 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.529    10.258    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.386    10.644 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.644    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.810 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.471    11.281    vga_inst/PCOUT[9]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.123    11.404 r  vga_inst/i___8_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.404    page_debug_inst2/addra_reg[11]_2[1]
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.660 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.660    page_debug_inst2/addra0_inferred__1/i___8_carry__1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.825 r  page_debug_inst2/addra0_inferred__1/i___8_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.825    page_debug_inst2/addra0__0[13]
    SLICE_X10Y48         FDRE                                         r  page_debug_inst2/addra_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.772ns  (logic 4.104ns (34.863%)  route 7.668ns (65.137%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  vga_inst/col_reg[5]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[5]/Q
                         net (fo=45, routed)          1.371     1.594    vga_inst/Q[5]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.043     1.637 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.320     1.957    page_debug_inst2/DI[2]
    SLICE_X11Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.147 r  page_debug_inst2/pixel_data6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    page_debug_inst2/pixel_data6_carry_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.200 r  page_debug_inst2/pixel_data6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.200    page_debug_inst2/pixel_data6_carry__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.311 r  page_debug_inst2/pixel_data6_carry__1/O[0]
                         net (fo=46, routed)          1.277     3.589    vga_inst/pixel_data4__0_carry__6_0[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.130     3.719 r  vga_inst/pixel_data6__16_carry_i_2/O
                         net (fo=2, routed)           0.441     4.160    vga_inst/col_reg[5]_1[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.136     4.296 r  vga_inst/pixel_data6__16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.296    page_debug_inst2/pixel_data6__16_carry__0_1[2]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.491 r  page_debug_inst2/pixel_data6__16_carry/CO[3]
                         net (fo=1, routed)           0.000     4.491    page_debug_inst2/pixel_data6__16_carry_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.601 r  page_debug_inst2/pixel_data6__16_carry__0/CO[2]
                         net (fo=1, routed)           0.336     4.937    vga_inst/i__carry__0_i_6[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.129     5.066 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.287     5.353    vga_inst/col_reg[9]_1
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.043     5.396 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          0.760     6.156    page_debug_inst2/addra0_3
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.614     6.813    page_debug_inst2/addra0_i_29_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.043     6.856 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.509     7.365    page_debug_inst2/addra0_i_12_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      1.291     8.656 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.751     9.407    page_debug_inst2/P[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.043     9.450 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.450    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.728 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.529    10.258    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.386    10.644 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.644    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.810 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.471    11.281    vga_inst/PCOUT[9]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.123    11.404 r  vga_inst/i___8_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.404    page_debug_inst2/addra_reg[11]_2[1]
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.660 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.660    page_debug_inst2/addra0_inferred__1/i___8_carry__1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    11.772 r  page_debug_inst2/addra0_inferred__1/i___8_carry__2/O[2]
                         net (fo=1, routed)           0.000    11.772    page_debug_inst2/addra0__0[14]
    SLICE_X10Y48         FDRE                                         r  page_debug_inst2/addra_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.768ns  (logic 4.100ns (34.840%)  route 7.668ns (65.160%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  vga_inst/col_reg[5]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[5]/Q
                         net (fo=45, routed)          1.371     1.594    vga_inst/Q[5]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.043     1.637 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.320     1.957    page_debug_inst2/DI[2]
    SLICE_X11Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.147 r  page_debug_inst2/pixel_data6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    page_debug_inst2/pixel_data6_carry_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.200 r  page_debug_inst2/pixel_data6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.200    page_debug_inst2/pixel_data6_carry__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.311 r  page_debug_inst2/pixel_data6_carry__1/O[0]
                         net (fo=46, routed)          1.277     3.589    vga_inst/pixel_data4__0_carry__6_0[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.130     3.719 r  vga_inst/pixel_data6__16_carry_i_2/O
                         net (fo=2, routed)           0.441     4.160    vga_inst/col_reg[5]_1[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.136     4.296 r  vga_inst/pixel_data6__16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.296    page_debug_inst2/pixel_data6__16_carry__0_1[2]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.491 r  page_debug_inst2/pixel_data6__16_carry/CO[3]
                         net (fo=1, routed)           0.000     4.491    page_debug_inst2/pixel_data6__16_carry_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.601 r  page_debug_inst2/pixel_data6__16_carry__0/CO[2]
                         net (fo=1, routed)           0.336     4.937    vga_inst/i__carry__0_i_6[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.129     5.066 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.287     5.353    vga_inst/col_reg[9]_1
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.043     5.396 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          0.760     6.156    page_debug_inst2/addra0_3
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.614     6.813    page_debug_inst2/addra0_i_29_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.043     6.856 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.509     7.365    page_debug_inst2/addra0_i_12_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      1.291     8.656 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.751     9.407    page_debug_inst2/P[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.043     9.450 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.450    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.728 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.529    10.258    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.386    10.644 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.644    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.810 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.471    11.281    vga_inst/PCOUT[9]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.123    11.404 r  vga_inst/i___8_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.404    page_debug_inst2/addra_reg[11]_2[1]
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.660 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.660    page_debug_inst2/addra0_inferred__1/i___8_carry__1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.768 r  page_debug_inst2/addra0_inferred__1/i___8_carry__2/O[0]
                         net (fo=1, routed)           0.000    11.768    page_debug_inst2/addra0__0[12]
    SLICE_X10Y48         FDRE                                         r  page_debug_inst2/addra_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.712ns  (logic 4.044ns (34.529%)  route 7.668ns (65.471%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  vga_inst/col_reg[5]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[5]/Q
                         net (fo=45, routed)          1.371     1.594    vga_inst/Q[5]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.043     1.637 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.320     1.957    page_debug_inst2/DI[2]
    SLICE_X11Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.147 r  page_debug_inst2/pixel_data6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    page_debug_inst2/pixel_data6_carry_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.200 r  page_debug_inst2/pixel_data6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.200    page_debug_inst2/pixel_data6_carry__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.311 r  page_debug_inst2/pixel_data6_carry__1/O[0]
                         net (fo=46, routed)          1.277     3.589    vga_inst/pixel_data4__0_carry__6_0[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.130     3.719 r  vga_inst/pixel_data6__16_carry_i_2/O
                         net (fo=2, routed)           0.441     4.160    vga_inst/col_reg[5]_1[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.136     4.296 r  vga_inst/pixel_data6__16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.296    page_debug_inst2/pixel_data6__16_carry__0_1[2]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.491 r  page_debug_inst2/pixel_data6__16_carry/CO[3]
                         net (fo=1, routed)           0.000     4.491    page_debug_inst2/pixel_data6__16_carry_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.601 r  page_debug_inst2/pixel_data6__16_carry__0/CO[2]
                         net (fo=1, routed)           0.336     4.937    vga_inst/i__carry__0_i_6[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.129     5.066 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.287     5.353    vga_inst/col_reg[9]_1
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.043     5.396 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          0.760     6.156    page_debug_inst2/addra0_3
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.614     6.813    page_debug_inst2/addra0_i_29_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.043     6.856 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.509     7.365    page_debug_inst2/addra0_i_12_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      1.291     8.656 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.751     9.407    page_debug_inst2/P[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.043     9.450 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.450    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.728 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.529    10.258    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.386    10.644 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.644    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.810 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.471    11.281    vga_inst/PCOUT[9]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.123    11.404 r  vga_inst/i___8_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.404    page_debug_inst2/addra_reg[11]_2[1]
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    11.712 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/O[3]
                         net (fo=1, routed)           0.000    11.712    page_debug_inst2/addra0__0[11]
    SLICE_X10Y47         FDRE                                         r  page_debug_inst2/addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.682ns  (logic 4.014ns (34.361%)  route 7.668ns (65.639%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  vga_inst/col_reg[5]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[5]/Q
                         net (fo=45, routed)          1.371     1.594    vga_inst/Q[5]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.043     1.637 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.320     1.957    page_debug_inst2/DI[2]
    SLICE_X11Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.147 r  page_debug_inst2/pixel_data6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    page_debug_inst2/pixel_data6_carry_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.200 r  page_debug_inst2/pixel_data6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.200    page_debug_inst2/pixel_data6_carry__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.311 r  page_debug_inst2/pixel_data6_carry__1/O[0]
                         net (fo=46, routed)          1.277     3.589    vga_inst/pixel_data4__0_carry__6_0[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.130     3.719 r  vga_inst/pixel_data6__16_carry_i_2/O
                         net (fo=2, routed)           0.441     4.160    vga_inst/col_reg[5]_1[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.136     4.296 r  vga_inst/pixel_data6__16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.296    page_debug_inst2/pixel_data6__16_carry__0_1[2]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.491 r  page_debug_inst2/pixel_data6__16_carry/CO[3]
                         net (fo=1, routed)           0.000     4.491    page_debug_inst2/pixel_data6__16_carry_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.601 r  page_debug_inst2/pixel_data6__16_carry__0/CO[2]
                         net (fo=1, routed)           0.336     4.937    vga_inst/i__carry__0_i_6[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.129     5.066 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.287     5.353    vga_inst/col_reg[9]_1
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.043     5.396 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          0.760     6.156    page_debug_inst2/addra0_3
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.614     6.813    page_debug_inst2/addra0_i_29_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.043     6.856 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.509     7.365    page_debug_inst2/addra0_i_12_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      1.291     8.656 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.751     9.407    page_debug_inst2/P[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.043     9.450 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.450    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.728 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.529    10.258    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.386    10.644 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.644    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.810 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.471    11.281    vga_inst/PCOUT[9]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.123    11.404 r  vga_inst/i___8_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.404    page_debug_inst2/addra_reg[11]_2[1]
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    11.682 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/O[2]
                         net (fo=1, routed)           0.000    11.682    page_debug_inst2/addra0__0[10]
    SLICE_X10Y47         FDRE                                         r  page_debug_inst2/addra_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.562ns  (logic 3.924ns (33.940%)  route 7.638ns (66.060%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  vga_inst/col_reg[5]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[5]/Q
                         net (fo=45, routed)          1.371     1.594    vga_inst/Q[5]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.043     1.637 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.320     1.957    page_debug_inst2/DI[2]
    SLICE_X11Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.147 r  page_debug_inst2/pixel_data6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    page_debug_inst2/pixel_data6_carry_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.200 r  page_debug_inst2/pixel_data6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.200    page_debug_inst2/pixel_data6_carry__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.311 r  page_debug_inst2/pixel_data6_carry__1/O[0]
                         net (fo=46, routed)          1.277     3.589    vga_inst/pixel_data4__0_carry__6_0[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.130     3.719 r  vga_inst/pixel_data6__16_carry_i_2/O
                         net (fo=2, routed)           0.441     4.160    vga_inst/col_reg[5]_1[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.136     4.296 r  vga_inst/pixel_data6__16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.296    page_debug_inst2/pixel_data6__16_carry__0_1[2]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.491 r  page_debug_inst2/pixel_data6__16_carry/CO[3]
                         net (fo=1, routed)           0.000     4.491    page_debug_inst2/pixel_data6__16_carry_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.601 r  page_debug_inst2/pixel_data6__16_carry__0/CO[2]
                         net (fo=1, routed)           0.336     4.937    vga_inst/i__carry__0_i_6[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.129     5.066 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.287     5.353    vga_inst/col_reg[9]_1
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.043     5.396 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          0.760     6.156    page_debug_inst2/addra0_3
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.614     6.813    page_debug_inst2/addra0_i_29_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.043     6.856 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.509     7.365    page_debug_inst2/addra0_i_12_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      1.291     8.656 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.751     9.407    page_debug_inst2/P[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.043     9.450 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.450    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.728 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.529    10.258    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.393    10.651 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.441    11.092    vga_inst/PCOUT[6]
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.122    11.214 r  vga_inst/i___8_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.214    page_debug_inst2/addra_reg[7]_2[2]
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.397 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.397    page_debug_inst2/addra0_inferred__1/i___8_carry__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.562 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/O[1]
                         net (fo=1, routed)           0.000    11.562    page_debug_inst2/addra0__0[9]
    SLICE_X10Y47         FDRE                                         r  page_debug_inst2/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.505ns  (logic 3.867ns (33.613%)  route 7.638ns (66.387%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  vga_inst/col_reg[5]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[5]/Q
                         net (fo=45, routed)          1.371     1.594    vga_inst/Q[5]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.043     1.637 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.320     1.957    page_debug_inst2/DI[2]
    SLICE_X11Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.147 r  page_debug_inst2/pixel_data6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    page_debug_inst2/pixel_data6_carry_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.200 r  page_debug_inst2/pixel_data6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.200    page_debug_inst2/pixel_data6_carry__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.311 r  page_debug_inst2/pixel_data6_carry__1/O[0]
                         net (fo=46, routed)          1.277     3.589    vga_inst/pixel_data4__0_carry__6_0[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.130     3.719 r  vga_inst/pixel_data6__16_carry_i_2/O
                         net (fo=2, routed)           0.441     4.160    vga_inst/col_reg[5]_1[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.136     4.296 r  vga_inst/pixel_data6__16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.296    page_debug_inst2/pixel_data6__16_carry__0_1[2]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.491 r  page_debug_inst2/pixel_data6__16_carry/CO[3]
                         net (fo=1, routed)           0.000     4.491    page_debug_inst2/pixel_data6__16_carry_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.601 r  page_debug_inst2/pixel_data6__16_carry__0/CO[2]
                         net (fo=1, routed)           0.336     4.937    vga_inst/i__carry__0_i_6[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.129     5.066 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.287     5.353    vga_inst/col_reg[9]_1
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.043     5.396 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          0.760     6.156    page_debug_inst2/addra0_3
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.614     6.813    page_debug_inst2/addra0_i_29_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.043     6.856 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.509     7.365    page_debug_inst2/addra0_i_12_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      1.291     8.656 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.751     9.407    page_debug_inst2/P[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.043     9.450 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.450    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.728 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.529    10.258    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.393    10.651 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.441    11.092    vga_inst/PCOUT[6]
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.122    11.214 r  vga_inst/i___8_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.214    page_debug_inst2/addra_reg[7]_2[2]
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    11.397 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.397    page_debug_inst2/addra0_inferred__1/i___8_carry__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.505 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/O[0]
                         net (fo=1, routed)           0.000    11.505    page_debug_inst2/addra0__0[8]
    SLICE_X10Y47         FDRE                                         r  page_debug_inst2/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.386ns  (logic 3.748ns (32.919%)  route 7.638ns (67.081%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  vga_inst/col_reg[5]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[5]/Q
                         net (fo=45, routed)          1.371     1.594    vga_inst/Q[5]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.043     1.637 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.320     1.957    page_debug_inst2/DI[2]
    SLICE_X11Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.147 r  page_debug_inst2/pixel_data6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    page_debug_inst2/pixel_data6_carry_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.200 r  page_debug_inst2/pixel_data6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.200    page_debug_inst2/pixel_data6_carry__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.311 r  page_debug_inst2/pixel_data6_carry__1/O[0]
                         net (fo=46, routed)          1.277     3.589    vga_inst/pixel_data4__0_carry__6_0[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.130     3.719 r  vga_inst/pixel_data6__16_carry_i_2/O
                         net (fo=2, routed)           0.441     4.160    vga_inst/col_reg[5]_1[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.136     4.296 r  vga_inst/pixel_data6__16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.296    page_debug_inst2/pixel_data6__16_carry__0_1[2]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.491 r  page_debug_inst2/pixel_data6__16_carry/CO[3]
                         net (fo=1, routed)           0.000     4.491    page_debug_inst2/pixel_data6__16_carry_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.601 r  page_debug_inst2/pixel_data6__16_carry__0/CO[2]
                         net (fo=1, routed)           0.336     4.937    vga_inst/i__carry__0_i_6[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.129     5.066 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.287     5.353    vga_inst/col_reg[9]_1
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.043     5.396 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          0.760     6.156    page_debug_inst2/addra0_3
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.614     6.813    page_debug_inst2/addra0_i_29_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.043     6.856 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.509     7.365    page_debug_inst2/addra0_i_12_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      1.291     8.656 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.751     9.407    page_debug_inst2/P[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.043     9.450 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.450    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.728 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.529    10.258    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.393    10.651 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.441    11.092    vga_inst/PCOUT[6]
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.122    11.214 r  vga_inst/i___8_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.214    page_debug_inst2/addra_reg[7]_2[2]
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.172    11.386 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.386    page_debug_inst2/addra0__0[7]
    SLICE_X10Y46         FDRE                                         r  page_debug_inst2/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.328ns  (logic 3.690ns (32.575%)  route 7.638ns (67.425%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  vga_inst/col_reg[5]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[5]/Q
                         net (fo=45, routed)          1.371     1.594    vga_inst/Q[5]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.043     1.637 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.320     1.957    page_debug_inst2/DI[2]
    SLICE_X11Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.147 r  page_debug_inst2/pixel_data6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    page_debug_inst2/pixel_data6_carry_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.200 r  page_debug_inst2/pixel_data6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.200    page_debug_inst2/pixel_data6_carry__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.311 r  page_debug_inst2/pixel_data6_carry__1/O[0]
                         net (fo=46, routed)          1.277     3.589    vga_inst/pixel_data4__0_carry__6_0[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.130     3.719 r  vga_inst/pixel_data6__16_carry_i_2/O
                         net (fo=2, routed)           0.441     4.160    vga_inst/col_reg[5]_1[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.136     4.296 r  vga_inst/pixel_data6__16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.296    page_debug_inst2/pixel_data6__16_carry__0_1[2]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.491 r  page_debug_inst2/pixel_data6__16_carry/CO[3]
                         net (fo=1, routed)           0.000     4.491    page_debug_inst2/pixel_data6__16_carry_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.601 r  page_debug_inst2/pixel_data6__16_carry__0/CO[2]
                         net (fo=1, routed)           0.336     4.937    vga_inst/i__carry__0_i_6[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.129     5.066 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.287     5.353    vga_inst/col_reg[9]_1
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.043     5.396 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          0.760     6.156    page_debug_inst2/addra0_3
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.614     6.813    page_debug_inst2/addra0_i_29_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.043     6.856 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.509     7.365    page_debug_inst2/addra0_i_12_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      1.291     8.656 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.751     9.407    page_debug_inst2/P[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.043     9.450 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.450    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.728 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.529    10.258    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.393    10.651 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.441    11.092    vga_inst/PCOUT[6]
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.122    11.214 r  vga_inst/i___8_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.214    page_debug_inst2/addra_reg[7]_2[2]
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114    11.328 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.328    page_debug_inst2/addra0__0[6]
    SLICE_X10Y46         FDRE                                         r  page_debug_inst2/addra_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.102ns  (logic 3.653ns (32.905%)  route 7.449ns (67.095%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE                         0.000     0.000 r  vga_inst/col_reg[5]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[5]/Q
                         net (fo=45, routed)          1.371     1.594    vga_inst/Q[5]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.043     1.637 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.320     1.957    page_debug_inst2/DI[2]
    SLICE_X11Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.147 r  page_debug_inst2/pixel_data6_carry/CO[3]
                         net (fo=1, routed)           0.000     2.147    page_debug_inst2/pixel_data6_carry_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.200 r  page_debug_inst2/pixel_data6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.200    page_debug_inst2/pixel_data6_carry__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.311 r  page_debug_inst2/pixel_data6_carry__1/O[0]
                         net (fo=46, routed)          1.277     3.589    vga_inst/pixel_data4__0_carry__6_0[0]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.130     3.719 r  vga_inst/pixel_data6__16_carry_i_2/O
                         net (fo=2, routed)           0.441     4.160    vga_inst/col_reg[5]_1[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.136     4.296 r  vga_inst/pixel_data6__16_carry_i_5/O
                         net (fo=1, routed)           0.000     4.296    page_debug_inst2/pixel_data6__16_carry__0_1[2]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.491 r  page_debug_inst2/pixel_data6__16_carry/CO[3]
                         net (fo=1, routed)           0.000     4.491    page_debug_inst2/pixel_data6__16_carry_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.601 r  page_debug_inst2/pixel_data6__16_carry__0/CO[2]
                         net (fo=1, routed)           0.336     4.937    vga_inst/i__carry__0_i_6[0]
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.129     5.066 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.287     5.353    vga_inst/col_reg[9]_1
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.043     5.396 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          0.760     6.156    page_debug_inst2/addra0_3
    SLICE_X19Y42         LUT6 (Prop_lut6_I2_O)        0.043     6.199 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.614     6.813    page_debug_inst2/addra0_i_29_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.043     6.856 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.509     7.365    page_debug_inst2/addra0_i_12_n_0
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      1.291     8.656 r  page_debug_inst2/addra0/P[3]
                         net (fo=2, routed)           0.751     9.407    page_debug_inst2/P[1]
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.043     9.450 r  page_debug_inst2/i__carry_i_6/O
                         net (fo=1, routed)           0.000     9.450    vga_inst/addra0_inferred__0/i__carry[0]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     9.728 r  vga_inst/i__carry_i_1__0/O[2]
                         net (fo=1, routed)           0.529    10.258    page_debug_inst2/addra_reg[7]_0[2]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.251    10.509 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.252    10.761    vga_inst/PCOUT[4]
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.885 r  vga_inst/i___8_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.885    page_debug_inst2/addra_reg[7]_2[0]
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217    11.102 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.102    page_debug_inst2/addra0__0[5]
    SLICE_X10Y46         FDRE                                         r  page_debug_inst2/addra_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test_pic_inst/pixel_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE                         0.000     0.000 r  test_pic_inst/pixel_data_reg[7]/C
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  test_pic_inst/pixel_data_reg[7]/Q
                         net (fo=1, routed)           0.054     0.154    test_pic_inst/pixel_data_reg_n_0_[7]
    SLICE_X8Y50          LUT5 (Prop_lut5_I0_O)        0.028     0.182 r  test_pic_inst/pixel_data[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.182    vga_inst/pixel_data_reg[11]_1[7]
    SLICE_X8Y50          FDRE                                         r  vga_inst/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[0][3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[0][3][0]/C
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[0][3][0]/Q
                         net (fo=3, routed)           0.100     0.200    mat_key_inst/buffer_reg[0][3]_1[0]
    SLICE_X21Y50         FDRE                                         r  mat_key_inst/buffer_reg[0][3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[1][0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[1][0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[1][0][0]/C
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[1][0][0]/Q
                         net (fo=3, routed)           0.100     0.200    mat_key_inst/p_3_in[1]
    SLICE_X22Y48         FDRE                                         r  mat_key_inst/buffer_reg[1][0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/status_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE                         0.000     0.000 r  mat_key_inst/status_reg[2][2]/C
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/status_reg[2][2]/Q
                         net (fo=3, routed)           0.100     0.200    mat_key_inst/p_9_in[0]
    SLICE_X22Y45         FDRE                                         r  mat_key_inst/buffer_reg[2][2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[3][3][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[3][3][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.091ns (44.212%)  route 0.115ns (55.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[3][3][4]/C
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  mat_key_inst/buffer_reg[3][3][4]/Q
                         net (fo=2, routed)           0.115     0.206    mat_key_inst/buffer_reg[3][3]_2[4]
    SLICE_X19Y52         FDRE                                         r  mat_key_inst/buffer_reg[3][3][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/status_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[1][1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.100ns (48.198%)  route 0.107ns (51.802%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE                         0.000     0.000 r  mat_key_inst/status_reg[1][1]/C
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/status_reg[1][1]/Q
                         net (fo=3, routed)           0.107     0.207    mat_key_inst/p_4_in[0]
    SLICE_X22Y49         FDRE                                         r  mat_key_inst/buffer_reg[1][1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_pic_inst/pixel_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE                         0.000     0.000 r  test_pic_inst/pixel_data_reg[10]/C
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  test_pic_inst/pixel_data_reg[10]/Q
                         net (fo=1, routed)           0.081     0.181    test_pic_inst/pixel_data_reg_n_0_[10]
    SLICE_X8Y52          LUT5 (Prop_lut5_I0_O)        0.028     0.209 r  test_pic_inst/pixel_data[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.209    vga_inst/pixel_data_reg[11]_1[10]
    SLICE_X8Y52          FDRE                                         r  vga_inst/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_pic_inst/pixel_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE                         0.000     0.000 r  test_pic_inst/pixel_data_reg[8]/C
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  test_pic_inst/pixel_data_reg[8]/Q
                         net (fo=1, routed)           0.083     0.183    test_pic_inst/pixel_data_reg_n_0_[8]
    SLICE_X8Y51          LUT5 (Prop_lut5_I0_O)        0.028     0.211 r  test_pic_inst/pixel_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.211    vga_inst/pixel_data_reg[11]_1[8]
    SLICE_X8Y51          FDRE                                         r  vga_inst/pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[0][2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.100ns (46.949%)  route 0.113ns (53.051%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[0][2][2]/C
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[0][2][2]/Q
                         net (fo=3, routed)           0.113     0.213    mat_key_inst/p_1_in[3]
    SLICE_X19Y52         FDRE                                         r  mat_key_inst/buffer_reg[0][2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[2][3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][3][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.100ns (46.949%)  route 0.113ns (53.051%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[2][3][3]/C
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[2][3][3]/Q
                         net (fo=3, routed)           0.113     0.213    mat_key_inst/p_10_in[4]
    SLICE_X21Y49         FDRE                                         r  mat_key_inst/buffer_reg[2][3][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.700ns  (logic 0.517ns (13.972%)  route 3.183ns (86.028%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.682     4.697    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.259     4.956 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.745     5.701    page_debug_inst1/keys[2]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.744 r  page_debug_inst1/pixel_data[11]_i_55/O
                         net (fo=1, routed)           0.448     6.192    page_debug_inst1/pixel_data[11]_i_55_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I4_O)        0.043     6.235 r  page_debug_inst1/pixel_data[11]_i_30/O
                         net (fo=8, routed)           0.549     6.784    page_debug_inst1/pixel_data[11]_i_30_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I4_O)        0.043     6.827 f  page_debug_inst1/pixel_data[11]_i_14/O
                         net (fo=1, routed)           0.354     7.181    page_debug_inst1/pixel_data[11]_i_14_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I1_O)        0.043     7.224 r  page_debug_inst1/pixel_data[11]_i_8/O
                         net (fo=1, routed)           0.459     7.683    page_debug_inst1/pixel_data[11]_i_8_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.043     7.726 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.629     8.355    vga_inst/data0__1[0]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.043     8.398 r  vga_inst/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000     8.398    page_debug_inst1/D[4]
    SLICE_X8Y47          FDCE                                         r  page_debug_inst1/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.634ns  (logic 0.528ns (14.530%)  route 3.106ns (85.469%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.682     4.697    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.259     4.956 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.745     5.701    page_debug_inst1/keys[2]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.744 r  page_debug_inst1/pixel_data[11]_i_55/O
                         net (fo=1, routed)           0.448     6.192    page_debug_inst1/pixel_data[11]_i_55_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I4_O)        0.043     6.235 r  page_debug_inst1/pixel_data[11]_i_30/O
                         net (fo=8, routed)           0.549     6.784    page_debug_inst1/pixel_data[11]_i_30_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I4_O)        0.043     6.827 f  page_debug_inst1/pixel_data[11]_i_14/O
                         net (fo=1, routed)           0.354     7.181    page_debug_inst1/pixel_data[11]_i_14_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I1_O)        0.043     7.224 r  page_debug_inst1/pixel_data[11]_i_8/O
                         net (fo=1, routed)           0.459     7.683    page_debug_inst1/pixel_data[11]_i_8_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.043     7.726 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.551     8.277    vga_inst/data0__1[0]
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.054     8.331 r  vga_inst/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000     8.331    page_debug_inst1/D[3]
    SLICE_X13Y47         FDCE                                         r  page_debug_inst1/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.623ns  (logic 0.517ns (14.271%)  route 3.106ns (85.729%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.682     4.697    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.259     4.956 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.745     5.701    page_debug_inst1/keys[2]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.744 r  page_debug_inst1/pixel_data[11]_i_55/O
                         net (fo=1, routed)           0.448     6.192    page_debug_inst1/pixel_data[11]_i_55_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I4_O)        0.043     6.235 r  page_debug_inst1/pixel_data[11]_i_30/O
                         net (fo=8, routed)           0.549     6.784    page_debug_inst1/pixel_data[11]_i_30_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I4_O)        0.043     6.827 f  page_debug_inst1/pixel_data[11]_i_14/O
                         net (fo=1, routed)           0.354     7.181    page_debug_inst1/pixel_data[11]_i_14_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I1_O)        0.043     7.224 r  page_debug_inst1/pixel_data[11]_i_8/O
                         net (fo=1, routed)           0.459     7.683    page_debug_inst1/pixel_data[11]_i_8_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.043     7.726 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.551     8.277    vga_inst/data0__1[0]
    SLICE_X13Y47         LUT3 (Prop_lut3_I2_O)        0.043     8.320 r  vga_inst/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     8.320    page_debug_inst1/D[5]
    SLICE_X13Y47         FDCE                                         r  page_debug_inst1/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.623ns  (logic 0.517ns (14.271%)  route 3.106ns (85.729%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.682     4.697    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.259     4.956 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.745     5.701    page_debug_inst1/keys[2]
    SLICE_X14Y42         LUT6 (Prop_lut6_I4_O)        0.043     5.744 r  page_debug_inst1/pixel_data[11]_i_55/O
                         net (fo=1, routed)           0.448     6.192    page_debug_inst1/pixel_data[11]_i_55_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I4_O)        0.043     6.235 r  page_debug_inst1/pixel_data[11]_i_30/O
                         net (fo=8, routed)           0.549     6.784    page_debug_inst1/pixel_data[11]_i_30_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I4_O)        0.043     6.827 f  page_debug_inst1/pixel_data[11]_i_14/O
                         net (fo=1, routed)           0.354     7.181    page_debug_inst1/pixel_data[11]_i_14_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I1_O)        0.043     7.224 r  page_debug_inst1/pixel_data[11]_i_8/O
                         net (fo=1, routed)           0.459     7.683    page_debug_inst1/pixel_data[11]_i_8_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.043     7.726 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.551     8.277    vga_inst/data0__1[0]
    SLICE_X13Y47         LUT4 (Prop_lut4_I3_O)        0.043     8.320 r  vga_inst/pixel_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     8.320    page_debug_inst1/D[2]
    SLICE_X13Y47         FDCE                                         r  page_debug_inst1/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_inst/space_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.478ns  (logic 0.286ns (19.344%)  route 1.192ns (80.656%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.717     1.963    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  PS2_inst/space_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.118     2.081 r  PS2_inst/space_reg/Q
                         net (fo=2, routed)           0.411     2.491    page_debug_inst1/keys[4]
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.028     2.519 r  page_debug_inst1/pixel_data[11]_i_43/O
                         net (fo=1, routed)           0.094     2.613    page_debug_inst1/pixel_data[11]_i_43_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I4_O)        0.028     2.641 r  page_debug_inst1/pixel_data[11]_i_27/O
                         net (fo=8, routed)           0.158     2.799    page_debug_inst1/pixel_data[11]_i_27_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I1_O)        0.028     2.827 f  page_debug_inst1/pixel_data[11]_i_22/O
                         net (fo=1, routed)           0.053     2.880    page_debug_inst1/pixel_data[11]_i_22_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.028     2.908 r  page_debug_inst1/pixel_data[11]_i_11/O
                         net (fo=1, routed)           0.191     3.099    page_debug_inst1/pixel_data[11]_i_11_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I3_O)        0.028     3.127 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.286     3.413    vga_inst/data0__1[0]
    SLICE_X13Y47         LUT3 (Prop_lut3_I2_O)        0.028     3.441 r  vga_inst/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     3.441    page_debug_inst1/D[5]
    SLICE_X13Y47         FDCE                                         r  page_debug_inst1/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/space_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.478ns  (logic 0.286ns (19.344%)  route 1.192ns (80.656%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.717     1.963    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  PS2_inst/space_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.118     2.081 r  PS2_inst/space_reg/Q
                         net (fo=2, routed)           0.411     2.491    page_debug_inst1/keys[4]
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.028     2.519 r  page_debug_inst1/pixel_data[11]_i_43/O
                         net (fo=1, routed)           0.094     2.613    page_debug_inst1/pixel_data[11]_i_43_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I4_O)        0.028     2.641 r  page_debug_inst1/pixel_data[11]_i_27/O
                         net (fo=8, routed)           0.158     2.799    page_debug_inst1/pixel_data[11]_i_27_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I1_O)        0.028     2.827 f  page_debug_inst1/pixel_data[11]_i_22/O
                         net (fo=1, routed)           0.053     2.880    page_debug_inst1/pixel_data[11]_i_22_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.028     2.908 r  page_debug_inst1/pixel_data[11]_i_11/O
                         net (fo=1, routed)           0.191     3.099    page_debug_inst1/pixel_data[11]_i_11_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I3_O)        0.028     3.127 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.286     3.413    vga_inst/data0__1[0]
    SLICE_X13Y47         LUT4 (Prop_lut4_I3_O)        0.028     3.441 r  vga_inst/pixel_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     3.441    page_debug_inst1/D[2]
    SLICE_X13Y47         FDCE                                         r  page_debug_inst1/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/space_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.483ns  (logic 0.291ns (19.616%)  route 1.192ns (80.384%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.717     1.963    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  PS2_inst/space_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.118     2.081 r  PS2_inst/space_reg/Q
                         net (fo=2, routed)           0.411     2.491    page_debug_inst1/keys[4]
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.028     2.519 r  page_debug_inst1/pixel_data[11]_i_43/O
                         net (fo=1, routed)           0.094     2.613    page_debug_inst1/pixel_data[11]_i_43_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I4_O)        0.028     2.641 r  page_debug_inst1/pixel_data[11]_i_27/O
                         net (fo=8, routed)           0.158     2.799    page_debug_inst1/pixel_data[11]_i_27_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I1_O)        0.028     2.827 f  page_debug_inst1/pixel_data[11]_i_22/O
                         net (fo=1, routed)           0.053     2.880    page_debug_inst1/pixel_data[11]_i_22_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.028     2.908 r  page_debug_inst1/pixel_data[11]_i_11/O
                         net (fo=1, routed)           0.191     3.099    page_debug_inst1/pixel_data[11]_i_11_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I3_O)        0.028     3.127 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.286     3.413    vga_inst/data0__1[0]
    SLICE_X13Y47         LUT4 (Prop_lut4_I1_O)        0.033     3.446 r  vga_inst/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.446    page_debug_inst1/D[3]
    SLICE_X13Y47         FDCE                                         r  page_debug_inst1/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/space_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 0.286ns (18.803%)  route 1.235ns (81.197%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.717     1.963    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  PS2_inst/space_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.118     2.081 r  PS2_inst/space_reg/Q
                         net (fo=2, routed)           0.411     2.491    page_debug_inst1/keys[4]
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.028     2.519 r  page_debug_inst1/pixel_data[11]_i_43/O
                         net (fo=1, routed)           0.094     2.613    page_debug_inst1/pixel_data[11]_i_43_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I4_O)        0.028     2.641 r  page_debug_inst1/pixel_data[11]_i_27/O
                         net (fo=8, routed)           0.158     2.799    page_debug_inst1/pixel_data[11]_i_27_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I1_O)        0.028     2.827 f  page_debug_inst1/pixel_data[11]_i_22/O
                         net (fo=1, routed)           0.053     2.880    page_debug_inst1/pixel_data[11]_i_22_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.028     2.908 r  page_debug_inst1/pixel_data[11]_i_11/O
                         net (fo=1, routed)           0.191     3.099    page_debug_inst1/pixel_data[11]_i_11_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I3_O)        0.028     3.127 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.329     3.456    vga_inst/data0__1[0]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.028     3.484 r  vga_inst/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000     3.484    page_debug_inst1/D[4]
    SLICE_X8Y47          FDCE                                         r  page_debug_inst1/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 0.770ns (26.022%)  route 2.189ns (73.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.189     2.959    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249     4.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 0.770ns (26.022%)  route 2.189ns (73.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.189     2.959    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249     4.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 0.770ns (26.022%)  route 2.189ns (73.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.189     2.959    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249     4.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 0.770ns (26.022%)  route 2.189ns (73.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.189     2.959    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249     4.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.869ns  (logic 0.770ns (26.839%)  route 2.099ns (73.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.099     2.869    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251     4.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[10]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.869ns  (logic 0.770ns (26.839%)  route 2.099ns (73.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.099     2.869    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251     4.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.869ns  (logic 0.770ns (26.839%)  route 2.099ns (73.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.099     2.869    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251     4.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.777ns  (logic 0.770ns (27.730%)  route 2.007ns (72.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.007     2.777    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.248     4.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.777ns  (logic 0.770ns (27.730%)  route 2.007ns (72.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.007     2.777    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.248     4.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.777ns  (logic 0.770ns (27.730%)  route 2.007ns (72.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.007     2.777    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.248     4.023    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_clk
                            (input port)
  Destination:            PS2_inst/ps2_clk_falg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.413ns (50.848%)  route 0.399ns (49.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  PS2_clk (IN)
                         net (fo=0)                   0.000     0.000    PS2_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PS2_clk_IBUF_inst/O
                         net (fo=1, routed)           0.399     0.812    PS2_inst/PS2_clk_IBUF
    SLICE_X2Y49          FDRE                                         r  PS2_inst/ps2_clk_falg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.958     2.443    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  PS2_inst/ps2_clk_falg0_reg/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.426ns (46.723%)  route 0.486ns (53.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.486     0.912    PS2_inst/PS2_data_IBUF
    SLICE_X1Y48          FDRE                                         r  PS2_inst/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.958     2.443    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  PS2_inst/temp_data_reg[1]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.426ns (46.567%)  route 0.489ns (53.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.489     0.915    PS2_inst/PS2_data_IBUF
    SLICE_X0Y48          FDRE                                         r  PS2_inst/temp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.958     2.443    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  PS2_inst/temp_data_reg[3]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.426ns (46.376%)  route 0.493ns (53.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.493     0.919    PS2_inst/PS2_data_IBUF
    SLICE_X5Y49          FDRE                                         r  PS2_inst/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.957     2.442    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  PS2_inst/temp_data_reg[0]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.426ns (46.252%)  route 0.495ns (53.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.495     0.921    PS2_inst/PS2_data_IBUF
    SLICE_X2Y48          FDRE                                         r  PS2_inst/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.958     2.443    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  PS2_inst/temp_data_reg[4]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.426ns (46.252%)  route 0.495ns (53.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.495     0.921    PS2_inst/PS2_data_IBUF
    SLICE_X3Y48          FDRE                                         r  PS2_inst/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.958     2.443    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  PS2_inst/temp_data_reg[5]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.426ns (46.223%)  route 0.496ns (53.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.496     0.922    PS2_inst/PS2_data_IBUF
    SLICE_X4Y49          FDRE                                         r  PS2_inst/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.957     2.442    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  PS2_inst/temp_data_reg[2]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.426ns (44.177%)  route 0.538ns (55.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.538     0.965    PS2_inst/PS2_data_IBUF
    SLICE_X3Y49          FDRE                                         r  PS2_inst/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.958     2.443    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  PS2_inst/temp_data_reg[6]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.426ns (43.907%)  route 0.544ns (56.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           0.544     0.970    PS2_inst/PS2_data_IBUF
    SLICE_X7Y48          FDRE                                         r  PS2_inst/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.957     2.442    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  PS2_inst/temp_data_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.152ns (11.574%)  route 1.158ns (88.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.158     1.310    clkdiv_inst/AR[0]
    SLICE_X56Y77         FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.799     2.284    clkdiv_inst/sys_clk
    SLICE_X56Y77         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C





