Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec  7 19:02:54 2023
| Host         : Roys_MacBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  239         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (239)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1798)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (239)
--------------------------
 There are 239 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1798)
---------------------------------------------------
 There are 1798 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  s_clk_reg/Q
                         net (fo=2, routed)           0.753     6.295    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.419 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     6.419    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    s_clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  s_clk_reg/Q
                         net (fo=2, routed)           0.285     1.872    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     1.917    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1826 Endpoints
Min Delay          1826 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_11/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.543ns  (logic 5.191ns (17.571%)  route 24.352ns (82.429%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.367     4.821    my_otter/my_PC/otter_memory/memory_reg_bram_8_n_54
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.945 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=1, routed)           0.000     4.945    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.157 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154/O
                         net (fo=1, routed)           0.000     5.157    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.251 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=57, routed)          2.477     7.728    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_5
    SLICE_X37Y13         LUT3 (Prop_lut3_I2_O)        0.344     8.072 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_16/O
                         net (fo=3, routed)           0.791     8.863    my_otter/my_PC/otter_memory/RESULT0_carry_i_16_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.326     9.189 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=9, routed)           1.355    10.544    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.668 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=29, routed)          1.854    12.523    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X43Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.647 r  my_otter/my_PC/otter_memory/RESULT0_carry__4_i_10/O
                         net (fo=5, routed)           1.493    14.140    my_otter/my_PC/otter_memory/srcB[22]
    SLICE_X49Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.264 r  my_otter/my_PC/otter_memory/i__carry__4_i_5/O
                         net (fo=3, routed)           0.913    15.176    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_1[2]
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.300 r  my_otter/my_PC/otter_memory/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    15.300    my_otter/my_ALU/RESULT0_inferred__7/i__carry__2_0[3]
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.676 r  my_otter/my_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.676    my_otter/my_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.793 f  my_otter/my_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.350    17.143    my_otter/my_PC/otter_memory/CO[0]
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.267 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.820    18.087    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124    18.211 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_80/O
                         net (fo=88, routed)          3.047    21.259    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_152_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124    21.383 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=42, routed)          2.015    23.397    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.124    23.521 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83/O
                         net (fo=64, routed)          5.239    28.760    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.152    28.912 r  my_otter/my_PC/otter_memory/memory_reg_bram_11_i_4/O
                         net (fo=1, routed)           0.631    29.543    my_otter/my_PC/otter_memory/memory_reg_bram_11_i_4_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_11/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_15/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.417ns  (logic 5.189ns (17.640%)  route 24.228ns (82.360%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.367     4.821    my_otter/my_PC/otter_memory/memory_reg_bram_8_n_54
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.945 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=1, routed)           0.000     4.945    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.157 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154/O
                         net (fo=1, routed)           0.000     5.157    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.251 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=57, routed)          2.477     7.728    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_5
    SLICE_X37Y13         LUT3 (Prop_lut3_I2_O)        0.344     8.072 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_16/O
                         net (fo=3, routed)           0.791     8.863    my_otter/my_PC/otter_memory/RESULT0_carry_i_16_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.326     9.189 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=9, routed)           1.355    10.544    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.668 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=29, routed)          1.854    12.523    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X43Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.647 r  my_otter/my_PC/otter_memory/RESULT0_carry__4_i_10/O
                         net (fo=5, routed)           1.493    14.140    my_otter/my_PC/otter_memory/srcB[22]
    SLICE_X49Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.264 r  my_otter/my_PC/otter_memory/i__carry__4_i_5/O
                         net (fo=3, routed)           0.913    15.176    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_1[2]
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.300 r  my_otter/my_PC/otter_memory/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    15.300    my_otter/my_ALU/RESULT0_inferred__7/i__carry__2_0[3]
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.676 r  my_otter/my_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.676    my_otter/my_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.793 f  my_otter/my_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.350    17.143    my_otter/my_PC/otter_memory/CO[0]
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.267 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.820    18.087    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124    18.211 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_80/O
                         net (fo=88, routed)          3.047    21.259    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_152_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124    21.383 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=42, routed)          2.015    23.397    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.124    23.521 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83/O
                         net (fo=64, routed)          4.802    28.324    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83_n_0
    SLICE_X50Y11         LUT4 (Prop_lut4_I1_O)        0.150    28.474 r  my_otter/my_PC/otter_memory/memory_reg_bram_15_i_6/O
                         net (fo=1, routed)           0.943    29.417    my_otter/my_PC/otter_memory/memory_reg_bram_15_i_6_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_15/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_11/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.323ns  (logic 5.163ns (17.607%)  route 24.160ns (82.393%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.367     4.821    my_otter/my_PC/otter_memory/memory_reg_bram_8_n_54
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.945 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=1, routed)           0.000     4.945    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.157 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154/O
                         net (fo=1, routed)           0.000     5.157    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.251 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=57, routed)          2.477     7.728    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_5
    SLICE_X37Y13         LUT3 (Prop_lut3_I2_O)        0.344     8.072 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_16/O
                         net (fo=3, routed)           0.791     8.863    my_otter/my_PC/otter_memory/RESULT0_carry_i_16_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.326     9.189 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=9, routed)           1.355    10.544    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.668 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=29, routed)          1.854    12.523    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X43Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.647 r  my_otter/my_PC/otter_memory/RESULT0_carry__4_i_10/O
                         net (fo=5, routed)           1.493    14.140    my_otter/my_PC/otter_memory/srcB[22]
    SLICE_X49Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.264 r  my_otter/my_PC/otter_memory/i__carry__4_i_5/O
                         net (fo=3, routed)           0.913    15.176    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_1[2]
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.300 r  my_otter/my_PC/otter_memory/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    15.300    my_otter/my_ALU/RESULT0_inferred__7/i__carry__2_0[3]
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.676 r  my_otter/my_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.676    my_otter/my_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.793 f  my_otter/my_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.350    17.143    my_otter/my_PC/otter_memory/CO[0]
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.267 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.820    18.087    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124    18.211 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_80/O
                         net (fo=88, routed)          3.047    21.259    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_152_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124    21.383 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=42, routed)          2.015    23.397    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.124    23.521 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83/O
                         net (fo=64, routed)          5.239    28.760    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83_n_0
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.124    28.884 r  my_otter/my_PC/otter_memory/memory_reg_bram_11_i_3/O
                         net (fo=1, routed)           0.439    29.323    my_otter/my_PC/otter_memory/memory_reg_bram_11_i_3_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_11/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_11/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.236ns  (logic 5.163ns (17.660%)  route 24.073ns (82.340%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.367     4.821    my_otter/my_PC/otter_memory/memory_reg_bram_8_n_54
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.945 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=1, routed)           0.000     4.945    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.157 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154/O
                         net (fo=1, routed)           0.000     5.157    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.251 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=57, routed)          2.477     7.728    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_5
    SLICE_X37Y13         LUT3 (Prop_lut3_I2_O)        0.344     8.072 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_16/O
                         net (fo=3, routed)           0.791     8.863    my_otter/my_PC/otter_memory/RESULT0_carry_i_16_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.326     9.189 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=9, routed)           1.355    10.544    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.668 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=29, routed)          1.854    12.523    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X43Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.647 r  my_otter/my_PC/otter_memory/RESULT0_carry__4_i_10/O
                         net (fo=5, routed)           1.493    14.140    my_otter/my_PC/otter_memory/srcB[22]
    SLICE_X49Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.264 r  my_otter/my_PC/otter_memory/i__carry__4_i_5/O
                         net (fo=3, routed)           0.913    15.176    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_1[2]
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.300 r  my_otter/my_PC/otter_memory/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    15.300    my_otter/my_ALU/RESULT0_inferred__7/i__carry__2_0[3]
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.676 r  my_otter/my_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.676    my_otter/my_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.793 f  my_otter/my_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.350    17.143    my_otter/my_PC/otter_memory/CO[0]
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.267 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.820    18.087    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124    18.211 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_80/O
                         net (fo=88, routed)          3.047    21.259    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_152_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124    21.383 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=42, routed)          2.015    23.397    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.124    23.521 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83/O
                         net (fo=64, routed)          5.036    28.558    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I0_O)        0.124    28.682 r  my_otter/my_PC/otter_memory/memory_reg_bram_11_i_5/O
                         net (fo=1, routed)           0.554    29.236    my_otter/my_PC/otter_memory/memory_reg_bram_11_i_5_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_11/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_10/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.138ns  (logic 5.191ns (17.815%)  route 23.947ns (82.185%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.367     4.821    my_otter/my_PC/otter_memory/memory_reg_bram_8_n_54
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.945 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=1, routed)           0.000     4.945    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.157 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154/O
                         net (fo=1, routed)           0.000     5.157    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.251 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=57, routed)          2.477     7.728    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_5
    SLICE_X37Y13         LUT3 (Prop_lut3_I2_O)        0.344     8.072 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_16/O
                         net (fo=3, routed)           0.791     8.863    my_otter/my_PC/otter_memory/RESULT0_carry_i_16_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.326     9.189 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=9, routed)           1.355    10.544    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.668 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=29, routed)          1.854    12.523    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X43Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.647 r  my_otter/my_PC/otter_memory/RESULT0_carry__4_i_10/O
                         net (fo=5, routed)           1.493    14.140    my_otter/my_PC/otter_memory/srcB[22]
    SLICE_X49Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.264 r  my_otter/my_PC/otter_memory/i__carry__4_i_5/O
                         net (fo=3, routed)           0.913    15.176    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_1[2]
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.300 r  my_otter/my_PC/otter_memory/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    15.300    my_otter/my_ALU/RESULT0_inferred__7/i__carry__2_0[3]
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.676 r  my_otter/my_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.676    my_otter/my_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.793 f  my_otter/my_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.350    17.143    my_otter/my_PC/otter_memory/CO[0]
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.267 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.820    18.087    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124    18.211 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_80/O
                         net (fo=88, routed)          3.047    21.259    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_152_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124    21.383 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=42, routed)          2.015    23.397    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.124    23.521 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83/O
                         net (fo=64, routed)          4.931    28.452    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83_n_0
    SLICE_X48Y12         LUT4 (Prop_lut4_I0_O)        0.152    28.604 r  my_otter/my_PC/otter_memory/memory_reg_bram_10_i_4/O
                         net (fo=1, routed)           0.534    29.138    my_otter/my_PC/otter_memory/memory_reg_bram_10_i_4_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_10/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_10/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.100ns  (logic 5.163ns (17.742%)  route 23.937ns (82.258%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.367     4.821    my_otter/my_PC/otter_memory/memory_reg_bram_8_n_54
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.945 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=1, routed)           0.000     4.945    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.157 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154/O
                         net (fo=1, routed)           0.000     5.157    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.251 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=57, routed)          2.477     7.728    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_5
    SLICE_X37Y13         LUT3 (Prop_lut3_I2_O)        0.344     8.072 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_16/O
                         net (fo=3, routed)           0.791     8.863    my_otter/my_PC/otter_memory/RESULT0_carry_i_16_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.326     9.189 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=9, routed)           1.355    10.544    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.668 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=29, routed)          1.854    12.523    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X43Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.647 r  my_otter/my_PC/otter_memory/RESULT0_carry__4_i_10/O
                         net (fo=5, routed)           1.493    14.140    my_otter/my_PC/otter_memory/srcB[22]
    SLICE_X49Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.264 r  my_otter/my_PC/otter_memory/i__carry__4_i_5/O
                         net (fo=3, routed)           0.913    15.176    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_1[2]
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.300 r  my_otter/my_PC/otter_memory/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    15.300    my_otter/my_ALU/RESULT0_inferred__7/i__carry__2_0[3]
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.676 r  my_otter/my_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.676    my_otter/my_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.793 f  my_otter/my_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.350    17.143    my_otter/my_PC/otter_memory/CO[0]
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.267 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.820    18.087    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124    18.211 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_80/O
                         net (fo=88, routed)          3.047    21.259    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_152_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124    21.383 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=42, routed)          2.015    23.397    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.124    23.521 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83/O
                         net (fo=64, routed)          4.966    28.487    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124    28.611 r  my_otter/my_PC/otter_memory/memory_reg_bram_10_i_5/O
                         net (fo=1, routed)           0.489    29.100    my_otter/my_PC/otter_memory/memory_reg_bram_10_i_5_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_10/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_10/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.076ns  (logic 5.163ns (17.757%)  route 23.913ns (82.243%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.367     4.821    my_otter/my_PC/otter_memory/memory_reg_bram_8_n_54
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.945 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=1, routed)           0.000     4.945    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.157 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154/O
                         net (fo=1, routed)           0.000     5.157    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.251 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=57, routed)          2.477     7.728    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_5
    SLICE_X37Y13         LUT3 (Prop_lut3_I2_O)        0.344     8.072 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_16/O
                         net (fo=3, routed)           0.791     8.863    my_otter/my_PC/otter_memory/RESULT0_carry_i_16_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.326     9.189 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=9, routed)           1.355    10.544    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.668 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=29, routed)          1.854    12.523    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X43Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.647 r  my_otter/my_PC/otter_memory/RESULT0_carry__4_i_10/O
                         net (fo=5, routed)           1.493    14.140    my_otter/my_PC/otter_memory/srcB[22]
    SLICE_X49Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.264 r  my_otter/my_PC/otter_memory/i__carry__4_i_5/O
                         net (fo=3, routed)           0.913    15.176    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_1[2]
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.300 r  my_otter/my_PC/otter_memory/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    15.300    my_otter/my_ALU/RESULT0_inferred__7/i__carry__2_0[3]
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.676 r  my_otter/my_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.676    my_otter/my_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.793 f  my_otter/my_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.350    17.143    my_otter/my_PC/otter_memory/CO[0]
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.267 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.820    18.087    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124    18.211 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_80/O
                         net (fo=88, routed)          3.047    21.259    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_152_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124    21.383 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=42, routed)          2.015    23.397    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.124    23.521 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83/O
                         net (fo=64, routed)          4.802    28.324    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83_n_0
    SLICE_X50Y11         LUT4 (Prop_lut4_I1_O)        0.124    28.448 r  my_otter/my_PC/otter_memory/memory_reg_bram_10_i_6/O
                         net (fo=1, routed)           0.629    29.076    my_otter/my_PC/otter_memory/memory_reg_bram_10_i_6_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_10/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_4/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.969ns  (logic 5.189ns (17.912%)  route 23.780ns (82.088%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.367     4.821    my_otter/my_PC/otter_memory/memory_reg_bram_8_n_54
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.945 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=1, routed)           0.000     4.945    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.157 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154/O
                         net (fo=1, routed)           0.000     5.157    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.251 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=57, routed)          2.477     7.728    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_5
    SLICE_X37Y13         LUT3 (Prop_lut3_I2_O)        0.344     8.072 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_16/O
                         net (fo=3, routed)           0.791     8.863    my_otter/my_PC/otter_memory/RESULT0_carry_i_16_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.326     9.189 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=9, routed)           1.355    10.544    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.668 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=29, routed)          1.854    12.523    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X43Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.647 r  my_otter/my_PC/otter_memory/RESULT0_carry__4_i_10/O
                         net (fo=5, routed)           1.493    14.140    my_otter/my_PC/otter_memory/srcB[22]
    SLICE_X49Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.264 r  my_otter/my_PC/otter_memory/i__carry__4_i_5/O
                         net (fo=3, routed)           0.913    15.176    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_1[2]
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.300 r  my_otter/my_PC/otter_memory/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    15.300    my_otter/my_ALU/RESULT0_inferred__7/i__carry__2_0[3]
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.676 r  my_otter/my_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.676    my_otter/my_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.793 f  my_otter/my_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.350    17.143    my_otter/my_PC/otter_memory/CO[0]
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.267 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.820    18.087    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124    18.211 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_80/O
                         net (fo=88, routed)          3.047    21.259    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_152_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124    21.383 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=42, routed)          2.015    23.397    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.124    23.521 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83/O
                         net (fo=64, routed)          4.383    27.904    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83_n_0
    SLICE_X51Y10         LUT4 (Prop_lut4_I1_O)        0.150    28.054 r  my_otter/my_PC/otter_memory/memory_reg_bram_4_i_6/O
                         net (fo=1, routed)           0.915    28.969    my_otter/my_PC/otter_memory/memory_reg_bram_4_i_6_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_4/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.966ns  (logic 5.191ns (17.921%)  route 23.775ns (82.079%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.367     4.821    my_otter/my_PC/otter_memory/memory_reg_bram_8_n_54
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.945 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=1, routed)           0.000     4.945    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.157 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154/O
                         net (fo=1, routed)           0.000     5.157    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.251 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=57, routed)          2.477     7.728    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_5
    SLICE_X37Y13         LUT3 (Prop_lut3_I2_O)        0.344     8.072 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_16/O
                         net (fo=3, routed)           0.791     8.863    my_otter/my_PC/otter_memory/RESULT0_carry_i_16_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.326     9.189 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=9, routed)           1.355    10.544    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.668 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=29, routed)          1.854    12.523    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X43Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.647 r  my_otter/my_PC/otter_memory/RESULT0_carry__4_i_10/O
                         net (fo=5, routed)           1.493    14.140    my_otter/my_PC/otter_memory/srcB[22]
    SLICE_X49Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.264 r  my_otter/my_PC/otter_memory/i__carry__4_i_5/O
                         net (fo=3, routed)           0.913    15.176    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_1[2]
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.300 r  my_otter/my_PC/otter_memory/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    15.300    my_otter/my_ALU/RESULT0_inferred__7/i__carry__2_0[3]
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.676 r  my_otter/my_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.676    my_otter/my_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.793 f  my_otter/my_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.350    17.143    my_otter/my_PC/otter_memory/CO[0]
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.267 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.820    18.087    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124    18.211 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_80/O
                         net (fo=88, routed)          3.047    21.259    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_152_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124    21.383 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=42, routed)          2.015    23.397    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.124    23.521 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83/O
                         net (fo=64, routed)          4.618    28.139    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83_n_0
    SLICE_X48Y9          LUT4 (Prop_lut4_I0_O)        0.152    28.291 r  my_otter/my_PC/otter_memory/memory_reg_bram_4_i_4/O
                         net (fo=1, routed)           0.675    28.966    my_otter/my_PC/otter_memory/memory_reg_bram_4_i_4_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_4/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_10/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.915ns  (logic 5.163ns (17.856%)  route 23.752ns (82.144%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_8/DOBDO[13]
                         net (fo=1, routed)           2.367     4.821    my_otter/my_PC/otter_memory/memory_reg_bram_8_n_54
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.945 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204/O
                         net (fo=1, routed)           0.000     4.945    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_204_n_0
    SLICE_X51Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.157 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154/O
                         net (fo=1, routed)           0.000     5.157    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_154_n_0
    SLICE_X51Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     5.251 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_82/O
                         net (fo=57, routed)          2.477     7.728    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_5
    SLICE_X37Y13         LUT3 (Prop_lut3_I2_O)        0.344     8.072 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_16/O
                         net (fo=3, routed)           0.791     8.863    my_otter/my_PC/otter_memory/RESULT0_carry_i_16_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.326     9.189 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=9, routed)           1.355    10.544    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.124    10.668 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=29, routed)          1.854    12.523    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X43Y9          LUT5 (Prop_lut5_I3_O)        0.124    12.647 r  my_otter/my_PC/otter_memory/RESULT0_carry__4_i_10/O
                         net (fo=5, routed)           1.493    14.140    my_otter/my_PC/otter_memory/srcB[22]
    SLICE_X49Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.264 r  my_otter/my_PC/otter_memory/i__carry__4_i_5/O
                         net (fo=3, routed)           0.913    15.176    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_1[2]
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.124    15.300 r  my_otter/my_PC/otter_memory/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000    15.300    my_otter/my_ALU/RESULT0_inferred__7/i__carry__2_0[3]
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.676 r  my_otter/my_ALU/RESULT0_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.676    my_otter/my_ALU/RESULT0_inferred__7/i__carry__1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.793 f  my_otter/my_ALU/RESULT0_inferred__7/i__carry__2/CO[3]
                         net (fo=1, routed)           1.350    17.143    my_otter/my_PC/otter_memory/CO[0]
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.267 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151/O
                         net (fo=1, routed)           0.820    18.087    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_151_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I3_O)        0.124    18.211 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_80/O
                         net (fo=88, routed)          3.047    21.259    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_152_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.124    21.383 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=42, routed)          2.015    23.397    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I2_O)        0.124    23.521 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83/O
                         net (fo=64, routed)          4.931    28.452    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_83_n_0
    SLICE_X48Y12         LUT4 (Prop_lut4_I0_O)        0.124    28.576 r  my_otter/my_PC/otter_memory/memory_reg_bram_10_i_3/O
                         net (fo=1, routed)           0.339    28.915    my_otter/my_PC/otter_memory/memory_reg_bram_10_i_3_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_10/WEA[3]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/my_PC/PC_reg/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_PC/PC_reg/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE                         0.000     0.000 r  my_otter/my_PC/PC_reg/data_out_reg[0]/C
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_PC/PC_reg/data_out_reg[0]/Q
                         net (fo=5, routed)           0.183     0.324    my_otter/my_PC/otter_memory/Q[0]
    SLICE_X37Y2          LUT5 (Prop_lut5_I3_O)        0.045     0.369 r  my_otter/my_PC/otter_memory/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.369    my_otter/my_PC/PC_reg/D[0]
    SLICE_X37Y2          FDRE                                         r  my_otter/my_PC/PC_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_117/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_18_23_i_56/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.141ns (35.003%)  route 0.262ns (64.997%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_117/C
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_117/Q
                         net (fo=64, routed)          0.262     0.403    reg_file_reg_r1_0_31_0_5_i_117_n_0
    SLICE_X33Y13         FDRE                                         r  reg_file_reg_r1_0_31_18_23_i_56/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_117/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_18_23_i_62/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.141ns (35.003%)  route 0.262ns (64.997%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_117/C
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_117/Q
                         net (fo=64, routed)          0.262     0.403    reg_file_reg_r1_0_31_0_5_i_117_n_0
    SLICE_X33Y13         FDRE                                         r  reg_file_reg_r1_0_31_18_23_i_62/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_117/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_6_11_i_42/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.141ns (31.253%)  route 0.310ns (68.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_117/C
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_117/Q
                         net (fo=64, routed)          0.310     0.451    reg_file_reg_r1_0_31_0_5_i_117_n_0
    SLICE_X35Y14         FDRE                                         r  reg_file_reg_r1_0_31_6_11_i_42/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_117/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_6_11_i_46/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.141ns (31.253%)  route 0.310ns (68.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_117/C
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_117/Q
                         net (fo=64, routed)          0.310     0.451    reg_file_reg_r1_0_31_0_5_i_117_n_0
    SLICE_X35Y14         FDRE                                         r  reg_file_reg_r1_0_31_6_11_i_46/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/PC_reg/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.164ns (35.725%)  route 0.295ns (64.275%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  my_otter/my_PC/PC_reg/data_out_reg[14]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_otter/my_PC/PC_reg/data_out_reg[14]/Q
                         net (fo=25, routed)          0.295     0.459    my_otter/my_PC/otter_memory/Q[14]
    SLICE_X46Y12         FDRE                                         r  my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/ioBuffer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_regFile/reg_file_reg_r2_0_31_6_11/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.186ns (40.494%)  route 0.273ns (59.506%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE                         0.000     0.000 r  my_otter/my_PC/otter_memory/ioBuffer_reg[6]/C
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_PC/otter_memory/ioBuffer_reg[6]/Q
                         net (fo=1, routed)           0.086     0.227    my_otter/my_PC/otter_memory/ioBuffer[6]
    SLICE_X33Y5          LUT5 (Prop_lut5_I3_O)        0.045     0.272 r  my_otter/my_PC/otter_memory/reg_file_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.188     0.459    my_otter/my_regFile/reg_file_reg_r2_0_31_6_11/DIA0
    SLICE_X38Y5          RAMD32                                       r  my_otter/my_regFile/reg_file_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_CU_FSM/FSM_sequential_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.185ns (38.178%)  route 0.300ns (61.822%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE                         0.000     0.000 r  my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/C
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/Q
                         net (fo=21, routed)          0.300     0.441    my_otter/my_CU_FSM/PS[0]
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.044     0.485 r  my_otter/my_CU_FSM/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.485    my_otter/my_CU_FSM/FSM_sequential_PS[1]_i_1_n_0
    SLICE_X37Y14         FDRE                                         r  my_otter/my_CU_FSM/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.186ns (38.306%)  route 0.300ns (61.694%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE                         0.000     0.000 r  my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/C
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/Q
                         net (fo=21, routed)          0.300     0.441    my_otter/my_CU_FSM/PS[0]
    SLICE_X37Y14         LUT3 (Prop_lut3_I0_O)        0.045     0.486 r  my_otter/my_CU_FSM/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.486    my_otter/my_CU_FSM/FSM_sequential_PS[0]_i_1_n_0
    SLICE_X37Y14         FDRE                                         r  my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/PC_reg/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.141ns (28.853%)  route 0.348ns (71.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE                         0.000     0.000 r  my_otter/my_PC/PC_reg/data_out_reg[12]/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_PC/PC_reg/data_out_reg[12]/Q
                         net (fo=23, routed)          0.348     0.489    my_otter/my_PC/otter_memory/Q[12]
    SLICE_X46Y12         FDRE                                         r  my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_3/D
  -------------------------------------------------------------------    -------------------





