//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	feilei

.visible .entry feilei(
	.param .u32 feilei_param_0,
	.param .u64 feilei_param_1,
	.param .u64 feilei_param_2,
	.param .u64 feilei_param_3
)
{
	.reg .pred 	%p<24>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<16>;


	ld.param.u32 	%r3, [feilei_param_0];
	ld.param.u64 	%rd10, [feilei_param_1];
	ld.param.u64 	%rd11, [feilei_param_2];
	ld.param.u64 	%rd12, [feilei_param_3];
	cvta.to.global.u64 	%rd15, %rd11;
	cvta.to.global.u64 	%rd14, %rd12;
	cvta.to.global.u64 	%rd13, %rd10;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	setp.lt.s32	%p1, %r8, %r3;
	setp.gt.s32	%p2, %r3, 0;
	and.pred  	%p3, %p1, %p2;
	mov.u32 	%r16, 0;
	@!%p3 bra 	BB0_19;
	bra.uni 	BB0_1;

BB0_1:
	ld.global.f32 	%f1, [%rd13];
	setp.eq.f32	%p4, %f1, 0f7EFFFFEE;
	@%p4 bra 	BB0_17;
	bra.uni 	BB0_2;

BB0_17:
	st.global.f32 	[%rd14], %f1;
	bra.uni 	BB0_18;

BB0_2:
	setp.ltu.f32	%p5, %f1, 0f458CA000;
	@%p5 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_4:
	setp.ge.f32	%p6, %f1, 0f455AC000;
	setp.lt.f32	%p7, %f1, 0f458CA000;
	and.pred  	%p8, %p6, %p7;
	@%p8 bra 	BB0_16;
	bra.uni 	BB0_5;

BB0_16:
	mov.u32 	%r15, 1073741824;
	st.global.u32 	[%rd14], %r15;
	bra.uni 	BB0_18;

BB0_3:
	mov.u32 	%r9, 1065353216;
	st.global.u32 	[%rd14], %r9;
	bra.uni 	BB0_18;

BB0_5:
	setp.ge.f32	%p9, %f1, 0f451C4000;
	setp.lt.f32	%p10, %f1, 0f455AC000;
	and.pred  	%p11, %p9, %p10;
	@%p11 bra 	BB0_15;
	bra.uni 	BB0_6;

BB0_15:
	mov.u32 	%r14, 1077936128;
	st.global.u32 	[%rd14], %r14;
	bra.uni 	BB0_18;

BB0_6:
	setp.ge.f32	%p12, %f1, 0f44BB8000;
	setp.lt.f32	%p13, %f1, 0f451C4000;
	and.pred  	%p14, %p13, %p12;
	@!%p14 bra 	BB0_9;
	bra.uni 	BB0_7;

BB0_7:
	ld.global.f32 	%f2, [%rd15];
	setp.ltu.f32	%p15, %f2, 0f40000000;
	@%p15 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_9:
	setp.lt.f32	%p17, %f1, 0f447A0000;
	and.pred  	%p18, %p17, %p12;
	@!%p18 bra 	BB0_12;
	bra.uni 	BB0_10;

BB0_10:
	ld.global.f32 	%f3, [%rd15];
	setp.ltu.f32	%p19, %f3, 0f40A00000;
	@%p19 bra 	BB0_12;
	bra.uni 	BB0_11;

BB0_12:
	setp.ge.f32	%p21, %f1, 0f43960000;
	and.pred  	%p22, %p21, %p17;
	@%p22 bra 	BB0_14;
	bra.uni 	BB0_13;

BB0_14:
	mov.u32 	%r13, 1086324736;
	st.global.u32 	[%rd14], %r13;
	bra.uni 	BB0_18;

BB0_13:
	mov.u32 	%r12, 0;
	st.global.u32 	[%rd14], %r12;
	bra.uni 	BB0_18;

BB0_8:
	mov.u32 	%r10, 1082130432;
	st.global.u32 	[%rd14], %r10;
	bra.uni 	BB0_18;

BB0_11:
	mov.u32 	%r11, 1084227584;
	st.global.u32 	[%rd14], %r11;

BB0_18:
	add.s32 	%r16, %r16, 1;
	add.s64 	%rd15, %rd15, 4;
	add.s64 	%rd14, %rd14, 4;
	add.s64 	%rd13, %rd13, 4;
	setp.lt.s32	%p23, %r16, %r3;
	@%p23 bra 	BB0_1;

BB0_19:
	ret;
}


