// PTX kernel code for CUDA baseband beamformer
// This file has been generated automatically by `bb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for bb(::Int32, ::Int32, ::CuDeviceVector{Int8x4, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=128, blocks_per_sm=8

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2743[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32]
)
.reqntid 128, 1, 1
.minnctapersm 8
{
	.reg .pred 	%p<70>;
	.reg .b32 	%r<2458>;
	.reg .b64 	%rd<344>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r122, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd32, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r125, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p6, %r125, 32895;
	@%p6 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r126, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p7, %r126, 43135;
	@%p7 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r123, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd5, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r127, %r3, 7;
	mov.u32 	%r4, %tid.x;
	or.b32  	%r128, %r127, %r4;
	or.b32  	%r129, %r128, %r2;
	mul.wide.u32 	%rd37, %r129, 4;
	add.s64 	%rd7, %rd5, %rd37;
	mov.u32 	%r130, 1;
	st.global.u32 	[%rd7], %r130;
	setp.gt.u32 	%p8, %r123, 65535;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L131
	ld.param.u32 	%r124, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p9, %r124, %r123;
	setp.gt.s32 	%p10, %r124, 131071;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L138
	sub.s32 	%r131, %r124, %r123;
	and.b32  	%r132, %r131, 127;
	setp.eq.s32 	%p12, %r132, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L241
	ld.param.u64 	%rd3, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	shl.b32 	%r133, %r3, 4;
	shr.u32 	%r5, %r4, 3;
	shl.b32 	%r134, %r1, 2;
	or.b32  	%r6, %r5, %r134;
	or.b32  	%r135, %r6, %r133;
	mul.wide.u32 	%rd38, %r135, 4;
	add.s64 	%rd39, %rd3, %rd38;
	ld.global.u32 	%r136, [%rd39];
	add.s32 	%r8, %r136, -5;
	setp.lt.u32 	%p13, %r8, 31;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L457
	ld.param.u64 	%rd1, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	ld.param.u64 	%rd6, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	add.s32 	%r7, %r136, -4;
	or.b32  	%r138, %r4, %r1;
	setp.ne.s32 	%p1, %r138, 0;
	mul.wide.u32 	%rd42, %r3, 4;
	add.s64 	%rd8, %rd6, %rd42;
	mov.u32 	%r2449, 0;
	@%p1 bra 	$L__BB0_12;
// %bb.11:                              // %L480
	st.global.u32 	[%rd8], %r2449;
$L__BB0_12:                             // %L526
	ld.param.u64 	%rd2, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	ld.param.u64 	%rd4, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	bar.sync 	0;
	shl.b32 	%r653, %r3, 13;
	shl.b32 	%r654, %r4, 7;
	and.b32  	%r655, %r654, 3584;
	shl.b32 	%r656, %r4, 5;
	and.b32  	%r657, %r656, 96;
	shl.b32 	%r658, %r1, 7;
	or.b32  	%r659, %r657, %r658;
	or.b32  	%r660, %r653, %r655;
	or.b32  	%r661, %r660, %r659;
	mul.wide.u32 	%rd43, %r661, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.u32 	%r145, [%rd44];
	or.b32  	%r662, %r660, 4096;
	or.b32  	%r663, %r662, %r659;
	mul.wide.u32 	%rd45, %r663, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.u32 	%r153, [%rd46];
	or.b32  	%r664, %r659, 1;
	or.b32  	%r665, %r660, %r664;
	mul.wide.u32 	%rd47, %r665, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u32 	%r146, [%rd48];
	or.b32  	%r666, %r662, %r664;
	mul.wide.u32 	%rd49, %r666, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.u32 	%r154, [%rd50];
	or.b32  	%r667, %r659, 2;
	or.b32  	%r668, %r660, %r667;
	mul.wide.u32 	%rd51, %r668, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.u32 	%r161, [%rd52];
	or.b32  	%r669, %r662, %r667;
	mul.wide.u32 	%rd53, %r669, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.u32 	%r169, [%rd54];
	or.b32  	%r670, %r659, 3;
	or.b32  	%r671, %r660, %r670;
	mul.wide.u32 	%rd55, %r671, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u32 	%r162, [%rd56];
	or.b32  	%r672, %r662, %r670;
	mul.wide.u32 	%rd57, %r672, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.u32 	%r170, [%rd58];
	or.b32  	%r673, %r659, 4;
	or.b32  	%r674, %r660, %r673;
	mul.wide.u32 	%rd59, %r674, 4;
	add.s64 	%rd60, %rd1, %rd59;
	ld.global.u32 	%r177, [%rd60];
	or.b32  	%r675, %r662, %r673;
	mul.wide.u32 	%rd61, %r675, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.u32 	%r185, [%rd62];
	or.b32  	%r676, %r659, 5;
	or.b32  	%r677, %r660, %r676;
	mul.wide.u32 	%rd63, %r677, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.u32 	%r178, [%rd64];
	or.b32  	%r678, %r662, %r676;
	mul.wide.u32 	%rd65, %r678, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.u32 	%r186, [%rd66];
	or.b32  	%r679, %r659, 6;
	or.b32  	%r680, %r660, %r679;
	mul.wide.u32 	%rd67, %r680, 4;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.u32 	%r193, [%rd68];
	or.b32  	%r681, %r662, %r679;
	mul.wide.u32 	%rd69, %r681, 4;
	add.s64 	%rd70, %rd1, %rd69;
	ld.global.u32 	%r201, [%rd70];
	or.b32  	%r682, %r659, 7;
	or.b32  	%r683, %r660, %r682;
	mul.wide.u32 	%rd71, %r683, 4;
	add.s64 	%rd72, %rd1, %rd71;
	ld.global.u32 	%r194, [%rd72];
	or.b32  	%r684, %r662, %r682;
	mul.wide.u32 	%rd73, %r684, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.u32 	%r202, [%rd74];
	or.b32  	%r685, %r659, 8;
	or.b32  	%r686, %r660, %r685;
	mul.wide.u32 	%rd75, %r686, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.global.u32 	%r209, [%rd76];
	or.b32  	%r687, %r662, %r685;
	mul.wide.u32 	%rd77, %r687, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.u32 	%r217, [%rd78];
	or.b32  	%r688, %r659, 9;
	or.b32  	%r689, %r660, %r688;
	mul.wide.u32 	%rd79, %r689, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.u32 	%r210, [%rd80];
	or.b32  	%r690, %r662, %r688;
	mul.wide.u32 	%rd81, %r690, 4;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.u32 	%r218, [%rd82];
	or.b32  	%r691, %r659, 10;
	or.b32  	%r692, %r660, %r691;
	mul.wide.u32 	%rd83, %r692, 4;
	add.s64 	%rd84, %rd1, %rd83;
	ld.global.u32 	%r225, [%rd84];
	or.b32  	%r693, %r662, %r691;
	mul.wide.u32 	%rd85, %r693, 4;
	add.s64 	%rd86, %rd1, %rd85;
	ld.global.u32 	%r233, [%rd86];
	or.b32  	%r694, %r659, 11;
	or.b32  	%r695, %r660, %r694;
	mul.wide.u32 	%rd87, %r695, 4;
	add.s64 	%rd88, %rd1, %rd87;
	ld.global.u32 	%r226, [%rd88];
	or.b32  	%r696, %r662, %r694;
	mul.wide.u32 	%rd89, %r696, 4;
	add.s64 	%rd90, %rd1, %rd89;
	ld.global.u32 	%r234, [%rd90];
	or.b32  	%r697, %r659, 12;
	or.b32  	%r698, %r660, %r697;
	mul.wide.u32 	%rd91, %r698, 4;
	add.s64 	%rd92, %rd1, %rd91;
	ld.global.u32 	%r241, [%rd92];
	or.b32  	%r699, %r662, %r697;
	mul.wide.u32 	%rd93, %r699, 4;
	add.s64 	%rd94, %rd1, %rd93;
	ld.global.u32 	%r249, [%rd94];
	or.b32  	%r700, %r659, 13;
	or.b32  	%r701, %r660, %r700;
	mul.wide.u32 	%rd95, %r701, 4;
	add.s64 	%rd96, %rd1, %rd95;
	ld.global.u32 	%r242, [%rd96];
	or.b32  	%r702, %r662, %r700;
	mul.wide.u32 	%rd97, %r702, 4;
	add.s64 	%rd98, %rd1, %rd97;
	ld.global.u32 	%r250, [%rd98];
	or.b32  	%r703, %r659, 14;
	or.b32  	%r704, %r660, %r703;
	mul.wide.u32 	%rd99, %r704, 4;
	add.s64 	%rd100, %rd1, %rd99;
	ld.global.u32 	%r257, [%rd100];
	or.b32  	%r705, %r662, %r703;
	mul.wide.u32 	%rd101, %r705, 4;
	add.s64 	%rd102, %rd1, %rd101;
	ld.global.u32 	%r265, [%rd102];
	or.b32  	%r706, %r659, 15;
	or.b32  	%r707, %r660, %r706;
	mul.wide.u32 	%rd103, %r707, 4;
	add.s64 	%rd104, %rd1, %rd103;
	ld.global.u32 	%r258, [%rd104];
	or.b32  	%r708, %r662, %r706;
	mul.wide.u32 	%rd105, %r708, 4;
	add.s64 	%rd106, %rd1, %rd105;
	ld.global.u32 	%r266, [%rd106];
	or.b32  	%r709, %r659, 16;
	or.b32  	%r710, %r660, %r709;
	mul.wide.u32 	%rd107, %r710, 4;
	add.s64 	%rd108, %rd1, %rd107;
	ld.global.u32 	%r273, [%rd108];
	or.b32  	%r711, %r662, %r709;
	mul.wide.u32 	%rd109, %r711, 4;
	add.s64 	%rd110, %rd1, %rd109;
	ld.global.u32 	%r281, [%rd110];
	or.b32  	%r712, %r659, 17;
	or.b32  	%r713, %r660, %r712;
	mul.wide.u32 	%rd111, %r713, 4;
	add.s64 	%rd112, %rd1, %rd111;
	ld.global.u32 	%r274, [%rd112];
	or.b32  	%r714, %r662, %r712;
	mul.wide.u32 	%rd113, %r714, 4;
	add.s64 	%rd114, %rd1, %rd113;
	ld.global.u32 	%r282, [%rd114];
	or.b32  	%r715, %r659, 18;
	or.b32  	%r716, %r660, %r715;
	mul.wide.u32 	%rd115, %r716, 4;
	add.s64 	%rd116, %rd1, %rd115;
	ld.global.u32 	%r289, [%rd116];
	or.b32  	%r717, %r662, %r715;
	mul.wide.u32 	%rd117, %r717, 4;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.u32 	%r297, [%rd118];
	or.b32  	%r718, %r659, 19;
	or.b32  	%r719, %r660, %r718;
	mul.wide.u32 	%rd119, %r719, 4;
	add.s64 	%rd120, %rd1, %rd119;
	ld.global.u32 	%r290, [%rd120];
	or.b32  	%r720, %r662, %r718;
	mul.wide.u32 	%rd121, %r720, 4;
	add.s64 	%rd122, %rd1, %rd121;
	ld.global.u32 	%r298, [%rd122];
	or.b32  	%r721, %r659, 20;
	or.b32  	%r722, %r660, %r721;
	mul.wide.u32 	%rd123, %r722, 4;
	add.s64 	%rd124, %rd1, %rd123;
	ld.global.u32 	%r305, [%rd124];
	or.b32  	%r723, %r662, %r721;
	mul.wide.u32 	%rd125, %r723, 4;
	add.s64 	%rd126, %rd1, %rd125;
	ld.global.u32 	%r313, [%rd126];
	or.b32  	%r724, %r659, 21;
	or.b32  	%r725, %r660, %r724;
	mul.wide.u32 	%rd127, %r725, 4;
	add.s64 	%rd128, %rd1, %rd127;
	ld.global.u32 	%r306, [%rd128];
	or.b32  	%r726, %r662, %r724;
	mul.wide.u32 	%rd129, %r726, 4;
	add.s64 	%rd130, %rd1, %rd129;
	ld.global.u32 	%r314, [%rd130];
	or.b32  	%r727, %r659, 22;
	or.b32  	%r728, %r660, %r727;
	mul.wide.u32 	%rd131, %r728, 4;
	add.s64 	%rd132, %rd1, %rd131;
	ld.global.u32 	%r321, [%rd132];
	or.b32  	%r729, %r662, %r727;
	mul.wide.u32 	%rd133, %r729, 4;
	add.s64 	%rd134, %rd1, %rd133;
	ld.global.u32 	%r329, [%rd134];
	or.b32  	%r730, %r659, 23;
	or.b32  	%r731, %r660, %r730;
	mul.wide.u32 	%rd135, %r731, 4;
	add.s64 	%rd136, %rd1, %rd135;
	ld.global.u32 	%r322, [%rd136];
	or.b32  	%r732, %r662, %r730;
	mul.wide.u32 	%rd137, %r732, 4;
	add.s64 	%rd138, %rd1, %rd137;
	ld.global.u32 	%r330, [%rd138];
	or.b32  	%r733, %r659, 24;
	or.b32  	%r734, %r660, %r733;
	mul.wide.u32 	%rd139, %r734, 4;
	add.s64 	%rd140, %rd1, %rd139;
	ld.global.u32 	%r337, [%rd140];
	or.b32  	%r735, %r662, %r733;
	mul.wide.u32 	%rd141, %r735, 4;
	add.s64 	%rd142, %rd1, %rd141;
	ld.global.u32 	%r345, [%rd142];
	or.b32  	%r736, %r659, 25;
	or.b32  	%r737, %r660, %r736;
	mul.wide.u32 	%rd143, %r737, 4;
	add.s64 	%rd144, %rd1, %rd143;
	ld.global.u32 	%r338, [%rd144];
	or.b32  	%r738, %r662, %r736;
	mul.wide.u32 	%rd145, %r738, 4;
	add.s64 	%rd146, %rd1, %rd145;
	ld.global.u32 	%r346, [%rd146];
	or.b32  	%r739, %r659, 26;
	or.b32  	%r740, %r660, %r739;
	mul.wide.u32 	%rd147, %r740, 4;
	add.s64 	%rd148, %rd1, %rd147;
	ld.global.u32 	%r353, [%rd148];
	or.b32  	%r741, %r662, %r739;
	mul.wide.u32 	%rd149, %r741, 4;
	add.s64 	%rd150, %rd1, %rd149;
	ld.global.u32 	%r361, [%rd150];
	or.b32  	%r742, %r659, 27;
	or.b32  	%r743, %r660, %r742;
	mul.wide.u32 	%rd151, %r743, 4;
	add.s64 	%rd152, %rd1, %rd151;
	ld.global.u32 	%r354, [%rd152];
	or.b32  	%r744, %r662, %r742;
	mul.wide.u32 	%rd153, %r744, 4;
	add.s64 	%rd154, %rd1, %rd153;
	ld.global.u32 	%r362, [%rd154];
	or.b32  	%r745, %r659, 28;
	or.b32  	%r746, %r660, %r745;
	mul.wide.u32 	%rd155, %r746, 4;
	add.s64 	%rd156, %rd1, %rd155;
	ld.global.u32 	%r369, [%rd156];
	or.b32  	%r747, %r662, %r745;
	mul.wide.u32 	%rd157, %r747, 4;
	add.s64 	%rd158, %rd1, %rd157;
	ld.global.u32 	%r377, [%rd158];
	or.b32  	%r748, %r659, 29;
	or.b32  	%r749, %r660, %r748;
	mul.wide.u32 	%rd159, %r749, 4;
	add.s64 	%rd160, %rd1, %rd159;
	ld.global.u32 	%r370, [%rd160];
	or.b32  	%r750, %r662, %r748;
	mul.wide.u32 	%rd161, %r750, 4;
	add.s64 	%rd162, %rd1, %rd161;
	ld.global.u32 	%r378, [%rd162];
	or.b32  	%r751, %r659, 30;
	or.b32  	%r752, %r660, %r751;
	mul.wide.u32 	%rd163, %r752, 4;
	add.s64 	%rd164, %rd1, %rd163;
	ld.global.u32 	%r385, [%rd164];
	or.b32  	%r753, %r662, %r751;
	mul.wide.u32 	%rd165, %r753, 4;
	add.s64 	%rd166, %rd1, %rd165;
	ld.global.u32 	%r393, [%rd166];
	or.b32  	%r754, %r659, 31;
	or.b32  	%r755, %r660, %r754;
	mul.wide.u32 	%rd167, %r755, 4;
	add.s64 	%rd168, %rd1, %rd167;
	ld.global.u32 	%r386, [%rd168];
	or.b32  	%r756, %r662, %r754;
	mul.wide.u32 	%rd169, %r756, 4;
	add.s64 	%rd170, %rd1, %rd169;
	ld.global.u32 	%r394, [%rd170];
	mov.u32 	%r143, 21520;
	// begin inline asm
	prmt.b32 %r397, %r145, %r146, %r143;
	// end inline asm
	mov.u32 	%r147, 30258;
	// begin inline asm
	prmt.b32 %r398, %r145, %r146, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r405, %r153, %r154, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r406, %r153, %r154, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r413, %r161, %r162, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r414, %r161, %r162, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r421, %r169, %r170, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r422, %r169, %r170, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r429, %r177, %r178, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r430, %r177, %r178, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r437, %r185, %r186, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r438, %r185, %r186, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r445, %r193, %r194, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r446, %r193, %r194, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r453, %r201, %r202, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r454, %r201, %r202, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r461, %r209, %r210, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r462, %r209, %r210, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r469, %r217, %r218, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r470, %r217, %r218, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r477, %r225, %r226, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r478, %r225, %r226, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r485, %r233, %r234, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r486, %r233, %r234, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r493, %r241, %r242, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r494, %r241, %r242, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r501, %r249, %r250, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r502, %r249, %r250, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r509, %r257, %r258, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r510, %r257, %r258, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r517, %r265, %r266, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r518, %r265, %r266, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r525, %r273, %r274, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r526, %r273, %r274, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r533, %r281, %r282, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r534, %r281, %r282, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r541, %r289, %r290, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r542, %r289, %r290, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r549, %r297, %r298, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r550, %r297, %r298, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r557, %r305, %r306, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r558, %r305, %r306, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r565, %r313, %r314, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r566, %r313, %r314, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r573, %r321, %r322, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r574, %r321, %r322, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r581, %r329, %r330, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r582, %r329, %r330, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r589, %r337, %r338, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r590, %r337, %r338, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r597, %r345, %r346, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r598, %r345, %r346, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r605, %r353, %r354, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r606, %r353, %r354, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r613, %r361, %r362, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r614, %r361, %r362, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r621, %r369, %r370, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r622, %r369, %r370, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r629, %r377, %r378, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r630, %r377, %r378, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r637, %r385, %r386, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r638, %r385, %r386, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r645, %r393, %r394, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r646, %r393, %r394, %r147;
	// end inline asm
	mov.u32 	%r399, 25152;
	// begin inline asm
	prmt.b32 %r1141, %r397, %r398, %r399;
	// end inline asm
	mov.u32 	%r403, 29521;
	// begin inline asm
	prmt.b32 %r1147, %r397, %r398, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1659, %r405, %r406, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1665, %r405, %r406, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1173, %r413, %r414, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1179, %r413, %r414, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1691, %r421, %r422, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1697, %r421, %r422, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1205, %r429, %r430, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1211, %r429, %r430, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1723, %r437, %r438, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1729, %r437, %r438, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1237, %r445, %r446, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1243, %r445, %r446, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1755, %r453, %r454, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1761, %r453, %r454, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1269, %r461, %r462, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1275, %r461, %r462, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1787, %r469, %r470, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1793, %r469, %r470, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1301, %r477, %r478, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1307, %r477, %r478, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1819, %r485, %r486, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1825, %r485, %r486, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1333, %r493, %r494, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1339, %r493, %r494, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1851, %r501, %r502, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1857, %r501, %r502, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1365, %r509, %r510, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1371, %r509, %r510, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1883, %r517, %r518, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1889, %r517, %r518, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1397, %r525, %r526, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1403, %r525, %r526, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1915, %r533, %r534, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1921, %r533, %r534, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1429, %r541, %r542, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1435, %r541, %r542, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1947, %r549, %r550, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1953, %r549, %r550, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1461, %r557, %r558, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1467, %r557, %r558, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1979, %r565, %r566, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1985, %r565, %r566, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1493, %r573, %r574, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1499, %r573, %r574, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2011, %r581, %r582, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2017, %r581, %r582, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1525, %r589, %r590, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1531, %r589, %r590, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2043, %r597, %r598, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2049, %r597, %r598, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1557, %r605, %r606, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1563, %r605, %r606, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2075, %r613, %r614, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2081, %r613, %r614, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1589, %r621, %r622, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1595, %r621, %r622, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2107, %r629, %r630, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2113, %r629, %r630, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1621, %r637, %r638, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1627, %r637, %r638, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2139, %r645, %r646, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2145, %r645, %r646, %r403;
	// end inline asm
	shl.b32 	%r73, %r123, 13;
	shl.b32 	%r757, %r3, 8;
	and.b32  	%r74, %r757, 256;
	shl.b32 	%r758, %r4, 2;
	and.b32  	%r759, %r758, 28;
	or.b32  	%r760, %r759, %r2;
	and.b32  	%r761, %r757, 7680;
	or.b32  	%r75, %r760, %r761;
	or.b32  	%r76, %r75, 128;
	or.b32  	%r77, %r760, 128;
	or.b32  	%r78, %r760, 129;
	or.b32  	%r79, %r760, 130;
	or.b32  	%r80, %r760, 131;
	shl.b32 	%r762, %r4, 4;
	and.b32  	%r763, %r762, 48;
	shl.b32 	%r764, %r1, 6;
	or.b32  	%r81, %r763, %r764;
	shr.u32 	%r82, %r4, 2;
	shl.b32 	%r765, %r4, 1;
	and.b32  	%r83, %r765, 6;
	mul.lo.s32 	%r84, %r1, 640;
	or.b32  	%r85, %r84, %r82;
	or.b32  	%r86, %r85, 8;
	and.b32  	%r766, %r4, 7;
	or.b32  	%r767, %r6, 640;
	or.b32  	%r768, %r6, 1280;
	or.b32  	%r769, %r6, 1920;
	shl.b32 	%r771, %r130, %r8;
	setp.gt.u32 	%p15, %r8, 31;
	selp.b32 	%r87, 0, %r771, %p15;
	min.u32 	%r88, %r7, 31;
	and.b32  	%r89, %r4, 1;
	and.b32  	%r90, %r4, 2;
	and.b32  	%r91, %r4, 4;
	shl.b32 	%r772, %r3, 14;
	shl.b32 	%r773, %r1, 21;
	shl.b32 	%r774, %r4, 16;
	and.b32  	%r775, %r774, 1572864;
	shl.b32 	%r776, %r4, 3;
	and.b32  	%r777, %r776, 32;
	and.b32  	%r92, %r656, 64;
	or.b32  	%r778, %r775, %r773;
	or.b32  	%r93, %r778, %r772;
	and.b32  	%r779, %r762, 16;
	or.b32  	%r94, %r777, %r779;
	mul.lo.s32 	%r780, %r5, 257;
	add.s32 	%r781, %r760, %r780;
	mul.wide.u32 	%rd171, %r781, 4;
	mov.u64 	%rd172, shmem;
	add.s64 	%rd9, %rd172, %rd171;
	cvt.u64.u32 	%rd173, %r780;
	cvt.u64.u32 	%rd10, %r760;
	add.s64 	%rd174, %rd10, %rd173;
	shl.b64 	%rd175, %rd174, 2;
	add.s64 	%rd11, %rd172, %rd175;
	add.s32 	%r782, %r780, %r77;
	mul.wide.u32 	%rd176, %r782, 4;
	add.s64 	%rd12, %rd172, %rd176;
	add.s32 	%r783, %r780, %r78;
	mul.wide.u32 	%rd177, %r783, 4;
	add.s64 	%rd13, %rd172, %rd177;
	add.s32 	%r784, %r780, %r79;
	mul.wide.u32 	%rd178, %r784, 4;
	add.s64 	%rd14, %rd172, %rd178;
	add.s32 	%r785, %r780, %r80;
	mul.wide.u32 	%rd179, %r785, 4;
	add.s64 	%rd15, %rd172, %rd179;
	mul.lo.s32 	%r786, %r766, 20;
	add.s32 	%r787, %r786, %r6;
	mul.wide.u32 	%rd180, %r787, 4;
	add.s64 	%rd181, %rd172, 32896;
	add.s64 	%rd16, %rd181, %rd180;
	add.s32 	%r788, %r767, %r786;
	mul.wide.u32 	%rd182, %r788, 4;
	add.s64 	%rd17, %rd181, %rd182;
	add.s32 	%r789, %r768, %r786;
	mul.wide.u32 	%rd183, %r789, 4;
	add.s64 	%rd18, %rd181, %rd183;
	add.s32 	%r790, %r769, %r786;
	mul.wide.u32 	%rd184, %r790, 4;
	add.s64 	%rd19, %rd181, %rd184;
	add.s32 	%r791, %r786, 160;
	add.s32 	%r792, %r791, %r6;
	mul.wide.u32 	%rd185, %r792, 4;
	add.s64 	%rd20, %rd181, %rd185;
	add.s32 	%r793, %r767, %r791;
	mul.wide.u32 	%rd186, %r793, 4;
	add.s64 	%rd21, %rd181, %rd186;
	add.s32 	%r794, %r768, %r791;
	mul.wide.u32 	%rd187, %r794, 4;
	add.s64 	%rd22, %rd181, %rd187;
	add.s32 	%r795, %r769, %r791;
	mul.wide.u32 	%rd188, %r795, 4;
	add.s64 	%rd23, %rd181, %rd188;
	add.s32 	%r796, %r786, 320;
	add.s32 	%r797, %r796, %r6;
	mul.wide.u32 	%rd189, %r797, 4;
	add.s64 	%rd24, %rd181, %rd189;
	add.s32 	%r798, %r767, %r796;
	mul.wide.u32 	%rd190, %r798, 4;
	add.s64 	%rd25, %rd181, %rd190;
	add.s32 	%r799, %r768, %r796;
	mul.wide.u32 	%rd191, %r799, 4;
	add.s64 	%rd26, %rd181, %rd191;
	add.s32 	%r800, %r769, %r796;
	mul.wide.u32 	%rd192, %r800, 4;
	add.s64 	%rd27, %rd181, %rd192;
	or.b32  	%r801, %r4, 24;
	mul.lo.s32 	%r802, %r801, 20;
	add.s32 	%r803, %r802, %r6;
	mul.wide.u32 	%rd193, %r803, 4;
	add.s64 	%rd28, %rd181, %rd193;
	add.s32 	%r804, %r767, %r802;
	mul.wide.u32 	%rd194, %r804, 4;
	add.s64 	%rd29, %rd181, %rd194;
	add.s32 	%r805, %r768, %r802;
	mul.wide.u32 	%rd195, %r805, 4;
	add.s64 	%rd30, %rd181, %rd195;
	add.s32 	%r806, %r769, %r802;
	mul.wide.u32 	%rd196, %r806, 4;
	add.s64 	%rd31, %rd181, %rd196;
	mov.pred 	%p69, 0;
$L__BB0_13:                             // %L10000
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_15 Depth 2
                                        //       Child Loop BB0_16 Depth 3
	add.s32 	%r807, %r2449, %r123;
	setp.ge.s32 	%p16, %r807, %r124;
	@%p16 bra 	$L__BB0_19;
// %bb.14:                              // %L10008.preheader
                                        //   in Loop: Header=BB0_13 Depth=1
	or.b32  	%r96, %r2449, %r5;
	or.b32  	%r97, %r96, 4;
	or.b32  	%r98, %r96, 8;
	or.b32  	%r99, %r96, 12;
	or.b32  	%r100, %r96, 16;
	or.b32  	%r101, %r96, 20;
	or.b32  	%r102, %r96, 24;
	or.b32  	%r103, %r96, 28;
	mov.u32 	%r1143, 0;
	mov.u32 	%r2450, %r1143;
	mov.u32 	%r2451, %r1143;
	mov.u32 	%r2452, %r1143;
	mov.u32 	%r2453, %r1143;
	mov.u32 	%r2454, %r1143;
	mov.u32 	%r2455, %r1143;
	mov.u32 	%r2456, %r1143;
$L__BB0_15:                             // %L10008
                                        //   Parent Loop BB0_13 Depth=1
                                        // =>  This Loop Header: Depth=2
                                        //       Child Loop BB0_16 Depth 3
	cvt.u32.u64 	%r810, %rd10;
	add.s32 	%r811, %r96, %r2450;
	shl.b32 	%r812, %r811, 13;
	or.b32  	%r813, %r812, %r74;
	or.b32  	%r814, %r75, %r813;
	add.s32 	%r815, %r814, %r73;
	shr.s32 	%r816, %r815, 31;
	shr.u32 	%r817, %r816, 3;
	add.s32 	%r818, %r815, %r817;
	shr.s32 	%r819, %r818, 29;
	setp.lt.s32 	%p17, %r815, 0;
	and.b32  	%r820, %r818, -536870912;
	setp.ne.s32 	%p18, %r820, %r815;
	and.pred  	%p19, %p17, %p18;
	selp.u32 	%r821, 1, 0, %p19;
	sub.s32 	%r822, %r821, %r819;
	shl.b32 	%r823, %r822, 29;
	add.s32 	%r824, %r823, %r815;
	mul.wide.s32 	%rd197, %r824, 4;
	add.s64 	%rd198, %rd2, %rd197;
	ld.global.v4.u32 	{%r825, %r826, %r827, %r828}, [%rd198];
	or.b32  	%r829, %r76, %r813;
	add.s32 	%r830, %r829, %r73;
	shr.s32 	%r831, %r830, 31;
	shr.u32 	%r832, %r831, 3;
	add.s32 	%r833, %r830, %r832;
	shr.u32 	%r834, %r833, 29;
	shr.u32 	%r835, %r830, 31;
	sub.s32 	%r836, %r835, %r834;
	shl.b32 	%r837, %r836, 29;
	or.b32  	%r838, %r830, 1;
	add.s32 	%r839, %r838, %r837;
	mul.wide.s32 	%rd199, %r839, 4;
	add.s64 	%rd200, %rd2, %rd199;
	ld.global.v4.u32 	{%r840, %r841, %r842, %r843}, [%rd200+-4];
	add.s32 	%r844, %r2450, %r97;
	shl.b32 	%r845, %r844, 13;
	and.b32  	%r846, %r845, 536666112;
	or.b32  	%r847, %r846, %r74;
	or.b32  	%r848, %r75, %r847;
	add.s32 	%r849, %r848, %r73;
	shr.s32 	%r850, %r849, 31;
	shr.u32 	%r851, %r850, 3;
	add.s32 	%r852, %r849, %r851;
	shr.s32 	%r853, %r852, 29;
	setp.lt.s32 	%p20, %r849, 0;
	and.b32  	%r854, %r852, -536870912;
	setp.ne.s32 	%p21, %r854, %r849;
	and.pred  	%p22, %p20, %p21;
	selp.u32 	%r855, 1, 0, %p22;
	sub.s32 	%r856, %r855, %r853;
	shl.b32 	%r857, %r856, 29;
	add.s32 	%r858, %r857, %r849;
	mul.wide.s32 	%rd201, %r858, 4;
	add.s64 	%rd202, %rd2, %rd201;
	ld.global.v4.u32 	{%r859, %r860, %r861, %r862}, [%rd202];
	or.b32  	%r863, %r76, %r847;
	add.s32 	%r864, %r863, %r73;
	shr.s32 	%r865, %r864, 31;
	shr.u32 	%r866, %r865, 3;
	add.s32 	%r867, %r864, %r866;
	shr.u32 	%r868, %r867, 29;
	shr.u32 	%r869, %r864, 31;
	sub.s32 	%r870, %r869, %r868;
	shl.b32 	%r871, %r870, 29;
	or.b32  	%r872, %r864, 1;
	add.s32 	%r873, %r872, %r871;
	mul.wide.s32 	%rd203, %r873, 4;
	add.s64 	%rd204, %rd2, %rd203;
	ld.global.v4.u32 	{%r874, %r875, %r876, %r877}, [%rd204+-4];
	add.s32 	%r878, %r2450, %r98;
	shl.b32 	%r879, %r878, 13;
	and.b32  	%r880, %r879, 536698880;
	or.b32  	%r881, %r880, %r74;
	or.b32  	%r882, %r75, %r881;
	add.s32 	%r883, %r882, %r73;
	shr.s32 	%r884, %r883, 31;
	shr.u32 	%r885, %r884, 3;
	add.s32 	%r886, %r883, %r885;
	shr.s32 	%r887, %r886, 29;
	setp.lt.s32 	%p23, %r883, 0;
	and.b32  	%r888, %r886, -536870912;
	setp.ne.s32 	%p24, %r888, %r883;
	and.pred  	%p25, %p23, %p24;
	selp.u32 	%r889, 1, 0, %p25;
	sub.s32 	%r890, %r889, %r887;
	shl.b32 	%r891, %r890, 29;
	add.s32 	%r892, %r891, %r883;
	mul.wide.s32 	%rd205, %r892, 4;
	add.s64 	%rd206, %rd2, %rd205;
	ld.global.v4.u32 	{%r893, %r894, %r895, %r896}, [%rd206];
	or.b32  	%r897, %r76, %r881;
	add.s32 	%r898, %r897, %r73;
	shr.s32 	%r899, %r898, 31;
	shr.u32 	%r900, %r899, 3;
	add.s32 	%r901, %r898, %r900;
	shr.u32 	%r902, %r901, 29;
	shr.u32 	%r903, %r898, 31;
	sub.s32 	%r904, %r903, %r902;
	shl.b32 	%r905, %r904, 29;
	or.b32  	%r906, %r898, 1;
	add.s32 	%r907, %r906, %r905;
	mul.wide.s32 	%rd207, %r907, 4;
	add.s64 	%rd208, %rd2, %rd207;
	ld.global.v4.u32 	{%r908, %r909, %r910, %r911}, [%rd208+-4];
	add.s32 	%r912, %r2450, %r99;
	shl.b32 	%r913, %r912, 13;
	and.b32  	%r914, %r913, 536731648;
	or.b32  	%r915, %r914, %r74;
	or.b32  	%r916, %r75, %r915;
	add.s32 	%r917, %r916, %r73;
	shr.s32 	%r918, %r917, 31;
	shr.u32 	%r919, %r918, 3;
	add.s32 	%r920, %r917, %r919;
	shr.s32 	%r921, %r920, 29;
	setp.lt.s32 	%p26, %r917, 0;
	and.b32  	%r922, %r920, -536870912;
	setp.ne.s32 	%p27, %r922, %r917;
	and.pred  	%p28, %p26, %p27;
	selp.u32 	%r923, 1, 0, %p28;
	sub.s32 	%r924, %r923, %r921;
	shl.b32 	%r925, %r924, 29;
	add.s32 	%r926, %r925, %r917;
	mul.wide.s32 	%rd209, %r926, 4;
	add.s64 	%rd210, %rd2, %rd209;
	ld.global.v4.u32 	{%r927, %r928, %r929, %r930}, [%rd210];
	or.b32  	%r931, %r76, %r915;
	add.s32 	%r932, %r931, %r73;
	shr.s32 	%r933, %r932, 31;
	shr.u32 	%r934, %r933, 3;
	add.s32 	%r935, %r932, %r934;
	shr.u32 	%r936, %r935, 29;
	shr.u32 	%r937, %r932, 31;
	sub.s32 	%r938, %r937, %r936;
	shl.b32 	%r939, %r938, 29;
	or.b32  	%r940, %r932, 1;
	add.s32 	%r941, %r940, %r939;
	mul.wide.s32 	%rd211, %r941, 4;
	add.s64 	%rd212, %rd2, %rd211;
	ld.global.v4.u32 	{%r942, %r943, %r944, %r945}, [%rd212+-4];
	add.s32 	%r946, %r2450, %r100;
	shl.b32 	%r947, %r946, 13;
	and.b32  	%r948, %r947, 536764416;
	or.b32  	%r949, %r948, %r74;
	or.b32  	%r950, %r75, %r949;
	add.s32 	%r951, %r950, %r73;
	shr.s32 	%r952, %r951, 31;
	shr.u32 	%r953, %r952, 3;
	add.s32 	%r954, %r951, %r953;
	shr.s32 	%r955, %r954, 29;
	setp.lt.s32 	%p29, %r951, 0;
	and.b32  	%r956, %r954, -536870912;
	setp.ne.s32 	%p30, %r956, %r951;
	and.pred  	%p31, %p29, %p30;
	selp.u32 	%r957, 1, 0, %p31;
	sub.s32 	%r958, %r957, %r955;
	shl.b32 	%r959, %r958, 29;
	add.s32 	%r960, %r959, %r951;
	mul.wide.s32 	%rd213, %r960, 4;
	add.s64 	%rd214, %rd2, %rd213;
	ld.global.v4.u32 	{%r961, %r962, %r963, %r964}, [%rd214];
	or.b32  	%r965, %r76, %r949;
	add.s32 	%r966, %r965, %r73;
	shr.s32 	%r967, %r966, 31;
	shr.u32 	%r968, %r967, 3;
	add.s32 	%r969, %r966, %r968;
	shr.u32 	%r970, %r969, 29;
	shr.u32 	%r971, %r966, 31;
	sub.s32 	%r972, %r971, %r970;
	shl.b32 	%r973, %r972, 29;
	or.b32  	%r974, %r966, 1;
	add.s32 	%r975, %r974, %r973;
	mul.wide.s32 	%rd215, %r975, 4;
	add.s64 	%rd216, %rd2, %rd215;
	ld.global.v4.u32 	{%r976, %r977, %r978, %r979}, [%rd216+-4];
	add.s32 	%r980, %r2450, %r101;
	shl.b32 	%r981, %r980, 13;
	and.b32  	%r982, %r981, 536797184;
	or.b32  	%r983, %r982, %r74;
	or.b32  	%r984, %r75, %r983;
	add.s32 	%r985, %r984, %r73;
	shr.s32 	%r986, %r985, 31;
	shr.u32 	%r987, %r986, 3;
	add.s32 	%r988, %r985, %r987;
	shr.s32 	%r989, %r988, 29;
	setp.lt.s32 	%p32, %r985, 0;
	and.b32  	%r990, %r988, -536870912;
	setp.ne.s32 	%p33, %r990, %r985;
	and.pred  	%p34, %p32, %p33;
	selp.u32 	%r991, 1, 0, %p34;
	sub.s32 	%r992, %r991, %r989;
	shl.b32 	%r993, %r992, 29;
	add.s32 	%r994, %r993, %r985;
	mul.wide.s32 	%rd217, %r994, 4;
	add.s64 	%rd218, %rd2, %rd217;
	ld.global.v4.u32 	{%r995, %r996, %r997, %r998}, [%rd218];
	or.b32  	%r999, %r76, %r983;
	add.s32 	%r1000, %r999, %r73;
	shr.s32 	%r1001, %r1000, 31;
	shr.u32 	%r1002, %r1001, 3;
	add.s32 	%r1003, %r1000, %r1002;
	shr.u32 	%r1004, %r1003, 29;
	shr.u32 	%r1005, %r1000, 31;
	sub.s32 	%r1006, %r1005, %r1004;
	shl.b32 	%r1007, %r1006, 29;
	or.b32  	%r1008, %r1000, 1;
	add.s32 	%r1009, %r1008, %r1007;
	mul.wide.s32 	%rd219, %r1009, 4;
	add.s64 	%rd220, %rd2, %rd219;
	ld.global.v4.u32 	{%r1010, %r1011, %r1012, %r1013}, [%rd220+-4];
	add.s32 	%r1014, %r2450, %r102;
	shl.b32 	%r1015, %r1014, 13;
	and.b32  	%r1016, %r1015, 536829952;
	or.b32  	%r1017, %r1016, %r74;
	or.b32  	%r1018, %r75, %r1017;
	add.s32 	%r1019, %r1018, %r73;
	shr.s32 	%r1020, %r1019, 31;
	shr.u32 	%r1021, %r1020, 3;
	add.s32 	%r1022, %r1019, %r1021;
	shr.s32 	%r1023, %r1022, 29;
	setp.lt.s32 	%p35, %r1019, 0;
	and.b32  	%r1024, %r1022, -536870912;
	setp.ne.s32 	%p36, %r1024, %r1019;
	and.pred  	%p37, %p35, %p36;
	selp.u32 	%r1025, 1, 0, %p37;
	sub.s32 	%r1026, %r1025, %r1023;
	shl.b32 	%r1027, %r1026, 29;
	add.s32 	%r1028, %r1027, %r1019;
	mul.wide.s32 	%rd221, %r1028, 4;
	add.s64 	%rd222, %rd2, %rd221;
	ld.global.v4.u32 	{%r1029, %r1030, %r1031, %r1032}, [%rd222];
	or.b32  	%r1033, %r76, %r1017;
	add.s32 	%r1034, %r1033, %r73;
	shr.s32 	%r1035, %r1034, 31;
	shr.u32 	%r1036, %r1035, 3;
	add.s32 	%r1037, %r1034, %r1036;
	shr.u32 	%r1038, %r1037, 29;
	shr.u32 	%r1039, %r1034, 31;
	sub.s32 	%r1040, %r1039, %r1038;
	shl.b32 	%r1041, %r1040, 29;
	or.b32  	%r1042, %r1034, 1;
	add.s32 	%r1043, %r1042, %r1041;
	mul.wide.s32 	%rd223, %r1043, 4;
	add.s64 	%rd224, %rd2, %rd223;
	ld.global.v4.u32 	{%r1044, %r1045, %r1046, %r1047}, [%rd224+-4];
	add.s32 	%r1048, %r2450, %r103;
	shl.b32 	%r1049, %r1048, 13;
	and.b32  	%r1050, %r1049, 536862720;
	or.b32  	%r1051, %r1050, %r74;
	or.b32  	%r1052, %r75, %r1051;
	add.s32 	%r1053, %r1052, %r73;
	shr.s32 	%r1054, %r1053, 31;
	shr.u32 	%r1055, %r1054, 3;
	add.s32 	%r1056, %r1053, %r1055;
	shr.s32 	%r1057, %r1056, 29;
	setp.lt.s32 	%p38, %r1053, 0;
	and.b32  	%r1058, %r1056, -536870912;
	setp.ne.s32 	%p39, %r1058, %r1053;
	and.pred  	%p40, %p38, %p39;
	selp.u32 	%r1059, 1, 0, %p40;
	sub.s32 	%r1060, %r1059, %r1057;
	shl.b32 	%r1061, %r1060, 29;
	add.s32 	%r1062, %r1061, %r1053;
	mul.wide.s32 	%rd225, %r1062, 4;
	add.s64 	%rd226, %rd2, %rd225;
	ld.global.v4.u32 	{%r1063, %r1064, %r1065, %r1066}, [%rd226];
	or.b32  	%r1067, %r76, %r1051;
	add.s32 	%r1068, %r1067, %r73;
	shr.s32 	%r1069, %r1068, 31;
	shr.u32 	%r1070, %r1069, 3;
	add.s32 	%r1071, %r1068, %r1070;
	shr.u32 	%r1072, %r1071, 29;
	shr.u32 	%r1073, %r1068, 31;
	sub.s32 	%r1074, %r1073, %r1072;
	shl.b32 	%r1075, %r1074, 29;
	or.b32  	%r1076, %r1068, 1;
	add.s32 	%r1077, %r1076, %r1075;
	mul.wide.s32 	%rd227, %r1077, 4;
	add.s64 	%rd228, %rd2, %rd227;
	ld.global.v4.u32 	{%r1078, %r1079, %r1080, %r1081}, [%rd228+-4];
	st.shared.u32 	[%rd9], %r825;
	st.shared.u32 	[%rd11+4], %r826;
	st.shared.u32 	[%rd11+8], %r827;
	st.shared.u32 	[%rd11+12], %r828;
	st.shared.u32 	[%rd12], %r840;
	st.shared.u32 	[%rd13], %r841;
	st.shared.u32 	[%rd14], %r842;
	st.shared.u32 	[%rd15], %r843;
	and.b32  	%r1082, %r844, 7;
	mul.lo.s32 	%r1083, %r1082, 257;
	add.s32 	%r1084, %r810, %r1083;
	mul.wide.u32 	%rd229, %r1084, 4;
	add.s64 	%rd231, %rd172, %rd229;
	st.shared.u32 	[%rd231], %r859;
	cvt.u64.u32 	%rd232, %r1083;
	add.s64 	%rd233, %rd10, %rd232;
	shl.b64 	%rd234, %rd233, 2;
	add.s64 	%rd235, %rd172, %rd234;
	st.shared.u32 	[%rd235+4], %r860;
	st.shared.u32 	[%rd235+8], %r861;
	st.shared.u32 	[%rd235+12], %r862;
	add.s32 	%r1085, %r1083, %r77;
	mul.wide.u32 	%rd236, %r1085, 4;
	add.s64 	%rd237, %rd172, %rd236;
	st.shared.u32 	[%rd237], %r874;
	add.s32 	%r1086, %r1083, %r78;
	mul.wide.u32 	%rd238, %r1086, 4;
	add.s64 	%rd239, %rd172, %rd238;
	st.shared.u32 	[%rd239], %r875;
	add.s32 	%r1087, %r1083, %r79;
	mul.wide.u32 	%rd240, %r1087, 4;
	add.s64 	%rd241, %rd172, %rd240;
	st.shared.u32 	[%rd241], %r876;
	add.s32 	%r1088, %r1083, %r80;
	mul.wide.u32 	%rd242, %r1088, 4;
	add.s64 	%rd243, %rd172, %rd242;
	st.shared.u32 	[%rd243], %r877;
	and.b32  	%r1089, %r878, 11;
	mul.lo.s32 	%r1090, %r1089, 257;
	add.s32 	%r1091, %r810, %r1090;
	mul.wide.u32 	%rd244, %r1091, 4;
	add.s64 	%rd245, %rd172, %rd244;
	st.shared.u32 	[%rd245], %r893;
	cvt.u64.u32 	%rd246, %r1090;
	add.s64 	%rd247, %rd10, %rd246;
	shl.b64 	%rd248, %rd247, 2;
	add.s64 	%rd249, %rd172, %rd248;
	st.shared.u32 	[%rd249+4], %r894;
	st.shared.u32 	[%rd249+8], %r895;
	st.shared.u32 	[%rd249+12], %r896;
	add.s32 	%r1092, %r1090, %r77;
	mul.wide.u32 	%rd250, %r1092, 4;
	add.s64 	%rd251, %rd172, %rd250;
	st.shared.u32 	[%rd251], %r908;
	add.s32 	%r1093, %r1090, %r78;
	mul.wide.u32 	%rd252, %r1093, 4;
	add.s64 	%rd253, %rd172, %rd252;
	st.shared.u32 	[%rd253], %r909;
	add.s32 	%r1094, %r1090, %r79;
	mul.wide.u32 	%rd254, %r1094, 4;
	add.s64 	%rd255, %rd172, %rd254;
	st.shared.u32 	[%rd255], %r910;
	add.s32 	%r1095, %r1090, %r80;
	mul.wide.u32 	%rd256, %r1095, 4;
	add.s64 	%rd257, %rd172, %rd256;
	st.shared.u32 	[%rd257], %r911;
	and.b32  	%r1096, %r912, 15;
	mul.lo.s32 	%r1097, %r1096, 257;
	add.s32 	%r1098, %r810, %r1097;
	mul.wide.u32 	%rd258, %r1098, 4;
	add.s64 	%rd259, %rd172, %rd258;
	st.shared.u32 	[%rd259], %r927;
	cvt.u64.u32 	%rd260, %r1097;
	add.s64 	%rd261, %rd10, %rd260;
	shl.b64 	%rd262, %rd261, 2;
	add.s64 	%rd263, %rd172, %rd262;
	st.shared.u32 	[%rd263+4], %r928;
	st.shared.u32 	[%rd263+8], %r929;
	st.shared.u32 	[%rd263+12], %r930;
	add.s32 	%r1099, %r1097, %r77;
	mul.wide.u32 	%rd264, %r1099, 4;
	add.s64 	%rd265, %rd172, %rd264;
	st.shared.u32 	[%rd265], %r942;
	add.s32 	%r1100, %r1097, %r78;
	mul.wide.u32 	%rd266, %r1100, 4;
	add.s64 	%rd267, %rd172, %rd266;
	st.shared.u32 	[%rd267], %r943;
	add.s32 	%r1101, %r1097, %r79;
	mul.wide.u32 	%rd268, %r1101, 4;
	add.s64 	%rd269, %rd172, %rd268;
	st.shared.u32 	[%rd269], %r944;
	add.s32 	%r1102, %r1097, %r80;
	mul.wide.u32 	%rd270, %r1102, 4;
	add.s64 	%rd271, %rd172, %rd270;
	st.shared.u32 	[%rd271], %r945;
	and.b32  	%r1103, %r946, 19;
	mul.lo.s32 	%r1104, %r1103, 257;
	add.s32 	%r1105, %r810, %r1104;
	mul.wide.u32 	%rd272, %r1105, 4;
	add.s64 	%rd273, %rd172, %rd272;
	st.shared.u32 	[%rd273], %r961;
	cvt.u64.u32 	%rd274, %r1104;
	add.s64 	%rd275, %rd10, %rd274;
	shl.b64 	%rd276, %rd275, 2;
	add.s64 	%rd277, %rd172, %rd276;
	st.shared.u32 	[%rd277+4], %r962;
	st.shared.u32 	[%rd277+8], %r963;
	st.shared.u32 	[%rd277+12], %r964;
	add.s32 	%r1106, %r1104, %r77;
	mul.wide.u32 	%rd278, %r1106, 4;
	add.s64 	%rd279, %rd172, %rd278;
	st.shared.u32 	[%rd279], %r976;
	add.s32 	%r1107, %r1104, %r78;
	mul.wide.u32 	%rd280, %r1107, 4;
	add.s64 	%rd281, %rd172, %rd280;
	st.shared.u32 	[%rd281], %r977;
	add.s32 	%r1108, %r1104, %r79;
	mul.wide.u32 	%rd282, %r1108, 4;
	add.s64 	%rd283, %rd172, %rd282;
	st.shared.u32 	[%rd283], %r978;
	add.s32 	%r1109, %r1104, %r80;
	mul.wide.u32 	%rd284, %r1109, 4;
	add.s64 	%rd285, %rd172, %rd284;
	st.shared.u32 	[%rd285], %r979;
	and.b32  	%r1110, %r980, 23;
	mul.lo.s32 	%r1111, %r1110, 257;
	add.s32 	%r1112, %r810, %r1111;
	mul.wide.u32 	%rd286, %r1112, 4;
	add.s64 	%rd287, %rd172, %rd286;
	st.shared.u32 	[%rd287], %r995;
	cvt.u64.u32 	%rd288, %r1111;
	add.s64 	%rd289, %rd10, %rd288;
	shl.b64 	%rd290, %rd289, 2;
	add.s64 	%rd291, %rd172, %rd290;
	st.shared.u32 	[%rd291+4], %r996;
	st.shared.u32 	[%rd291+8], %r997;
	st.shared.u32 	[%rd291+12], %r998;
	add.s32 	%r1113, %r1111, %r77;
	mul.wide.u32 	%rd292, %r1113, 4;
	add.s64 	%rd293, %rd172, %rd292;
	st.shared.u32 	[%rd293], %r1010;
	add.s32 	%r1114, %r1111, %r78;
	mul.wide.u32 	%rd294, %r1114, 4;
	add.s64 	%rd295, %rd172, %rd294;
	st.shared.u32 	[%rd295], %r1011;
	add.s32 	%r1115, %r1111, %r79;
	mul.wide.u32 	%rd296, %r1115, 4;
	add.s64 	%rd297, %rd172, %rd296;
	st.shared.u32 	[%rd297], %r1012;
	add.s32 	%r1116, %r1111, %r80;
	mul.wide.u32 	%rd298, %r1116, 4;
	add.s64 	%rd299, %rd172, %rd298;
	st.shared.u32 	[%rd299], %r1013;
	and.b32  	%r1117, %r1014, 27;
	mul.lo.s32 	%r1118, %r1117, 257;
	add.s32 	%r1119, %r810, %r1118;
	mul.wide.u32 	%rd300, %r1119, 4;
	add.s64 	%rd301, %rd172, %rd300;
	st.shared.u32 	[%rd301], %r1029;
	cvt.u64.u32 	%rd302, %r1118;
	add.s64 	%rd303, %rd10, %rd302;
	shl.b64 	%rd304, %rd303, 2;
	add.s64 	%rd305, %rd172, %rd304;
	st.shared.u32 	[%rd305+4], %r1030;
	st.shared.u32 	[%rd305+8], %r1031;
	st.shared.u32 	[%rd305+12], %r1032;
	add.s32 	%r1120, %r1118, %r77;
	mul.wide.u32 	%rd306, %r1120, 4;
	add.s64 	%rd307, %rd172, %rd306;
	st.shared.u32 	[%rd307], %r1044;
	add.s32 	%r1121, %r1118, %r78;
	mul.wide.u32 	%rd308, %r1121, 4;
	add.s64 	%rd309, %rd172, %rd308;
	st.shared.u32 	[%rd309], %r1045;
	add.s32 	%r1122, %r1118, %r79;
	mul.wide.u32 	%rd310, %r1122, 4;
	add.s64 	%rd311, %rd172, %rd310;
	st.shared.u32 	[%rd311], %r1046;
	add.s32 	%r1123, %r1118, %r80;
	mul.wide.u32 	%rd312, %r1123, 4;
	add.s64 	%rd313, %rd172, %rd312;
	st.shared.u32 	[%rd313], %r1047;
	and.b32  	%r1124, %r1048, 31;
	mul.lo.s32 	%r1125, %r1124, 257;
	add.s32 	%r1126, %r810, %r1125;
	mul.wide.u32 	%rd314, %r1126, 4;
	add.s64 	%rd315, %rd172, %rd314;
	st.shared.u32 	[%rd315], %r1063;
	cvt.u64.u32 	%rd316, %r1125;
	add.s64 	%rd317, %rd10, %rd316;
	shl.b64 	%rd318, %rd317, 2;
	add.s64 	%rd319, %rd172, %rd318;
	st.shared.u32 	[%rd319+4], %r1064;
	st.shared.u32 	[%rd319+8], %r1065;
	st.shared.u32 	[%rd319+12], %r1066;
	add.s32 	%r1127, %r1125, %r77;
	mul.wide.u32 	%rd320, %r1127, 4;
	add.s64 	%rd321, %rd172, %rd320;
	st.shared.u32 	[%rd321], %r1078;
	add.s32 	%r1128, %r1125, %r78;
	mul.wide.u32 	%rd322, %r1128, 4;
	add.s64 	%rd323, %rd172, %rd322;
	st.shared.u32 	[%rd323], %r1079;
	add.s32 	%r1129, %r1125, %r79;
	mul.wide.u32 	%rd324, %r1129, 4;
	add.s64 	%rd325, %rd172, %rd324;
	st.shared.u32 	[%rd325], %r1080;
	add.s32 	%r1130, %r1125, %r80;
	mul.wide.u32 	%rd326, %r1130, 4;
	add.s64 	%rd327, %rd172, %rd326;
	st.shared.u32 	[%rd327], %r1081;
	bar.sync 	0;
	mov.u32 	%r2457, %r1143;
$L__BB0_16:                             // %L21792
                                        //   Parent Loop BB0_13 Depth=1
                                        //     Parent Loop BB0_15 Depth=2
                                        // =>    This Inner Loop Header: Depth=3
	or.b32  	%r2167, %r2457, %r82;
	mad.lo.s32 	%r2168, %r2167, 257, %r81;
	mul.wide.u32 	%rd328, %r2168, 4;
	add.s64 	%rd330, %rd172, %rd328;
	ld.shared.u32 	%r1132, [%rd330];
	mov.u32 	%r1133, 134744072;
	mov.u32 	%r1134, 252645135;
	// begin inline asm
	lop3.b32 %r1131, %r1132, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2169, %r1131, 2021161080;
	xor.b32  	%r1142, %r2169, -2139062144;
	shr.u32 	%r1136, %r1132, 4;
	// begin inline asm
	lop3.b32 %r1135, %r1136, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2170, %r1135, 2021161080;
	xor.b32  	%r1148, %r2170, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1139, %r1140}, {%r1141}, {%r1142}, {%r1143, %r1143};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1145, %r1146}, {%r1147}, {%r1148}, {%r1143, %r1143};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1151, %r1152}, {%r1141}, {%r1148}, {%r1143, %r1143};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1157, %r1158}, {%r1147}, {%r1142}, {%r1151, %r1152};
	// end inline asm
	ld.shared.u32 	%r1164, [%rd330+4];
	// begin inline asm
	lop3.b32 %r1163, %r1164, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2171, %r1163, 2021161080;
	xor.b32  	%r1174, %r2171, -2139062144;
	shr.u32 	%r1168, %r1164, 4;
	// begin inline asm
	lop3.b32 %r1167, %r1168, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2172, %r1167, 2021161080;
	xor.b32  	%r1180, %r2172, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1171, %r1172}, {%r1173}, {%r1174}, {%r1139, %r1140};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1177, %r1178}, {%r1179}, {%r1180}, {%r1145, %r1146};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1183, %r1184}, {%r1173}, {%r1180}, {%r1157, %r1158};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1189, %r1190}, {%r1179}, {%r1174}, {%r1183, %r1184};
	// end inline asm
	ld.shared.u32 	%r1196, [%rd330+8];
	// begin inline asm
	lop3.b32 %r1195, %r1196, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2173, %r1195, 2021161080;
	xor.b32  	%r1206, %r2173, -2139062144;
	shr.u32 	%r1200, %r1196, 4;
	// begin inline asm
	lop3.b32 %r1199, %r1200, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2174, %r1199, 2021161080;
	xor.b32  	%r1212, %r2174, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1203, %r1204}, {%r1205}, {%r1206}, {%r1171, %r1172};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1209, %r1210}, {%r1211}, {%r1212}, {%r1177, %r1178};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1215, %r1216}, {%r1205}, {%r1212}, {%r1189, %r1190};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1221, %r1222}, {%r1211}, {%r1206}, {%r1215, %r1216};
	// end inline asm
	ld.shared.u32 	%r1228, [%rd330+12];
	// begin inline asm
	lop3.b32 %r1227, %r1228, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2175, %r1227, 2021161080;
	xor.b32  	%r1238, %r2175, -2139062144;
	shr.u32 	%r1232, %r1228, 4;
	// begin inline asm
	lop3.b32 %r1231, %r1232, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2176, %r1231, 2021161080;
	xor.b32  	%r1244, %r2176, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1235, %r1236}, {%r1237}, {%r1238}, {%r1203, %r1204};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1241, %r1242}, {%r1243}, {%r1244}, {%r1209, %r1210};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1247, %r1248}, {%r1237}, {%r1244}, {%r1221, %r1222};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1253, %r1254}, {%r1243}, {%r1238}, {%r1247, %r1248};
	// end inline asm
	ld.shared.u32 	%r1260, [%rd330+16];
	// begin inline asm
	lop3.b32 %r1259, %r1260, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2177, %r1259, 2021161080;
	xor.b32  	%r1270, %r2177, -2139062144;
	shr.u32 	%r1264, %r1260, 4;
	// begin inline asm
	lop3.b32 %r1263, %r1264, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2178, %r1263, 2021161080;
	xor.b32  	%r1276, %r2178, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1267, %r1268}, {%r1269}, {%r1270}, {%r1235, %r1236};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1273, %r1274}, {%r1275}, {%r1276}, {%r1241, %r1242};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1279, %r1280}, {%r1269}, {%r1276}, {%r1253, %r1254};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1285, %r1286}, {%r1275}, {%r1270}, {%r1279, %r1280};
	// end inline asm
	ld.shared.u32 	%r1292, [%rd330+20];
	// begin inline asm
	lop3.b32 %r1291, %r1292, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2179, %r1291, 2021161080;
	xor.b32  	%r1302, %r2179, -2139062144;
	shr.u32 	%r1296, %r1292, 4;
	// begin inline asm
	lop3.b32 %r1295, %r1296, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2180, %r1295, 2021161080;
	xor.b32  	%r1308, %r2180, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1299, %r1300}, {%r1301}, {%r1302}, {%r1267, %r1268};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1305, %r1306}, {%r1307}, {%r1308}, {%r1273, %r1274};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1311, %r1312}, {%r1301}, {%r1308}, {%r1285, %r1286};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1317, %r1318}, {%r1307}, {%r1302}, {%r1311, %r1312};
	// end inline asm
	ld.shared.u32 	%r1324, [%rd330+24];
	// begin inline asm
	lop3.b32 %r1323, %r1324, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2181, %r1323, 2021161080;
	xor.b32  	%r1334, %r2181, -2139062144;
	shr.u32 	%r1328, %r1324, 4;
	// begin inline asm
	lop3.b32 %r1327, %r1328, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2182, %r1327, 2021161080;
	xor.b32  	%r1340, %r2182, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1331, %r1332}, {%r1333}, {%r1334}, {%r1299, %r1300};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1337, %r1338}, {%r1339}, {%r1340}, {%r1305, %r1306};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1343, %r1344}, {%r1333}, {%r1340}, {%r1317, %r1318};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1349, %r1350}, {%r1339}, {%r1334}, {%r1343, %r1344};
	// end inline asm
	ld.shared.u32 	%r1356, [%rd330+28];
	// begin inline asm
	lop3.b32 %r1355, %r1356, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2183, %r1355, 2021161080;
	xor.b32  	%r1366, %r2183, -2139062144;
	shr.u32 	%r1360, %r1356, 4;
	// begin inline asm
	lop3.b32 %r1359, %r1360, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2184, %r1359, 2021161080;
	xor.b32  	%r1372, %r2184, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1363, %r1364}, {%r1365}, {%r1366}, {%r1331, %r1332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1369, %r1370}, {%r1371}, {%r1372}, {%r1337, %r1338};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1375, %r1376}, {%r1365}, {%r1372}, {%r1349, %r1350};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1381, %r1382}, {%r1371}, {%r1366}, {%r1375, %r1376};
	// end inline asm
	ld.shared.u32 	%r1388, [%rd330+32];
	// begin inline asm
	lop3.b32 %r1387, %r1388, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2185, %r1387, 2021161080;
	xor.b32  	%r1398, %r2185, -2139062144;
	shr.u32 	%r1392, %r1388, 4;
	// begin inline asm
	lop3.b32 %r1391, %r1392, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2186, %r1391, 2021161080;
	xor.b32  	%r1404, %r2186, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1395, %r1396}, {%r1397}, {%r1398}, {%r1363, %r1364};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1401, %r1402}, {%r1403}, {%r1404}, {%r1369, %r1370};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1407, %r1408}, {%r1397}, {%r1404}, {%r1381, %r1382};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1413, %r1414}, {%r1403}, {%r1398}, {%r1407, %r1408};
	// end inline asm
	ld.shared.u32 	%r1420, [%rd330+36];
	// begin inline asm
	lop3.b32 %r1419, %r1420, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2187, %r1419, 2021161080;
	xor.b32  	%r1430, %r2187, -2139062144;
	shr.u32 	%r1424, %r1420, 4;
	// begin inline asm
	lop3.b32 %r1423, %r1424, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2188, %r1423, 2021161080;
	xor.b32  	%r1436, %r2188, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1427, %r1428}, {%r1429}, {%r1430}, {%r1395, %r1396};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1433, %r1434}, {%r1435}, {%r1436}, {%r1401, %r1402};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1439, %r1440}, {%r1429}, {%r1436}, {%r1413, %r1414};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1445, %r1446}, {%r1435}, {%r1430}, {%r1439, %r1440};
	// end inline asm
	ld.shared.u32 	%r1452, [%rd330+40];
	// begin inline asm
	lop3.b32 %r1451, %r1452, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2189, %r1451, 2021161080;
	xor.b32  	%r1462, %r2189, -2139062144;
	shr.u32 	%r1456, %r1452, 4;
	// begin inline asm
	lop3.b32 %r1455, %r1456, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2190, %r1455, 2021161080;
	xor.b32  	%r1468, %r2190, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1459, %r1460}, {%r1461}, {%r1462}, {%r1427, %r1428};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1465, %r1466}, {%r1467}, {%r1468}, {%r1433, %r1434};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1471, %r1472}, {%r1461}, {%r1468}, {%r1445, %r1446};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1477, %r1478}, {%r1467}, {%r1462}, {%r1471, %r1472};
	// end inline asm
	ld.shared.u32 	%r1484, [%rd330+44];
	// begin inline asm
	lop3.b32 %r1483, %r1484, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2191, %r1483, 2021161080;
	xor.b32  	%r1494, %r2191, -2139062144;
	shr.u32 	%r1488, %r1484, 4;
	// begin inline asm
	lop3.b32 %r1487, %r1488, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2192, %r1487, 2021161080;
	xor.b32  	%r1500, %r2192, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1491, %r1492}, {%r1493}, {%r1494}, {%r1459, %r1460};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1497, %r1498}, {%r1499}, {%r1500}, {%r1465, %r1466};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1503, %r1504}, {%r1493}, {%r1500}, {%r1477, %r1478};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1509, %r1510}, {%r1499}, {%r1494}, {%r1503, %r1504};
	// end inline asm
	ld.shared.u32 	%r1516, [%rd330+48];
	// begin inline asm
	lop3.b32 %r1515, %r1516, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2193, %r1515, 2021161080;
	xor.b32  	%r1526, %r2193, -2139062144;
	shr.u32 	%r1520, %r1516, 4;
	// begin inline asm
	lop3.b32 %r1519, %r1520, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2194, %r1519, 2021161080;
	xor.b32  	%r1532, %r2194, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1523, %r1524}, {%r1525}, {%r1526}, {%r1491, %r1492};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1529, %r1530}, {%r1531}, {%r1532}, {%r1497, %r1498};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1535, %r1536}, {%r1525}, {%r1532}, {%r1509, %r1510};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1541, %r1542}, {%r1531}, {%r1526}, {%r1535, %r1536};
	// end inline asm
	ld.shared.u32 	%r1548, [%rd330+52];
	// begin inline asm
	lop3.b32 %r1547, %r1548, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2195, %r1547, 2021161080;
	xor.b32  	%r1558, %r2195, -2139062144;
	shr.u32 	%r1552, %r1548, 4;
	// begin inline asm
	lop3.b32 %r1551, %r1552, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2196, %r1551, 2021161080;
	xor.b32  	%r1564, %r2196, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1555, %r1556}, {%r1557}, {%r1558}, {%r1523, %r1524};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1561, %r1562}, {%r1563}, {%r1564}, {%r1529, %r1530};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1567, %r1568}, {%r1557}, {%r1564}, {%r1541, %r1542};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1573, %r1574}, {%r1563}, {%r1558}, {%r1567, %r1568};
	// end inline asm
	ld.shared.u32 	%r1580, [%rd330+56];
	// begin inline asm
	lop3.b32 %r1579, %r1580, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2197, %r1579, 2021161080;
	xor.b32  	%r1590, %r2197, -2139062144;
	shr.u32 	%r1584, %r1580, 4;
	// begin inline asm
	lop3.b32 %r1583, %r1584, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2198, %r1583, 2021161080;
	xor.b32  	%r1596, %r2198, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1587, %r1588}, {%r1589}, {%r1590}, {%r1555, %r1556};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1593, %r1594}, {%r1595}, {%r1596}, {%r1561, %r1562};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1599, %r1600}, {%r1589}, {%r1596}, {%r1573, %r1574};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1605, %r1606}, {%r1595}, {%r1590}, {%r1599, %r1600};
	// end inline asm
	ld.shared.u32 	%r1612, [%rd330+60];
	// begin inline asm
	lop3.b32 %r1611, %r1612, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2199, %r1611, 2021161080;
	xor.b32  	%r1622, %r2199, -2139062144;
	shr.u32 	%r1616, %r1612, 4;
	// begin inline asm
	lop3.b32 %r1615, %r1616, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2200, %r1615, 2021161080;
	xor.b32  	%r1628, %r2200, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1619, %r1620}, {%r1621}, {%r1622}, {%r1587, %r1588};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1625, %r1626}, {%r1627}, {%r1628}, {%r1593, %r1594};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1631, %r1632}, {%r1621}, {%r1628}, {%r1605, %r1606};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1637, %r1638}, {%r1627}, {%r1622}, {%r1631, %r1632};
	// end inline asm
	sub.s32 	%r2201, %r1619, %r1625;
	add.s32 	%r2202, %r2201, 8;
	shr.s32 	%r1645, %r2202, 4;
	add.s32 	%r2203, %r1637, 8;
	shr.s32 	%r1644, %r2203, 4;
	sub.s32 	%r2204, %r1620, %r1626;
	add.s32 	%r2205, %r2204, 8;
	shr.s32 	%r1648, %r2205, 4;
	add.s32 	%r2206, %r1638, 8;
	shr.s32 	%r1647, %r2206, 4;
	// begin inline asm
	cvt.pack.sat.s16.s32 %r1643, %r1644, %r1645;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s16.s32 %r1646, %r1647, %r1648;
	// end inline asm
	or.b32  	%r2207, %r83, %r2457;
	mul.lo.s32 	%r2208, %r2207, 20;
	or.b32  	%r2209, %r2208, %r82;
	add.s32 	%r2210, %r2209, %r84;
	mul.wide.u32 	%rd331, %r2210, 4;
	add.s64 	%rd333, %rd181, %rd331;
	st.shared.u32 	[%rd333], %r1643;
	add.s32 	%r2211, %r2208, 20;
	add.s32 	%r2212, %r85, %r2211;
	mul.wide.u32 	%rd334, %r2212, 4;
	add.s64 	%rd335, %rd181, %rd334;
	st.shared.u32 	[%rd335], %r1646;
	ld.shared.u32 	%r1650, [%rd330];
	// begin inline asm
	lop3.b32 %r1649, %r1650, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2213, %r1649, 2021161080;
	xor.b32  	%r1660, %r2213, -2139062144;
	shr.u32 	%r1654, %r1650, 4;
	// begin inline asm
	lop3.b32 %r1653, %r1654, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2214, %r1653, 2021161080;
	xor.b32  	%r1666, %r2214, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1657, %r1658}, {%r1659}, {%r1660}, {%r1143, %r1143};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1663, %r1664}, {%r1665}, {%r1666}, {%r1143, %r1143};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1669, %r1670}, {%r1659}, {%r1666}, {%r1143, %r1143};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1675, %r1676}, {%r1665}, {%r1660}, {%r1669, %r1670};
	// end inline asm
	ld.shared.u32 	%r1682, [%rd330+4];
	// begin inline asm
	lop3.b32 %r1681, %r1682, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2215, %r1681, 2021161080;
	xor.b32  	%r1692, %r2215, -2139062144;
	shr.u32 	%r1686, %r1682, 4;
	// begin inline asm
	lop3.b32 %r1685, %r1686, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2216, %r1685, 2021161080;
	xor.b32  	%r1698, %r2216, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1689, %r1690}, {%r1691}, {%r1692}, {%r1657, %r1658};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1695, %r1696}, {%r1697}, {%r1698}, {%r1663, %r1664};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1701, %r1702}, {%r1691}, {%r1698}, {%r1675, %r1676};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1707, %r1708}, {%r1697}, {%r1692}, {%r1701, %r1702};
	// end inline asm
	ld.shared.u32 	%r1714, [%rd330+8];
	// begin inline asm
	lop3.b32 %r1713, %r1714, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2217, %r1713, 2021161080;
	xor.b32  	%r1724, %r2217, -2139062144;
	shr.u32 	%r1718, %r1714, 4;
	// begin inline asm
	lop3.b32 %r1717, %r1718, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2218, %r1717, 2021161080;
	xor.b32  	%r1730, %r2218, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1721, %r1722}, {%r1723}, {%r1724}, {%r1689, %r1690};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1727, %r1728}, {%r1729}, {%r1730}, {%r1695, %r1696};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1733, %r1734}, {%r1723}, {%r1730}, {%r1707, %r1708};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1739, %r1740}, {%r1729}, {%r1724}, {%r1733, %r1734};
	// end inline asm
	ld.shared.u32 	%r1746, [%rd330+12];
	// begin inline asm
	lop3.b32 %r1745, %r1746, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2219, %r1745, 2021161080;
	xor.b32  	%r1756, %r2219, -2139062144;
	shr.u32 	%r1750, %r1746, 4;
	// begin inline asm
	lop3.b32 %r1749, %r1750, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2220, %r1749, 2021161080;
	xor.b32  	%r1762, %r2220, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1753, %r1754}, {%r1755}, {%r1756}, {%r1721, %r1722};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1759, %r1760}, {%r1761}, {%r1762}, {%r1727, %r1728};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1765, %r1766}, {%r1755}, {%r1762}, {%r1739, %r1740};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1771, %r1772}, {%r1761}, {%r1756}, {%r1765, %r1766};
	// end inline asm
	ld.shared.u32 	%r1778, [%rd330+16];
	// begin inline asm
	lop3.b32 %r1777, %r1778, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2221, %r1777, 2021161080;
	xor.b32  	%r1788, %r2221, -2139062144;
	shr.u32 	%r1782, %r1778, 4;
	// begin inline asm
	lop3.b32 %r1781, %r1782, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2222, %r1781, 2021161080;
	xor.b32  	%r1794, %r2222, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1785, %r1786}, {%r1787}, {%r1788}, {%r1753, %r1754};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1791, %r1792}, {%r1793}, {%r1794}, {%r1759, %r1760};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1797, %r1798}, {%r1787}, {%r1794}, {%r1771, %r1772};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1803, %r1804}, {%r1793}, {%r1788}, {%r1797, %r1798};
	// end inline asm
	ld.shared.u32 	%r1810, [%rd330+20];
	// begin inline asm
	lop3.b32 %r1809, %r1810, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2223, %r1809, 2021161080;
	xor.b32  	%r1820, %r2223, -2139062144;
	shr.u32 	%r1814, %r1810, 4;
	// begin inline asm
	lop3.b32 %r1813, %r1814, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2224, %r1813, 2021161080;
	xor.b32  	%r1826, %r2224, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1817, %r1818}, {%r1819}, {%r1820}, {%r1785, %r1786};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1823, %r1824}, {%r1825}, {%r1826}, {%r1791, %r1792};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1829, %r1830}, {%r1819}, {%r1826}, {%r1803, %r1804};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1835, %r1836}, {%r1825}, {%r1820}, {%r1829, %r1830};
	// end inline asm
	ld.shared.u32 	%r1842, [%rd330+24];
	// begin inline asm
	lop3.b32 %r1841, %r1842, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2225, %r1841, 2021161080;
	xor.b32  	%r1852, %r2225, -2139062144;
	shr.u32 	%r1846, %r1842, 4;
	// begin inline asm
	lop3.b32 %r1845, %r1846, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2226, %r1845, 2021161080;
	xor.b32  	%r1858, %r2226, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1849, %r1850}, {%r1851}, {%r1852}, {%r1817, %r1818};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1855, %r1856}, {%r1857}, {%r1858}, {%r1823, %r1824};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1861, %r1862}, {%r1851}, {%r1858}, {%r1835, %r1836};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1867, %r1868}, {%r1857}, {%r1852}, {%r1861, %r1862};
	// end inline asm
	ld.shared.u32 	%r1874, [%rd330+28];
	// begin inline asm
	lop3.b32 %r1873, %r1874, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2227, %r1873, 2021161080;
	xor.b32  	%r1884, %r2227, -2139062144;
	shr.u32 	%r1878, %r1874, 4;
	// begin inline asm
	lop3.b32 %r1877, %r1878, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2228, %r1877, 2021161080;
	xor.b32  	%r1890, %r2228, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1881, %r1882}, {%r1883}, {%r1884}, {%r1849, %r1850};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1887, %r1888}, {%r1889}, {%r1890}, {%r1855, %r1856};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1893, %r1894}, {%r1883}, {%r1890}, {%r1867, %r1868};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1899, %r1900}, {%r1889}, {%r1884}, {%r1893, %r1894};
	// end inline asm
	ld.shared.u32 	%r1906, [%rd330+32];
	// begin inline asm
	lop3.b32 %r1905, %r1906, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2229, %r1905, 2021161080;
	xor.b32  	%r1916, %r2229, -2139062144;
	shr.u32 	%r1910, %r1906, 4;
	// begin inline asm
	lop3.b32 %r1909, %r1910, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2230, %r1909, 2021161080;
	xor.b32  	%r1922, %r2230, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1913, %r1914}, {%r1915}, {%r1916}, {%r1881, %r1882};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1919, %r1920}, {%r1921}, {%r1922}, {%r1887, %r1888};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1925, %r1926}, {%r1915}, {%r1922}, {%r1899, %r1900};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1931, %r1932}, {%r1921}, {%r1916}, {%r1925, %r1926};
	// end inline asm
	ld.shared.u32 	%r1938, [%rd330+36];
	// begin inline asm
	lop3.b32 %r1937, %r1938, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2231, %r1937, 2021161080;
	xor.b32  	%r1948, %r2231, -2139062144;
	shr.u32 	%r1942, %r1938, 4;
	// begin inline asm
	lop3.b32 %r1941, %r1942, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2232, %r1941, 2021161080;
	xor.b32  	%r1954, %r2232, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1945, %r1946}, {%r1947}, {%r1948}, {%r1913, %r1914};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1951, %r1952}, {%r1953}, {%r1954}, {%r1919, %r1920};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1957, %r1958}, {%r1947}, {%r1954}, {%r1931, %r1932};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1963, %r1964}, {%r1953}, {%r1948}, {%r1957, %r1958};
	// end inline asm
	ld.shared.u32 	%r1970, [%rd330+40];
	// begin inline asm
	lop3.b32 %r1969, %r1970, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2233, %r1969, 2021161080;
	xor.b32  	%r1980, %r2233, -2139062144;
	shr.u32 	%r1974, %r1970, 4;
	// begin inline asm
	lop3.b32 %r1973, %r1974, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2234, %r1973, 2021161080;
	xor.b32  	%r1986, %r2234, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1977, %r1978}, {%r1979}, {%r1980}, {%r1945, %r1946};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1983, %r1984}, {%r1985}, {%r1986}, {%r1951, %r1952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1989, %r1990}, {%r1979}, {%r1986}, {%r1963, %r1964};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1995, %r1996}, {%r1985}, {%r1980}, {%r1989, %r1990};
	// end inline asm
	ld.shared.u32 	%r2002, [%rd330+44];
	// begin inline asm
	lop3.b32 %r2001, %r2002, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2235, %r2001, 2021161080;
	xor.b32  	%r2012, %r2235, -2139062144;
	shr.u32 	%r2006, %r2002, 4;
	// begin inline asm
	lop3.b32 %r2005, %r2006, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2236, %r2005, 2021161080;
	xor.b32  	%r2018, %r2236, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2009, %r2010}, {%r2011}, {%r2012}, {%r1977, %r1978};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2015, %r2016}, {%r2017}, {%r2018}, {%r1983, %r1984};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2021, %r2022}, {%r2011}, {%r2018}, {%r1995, %r1996};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2027, %r2028}, {%r2017}, {%r2012}, {%r2021, %r2022};
	// end inline asm
	ld.shared.u32 	%r2034, [%rd330+48];
	// begin inline asm
	lop3.b32 %r2033, %r2034, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2237, %r2033, 2021161080;
	xor.b32  	%r2044, %r2237, -2139062144;
	shr.u32 	%r2038, %r2034, 4;
	// begin inline asm
	lop3.b32 %r2037, %r2038, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2238, %r2037, 2021161080;
	xor.b32  	%r2050, %r2238, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2041, %r2042}, {%r2043}, {%r2044}, {%r2009, %r2010};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2047, %r2048}, {%r2049}, {%r2050}, {%r2015, %r2016};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2053, %r2054}, {%r2043}, {%r2050}, {%r2027, %r2028};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2059, %r2060}, {%r2049}, {%r2044}, {%r2053, %r2054};
	// end inline asm
	ld.shared.u32 	%r2066, [%rd330+52];
	// begin inline asm
	lop3.b32 %r2065, %r2066, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2239, %r2065, 2021161080;
	xor.b32  	%r2076, %r2239, -2139062144;
	shr.u32 	%r2070, %r2066, 4;
	// begin inline asm
	lop3.b32 %r2069, %r2070, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2240, %r2069, 2021161080;
	xor.b32  	%r2082, %r2240, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2073, %r2074}, {%r2075}, {%r2076}, {%r2041, %r2042};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2079, %r2080}, {%r2081}, {%r2082}, {%r2047, %r2048};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2085, %r2086}, {%r2075}, {%r2082}, {%r2059, %r2060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2091, %r2092}, {%r2081}, {%r2076}, {%r2085, %r2086};
	// end inline asm
	ld.shared.u32 	%r2098, [%rd330+56];
	// begin inline asm
	lop3.b32 %r2097, %r2098, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2241, %r2097, 2021161080;
	xor.b32  	%r2108, %r2241, -2139062144;
	shr.u32 	%r2102, %r2098, 4;
	// begin inline asm
	lop3.b32 %r2101, %r2102, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2242, %r2101, 2021161080;
	xor.b32  	%r2114, %r2242, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2105, %r2106}, {%r2107}, {%r2108}, {%r2073, %r2074};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2111, %r2112}, {%r2113}, {%r2114}, {%r2079, %r2080};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2117, %r2118}, {%r2107}, {%r2114}, {%r2091, %r2092};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2123, %r2124}, {%r2113}, {%r2108}, {%r2117, %r2118};
	// end inline asm
	ld.shared.u32 	%r2130, [%rd330+60];
	// begin inline asm
	lop3.b32 %r2129, %r2130, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2243, %r2129, 2021161080;
	xor.b32  	%r2140, %r2243, -2139062144;
	shr.u32 	%r2134, %r2130, 4;
	// begin inline asm
	lop3.b32 %r2133, %r2134, %r1133, %r1134, 40;
	// end inline asm
	add.s32 	%r2244, %r2133, 2021161080;
	xor.b32  	%r2146, %r2244, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2137, %r2138}, {%r2139}, {%r2140}, {%r2105, %r2106};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2143, %r2144}, {%r2145}, {%r2146}, {%r2111, %r2112};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2149, %r2150}, {%r2139}, {%r2146}, {%r2123, %r2124};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r2155, %r2156}, {%r2145}, {%r2140}, {%r2149, %r2150};
	// end inline asm
	sub.s32 	%r2245, %r2137, %r2143;
	add.s32 	%r2246, %r2245, 8;
	shr.s32 	%r2163, %r2246, 4;
	add.s32 	%r2247, %r2155, 8;
	shr.s32 	%r2162, %r2247, 4;
	sub.s32 	%r2248, %r2138, %r2144;
	add.s32 	%r2249, %r2248, 8;
	shr.s32 	%r2166, %r2249, 4;
	add.s32 	%r2250, %r2156, 8;
	shr.s32 	%r2165, %r2250, 4;
	// begin inline asm
	cvt.pack.sat.s16.s32 %r2161, %r2162, %r2163;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s16.s32 %r2164, %r2165, %r2166;
	// end inline asm
	add.s32 	%r2251, %r86, %r2208;
	mul.wide.u32 	%rd336, %r2251, 4;
	add.s64 	%rd337, %rd181, %rd336;
	st.shared.u32 	[%rd337], %r2161;
	add.s32 	%r2252, %r86, %r2211;
	mul.wide.u32 	%rd338, %r2252, 4;
	add.s64 	%rd339, %rd181, %rd338;
	st.shared.u32 	[%rd339], %r2164;
	add.s32 	%r2457, %r2457, 8;
	setp.ne.s32 	%p41, %r2457, 32;
	@%p41 bra 	$L__BB0_16;
// %bb.17:                              // %L28385
                                        //   in Loop: Header=BB0_15 Depth=2
	bar.sync 	0;
	ld.shared.u32 	%r2271, [%rd16];
	ld.shared.u32 	%r2272, [%rd17];
	ld.shared.u32 	%r2273, [%rd18];
	ld.shared.u32 	%r2274, [%rd19];
	ld.shared.u32 	%r2275, [%rd20];
	ld.shared.u32 	%r2276, [%rd21];
	ld.shared.u32 	%r2277, [%rd22];
	ld.shared.u32 	%r2278, [%rd23];
	ld.shared.u32 	%r2279, [%rd24];
	ld.shared.u32 	%r2280, [%rd25];
	ld.shared.u32 	%r2281, [%rd26];
	ld.shared.u32 	%r2282, [%rd27];
	ld.shared.u32 	%r2283, [%rd28];
	ld.shared.u32 	%r2284, [%rd29];
	ld.shared.u32 	%r2285, [%rd30];
	ld.shared.u32 	%r2286, [%rd31];
	cvt.s32.s16 	%r2287, %r2271;
	shr.s32 	%r2288, %r2271, 16;
	cvt.s32.s16 	%r2289, %r2272;
	shr.s32 	%r2290, %r2272, 16;
	cvt.s32.s16 	%r2291, %r2273;
	shr.s32 	%r2292, %r2273, 16;
	cvt.s32.s16 	%r2293, %r2274;
	shr.s32 	%r2294, %r2274, 16;
	cvt.s32.s16 	%r2295, %r2275;
	shr.s32 	%r2296, %r2275, 16;
	cvt.s32.s16 	%r2297, %r2276;
	shr.s32 	%r2298, %r2276, 16;
	cvt.s32.s16 	%r2299, %r2277;
	shr.s32 	%r2300, %r2277, 16;
	cvt.s32.s16 	%r2301, %r2278;
	shr.s32 	%r2302, %r2278, 16;
	cvt.s32.s16 	%r2303, %r2279;
	shr.s32 	%r2304, %r2279, 16;
	cvt.s32.s16 	%r2305, %r2280;
	shr.s32 	%r2306, %r2280, 16;
	cvt.s32.s16 	%r2307, %r2281;
	shr.s32 	%r2308, %r2281, 16;
	cvt.s32.s16 	%r2309, %r2282;
	shr.s32 	%r2310, %r2282, 16;
	cvt.s32.s16 	%r2311, %r2283;
	shr.s32 	%r2312, %r2283, 16;
	cvt.s32.s16 	%r2313, %r2284;
	shr.s32 	%r2314, %r2284, 16;
	cvt.s32.s16 	%r2315, %r2285;
	shr.s32 	%r2316, %r2285, 16;
	cvt.s32.s16 	%r2317, %r2286;
	shr.s32 	%r2318, %r2286, 16;
	add.s32 	%r2319, %r2287, %r87;
	add.s32 	%r2320, %r2319, %r2289;
	add.s32 	%r2321, %r2320, %r2291;
	add.s32 	%r2322, %r2321, %r2293;
	shr.s32 	%r2323, %r2322, %r88;
	add.s32 	%r2324, %r2288, %r87;
	add.s32 	%r2325, %r2324, %r2290;
	add.s32 	%r2326, %r2325, %r2292;
	add.s32 	%r2327, %r2326, %r2294;
	shr.s32 	%r2328, %r2327, %r88;
	add.s32 	%r2329, %r2295, %r87;
	add.s32 	%r2330, %r2329, %r2297;
	add.s32 	%r2331, %r2330, %r2299;
	add.s32 	%r2332, %r2331, %r2301;
	shr.s32 	%r2333, %r2332, %r88;
	add.s32 	%r2334, %r2296, %r87;
	add.s32 	%r2335, %r2334, %r2298;
	add.s32 	%r2336, %r2335, %r2300;
	add.s32 	%r2337, %r2336, %r2302;
	shr.s32 	%r2338, %r2337, %r88;
	add.s32 	%r2339, %r2303, %r87;
	add.s32 	%r2340, %r2339, %r2305;
	add.s32 	%r2341, %r2340, %r2307;
	add.s32 	%r2342, %r2341, %r2309;
	shr.s32 	%r2343, %r2342, %r88;
	add.s32 	%r2344, %r2304, %r87;
	add.s32 	%r2345, %r2344, %r2306;
	add.s32 	%r2346, %r2345, %r2308;
	add.s32 	%r2347, %r2346, %r2310;
	shr.s32 	%r2348, %r2347, %r88;
	add.s32 	%r2349, %r2311, %r87;
	add.s32 	%r2350, %r2349, %r2313;
	add.s32 	%r2351, %r2350, %r2315;
	add.s32 	%r2352, %r2351, %r2317;
	shr.s32 	%r2353, %r2352, %r88;
	add.s32 	%r2354, %r2312, %r87;
	add.s32 	%r2355, %r2354, %r2314;
	add.s32 	%r2356, %r2355, %r2316;
	add.s32 	%r2357, %r2356, %r2318;
	shr.s32 	%r2358, %r2357, %r88;
	max.s32 	%r2359, %r2323, -7;
	min.s32 	%r2258, %r2359, 7;
	setp.ne.s32 	%p42, %r2258, %r2323;
	or.pred  	%p43, %p69, %p42;
	max.s32 	%r2360, %r2328, -7;
	min.s32 	%r2265, %r2360, 7;
	setp.ne.s32 	%p44, %r2265, %r2328;
	or.pred  	%p45, %p44, %p43;
	max.s32 	%r2361, %r2333, -7;
	min.s32 	%r2257, %r2361, 7;
	setp.ne.s32 	%p46, %r2257, %r2333;
	or.pred  	%p47, %p45, %p46;
	max.s32 	%r2362, %r2338, -7;
	min.s32 	%r2264, %r2362, 7;
	setp.ne.s32 	%p48, %r2264, %r2338;
	or.pred  	%p49, %p48, %p47;
	max.s32 	%r2363, %r2343, -7;
	min.s32 	%r2255, %r2363, 7;
	setp.ne.s32 	%p50, %r2255, %r2343;
	or.pred  	%p51, %p49, %p50;
	max.s32 	%r2364, %r2348, -7;
	min.s32 	%r2262, %r2364, 7;
	setp.ne.s32 	%p52, %r2262, %r2348;
	or.pred  	%p53, %p52, %p51;
	max.s32 	%r2365, %r2353, -7;
	min.s32 	%r2254, %r2365, 7;
	setp.ne.s32 	%p54, %r2254, %r2353;
	or.pred  	%p55, %p53, %p54;
	max.s32 	%r2366, %r2358, -7;
	min.s32 	%r2261, %r2366, 7;
	setp.ne.s32 	%p56, %r2261, %r2358;
	or.pred  	%p69, %p56, %p55;
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r2253, %r2254, %r2255, 0;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r2256, %r2257, %r2258, %r2253;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r2260, %r2261, %r2262, 0;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r2263, %r2264, %r2265, %r2260;
	// end inline asm
	shl.b32 	%r2270, %r2263, 4;
	// begin inline asm
	lop3.b32 %r2377, %r1134, %r2256, %r2270, 202;
	// end inline asm
	setp.eq.s32 	%p57, %r2450, 0;
	selp.b32 	%r2455, %r2377, %r2455, %p57;
	selp.b32 	%r2456, %r2377, %r2456, %p57;
	setp.eq.s32 	%p58, %r2450, 32;
	selp.b32 	%r2451, %r2377, %r2451, %p58;
	selp.b32 	%r2452, %r2377, %r2452, %p58;
	setp.eq.s32 	%p59, %r2450, 64;
	selp.b32 	%r2453, %r2377, %r2453, %p59;
	selp.b32 	%r2454, %r2377, %r2454, %p59;
	add.s32 	%r120, %r2450, 32;
	setp.ne.s32 	%p60, %r2450, 96;
	mov.u32 	%r2450, %r120;
	@%p60 bra 	$L__BB0_15;
// %bb.18:                              // %L30791.L30797_crit_edge
                                        //   in Loop: Header=BB0_13 Depth=1
	setp.eq.s32 	%p61, %r91, 0;
	setp.eq.s32 	%p62, %r90, 0;
	setp.eq.s32 	%p63, %r89, 0;
	// begin inline asm
	prmt.b32 %r2367, %r2455, %r2451, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2371, %r2456, %r2452, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2375, %r2453, %r2377, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2379, %r2454, %r2377, %r403;
	// end inline asm
	selp.b32 	%r2415, %r2371, %r2367, %p63;
	shfl.sync.bfly.b32	%r2416, %r2415, 1, 31, -1;
	selp.b32 	%r2384, %r2367, %r2416, %p63;
	selp.b32 	%r2385, %r2416, %r2371, %p63;
	selp.b32 	%r2417, %r2379, %r2375, %p63;
	shfl.sync.bfly.b32	%r2418, %r2417, 1, 31, -1;
	selp.b32 	%r2392, %r2375, %r2418, %p63;
	selp.b32 	%r2393, %r2418, %r2379, %p63;
	// begin inline asm
	prmt.b32 %r2383, %r2384, %r2385, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2387, %r2384, %r2385, %r403;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2391, %r2392, %r2393, %r399;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2395, %r2392, %r2393, %r403;
	// end inline asm
	selp.b32 	%r2419, %r2391, %r2383, %p62;
	shfl.sync.bfly.b32	%r2420, %r2419, 2, 31, -1;
	selp.b32 	%r2400, %r2383, %r2420, %p62;
	selp.b32 	%r2401, %r2420, %r2391, %p62;
	selp.b32 	%r2421, %r2395, %r2387, %p62;
	shfl.sync.bfly.b32	%r2422, %r2421, 2, 31, -1;
	selp.b32 	%r2408, %r2387, %r2422, %p62;
	selp.b32 	%r2409, %r2422, %r2395, %p62;
	// begin inline asm
	prmt.b32 %r2399, %r2400, %r2401, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2403, %r2400, %r2401, %r147;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2407, %r2408, %r2409, %r143;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2411, %r2408, %r2409, %r147;
	// end inline asm
	selp.b32 	%r2423, %r2407, %r2399, %p61;
	shfl.sync.bfly.b32	%r2424, %r2423, 4, 31, -1;
	selp.b32 	%r2425, %r2399, %r2424, %p61;
	selp.b32 	%r2426, %r2424, %r2407, %p61;
	selp.b32 	%r2427, %r2411, %r2403, %p61;
	shfl.sync.bfly.b32	%r2428, %r2427, 4, 31, -1;
	selp.b32 	%r2429, %r2403, %r2428, %p61;
	selp.b32 	%r2430, %r2428, %r2411, %p61;
	selp.b32 	%r2431, %r2429, %r2425, %p63;
	shfl.sync.bfly.b32	%r2432, %r2431, 1, 31, -1;
	selp.b32 	%r2433, %r2425, %r2432, %p63;
	selp.b32 	%r2434, %r2432, %r2429, %p63;
	selp.b32 	%r2435, %r2430, %r2426, %p63;
	shfl.sync.bfly.b32	%r2436, %r2435, 1, 31, -1;
	selp.b32 	%r2437, %r2426, %r2436, %p63;
	selp.b32 	%r2438, %r2436, %r2430, %p63;
	and.b32  	%r2439, %r2449, 16256;
	or.b32  	%r2440, %r2439, %r94;
	or.b32  	%r2441, %r2440, %r92;
	or.b32  	%r2442, %r93, %r2441;
	cvt.u64.u32 	%rd340, %r2442;
	add.s64 	%rd341, %rd4, %rd340;
	st.global.v4.u32 	[%rd341], {%r2433, %r2437, %r2434, %r2438};
	add.s32 	%r121, %r2449, 128;
	setp.ne.s32 	%p64, %r2449, 65408;
	mov.u32 	%r2449, %r121;
	@%p64 bra 	$L__BB0_13;
$L__BB0_19:                             // %L31177
	selp.u32 	%r2443, 1, 0, %p69;
	{ 
	.reg .pred 	%p1; 
	.reg .pred 	%p2; 
	setp.ne.u32 	%p1, %r2443, 0; 
	bar.red.or.pred 	%p2, 0, %p1; 
	selp.u32 	%r2444, 1, 0, %p2; 
	}
	setp.eq.s32 	%p65, %r2444, 0;
	or.pred  	%p66, %p65, %p1;
	@%p66 bra 	$L__BB0_21;
// %bb.20:                              // %L31207
	st.global.u32 	[%rd8], %r130;
$L__BB0_21:                             // %L31253
	mov.u32 	%r2446, 0;
	st.global.u32 	[%rd7], %r2446;
	ret;
$L__BB0_7:                              // %L149
	mov.u32 	%r2447, 2;
	st.global.u32 	[%rd7], %r2447;
	mov.u64 	%rd342, exception2743;
	cvta.global.u64 	%rd343, %rd342;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd343;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd32;
	st.param.b32 	[param0+8], %r122;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd33, exception1;
	cvta.global.u64 	%rd34, %rd33;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd34;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd32;
	st.param.b32 	[param0+8], %r122;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd35, exception1;
	cvta.global.u64 	%rd36, %rd35;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd36;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd32;
	st.param.b32 	[param0+8], %r122;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_9:                              // %L365
	mov.u32 	%r137, 3;
	st.global.u32 	[%rd7], %r137;
	mov.u64 	%rd40, exception2743;
	cvta.global.u64 	%rd41, %rd40;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd41;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd32;
	st.param.b32 	[param0+8], %r122;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
