INFO-FLOW: Workspace /home/wu/__PYNQ__/hls_ok/render/render/hls opened at Mon Oct 27 17:27:21 CST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/get_index.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/get_index.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(9)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/get_index.cpp 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/get_index.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/get_index.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/get_index.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(10)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/get_index.h 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/get_index.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/main.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/main.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(11)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/main.cpp 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/main.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/main.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(12)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/main.h 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/main.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_move.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_move.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(13)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/rotate_move.cpp 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/rotate_move.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_move.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_move.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(14)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/rotate_move.h 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/rotate_move.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_norm.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_norm.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(15)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/rotate_norm.cpp 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/rotate_norm.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_norm.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_norm.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(16)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/rotate_norm.h 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/rotate_norm.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/triangle.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/triangle.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(17)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/triangle.cpp 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/triangle.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/triangle.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/triangle.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(18)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/triangle.h 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/triangle.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/zbuffer.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/zbuffer.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(19)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/zbuffer.cpp 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/zbuffer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/zbuffer.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/zbuffer.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(20)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/zbuffer.h 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/zbuffer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=main_process' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.top=main_process' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(21)
Execute     set_top main_process 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.66 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.78 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=100MHz' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=100MHz' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(7)
Execute     create_clock -period 100MHz 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=25%' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=25%' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(8)
Execute     set_clock_uncertainty 25% 
Execute       ap_set_clock -name default -uncertainty 2.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.82 sec.
Execute   apply_ini /home/wu/__PYNQ__/hls_ok/render/render/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.3 seconds. CPU system time: 0.77 seconds. Elapsed time: 1.85 seconds; current allocated memory: 549.324 MB.
Execute       set_directive_top main_process -name=main_process 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../src/zbuffer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/zbuffer.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../src/zbuffer.cpp -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.cpp.clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/.systemc_flag -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.24 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.24 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.49 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp.clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../src/triangle.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/triangle.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../src/triangle.cpp -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.cpp.clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/.systemc_flag -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.46 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp.clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../src/rotate_norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/rotate_norm.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../src/rotate_norm.cpp -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.cpp.clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/.systemc_flag -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.5 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp.clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../src/rotate_move.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/rotate_move.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../src/rotate_move.cpp -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.cpp.clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/.systemc_flag -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.32 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.54 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp.clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../src/main.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/main.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../src/main.cpp -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.cpp.clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.cpp.clang.err.log
WARNING: [HLS 207-910] 'INT_WIDTH' macro redefined (../src/triangle.h:4:9)
INFO: [HLS 207-71] previous definition is here (/usr/include/limits.h:162:11)
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/.systemc_flag -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.45 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp.clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../src/get_index.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/get_index.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../src/get_index.cpp -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.cpp.clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/.systemc_flag -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.24 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/all.directive.json -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.24 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.48 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp.clang.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.22 seconds. CPU system time: 4.32 seconds. Elapsed time: 16.57 seconds; current allocated memory: 551.852 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.g.bc" "/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.g.bc" "/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.g.bc" "/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.g.bc" "/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.g.bc" "/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.g.bc /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/triangle.g.bc /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.g.bc /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_move.g.bc /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main.g.bc /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/get_index.g.bc -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.0.bc > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.04 sec.
Execute       run_link_or_opt -opt -out /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=main_process -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=main_process -reflow-float-conversion -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.45 sec.
Execute       run_link_or_opt -out /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=main_process 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=main_process -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=main_process -mllvm -hls-db-dir -mllvm /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.5 -x ir /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 34,129 Compile/Link /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 34,129 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,338 Unroll/Inline (step 1) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,338 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,216 Unroll/Inline (step 2) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,216 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,103 Unroll/Inline (step 3) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,103 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,067 Unroll/Inline (step 4) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,067 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,685 Array/Struct (step 1) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,685 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,323 Array/Struct (step 2) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,323 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,323 Array/Struct (step 3) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,323 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,323 Array/Struct (step 4) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,323 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,443 Array/Struct (step 5) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,443 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,355 Performance (step 1) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,355 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,234 Performance (step 2) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,234 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,159 Performance (step 3) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,159 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,884 Performance (step 4) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,884 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,852 HW Transforms (step 1) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,852 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,871 HW Transforms (step 2) /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,871 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_1' is marked as complete unroll implied by the pipeline pragma (../src/main.cpp:105:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_193_2' is marked as complete unroll implied by the pipeline pragma (../src/main.cpp:193:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_198_3' is marked as complete unroll implied by the pipeline pragma (../src/main.cpp:198:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_1' is marked as complete unroll implied by the pipeline pragma (../src/zbuffer.cpp:22:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_2' is marked as complete unroll implied by the pipeline pragma (../src/zbuffer.cpp:24:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_19_1' is marked as complete unroll implied by the pipeline pragma (../src/get_index.cpp:19:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_2' is marked as complete unroll implied by the pipeline pragma (../src/get_index.cpp:24:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_1' (../src/main.cpp:105:27) in function 'main_process' completely with a factor of 3 (../src/main.cpp:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_105_1' (../src/main.cpp:105:27) in function 'main_process' has been removed because the loop is unrolled completely (../src/main.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_193_2' (../src/main.cpp:193:20) in function 'main_process' completely with a factor of 9 (../src/main.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_198_3' (../src/main.cpp:198:27) in function 'main_process' completely with a factor of 3 (../src/main.cpp:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_198_3' (../src/main.cpp:198:27) in function 'main_process' has been removed because the loop is unrolled completely (../src/main.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (../src/zbuffer.cpp:22:22) in function 'zbuffer' completely with a factor of 3 (../src/zbuffer.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_2' (../src/zbuffer.cpp:24:19) in function 'zbuffer' completely with a factor of 3 (../src/zbuffer.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_1' (../src/get_index.cpp:19:22) in function 'compute_indices' completely with a factor of 3 (../src/get_index.cpp:7:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_19_1' (../src/get_index.cpp:19:22) in function 'compute_indices' has been removed because the loop is unrolled completely (../src/get_index.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_2' (../src/get_index.cpp:24:26) in function 'compute_indices' completely with a factor of 3 (../src/get_index.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ7zbufferbP7ap_uintILi4EEPS_ILi7EES3_S_ILi9EE8ap_fixedILi18ELi11EL9ap_q_mode5EL9ap_o_mode3ELi0EEbE8z_buffer': Complete partitioning on dimension 1. (../src/zbuffer.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'lut': Complete partitioning on dimension 1. Complete partitioning on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ12main_process8ap_fixedILi16ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_S2_S2_S2_S2_S2_S2_S2_S_ILi19ELi10ELS0_5ELS1_3ELi0EES3_S3_9ap_ufixedILi12ELi3ELS0_5ELS1_3ELi0EES5_RN3hls6streamINS6_4axisI7ap_uintILi64EELm0ELm0ELm0ELh56ELb0EEELi0EEERNS7_INS8_IS9_ILi24EELm0ELm0ELm0ELh56ELb0EEELi0EEEE3pic': Complete partitioning on dimension 1. (../src/main.cpp:15:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../src/get_index.cpp:21:38)
INFO: [HLS 214-248] Applying array_partition to 'IDLE_x_index': Complete partitioning on dimension 1. (../src/main.cpp:22:20)
INFO: [HLS 214-248] Applying array_partition to 'IDLE_y_index': Complete partitioning on dimension 1. (../src/main.cpp:23:20)
INFO: [HLS 214-248] Applying array_partition to 'x_index': Complete partitioning on dimension 1. (../src/main.cpp:182:20)
INFO: [HLS 214-248] Applying array_partition to 'y_index': Complete partitioning on dimension 1. (../src/main.cpp:183:20)
INFO: [HLS 214-248] Applying array_partition to 'valid_index': Complete partitioning on dimension 1. (../src/main.cpp:186:13)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../src/get_index.cpp:37:13)
INFO: [HLS 214-376] automatically set the pipeline for Loop< write_loop> at ../src/main.cpp:222:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_268_13> at ../src/main.cpp:268:32 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_253_10> at ../src/main.cpp:253:32 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_238_7> at ../src/main.cpp:238:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_274_14> at ../src/main.cpp:274:28 
INFO: [HLS 214-376] automatically set the pipeline for Loop< reset_loop> at ../src/main.cpp:28:3 
INFO: [HLS 214-364] Automatically inlining function 'rotate_move(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<26, 14, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<26, 14, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<26, 14, (ap_q_mode)5, (ap_o_mode)3, 0>&)' to improve effectiveness of pipeline pragma in function 'main_process(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (../src/main.cpp:107:2)
INFO: [HLS 214-364] Automatically inlining function 'triangle(ap_int<14>, ap_int<14>, ap_fixed<26, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<26, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<26, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<26, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<26, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<26, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<26, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<26, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, bool&)' to improve effectiveness of pipeline pragma in function 'main_process(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (../src/main.cpp:171:38)
INFO: [HLS 214-364] Automatically inlining function 'compute_indices(ap_uint<9>, ap_uint<9>, ap_uint<7>*, ap_uint<7>*, ap_uint<4>*)' to improve effectiveness of pipeline pragma in function 'main_process(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (../src/main.cpp:187:9)
INFO: [HLS 214-364] Automatically inlining function 'zbuffer(bool, ap_uint<4>*, ap_uint<7>*, ap_uint<7>*, ap_uint<9>, ap_fixed<18, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, bool) (.16)' to improve effectiveness of pipeline pragma in function 'main_process(ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<hls::axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (../src/main.cpp:197:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.84 seconds. CPU system time: 1.13 seconds. Elapsed time: 6.97 seconds; current allocated memory: 553.824 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 553.824 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top main_process -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.0.bc -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.1.bc -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.2.prechk.bc -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../src/zbuffer.cpp:36: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 561.004 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.g.1.bc to /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.o.1.bc -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'main_process(ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, stream<axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, stream<axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)pic' in function 'main_process' (../src/main.cpp:37:6).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'main_process(ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, stream<axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, stream<axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)pic.9' in function 'main_process' (../src/main.cpp:37:23).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'main_process(ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, stream<axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, stream<axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)pic.10' in function 'main_process' (../src/main.cpp:37:40).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'main_process(ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, stream<axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, stream<axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)pic.11' in function 'main_process' (../src/main.cpp:38:6).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'main_process(ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, stream<axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, stream<axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)pic.12' in function 'main_process' (../src/main.cpp:38:23).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'main_process(ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, stream<axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, stream<axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)pic.13' in function 'main_process' (../src/main.cpp:38:40).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'main_process(ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, stream<axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, stream<axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)pic.14' in function 'main_process' (../src/main.cpp:39:6).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'main_process(ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, stream<axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, stream<axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)pic.15' in function 'main_process' (../src/main.cpp:39:23).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'main_process(ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_fixed<19, 10, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, ap_ufixed<12, 3, 5, 3, 0>, stream<axis<ap_uint<64>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, stream<axis<ap_uint<24>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)pic.16' in function 'main_process' (../src/main.cpp:39:40).
Command         transform done; 0.28 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.o.1.tmp.bc -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/main.cpp:46:9) to (../src/zbuffer.cpp:32:22) in function 'main_process'... converting 225 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'main_process' (../src/zbuffer.cpp:3:40)...155 expression(s) balanced.
Command         transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 592.340 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.o.2.bc -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_228_5'(../src/main.cpp:228:31) and 'VITIS_LOOP_229_6'(../src/main.cpp:229:35) in function 'main_process' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_243_8'(../src/main.cpp:243:31) and 'VITIS_LOOP_244_9'(../src/main.cpp:244:35) in function 'main_process' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_258_11'(../src/main.cpp:258:32) and 'VITIS_LOOP_259_12'(../src/main.cpp:259:36) in function 'main_process' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_228_5' (../src/main.cpp:228:31) in function 'main_process'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_243_8' (../src/main.cpp:243:31) in function 'main_process'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_258_11' (../src/main.cpp:258:32) in function 'main_process'.
Execute           auto_get_db
Command         transform done; 0.22 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.o.3.bc -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 699.160 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.91 sec.
Command     elaborate done; 24.46 sec.
Execute     ap_eval exec zip -j /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'main_process' ...
Execute       ap_set_top_model main_process 
Execute       get_model_list main_process -filter all-wo-channel -topdown 
Execute       preproc_iomode -model main_process 
Execute       preproc_iomode -model main_process_Pipeline_VITIS_LOOP_274_14 
Execute       preproc_iomode -model main_process_Pipeline_VITIS_LOOP_268_13 
Execute       preproc_iomode -model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
Execute       preproc_iomode -model main_process_Pipeline_VITIS_LOOP_253_10 
Execute       preproc_iomode -model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
Execute       preproc_iomode -model main_process_Pipeline_VITIS_LOOP_238_7 
Execute       preproc_iomode -model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
Execute       preproc_iomode -model main_process_Pipeline_write_loop 
Execute       preproc_iomode -model main_process_Pipeline_process_loop 
Execute       preproc_iomode -model rotate_norm 
Execute       preproc_iomode -model main_process_Pipeline_reset_loop 
Execute       preproc_iomode -model zbuffer 
Execute       get_model_list main_process -filter all-wo-channel 
INFO-FLOW: Model list for configure: zbuffer main_process_Pipeline_reset_loop rotate_norm main_process_Pipeline_process_loop main_process_Pipeline_write_loop main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 main_process_Pipeline_VITIS_LOOP_238_7 main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 main_process_Pipeline_VITIS_LOOP_253_10 main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 main_process_Pipeline_VITIS_LOOP_268_13 main_process_Pipeline_VITIS_LOOP_274_14 main_process
INFO-FLOW: Configuring Module : zbuffer ...
Execute       set_default_model zbuffer 
Execute       apply_spec_resource_limit zbuffer 
INFO-FLOW: Configuring Module : main_process_Pipeline_reset_loop ...
Execute       set_default_model main_process_Pipeline_reset_loop 
Execute       apply_spec_resource_limit main_process_Pipeline_reset_loop 
INFO-FLOW: Configuring Module : rotate_norm ...
Execute       set_default_model rotate_norm 
Execute       apply_spec_resource_limit rotate_norm 
INFO-FLOW: Configuring Module : main_process_Pipeline_process_loop ...
Execute       set_default_model main_process_Pipeline_process_loop 
Execute       apply_spec_resource_limit main_process_Pipeline_process_loop 
INFO-FLOW: Configuring Module : main_process_Pipeline_write_loop ...
Execute       set_default_model main_process_Pipeline_write_loop 
Execute       apply_spec_resource_limit main_process_Pipeline_write_loop 
INFO-FLOW: Configuring Module : main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
Execute       apply_spec_resource_limit main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
INFO-FLOW: Configuring Module : main_process_Pipeline_VITIS_LOOP_238_7 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_238_7 
Execute       apply_spec_resource_limit main_process_Pipeline_VITIS_LOOP_238_7 
INFO-FLOW: Configuring Module : main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
Execute       apply_spec_resource_limit main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
INFO-FLOW: Configuring Module : main_process_Pipeline_VITIS_LOOP_253_10 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_253_10 
Execute       apply_spec_resource_limit main_process_Pipeline_VITIS_LOOP_253_10 
INFO-FLOW: Configuring Module : main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
Execute       apply_spec_resource_limit main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
INFO-FLOW: Configuring Module : main_process_Pipeline_VITIS_LOOP_268_13 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_268_13 
Execute       apply_spec_resource_limit main_process_Pipeline_VITIS_LOOP_268_13 
INFO-FLOW: Configuring Module : main_process_Pipeline_VITIS_LOOP_274_14 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_274_14 
Execute       apply_spec_resource_limit main_process_Pipeline_VITIS_LOOP_274_14 
INFO-FLOW: Configuring Module : main_process ...
Execute       set_default_model main_process 
Execute       apply_spec_resource_limit main_process 
INFO-FLOW: Model list for preprocess: zbuffer main_process_Pipeline_reset_loop rotate_norm main_process_Pipeline_process_loop main_process_Pipeline_write_loop main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 main_process_Pipeline_VITIS_LOOP_238_7 main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 main_process_Pipeline_VITIS_LOOP_253_10 main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 main_process_Pipeline_VITIS_LOOP_268_13 main_process_Pipeline_VITIS_LOOP_274_14 main_process
INFO-FLOW: Preprocessing Module: zbuffer ...
Execute       set_default_model zbuffer 
Execute       cdfg_preprocess -model zbuffer 
Execute       rtl_gen_preprocess zbuffer 
INFO-FLOW: Preprocessing Module: main_process_Pipeline_reset_loop ...
Execute       set_default_model main_process_Pipeline_reset_loop 
Execute       cdfg_preprocess -model main_process_Pipeline_reset_loop 
Execute       rtl_gen_preprocess main_process_Pipeline_reset_loop 
INFO-FLOW: Preprocessing Module: rotate_norm ...
Execute       set_default_model rotate_norm 
Execute       cdfg_preprocess -model rotate_norm 
Execute       rtl_gen_preprocess rotate_norm 
INFO-FLOW: Preprocessing Module: main_process_Pipeline_process_loop ...
Execute       set_default_model main_process_Pipeline_process_loop 
Execute       cdfg_preprocess -model main_process_Pipeline_process_loop 
Execute       rtl_gen_preprocess main_process_Pipeline_process_loop 
INFO-FLOW: Preprocessing Module: main_process_Pipeline_write_loop ...
Execute       set_default_model main_process_Pipeline_write_loop 
Execute       cdfg_preprocess -model main_process_Pipeline_write_loop 
Execute       rtl_gen_preprocess main_process_Pipeline_write_loop 
INFO-FLOW: Preprocessing Module: main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
Execute       cdfg_preprocess -model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
INFO-FLOW: Preprocessing Module: main_process_Pipeline_VITIS_LOOP_238_7 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_238_7 
Execute       cdfg_preprocess -model main_process_Pipeline_VITIS_LOOP_238_7 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_238_7 
INFO-FLOW: Preprocessing Module: main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
Execute       cdfg_preprocess -model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
INFO-FLOW: Preprocessing Module: main_process_Pipeline_VITIS_LOOP_253_10 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_253_10 
Execute       cdfg_preprocess -model main_process_Pipeline_VITIS_LOOP_253_10 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_253_10 
INFO-FLOW: Preprocessing Module: main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
Execute       cdfg_preprocess -model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
INFO-FLOW: Preprocessing Module: main_process_Pipeline_VITIS_LOOP_268_13 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_268_13 
Execute       cdfg_preprocess -model main_process_Pipeline_VITIS_LOOP_268_13 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_268_13 
INFO-FLOW: Preprocessing Module: main_process_Pipeline_VITIS_LOOP_274_14 ...
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_274_14 
Execute       cdfg_preprocess -model main_process_Pipeline_VITIS_LOOP_274_14 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_274_14 
INFO-FLOW: Preprocessing Module: main_process ...
Execute       set_default_model main_process 
Execute       cdfg_preprocess -model main_process 
Execute       rtl_gen_preprocess main_process 
INFO-FLOW: Model list for synthesis: zbuffer main_process_Pipeline_reset_loop rotate_norm main_process_Pipeline_process_loop main_process_Pipeline_write_loop main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 main_process_Pipeline_VITIS_LOOP_238_7 main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 main_process_Pipeline_VITIS_LOOP_253_10 main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 main_process_Pipeline_VITIS_LOOP_268_13 main_process_Pipeline_VITIS_LOOP_274_14 main_process
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zbuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model zbuffer 
Execute       schedule -model zbuffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'zbuffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'zbuffer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 699.160 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.sched.adb -f 
INFO-FLOW: Finish scheduling zbuffer.
Execute       set_default_model zbuffer 
Execute       bind -model zbuffer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 699.160 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.bind.adb -f 
INFO-FLOW: Finish binding zbuffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_process_Pipeline_reset_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_process_Pipeline_reset_loop 
Execute       schedule -model main_process_Pipeline_reset_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'reset_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'reset_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 699.160 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_reset_loop.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_reset_loop.sched.adb -f 
INFO-FLOW: Finish scheduling main_process_Pipeline_reset_loop.
Execute       set_default_model main_process_Pipeline_reset_loop 
Execute       bind -model main_process_Pipeline_reset_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 699.160 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_reset_loop.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_reset_loop.bind.adb -f 
INFO-FLOW: Finish binding main_process_Pipeline_reset_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rotate_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rotate_norm 
Execute       schedule -model rotate_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln17) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'rotate_norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 5, function 'rotate_norm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 699.160 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.sched.adb -f 
INFO-FLOW: Finish scheduling rotate_norm.
Execute       set_default_model rotate_norm 
Execute       bind -model rotate_norm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 699.160 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.bind.adb -f 
INFO-FLOW: Finish binding rotate_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_process_Pipeline_process_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_process_Pipeline_process_loop 
Execute       schedule -model main_process_Pipeline_process_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tcolor) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln16_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln16_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln15_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln15_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln16_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln16_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln15_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln15_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln16_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln15_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'process_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 38, loop 'process_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.7 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.71 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_process_loop.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_process_loop.sched.adb -f 
INFO-FLOW: Finish scheduling main_process_Pipeline_process_loop.
Execute       set_default_model main_process_Pipeline_process_loop 
Execute       bind -model main_process_Pipeline_process_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.17 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_process_loop.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_process_loop.bind.adb -f 
INFO-FLOW: Finish binding main_process_Pipeline_process_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_process_Pipeline_write_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_process_Pipeline_write_loop 
Execute       schedule -model main_process_Pipeline_write_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'write_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.12 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_write_loop.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_write_loop.sched.adb -f 
INFO-FLOW: Finish scheduling main_process_Pipeline_write_loop.
Execute       set_default_model main_process_Pipeline_write_loop 
Execute       bind -model main_process_Pipeline_write_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_write_loop.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_write_loop.bind.adb -f 
INFO-FLOW: Finish binding main_process_Pipeline_write_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
Execute       schedule -model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_228_5_VITIS_LOOP_229_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_228_5_VITIS_LOOP_229_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.sched.adb -f 
INFO-FLOW: Finish scheduling main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
Execute       bind -model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.bind.adb -f 
INFO-FLOW: Finish binding main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_process_Pipeline_VITIS_LOOP_238_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_238_7 
Execute       schedule -model main_process_Pipeline_VITIS_LOOP_238_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_238_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_238_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_238_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_238_7.sched.adb -f 
INFO-FLOW: Finish scheduling main_process_Pipeline_VITIS_LOOP_238_7.
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_238_7 
Execute       bind -model main_process_Pipeline_VITIS_LOOP_238_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_238_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_238_7.bind.adb -f 
INFO-FLOW: Finish binding main_process_Pipeline_VITIS_LOOP_238_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
Execute       schedule -model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_243_8_VITIS_LOOP_244_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_243_8_VITIS_LOOP_244_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.sched.adb -f 
INFO-FLOW: Finish scheduling main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
Execute       bind -model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.bind.adb -f 
INFO-FLOW: Finish binding main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_process_Pipeline_VITIS_LOOP_253_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_253_10 
Execute       schedule -model main_process_Pipeline_VITIS_LOOP_253_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_253_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_253_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_253_10.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_253_10.sched.adb -f 
INFO-FLOW: Finish scheduling main_process_Pipeline_VITIS_LOOP_253_10.
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_253_10 
Execute       bind -model main_process_Pipeline_VITIS_LOOP_253_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_253_10.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_253_10.bind.adb -f 
INFO-FLOW: Finish binding main_process_Pipeline_VITIS_LOOP_253_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
Execute       schedule -model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_258_11_VITIS_LOOP_259_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_258_11_VITIS_LOOP_259_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.sched.adb -f 
INFO-FLOW: Finish scheduling main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
Execute       bind -model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.bind.adb -f 
INFO-FLOW: Finish binding main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_process_Pipeline_VITIS_LOOP_268_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_268_13 
Execute       schedule -model main_process_Pipeline_VITIS_LOOP_268_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_268_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_268_13.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_268_13.sched.adb -f 
INFO-FLOW: Finish scheduling main_process_Pipeline_VITIS_LOOP_268_13.
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_268_13 
Execute       bind -model main_process_Pipeline_VITIS_LOOP_268_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_268_13.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_268_13.bind.adb -f 
INFO-FLOW: Finish binding main_process_Pipeline_VITIS_LOOP_268_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_process_Pipeline_VITIS_LOOP_274_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_274_14 
Execute       schedule -model main_process_Pipeline_VITIS_LOOP_274_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_274_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_274_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_274_14.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_274_14.sched.adb -f 
INFO-FLOW: Finish scheduling main_process_Pipeline_VITIS_LOOP_274_14.
Execute       set_default_model main_process_Pipeline_VITIS_LOOP_274_14 
Execute       bind -model main_process_Pipeline_VITIS_LOOP_274_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_274_14.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_274_14.bind.adb -f 
INFO-FLOW: Finish binding main_process_Pipeline_VITIS_LOOP_274_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main_process' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model main_process 
Execute       schedule -model main_process 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.sched.adb -f 
INFO-FLOW: Finish scheduling main_process.
Execute       set_default_model main_process 
Execute       bind -model main_process 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 724.762 MB.
Execute       syn_report -verbosereport -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.bind.adb -f 
INFO-FLOW: Finish binding main_process.
Execute       get_model_list main_process -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess zbuffer 
Execute       rtl_gen_preprocess main_process_Pipeline_reset_loop 
Execute       rtl_gen_preprocess rotate_norm 
Execute       rtl_gen_preprocess main_process_Pipeline_process_loop 
Execute       rtl_gen_preprocess main_process_Pipeline_write_loop 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_238_7 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_253_10 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_268_13 
Execute       rtl_gen_preprocess main_process_Pipeline_VITIS_LOOP_274_14 
Execute       rtl_gen_preprocess main_process 
INFO-FLOW: Model list for RTL generation: zbuffer main_process_Pipeline_reset_loop rotate_norm main_process_Pipeline_process_loop main_process_Pipeline_write_loop main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 main_process_Pipeline_VITIS_LOOP_238_7 main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 main_process_Pipeline_VITIS_LOOP_253_10 main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 main_process_Pipeline_VITIS_LOOP_268_13 main_process_Pipeline_VITIS_LOOP_274_14 main_process
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zbuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model zbuffer -top_prefix main_process_ -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'zbuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 724.762 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl zbuffer -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process_zbuffer 
Execute       gen_rtl zbuffer -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process_zbuffer 
Execute       syn_report -csynth -model zbuffer -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/zbuffer_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model zbuffer -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/zbuffer_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model zbuffer -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model zbuffer -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.adb 
Execute       db_write -model zbuffer -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info zbuffer -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_process_Pipeline_reset_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model main_process_Pipeline_reset_loop -top_prefix main_process_ -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_reset_loop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_process_Pipeline_reset_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 724.762 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_process_Pipeline_reset_loop -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process_main_process_Pipeline_reset_loop 
Execute       gen_rtl main_process_Pipeline_reset_loop -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process_main_process_Pipeline_reset_loop 
Execute       syn_report -csynth -model main_process_Pipeline_reset_loop -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_reset_loop_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model main_process_Pipeline_reset_loop -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_reset_loop_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model main_process_Pipeline_reset_loop -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_reset_loop.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model main_process_Pipeline_reset_loop -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_reset_loop.adb 
Execute       db_write -model main_process_Pipeline_reset_loop -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_process_Pipeline_reset_loop -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_reset_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rotate_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rotate_norm -top_prefix main_process_ -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rotate_norm' pipeline 'rotate_norm' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rotate_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 724.762 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl rotate_norm -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process_rotate_norm 
Execute       gen_rtl rotate_norm -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process_rotate_norm 
Execute       syn_report -csynth -model rotate_norm -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/rotate_norm_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rotate_norm -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/rotate_norm_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rotate_norm -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rotate_norm -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.adb 
Execute       db_write -model rotate_norm -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rotate_norm -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_process_Pipeline_process_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model main_process_Pipeline_process_loop -top_prefix main_process_ -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_process_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_process_Pipeline_process_loop' pipeline 'process_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_8ns_14ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18ns_16s_33s_35_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18ns_16s_34s_35_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_16s_28s_28_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_12ns_22_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18ns_16s_34_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_12ns_35_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_27s_29ns_55_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28s_30ns_57_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_2_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_process_Pipeline_process_loop'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.21 seconds; current allocated memory: 726.793 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_process_Pipeline_process_loop -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process_main_process_Pipeline_process_loop 
Execute       gen_rtl main_process_Pipeline_process_loop -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process_main_process_Pipeline_process_loop 
Execute       syn_report -csynth -model main_process_Pipeline_process_loop -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_process_loop_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model main_process_Pipeline_process_loop -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_process_loop_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model main_process_Pipeline_process_loop -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_process_loop.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model main_process_Pipeline_process_loop -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_process_loop.adb 
Execute       db_write -model main_process_Pipeline_process_loop -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_process_Pipeline_process_loop -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_process_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_process_Pipeline_write_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model main_process_Pipeline_write_loop -top_prefix main_process_ -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_write_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_process_Pipeline_write_loop' pipeline 'write_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_process_Pipeline_write_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.44 seconds; current allocated memory: 754.613 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_process_Pipeline_write_loop -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process_main_process_Pipeline_write_loop 
Execute       gen_rtl main_process_Pipeline_write_loop -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process_main_process_Pipeline_write_loop 
Execute       syn_report -csynth -model main_process_Pipeline_write_loop -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_write_loop_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model main_process_Pipeline_write_loop -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_write_loop_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model main_process_Pipeline_write_loop -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_write_loop.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model main_process_Pipeline_write_loop -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_write_loop.adb 
Execute       db_write -model main_process_Pipeline_write_loop -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_process_Pipeline_write_loop -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_write_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 -top_prefix main_process_ -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6' pipeline 'VITIS_LOOP_228_5_VITIS_LOOP_229_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 754.613 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
Execute       syn_report -csynth -model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.adb 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_process_Pipeline_VITIS_LOOP_238_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model main_process_Pipeline_VITIS_LOOP_238_7 -top_prefix main_process_ -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_238_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_process_Pipeline_VITIS_LOOP_238_7' pipeline 'VITIS_LOOP_238_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_process_Pipeline_VITIS_LOOP_238_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 754.613 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_238_7 -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process_main_process_Pipeline_VITIS_LOOP_238_7 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_238_7 -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process_main_process_Pipeline_VITIS_LOOP_238_7 
Execute       syn_report -csynth -model main_process_Pipeline_VITIS_LOOP_238_7 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_238_7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model main_process_Pipeline_VITIS_LOOP_238_7 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_238_7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model main_process_Pipeline_VITIS_LOOP_238_7 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_238_7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_238_7 -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_238_7.adb 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_238_7 -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_process_Pipeline_VITIS_LOOP_238_7 -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_238_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 -top_prefix main_process_ -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9' pipeline 'VITIS_LOOP_243_8_VITIS_LOOP_244_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 754.613 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
Execute       syn_report -csynth -model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.adb 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_process_Pipeline_VITIS_LOOP_253_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model main_process_Pipeline_VITIS_LOOP_253_10 -top_prefix main_process_ -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_253_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_process_Pipeline_VITIS_LOOP_253_10' pipeline 'VITIS_LOOP_253_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_process_Pipeline_VITIS_LOOP_253_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 755.031 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_253_10 -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process_main_process_Pipeline_VITIS_LOOP_253_10 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_253_10 -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process_main_process_Pipeline_VITIS_LOOP_253_10 
Execute       syn_report -csynth -model main_process_Pipeline_VITIS_LOOP_253_10 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_253_10_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model main_process_Pipeline_VITIS_LOOP_253_10 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_253_10_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model main_process_Pipeline_VITIS_LOOP_253_10 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_253_10.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_253_10 -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_253_10.adb 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_253_10 -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_process_Pipeline_VITIS_LOOP_253_10 -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_253_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 -top_prefix main_process_ -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12' pipeline 'VITIS_LOOP_258_11_VITIS_LOOP_259_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 756.254 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
Execute       syn_report -csynth -model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.adb 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_process_Pipeline_VITIS_LOOP_268_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model main_process_Pipeline_VITIS_LOOP_268_13 -top_prefix main_process_ -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_268_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_process_Pipeline_VITIS_LOOP_268_13' pipeline 'VITIS_LOOP_268_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_process_Pipeline_VITIS_LOOP_268_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 757.191 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_268_13 -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process_main_process_Pipeline_VITIS_LOOP_268_13 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_268_13 -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process_main_process_Pipeline_VITIS_LOOP_268_13 
Execute       syn_report -csynth -model main_process_Pipeline_VITIS_LOOP_268_13 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_268_13_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model main_process_Pipeline_VITIS_LOOP_268_13 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_268_13_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model main_process_Pipeline_VITIS_LOOP_268_13 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_268_13.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_268_13 -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_268_13.adb 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_268_13 -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_process_Pipeline_VITIS_LOOP_268_13 -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_268_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_process_Pipeline_VITIS_LOOP_274_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model main_process_Pipeline_VITIS_LOOP_274_14 -top_prefix main_process_ -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_274_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'main_process_Pipeline_VITIS_LOOP_274_14' pipeline 'VITIS_LOOP_274_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_process_Pipeline_VITIS_LOOP_274_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 758.395 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_274_14 -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process_main_process_Pipeline_VITIS_LOOP_274_14 
Execute       gen_rtl main_process_Pipeline_VITIS_LOOP_274_14 -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process_main_process_Pipeline_VITIS_LOOP_274_14 
Execute       syn_report -csynth -model main_process_Pipeline_VITIS_LOOP_274_14 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_274_14_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model main_process_Pipeline_VITIS_LOOP_274_14 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_Pipeline_VITIS_LOOP_274_14_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model main_process_Pipeline_VITIS_LOOP_274_14 -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_274_14.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_274_14 -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_274_14.adb 
Execute       db_write -model main_process_Pipeline_VITIS_LOOP_274_14 -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_process_Pipeline_VITIS_LOOP_274_14 -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_274_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main_process' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model main_process -top_prefix  -sub_prefix main_process_ -mg_file /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/i_a11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/i_a12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/i_a13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/i_a21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/i_a22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/i_a23' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/i_a31' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/i_a32' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/i_a33' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/i_p1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/i_p2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/i_p3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/y_scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/z_scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/data_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/data_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/data_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/data_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'main_process/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'main_process' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_RAM_S2P_BRAM_1R1W' to 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_RAM_S2P_BRAM_1R1W' to 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_acud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_RAM_S2P_BRAM_1R1W' to 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_adEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_RAM_S2P_BRAM_1R1W' to 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_aeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_RAM_S2P_BRAM_1R1W' to 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_afYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_RAM_S2P_BRAM_1R1W' to 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ag8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_RAM_S2P_BRAM_1R1W' to 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ahbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_RAM_S2P_BRAM_1R1W' to 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_aibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_RAM_S2P_BRAM_1R1W' to 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ajbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2P_BRAM_1R1W' to 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_RAM_S2P_BRAM_1R1W' to 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_RAM_S2PlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_RAM_S2P_BRAM_1R1W' to 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_RAM_S2Pmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_RAM_S2P_BRAM_1R1W' to 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_RAM_S2Pncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_RAM_S2P_BRAM_1R1W' to 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_RAM_S2Pocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_RAM_S2P_BRAM_1R1W' to 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_RAM_S2PpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_RAM_S2P_BRAM_1R1W' to 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_RAM_S2PqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_RAM_S2P_BRAM_1R1W' to 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_RAM_S2PrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_RAM_S2P_BRAM_1R1W' to 'zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_RAM_S2P_Bsc4' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'last_signal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main_process'.
INFO: [RTMG 210-278] Implementing memory 'main_process_main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_process_zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM' using block RAMs.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.15 seconds; current allocated memory: 759.070 MB.
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       gen_rtl main_process -istop -style xilinx -f -lang vhdl -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/vhdl/main_process 
Execute       gen_rtl main_process -istop -style xilinx -f -lang vlog -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/verilog/main_process 
Execute       syn_report -csynth -model main_process -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model main_process -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/main_process_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model main_process -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model main_process -f -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.adb 
Execute       db_write -model main_process -bindview -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info main_process -p /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process 
Execute       export_constraint_db -f -tool general -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.constraint.tcl 
Execute       syn_report -designview -model main_process -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.design.xml 
Execute       syn_report -csynthDesign -model main_process -o /home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth.rpt -MHOut /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model main_process -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model main_process -o /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.protoinst 
Execute       sc_get_clocks main_process 
Execute       sc_get_portdomain main_process 
INFO-FLOW: Model list for RTL component generation: zbuffer main_process_Pipeline_reset_loop rotate_norm main_process_Pipeline_process_loop main_process_Pipeline_write_loop main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 main_process_Pipeline_VITIS_LOOP_238_7 main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 main_process_Pipeline_VITIS_LOOP_253_10 main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 main_process_Pipeline_VITIS_LOOP_268_13 main_process_Pipeline_VITIS_LOOP_274_14 main_process
INFO-FLOW: Handling components in module [zbuffer] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.compgen.tcl 
INFO-FLOW: Handling components in module [main_process_Pipeline_reset_loop] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_reset_loop.compgen.tcl 
INFO-FLOW: Found component main_process_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rotate_norm] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.compgen.tcl 
INFO-FLOW: Found component main_process_mul_16s_10s_24_1_1.
INFO-FLOW: Append model main_process_mul_16s_10s_24_1_1
INFO-FLOW: Found component main_process_mac_muladd_16s_10s_24s_24_4_1.
INFO-FLOW: Append model main_process_mac_muladd_16s_10s_24s_24_4_1
INFO-FLOW: Found component main_process_mac_muladd_16s_10s_24ns_24_4_1.
INFO-FLOW: Append model main_process_mac_muladd_16s_10s_24ns_24_4_1
INFO-FLOW: Handling components in module [main_process_Pipeline_process_loop] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_process_loop.compgen.tcl 
INFO-FLOW: Found component main_process_dadd_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model main_process_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Found component main_process_sitodp_32s_64_6_no_dsp_1.
INFO-FLOW: Append model main_process_sitodp_32s_64_6_no_dsp_1
INFO-FLOW: Found component main_process_mul_27s_29ns_55_2_1.
INFO-FLOW: Append model main_process_mul_27s_29ns_55_2_1
INFO-FLOW: Found component main_process_mul_28s_30ns_57_2_1.
INFO-FLOW: Append model main_process_mul_28s_30ns_57_2_1
INFO-FLOW: Found component main_process_mul_18ns_16s_34_1_1.
INFO-FLOW: Append model main_process_mul_18ns_16s_34_1_1
INFO-FLOW: Found component main_process_mul_25s_12ns_35_1_1.
INFO-FLOW: Append model main_process_mul_25s_12ns_35_1_1
INFO-FLOW: Found component main_process_urem_9ns_3ns_2_13_1.
INFO-FLOW: Append model main_process_urem_9ns_3ns_2_13_1
INFO-FLOW: Found component main_process_sparsemux_9_3_16_1_1.
INFO-FLOW: Append model main_process_sparsemux_9_3_16_1_1
INFO-FLOW: Found component main_process_mul_16s_16s_28_1_1.
INFO-FLOW: Append model main_process_mul_16s_16s_28_1_1
INFO-FLOW: Found component main_process_sparsemux_7_2_2_1_1.
INFO-FLOW: Append model main_process_sparsemux_7_2_2_1_1
INFO-FLOW: Found component main_process_sparsemux_7_2_2_1_1.
INFO-FLOW: Append model main_process_sparsemux_7_2_2_1_1
INFO-FLOW: Found component main_process_sparsemux_7_2_2_1_1.
INFO-FLOW: Append model main_process_sparsemux_7_2_2_1_1
INFO-FLOW: Found component main_process_mul_10s_12ns_22_1_1.
INFO-FLOW: Append model main_process_mul_10s_12ns_22_1_1
INFO-FLOW: Found component main_process_mac_muladd_18ns_16s_34s_35_4_1.
INFO-FLOW: Append model main_process_mac_muladd_18ns_16s_34s_35_4_1
INFO-FLOW: Found component main_process_mac_muladd_18ns_16s_33s_35_4_1.
INFO-FLOW: Append model main_process_mac_muladd_18ns_16s_33s_35_4_1
INFO-FLOW: Found component main_process_mac_muladd_10s_8ns_14ns_18_4_1.
INFO-FLOW: Append model main_process_mac_muladd_10s_8ns_14ns_18_4_1
INFO-FLOW: Found component main_process_mac_mulsub_16s_16s_28s_28_4_1.
INFO-FLOW: Append model main_process_mac_mulsub_16s_16s_28s_28_4_1
INFO-FLOW: Found component main_process_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_process_Pipeline_write_loop] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_write_loop.compgen.tcl 
INFO-FLOW: Found component main_process_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.compgen.tcl 
INFO-FLOW: Found component main_process_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model main_process_sparsemux_7_2_8_1_1
INFO-FLOW: Found component main_process_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_process_Pipeline_VITIS_LOOP_238_7] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_238_7.compgen.tcl 
INFO-FLOW: Found component main_process_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.compgen.tcl 
INFO-FLOW: Found component main_process_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_process_Pipeline_VITIS_LOOP_253_10] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_253_10.compgen.tcl 
INFO-FLOW: Found component main_process_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.compgen.tcl 
INFO-FLOW: Found component main_process_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_process_Pipeline_VITIS_LOOP_268_13] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_268_13.compgen.tcl 
INFO-FLOW: Found component main_process_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_process_Pipeline_VITIS_LOOP_274_14] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_274_14.compgen.tcl 
INFO-FLOW: Found component main_process_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [main_process] ... 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.compgen.tcl 
INFO-FLOW: Found component main_process_main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb.
INFO-FLOW: Append model main_process_main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb
INFO-FLOW: Found component main_process_zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM.
INFO-FLOW: Append model main_process_zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM
INFO-FLOW: Found component main_process_regslice_both.
INFO-FLOW: Append model main_process_regslice_both
INFO-FLOW: Found component main_process_regslice_both.
INFO-FLOW: Append model main_process_regslice_both
INFO-FLOW: Found component main_process_regslice_both.
INFO-FLOW: Append model main_process_regslice_both
INFO-FLOW: Found component main_process_regslice_both.
INFO-FLOW: Append model main_process_regslice_both
INFO-FLOW: Found component main_process_regslice_both.
INFO-FLOW: Append model main_process_regslice_both
INFO-FLOW: Found component main_process_regslice_both.
INFO-FLOW: Append model main_process_regslice_both
INFO-FLOW: Found component main_process_regslice_both.
INFO-FLOW: Append model main_process_regslice_both
INFO-FLOW: Found component main_process_regslice_both.
INFO-FLOW: Append model main_process_regslice_both
INFO-FLOW: Append model zbuffer
INFO-FLOW: Append model main_process_Pipeline_reset_loop
INFO-FLOW: Append model rotate_norm
INFO-FLOW: Append model main_process_Pipeline_process_loop
INFO-FLOW: Append model main_process_Pipeline_write_loop
INFO-FLOW: Append model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6
INFO-FLOW: Append model main_process_Pipeline_VITIS_LOOP_238_7
INFO-FLOW: Append model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9
INFO-FLOW: Append model main_process_Pipeline_VITIS_LOOP_253_10
INFO-FLOW: Append model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12
INFO-FLOW: Append model main_process_Pipeline_VITIS_LOOP_268_13
INFO-FLOW: Append model main_process_Pipeline_VITIS_LOOP_274_14
INFO-FLOW: Append model main_process
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: main_process_flow_control_loop_pipe_sequential_init main_process_mul_16s_10s_24_1_1 main_process_mac_muladd_16s_10s_24s_24_4_1 main_process_mac_muladd_16s_10s_24ns_24_4_1 main_process_dadd_64ns_64ns_64_7_full_dsp_1 main_process_sitodp_32s_64_6_no_dsp_1 main_process_mul_27s_29ns_55_2_1 main_process_mul_28s_30ns_57_2_1 main_process_mul_18ns_16s_34_1_1 main_process_mul_25s_12ns_35_1_1 main_process_urem_9ns_3ns_2_13_1 main_process_sparsemux_9_3_16_1_1 main_process_mul_16s_16s_28_1_1 main_process_sparsemux_7_2_2_1_1 main_process_sparsemux_7_2_2_1_1 main_process_sparsemux_7_2_2_1_1 main_process_mul_10s_12ns_22_1_1 main_process_mac_muladd_18ns_16s_34s_35_4_1 main_process_mac_muladd_18ns_16s_33s_35_4_1 main_process_mac_muladd_10s_8ns_14ns_18_4_1 main_process_mac_mulsub_16s_16s_28s_28_4_1 main_process_flow_control_loop_pipe_sequential_init main_process_flow_control_loop_pipe_sequential_init main_process_sparsemux_7_2_8_1_1 main_process_flow_control_loop_pipe_sequential_init main_process_flow_control_loop_pipe_sequential_init main_process_flow_control_loop_pipe_sequential_init main_process_flow_control_loop_pipe_sequential_init main_process_flow_control_loop_pipe_sequential_init main_process_flow_control_loop_pipe_sequential_init main_process_flow_control_loop_pipe_sequential_init main_process_main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb main_process_zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM main_process_regslice_both main_process_regslice_both main_process_regslice_both main_process_regslice_both main_process_regslice_both main_process_regslice_both main_process_regslice_both main_process_regslice_both zbuffer main_process_Pipeline_reset_loop rotate_norm main_process_Pipeline_process_loop main_process_Pipeline_write_loop main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 main_process_Pipeline_VITIS_LOOP_238_7 main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 main_process_Pipeline_VITIS_LOOP_253_10 main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 main_process_Pipeline_VITIS_LOOP_268_13 main_process_Pipeline_VITIS_LOOP_274_14 main_process
INFO-FLOW: Generating /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_process_mul_16s_10s_24_1_1
INFO-FLOW: To file: write model main_process_mac_muladd_16s_10s_24s_24_4_1
INFO-FLOW: To file: write model main_process_mac_muladd_16s_10s_24ns_24_4_1
INFO-FLOW: To file: write model main_process_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model main_process_sitodp_32s_64_6_no_dsp_1
INFO-FLOW: To file: write model main_process_mul_27s_29ns_55_2_1
INFO-FLOW: To file: write model main_process_mul_28s_30ns_57_2_1
INFO-FLOW: To file: write model main_process_mul_18ns_16s_34_1_1
INFO-FLOW: To file: write model main_process_mul_25s_12ns_35_1_1
INFO-FLOW: To file: write model main_process_urem_9ns_3ns_2_13_1
INFO-FLOW: To file: write model main_process_sparsemux_9_3_16_1_1
INFO-FLOW: To file: write model main_process_mul_16s_16s_28_1_1
INFO-FLOW: To file: write model main_process_sparsemux_7_2_2_1_1
INFO-FLOW: To file: write model main_process_sparsemux_7_2_2_1_1
INFO-FLOW: To file: write model main_process_sparsemux_7_2_2_1_1
INFO-FLOW: To file: write model main_process_mul_10s_12ns_22_1_1
INFO-FLOW: To file: write model main_process_mac_muladd_18ns_16s_34s_35_4_1
INFO-FLOW: To file: write model main_process_mac_muladd_18ns_16s_33s_35_4_1
INFO-FLOW: To file: write model main_process_mac_muladd_10s_8ns_14ns_18_4_1
INFO-FLOW: To file: write model main_process_mac_mulsub_16s_16s_28s_28_4_1
INFO-FLOW: To file: write model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_process_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_process_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_process_main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb
INFO-FLOW: To file: write model main_process_zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM
INFO-FLOW: To file: write model main_process_regslice_both
INFO-FLOW: To file: write model main_process_regslice_both
INFO-FLOW: To file: write model main_process_regslice_both
INFO-FLOW: To file: write model main_process_regslice_both
INFO-FLOW: To file: write model main_process_regslice_both
INFO-FLOW: To file: write model main_process_regslice_both
INFO-FLOW: To file: write model main_process_regslice_both
INFO-FLOW: To file: write model main_process_regslice_both
INFO-FLOW: To file: write model zbuffer
INFO-FLOW: To file: write model main_process_Pipeline_reset_loop
INFO-FLOW: To file: write model rotate_norm
INFO-FLOW: To file: write model main_process_Pipeline_process_loop
INFO-FLOW: To file: write model main_process_Pipeline_write_loop
INFO-FLOW: To file: write model main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6
INFO-FLOW: To file: write model main_process_Pipeline_VITIS_LOOP_238_7
INFO-FLOW: To file: write model main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9
INFO-FLOW: To file: write model main_process_Pipeline_VITIS_LOOP_253_10
INFO-FLOW: To file: write model main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12
INFO-FLOW: To file: write model main_process_Pipeline_VITIS_LOOP_268_13
INFO-FLOW: To file: write model main_process_Pipeline_VITIS_LOOP_274_14
INFO-FLOW: To file: write model main_process
INFO-FLOW: Generating /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/vhdl' dstVlogDir='/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/vlog' tclDir='/home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db' modelList='main_process_flow_control_loop_pipe_sequential_init
main_process_mul_16s_10s_24_1_1
main_process_mac_muladd_16s_10s_24s_24_4_1
main_process_mac_muladd_16s_10s_24ns_24_4_1
main_process_dadd_64ns_64ns_64_7_full_dsp_1
main_process_sitodp_32s_64_6_no_dsp_1
main_process_mul_27s_29ns_55_2_1
main_process_mul_28s_30ns_57_2_1
main_process_mul_18ns_16s_34_1_1
main_process_mul_25s_12ns_35_1_1
main_process_urem_9ns_3ns_2_13_1
main_process_sparsemux_9_3_16_1_1
main_process_mul_16s_16s_28_1_1
main_process_sparsemux_7_2_2_1_1
main_process_sparsemux_7_2_2_1_1
main_process_sparsemux_7_2_2_1_1
main_process_mul_10s_12ns_22_1_1
main_process_mac_muladd_18ns_16s_34s_35_4_1
main_process_mac_muladd_18ns_16s_33s_35_4_1
main_process_mac_muladd_10s_8ns_14ns_18_4_1
main_process_mac_mulsub_16s_16s_28s_28_4_1
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_sparsemux_7_2_8_1_1
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb
main_process_zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
zbuffer
main_process_Pipeline_reset_loop
rotate_norm
main_process_Pipeline_process_loop
main_process_Pipeline_write_loop
main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6
main_process_Pipeline_VITIS_LOOP_238_7
main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9
main_process_Pipeline_VITIS_LOOP_253_10
main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12
main_process_Pipeline_VITIS_LOOP_268_13
main_process_Pipeline_VITIS_LOOP_274_14
main_process
' expOnly='0'
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.compgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_reset_loop.compgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.compgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_process_loop.compgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_write_loop.compgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.compgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_238_7.compgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.compgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_253_10.compgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.compgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_268_13.compgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_274_14.compgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 762.383 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='main_process_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name zbuffer
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/wu/__PYNQ__/hls_ok/render/render/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='main_process_flow_control_loop_pipe_sequential_init
main_process_mul_16s_10s_24_1_1
main_process_mac_muladd_16s_10s_24s_24_4_1
main_process_mac_muladd_16s_10s_24ns_24_4_1
main_process_dadd_64ns_64ns_64_7_full_dsp_1
main_process_sitodp_32s_64_6_no_dsp_1
main_process_mul_27s_29ns_55_2_1
main_process_mul_28s_30ns_57_2_1
main_process_mul_18ns_16s_34_1_1
main_process_mul_25s_12ns_35_1_1
main_process_urem_9ns_3ns_2_13_1
main_process_sparsemux_9_3_16_1_1
main_process_mul_16s_16s_28_1_1
main_process_sparsemux_7_2_2_1_1
main_process_sparsemux_7_2_2_1_1
main_process_sparsemux_7_2_2_1_1
main_process_mul_10s_12ns_22_1_1
main_process_mac_muladd_18ns_16s_34s_35_4_1
main_process_mac_muladd_18ns_16s_33s_35_4_1
main_process_mac_muladd_10s_8ns_14ns_18_4_1
main_process_mac_mulsub_16s_16s_28s_28_4_1
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_sparsemux_7_2_8_1_1
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb
main_process_zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
zbuffer
main_process_Pipeline_reset_loop
rotate_norm
main_process_Pipeline_process_loop
main_process_Pipeline_write_loop
main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6
main_process_Pipeline_VITIS_LOOP_238_7
main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9
main_process_Pipeline_VITIS_LOOP_253_10
main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12
main_process_Pipeline_VITIS_LOOP_268_13
main_process_Pipeline_VITIS_LOOP_274_14
main_process
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.compgen.dataonly.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_reset_loop.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_process_loop.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_write_loop.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_238_7.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_253_10.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_268_13.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_274_14.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.tbgen.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.constraint.tcl 
Execute       sc_get_clocks main_process 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/misc/main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute       source /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/misc/main_process_sitodp_32s_64_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST main_process MODULE2INSTS {main_process main_process main_process_Pipeline_reset_loop grp_main_process_Pipeline_reset_loop_fu_301 zbuffer call_ln40_zbuffer_fu_248 main_process_Pipeline_process_loop grp_main_process_Pipeline_process_loop_fu_341 rotate_norm grp_rotate_norm_fu_906 main_process_Pipeline_write_loop grp_main_process_Pipeline_write_loop_fu_422 main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 grp_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6_fu_434 main_process_Pipeline_VITIS_LOOP_274_14 grp_main_process_Pipeline_VITIS_LOOP_274_14_fu_453 main_process_Pipeline_VITIS_LOOP_238_7 grp_main_process_Pipeline_VITIS_LOOP_238_7_fu_465 main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 grp_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9_fu_477 main_process_Pipeline_VITIS_LOOP_253_10 grp_main_process_Pipeline_VITIS_LOOP_253_10_fu_496 main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 grp_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12_fu_508 main_process_Pipeline_VITIS_LOOP_268_13 grp_main_process_Pipeline_VITIS_LOOP_268_13_fu_527} INST2MODULE {main_process main_process grp_main_process_Pipeline_reset_loop_fu_301 main_process_Pipeline_reset_loop call_ln40_zbuffer_fu_248 zbuffer grp_main_process_Pipeline_process_loop_fu_341 main_process_Pipeline_process_loop grp_rotate_norm_fu_906 rotate_norm grp_main_process_Pipeline_write_loop_fu_422 main_process_Pipeline_write_loop grp_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6_fu_434 main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 grp_main_process_Pipeline_VITIS_LOOP_274_14_fu_453 main_process_Pipeline_VITIS_LOOP_274_14 grp_main_process_Pipeline_VITIS_LOOP_238_7_fu_465 main_process_Pipeline_VITIS_LOOP_238_7 grp_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9_fu_477 main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 grp_main_process_Pipeline_VITIS_LOOP_253_10_fu_496 main_process_Pipeline_VITIS_LOOP_253_10 grp_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12_fu_508 main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 grp_main_process_Pipeline_VITIS_LOOP_268_13_fu_527 main_process_Pipeline_VITIS_LOOP_268_13} INSTDATA {main_process {DEPTH 1 CHILDREN {grp_main_process_Pipeline_reset_loop_fu_301 grp_main_process_Pipeline_process_loop_fu_341 grp_main_process_Pipeline_write_loop_fu_422 grp_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6_fu_434 grp_main_process_Pipeline_VITIS_LOOP_274_14_fu_453 grp_main_process_Pipeline_VITIS_LOOP_238_7_fu_465 grp_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9_fu_477 grp_main_process_Pipeline_VITIS_LOOP_253_10_fu_496 grp_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12_fu_508 grp_main_process_Pipeline_VITIS_LOOP_268_13_fu_527}} grp_main_process_Pipeline_reset_loop_fu_301 {DEPTH 2 CHILDREN call_ln40_zbuffer_fu_248} call_ln40_zbuffer_fu_248 {DEPTH 3 CHILDREN {}} grp_main_process_Pipeline_process_loop_fu_341 {DEPTH 2 CHILDREN grp_rotate_norm_fu_906} grp_rotate_norm_fu_906 {DEPTH 3 CHILDREN {}} grp_main_process_Pipeline_write_loop_fu_422 {DEPTH 2 CHILDREN {}} grp_main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6_fu_434 {DEPTH 2 CHILDREN {}} grp_main_process_Pipeline_VITIS_LOOP_274_14_fu_453 {DEPTH 2 CHILDREN {}} grp_main_process_Pipeline_VITIS_LOOP_238_7_fu_465 {DEPTH 2 CHILDREN {}} grp_main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9_fu_477 {DEPTH 2 CHILDREN {}} grp_main_process_Pipeline_VITIS_LOOP_253_10_fu_496 {DEPTH 2 CHILDREN {}} grp_main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12_fu_508 {DEPTH 2 CHILDREN {}} grp_main_process_Pipeline_VITIS_LOOP_268_13_fu_527 {DEPTH 2 CHILDREN {}}} MODULEDATA {main_process_Pipeline_reset_loop {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_280_p2 SOURCE ../src/main.cpp:28 VARIABLE icmp_ln28 LOOP reset_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_286_p2 SOURCE ../src/main.cpp:28 VARIABLE i_4 LOOP reset_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} rotate_norm {BINDINFO {{BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24s_24_4_1_U31 SOURCE ../src/rotate_norm.cpp:17 VARIABLE mul_ln17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_24_1_1_U30 SOURCE ../src/rotate_norm.cpp:17 VARIABLE mul_ln17_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24s_24_4_1_U31 SOURCE ../src/rotate_norm.cpp:17 VARIABLE add_ln17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U32 SOURCE ../src/rotate_norm.cpp:17 VARIABLE mul_ln17_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U32 SOURCE ../src/rotate_norm.cpp:17 VARIABLE t1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}} main_process_Pipeline_process_loop {BINDINFO {{BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U97 SOURCE ../src/rotate_move.cpp:14 VARIABLE mul_ln14 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18ns_16s_34_1_1_U47 SOURCE ../src/rotate_move.cpp:14 VARIABLE mul_ln14_1 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U97 SOURCE ../src/rotate_move.cpp:14 VARIABLE sext_ln14 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U81 SOURCE ../src/rotate_move.cpp:14 VARIABLE mul_ln14_2 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U81 SOURCE ../src/rotate_move.cpp:14 VARIABLE sext_ln14_2 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U97 SOURCE ../src/rotate_move.cpp:14 VARIABLE add_ln14 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U81 SOURCE ../src/rotate_move.cpp:14 VARIABLE add_ln14_1 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s1_fu_2301_p2 SOURCE ../src/rotate_move.cpp:14 VARIABLE s1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U82 SOURCE ../src/rotate_move.cpp:15 VARIABLE mul_ln15 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18ns_16s_34_1_1_U48 SOURCE ../src/rotate_move.cpp:15 VARIABLE mul_ln15_1 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U82 SOURCE ../src/rotate_move.cpp:15 VARIABLE sext_ln15 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U83 SOURCE ../src/rotate_move.cpp:15 VARIABLE mul_ln15_2 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U83 SOURCE ../src/rotate_move.cpp:15 VARIABLE sext_ln15_2 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U82 SOURCE ../src/rotate_move.cpp:15 VARIABLE add_ln15 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U83 SOURCE ../src/rotate_move.cpp:15 VARIABLE add_ln15_1 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s2_fu_1210_p2 SOURCE ../src/rotate_move.cpp:15 VARIABLE s2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U84 SOURCE ../src/rotate_move.cpp:16 VARIABLE mul_ln16 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18ns_16s_34_1_1_U49 SOURCE ../src/rotate_move.cpp:16 VARIABLE mul_ln16_1 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U84 SOURCE ../src/rotate_move.cpp:16 VARIABLE sext_ln16 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U85 SOURCE ../src/rotate_move.cpp:16 VARIABLE mul_ln16_2 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U85 SOURCE ../src/rotate_move.cpp:16 VARIABLE sext_ln16_2 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U84 SOURCE ../src/rotate_move.cpp:16 VARIABLE add_ln16 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U85 SOURCE ../src/rotate_move.cpp:16 VARIABLE add_ln16_1 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s3_fu_1222_p2 SOURCE ../src/rotate_move.cpp:16 VARIABLE s3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U98 SOURCE ../src/rotate_move.cpp:14 VARIABLE mul_ln14_3 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18ns_16s_34_1_1_U50 SOURCE ../src/rotate_move.cpp:14 VARIABLE mul_ln14_4 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U98 SOURCE ../src/rotate_move.cpp:14 VARIABLE sext_ln14_5 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U86 SOURCE ../src/rotate_move.cpp:14 VARIABLE mul_ln14_5 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U86 SOURCE ../src/rotate_move.cpp:14 VARIABLE sext_ln14_7 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U98 SOURCE ../src/rotate_move.cpp:14 VARIABLE add_ln14_3 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U86 SOURCE ../src/rotate_move.cpp:14 VARIABLE add_ln14_4 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s1_1_fu_2433_p2 SOURCE ../src/rotate_move.cpp:14 VARIABLE s1_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U87 SOURCE ../src/rotate_move.cpp:15 VARIABLE mul_ln15_3 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18ns_16s_34_1_1_U51 SOURCE ../src/rotate_move.cpp:15 VARIABLE mul_ln15_4 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U87 SOURCE ../src/rotate_move.cpp:15 VARIABLE sext_ln15_5 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U88 SOURCE ../src/rotate_move.cpp:15 VARIABLE mul_ln15_5 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U88 SOURCE ../src/rotate_move.cpp:15 VARIABLE sext_ln15_7 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U87 SOURCE ../src/rotate_move.cpp:15 VARIABLE add_ln15_3 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U88 SOURCE ../src/rotate_move.cpp:15 VARIABLE add_ln15_4 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s2_1_fu_1263_p2 SOURCE ../src/rotate_move.cpp:15 VARIABLE s2_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U89 SOURCE ../src/rotate_move.cpp:16 VARIABLE mul_ln16_3 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18ns_16s_34_1_1_U52 SOURCE ../src/rotate_move.cpp:16 VARIABLE mul_ln16_4 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U89 SOURCE ../src/rotate_move.cpp:16 VARIABLE sext_ln16_5 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U90 SOURCE ../src/rotate_move.cpp:16 VARIABLE mul_ln16_5 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U90 SOURCE ../src/rotate_move.cpp:16 VARIABLE sext_ln16_7 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U89 SOURCE ../src/rotate_move.cpp:16 VARIABLE add_ln16_3 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U90 SOURCE ../src/rotate_move.cpp:16 VARIABLE add_ln16_4 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s3_1_fu_1275_p2 SOURCE ../src/rotate_move.cpp:16 VARIABLE s3_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U99 SOURCE ../src/rotate_move.cpp:14 VARIABLE mul_ln14_6 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18ns_16s_34_1_1_U53 SOURCE ../src/rotate_move.cpp:14 VARIABLE mul_ln14_7 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U99 SOURCE ../src/rotate_move.cpp:14 VARIABLE sext_ln14_10 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U91 SOURCE ../src/rotate_move.cpp:14 VARIABLE mul_ln14_8 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U91 SOURCE ../src/rotate_move.cpp:14 VARIABLE sext_ln14_12 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U99 SOURCE ../src/rotate_move.cpp:14 VARIABLE add_ln14_6 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U91 SOURCE ../src/rotate_move.cpp:14 VARIABLE add_ln14_7 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s1_2_fu_2519_p2 SOURCE ../src/rotate_move.cpp:14 VARIABLE s1_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U92 SOURCE ../src/rotate_move.cpp:15 VARIABLE mul_ln15_6 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18ns_16s_34_1_1_U54 SOURCE ../src/rotate_move.cpp:15 VARIABLE mul_ln15_7 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U92 SOURCE ../src/rotate_move.cpp:15 VARIABLE sext_ln15_12 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U93 SOURCE ../src/rotate_move.cpp:15 VARIABLE mul_ln15_8 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U93 SOURCE ../src/rotate_move.cpp:15 VARIABLE sext_ln15_14 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U92 SOURCE ../src/rotate_move.cpp:15 VARIABLE add_ln15_6 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U93 SOURCE ../src/rotate_move.cpp:15 VARIABLE add_ln15_7 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s2_2_fu_1372_p2 SOURCE ../src/rotate_move.cpp:15 VARIABLE s2_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U94 SOURCE ../src/rotate_move.cpp:16 VARIABLE mul_ln16_6 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18ns_16s_34_1_1_U55 SOURCE ../src/rotate_move.cpp:16 VARIABLE mul_ln16_7 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U94 SOURCE ../src/rotate_move.cpp:16 VARIABLE sext_ln16_10 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U95 SOURCE ../src/rotate_move.cpp:16 VARIABLE mul_ln16_8 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U95 SOURCE ../src/rotate_move.cpp:16 VARIABLE sext_ln16_12 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_33s_35_4_1_U94 SOURCE ../src/rotate_move.cpp:16 VARIABLE add_ln16_6 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_16s_34s_35_4_1_U95 SOURCE ../src/rotate_move.cpp:16 VARIABLE add_ln16_7 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s3_2_fu_1384_p2 SOURCE ../src/rotate_move.cpp:16 VARIABLE s3_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_12ns_35_1_1_U56 SOURCE ../src/main.cpp:127 VARIABLE mul_ln127 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_12ns_35_1_1_U58 SOURCE ../src/main.cpp:128 VARIABLE mul_ln128 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_12ns_35_1_1_U60 SOURCE ../src/main.cpp:129 VARIABLE mul_ln129 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_12ns_35_1_1_U57 SOURCE ../src/main.cpp:130 VARIABLE mul_ln130 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_12ns_35_1_1_U59 SOURCE ../src/main.cpp:131 VARIABLE mul_ln131 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_12ns_35_1_1_U61 SOURCE ../src/main.cpp:132 VARIABLE mul_ln132 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_8ns_14ns_18_4_1_U96 SOURCE ../src/main.cpp:145 VARIABLE mul_ln145 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_8ns_14ns_18_4_1_U96 SOURCE ../src/main.cpp:145 VARIABLE tcolor LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln147_fu_1606_p2 SOURCE ../src/main.cpp:147 VARIABLE icmp_ln147 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln150_fu_1630_p2 SOURCE ../src/main.cpp:150 VARIABLE icmp_ln150 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_1636_p2 SOURCE ../src/main.cpp:150 VARIABLE add_ln150 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln150_fu_1642_p3 SOURCE ../src/main.cpp:150 VARIABLE select_ln150 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln150_1_fu_1650_p3 SOURCE ../src/main.cpp:150 VARIABLE select_ln150_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln153_fu_1658_p3 SOURCE ../src/main.cpp:153 VARIABLE select_ln153 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln153_fu_1665_p2 SOURCE ../src/main.cpp:153 VARIABLE or_ln153 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME color_fu_1670_p3 SOURCE ../src/main.cpp:153 VARIABLE color LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME face_fu_3251_p2 SOURCE ../src/main.cpp:153 VARIABLE face LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_2541_p2 SOURCE ../src/main.cpp:162 VARIABLE add_ln162 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_1_fu_2656_p2 SOURCE ../src/main.cpp:162 VARIABLE add_ln162_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_27s_29ns_55_2_1_U44 SOURCE ../src/main.cpp:162 VARIABLE mul_ln162 LOOP process_loop BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln162_fu_4287_p2 SOURCE ../src/main.cpp:162 VARIABLE sub_ln162 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln162_fu_4302_p3 SOURCE ../src/main.cpp:162 VARIABLE select_ln162 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln162_1_fu_4308_p2 SOURCE ../src/main.cpp:162 VARIABLE sub_ln162_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_1520_p2 SOURCE ../src/main.cpp:163 VARIABLE add_ln163 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_1_fu_1564_p2 SOURCE ../src/main.cpp:163 VARIABLE add_ln163_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_28s_30ns_57_2_1_U45 SOURCE ../src/main.cpp:163 VARIABLE mul_ln163 LOOP process_loop BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln163_fu_1698_p2 SOURCE ../src/main.cpp:163 VARIABLE sub_ln163 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln163_fu_1713_p3 SOURCE ../src/main.cpp:163 VARIABLE select_ln163 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln163_1_fu_1719_p2 SOURCE ../src/main.cpp:163 VARIABLE sub_ln163_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln163_1_fu_1725_p3 SOURCE ../src/main.cpp:163 VARIABLE select_ln163_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_1532_p2 SOURCE ../src/main.cpp:164 VARIABLE add_ln164 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_1_fu_1584_p2 SOURCE ../src/main.cpp:164 VARIABLE add_ln164_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_28s_30ns_57_2_1_U46 SOURCE ../src/main.cpp:164 VARIABLE mul_ln164 LOOP process_loop BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln164_fu_1731_p2 SOURCE ../src/main.cpp:164 VARIABLE sub_ln164 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln164_fu_1746_p3 SOURCE ../src/main.cpp:164 VARIABLE select_ln164 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln164_1_fu_1752_p2 SOURCE ../src/main.cpp:164 VARIABLE sub_ln164_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln164_1_fu_1758_p3 SOURCE ../src/main.cpp:164 VARIABLE select_ln164_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln165_fu_1806_p2 SOURCE ../src/main.cpp:165 VARIABLE icmp_ln165 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_1811_p2 SOURCE ../src/main.cpp:165 VARIABLE add_ln165 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln165_fu_1816_p3 SOURCE ../src/main.cpp:165 VARIABLE select_ln165 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ix_fu_1823_p3 SOURCE ../src/main.cpp:165 VARIABLE ix LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln166_fu_1838_p2 SOURCE ../src/main.cpp:166 VARIABLE icmp_ln166 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_1843_p2 SOURCE ../src/main.cpp:166 VARIABLE add_ln166 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln166_fu_1848_p3 SOURCE ../src/main.cpp:166 VARIABLE select_ln166 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME iy_fu_1855_p3 SOURCE ../src/main.cpp:166 VARIABLE iy LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32s_64_6_no_dsp_1_U43 SOURCE ../src/main.cpp:168 VARIABLE conv_i LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_U42 SOURCE ../src/main.cpp:168 VARIABLE pf LOOP process_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln168_fu_2007_p2 SOURCE ../src/main.cpp:168 VARIABLE sub_ln168 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln168_fu_2013_p3 SOURCE ../src/main.cpp:168 VARIABLE select_ln168 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_fu_2021_p2 SOURCE ../src/main.cpp:168 VARIABLE icmp_ln168 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln168_1_fu_2027_p2 SOURCE ../src/main.cpp:168 VARIABLE sub_ln168_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln168_1_fu_2037_p2 SOURCE ../src/main.cpp:168 VARIABLE icmp_ln168_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_2043_p2 SOURCE ../src/main.cpp:168 VARIABLE add_ln168 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln168_2_fu_2049_p2 SOURCE ../src/main.cpp:168 VARIABLE sub_ln168_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln168_1_fu_2055_p3 SOURCE ../src/main.cpp:168 VARIABLE select_ln168_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln168_2_fu_2063_p2 SOURCE ../src/main.cpp:168 VARIABLE icmp_ln168_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln168_3_fu_2073_p2 SOURCE ../src/main.cpp:168 VARIABLE icmp_ln168_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln168_fu_2081_p2 SOURCE ../src/main.cpp:168 VARIABLE ashr_ln168 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln15_4_fu_2090_p3 SOURCE ../src/triangle.cpp:15 VARIABLE select_ln15_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME phi_ln_fu_2160_p6 SOURCE ../src/triangle.cpp:15 VARIABLE select_ln15 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln168_4_fu_2105_p2 SOURCE ../src/main.cpp:168 VARIABLE icmp_ln168_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln168_fu_2113_p2 SOURCE ../src/main.cpp:168 VARIABLE shl_ln168 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME phi_ln_fu_2160_p8 SOURCE ../src/triangle.cpp:15 VARIABLE select_ln15_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln168_fu_2126_p2 SOURCE ../src/main.cpp:168 VARIABLE xor_ln168 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln168_fu_2131_p2 SOURCE ../src/main.cpp:168 VARIABLE and_ln168 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln168_fu_2136_p2 SOURCE ../src/main.cpp:168 VARIABLE or_ln168 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln168_1_fu_2140_p2 SOURCE ../src/main.cpp:168 VARIABLE xor_ln168_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln168_1_fu_2146_p2 SOURCE ../src/main.cpp:168 VARIABLE and_ln168_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_16_1_1_U64 SOURCE ../src/triangle.cpp:15 VARIABLE phi_ln LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32s_64_6_no_dsp_1_U43 SOURCE ../src/main.cpp:169 VARIABLE conv_i1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_U42 SOURCE ../src/main.cpp:169 VARIABLE pf_1 LOOP process_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln169_fu_2229_p2 SOURCE ../src/main.cpp:169 VARIABLE sub_ln169 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln169_fu_2235_p3 SOURCE ../src/main.cpp:169 VARIABLE select_ln169 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln169_fu_2243_p2 SOURCE ../src/main.cpp:169 VARIABLE icmp_ln169 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln169_1_fu_2249_p2 SOURCE ../src/main.cpp:169 VARIABLE sub_ln169_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln169_1_fu_2259_p2 SOURCE ../src/main.cpp:169 VARIABLE icmp_ln169_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_2265_p2 SOURCE ../src/main.cpp:169 VARIABLE add_ln169 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln169_2_fu_2271_p2 SOURCE ../src/main.cpp:169 VARIABLE sub_ln169_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln169_1_fu_2277_p3 SOURCE ../src/main.cpp:169 VARIABLE select_ln169_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln169_2_fu_2285_p2 SOURCE ../src/main.cpp:169 VARIABLE icmp_ln169_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln169_3_fu_2317_p2 SOURCE ../src/main.cpp:169 VARIABLE icmp_ln169_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln169_fu_2325_p2 SOURCE ../src/main.cpp:169 VARIABLE ashr_ln169 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln15_5_fu_2334_p3 SOURCE ../src/triangle.cpp:15 VARIABLE select_ln15_5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME phi_ln15_1_fu_2404_p6 SOURCE ../src/triangle.cpp:15 VARIABLE select_ln15_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln169_4_fu_2349_p2 SOURCE ../src/main.cpp:169 VARIABLE icmp_ln169_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln169_fu_2357_p2 SOURCE ../src/main.cpp:169 VARIABLE shl_ln169 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME phi_ln15_1_fu_2404_p8 SOURCE ../src/triangle.cpp:15 VARIABLE select_ln15_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln169_fu_2370_p2 SOURCE ../src/main.cpp:169 VARIABLE xor_ln169 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln169_fu_2375_p2 SOURCE ../src/main.cpp:169 VARIABLE and_ln169 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln169_fu_2380_p2 SOURCE ../src/main.cpp:169 VARIABLE or_ln169 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln169_1_fu_2384_p2 SOURCE ../src/main.cpp:169 VARIABLE xor_ln169_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln169_1_fu_2390_p2 SOURCE ../src/main.cpp:169 VARIABLE and_ln169_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_16_1_1_U65 SOURCE ../src/triangle.cpp:15 VARIABLE phi_ln15_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dx1_fu_2449_p2 SOURCE ../src/triangle.cpp:15 VARIABLE dx1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dy1_fu_2453_p2 SOURCE ../src/triangle.cpp:15 VARIABLE dy1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dy2_fu_2457_p2 SOURCE ../src/triangle.cpp:15 VARIABLE dy2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dx2_fu_2461_p2 SOURCE ../src/triangle.cpp:15 VARIABLE dx2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dx3_fu_2465_p2 SOURCE ../src/triangle.cpp:16 VARIABLE dx3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dy3_fu_2469_p2 SOURCE ../src/triangle.cpp:16 VARIABLE dy3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dy4_fu_2473_p2 SOURCE ../src/triangle.cpp:16 VARIABLE dy4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dx4_fu_2477_p2 SOURCE ../src/triangle.cpp:16 VARIABLE dx4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dx5_fu_2481_p2 SOURCE ../src/triangle.cpp:17 VARIABLE dx5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dy5_fu_2485_p2 SOURCE ../src/triangle.cpp:17 VARIABLE dy5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dy6_fu_2489_p2 SOURCE ../src/triangle.cpp:17 VARIABLE dy6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dx6_fu_2493_p2 SOURCE ../src/triangle.cpp:17 VARIABLE dx6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME x_minus_ok_fu_1932_p2 SOURCE ../src/triangle.cpp:22 VARIABLE x_minus_ok LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln23_fu_1870_p2 SOURCE ../src/triangle.cpp:23 VARIABLE xor_ln23 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln23_fu_1876_p2 SOURCE ../src/triangle.cpp:23 VARIABLE icmp_ln23 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_ok_fu_1882_p2 SOURCE ../src/triangle.cpp:23 VARIABLE x_ok LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME x_plus_ok_fu_1937_p2 SOURCE ../src/triangle.cpp:24 VARIABLE x_plus_ok LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME y_minus_ok_fu_1951_p2 SOURCE ../src/triangle.cpp:26 VARIABLE y_minus_ok LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln27_fu_1896_p2 SOURCE ../src/triangle.cpp:27 VARIABLE xor_ln27 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln27_fu_1902_p2 SOURCE ../src/triangle.cpp:27 VARIABLE icmp_ln27 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_ok_fu_1908_p2 SOURCE ../src/triangle.cpp:27 VARIABLE y_ok LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME y_plus_ok_fu_1956_p2 SOURCE ../src/triangle.cpp:28 VARIABLE y_plus_ok LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME bound_fu_3266_p2 SOURCE ../src/triangle.cpp:29 VARIABLE bound LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_28_1_1_U66 SOURCE ../src/triangle.cpp:32 VARIABLE mul_ln32 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_28s_28_4_1_U100 SOURCE ../src/triangle.cpp:32 VARIABLE mul_ln32_1 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_28s_28_4_1_U100 SOURCE ../src/triangle.cpp:32 VARIABLE sub_ln32 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_28_1_1_U67 SOURCE ../src/triangle.cpp:33 VARIABLE mul_ln33 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_28s_28_4_1_U101 SOURCE ../src/triangle.cpp:33 VARIABLE mul_ln33_1 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_28s_28_4_1_U101 SOURCE ../src/triangle.cpp:33 VARIABLE sub_ln33 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_28_1_1_U71 SOURCE ../src/triangle.cpp:34 VARIABLE mul_ln34 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_28s_28_4_1_U102 SOURCE ../src/triangle.cpp:34 VARIABLE mul_ln34_1 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_28s_28_4_1_U102 SOURCE ../src/triangle.cpp:34 VARIABLE sub_ln34 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cross1_r2_fu_3279_p2 SOURCE ../src/triangle.cpp:38 VARIABLE cross1_r2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cross1_r1_fu_4314_p2 SOURCE ../src/triangle.cpp:38 VARIABLE cross1_r1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cross2_r2_fu_2909_p2 SOURCE ../src/triangle.cpp:39 VARIABLE cross2_r2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cross2_r1_fu_2914_p2 SOURCE ../src/triangle.cpp:39 VARIABLE cross2_r1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cross3_r2_fu_3283_p2 SOURCE ../src/triangle.cpp:40 VARIABLE cross3_r2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cross3_r1_fu_4318_p2 SOURCE ../src/triangle.cpp:40 VARIABLE cross3_r1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cross1_r3_fu_4322_p2 SOURCE ../src/triangle.cpp:48 VARIABLE cross1_r3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cross2_r3_fu_2919_p2 SOURCE ../src/triangle.cpp:49 VARIABLE cross2_r3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cross3_r3_fu_4326_p2 SOURCE ../src/triangle.cpp:50 VARIABLE cross3_r3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cross1_r4_fu_3288_p2 SOURCE ../src/triangle.cpp:53 VARIABLE cross1_r4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cross2_r4_fu_2924_p2 SOURCE ../src/triangle.cpp:54 VARIABLE cross2_r4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cross3_r4_fu_3292_p2 SOURCE ../src/triangle.cpp:55 VARIABLE cross3_r4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cross1_r6_fu_3297_p2 SOURCE ../src/triangle.cpp:58 VARIABLE cross1_r6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cross2_r6_fu_2929_p2 SOURCE ../src/triangle.cpp:59 VARIABLE cross2_r6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cross3_r6_fu_3301_p2 SOURCE ../src/triangle.cpp:60 VARIABLE cross3_r6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cross1_r8_fu_3306_p2 SOURCE ../src/triangle.cpp:63 VARIABLE cross1_r8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cross1_r7_fu_4330_p2 SOURCE ../src/triangle.cpp:63 VARIABLE cross1_r7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cross2_r8_fu_2934_p2 SOURCE ../src/triangle.cpp:64 VARIABLE cross2_r8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cross2_r7_fu_2939_p2 SOURCE ../src/triangle.cpp:64 VARIABLE cross2_r7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cross3_r8_fu_3310_p2 SOURCE ../src/triangle.cpp:65 VARIABLE cross3_r8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cross3_r7_fu_4334_p2 SOURCE ../src/triangle.cpp:65 VARIABLE cross3_r7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cross1_r9_fu_4338_p2 SOURCE ../src/triangle.cpp:73 VARIABLE cross1_r9 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cross2_r9_fu_2944_p2 SOURCE ../src/triangle.cpp:74 VARIABLE cross2_r9 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cross3_r9_fu_4342_p2 SOURCE ../src/triangle.cpp:75 VARIABLE cross3_r9 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln85_fu_3329_p2 SOURCE ../src/triangle.cpp:85 VARIABLE xor_ln85 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln85_1_fu_3334_p2 SOURCE ../src/triangle.cpp:85 VARIABLE xor_ln85_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln85_fu_3339_p2 SOURCE ../src/triangle.cpp:85 VARIABLE or_ln85 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME inside_r5_fu_3345_p2 SOURCE ../src/triangle.cpp:85 VARIABLE inside_r5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln91_fu_4362_p2 SOURCE ../src/triangle.cpp:91 VARIABLE xor_ln91 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln91_1_fu_4367_p2 SOURCE ../src/triangle.cpp:91 VARIABLE xor_ln91_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln91_fu_4372_p2 SOURCE ../src/triangle.cpp:91 VARIABLE or_ln91 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME inside_r1_fu_4378_p2 SOURCE ../src/triangle.cpp:91 VARIABLE inside_r1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln97_fu_3367_p2 SOURCE ../src/triangle.cpp:97 VARIABLE xor_ln97 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln97_1_fu_3372_p2 SOURCE ../src/triangle.cpp:97 VARIABLE xor_ln97_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln97_fu_3377_p2 SOURCE ../src/triangle.cpp:97 VARIABLE or_ln97 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME inside_r2_fu_3383_p2 SOURCE ../src/triangle.cpp:97 VARIABLE inside_r2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln104_fu_4400_p2 SOURCE ../src/triangle.cpp:104 VARIABLE xor_ln104 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln104_1_fu_4405_p2 SOURCE ../src/triangle.cpp:104 VARIABLE xor_ln104_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln104_fu_4410_p2 SOURCE ../src/triangle.cpp:104 VARIABLE or_ln104 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME inside_r3_fu_4416_p2 SOURCE ../src/triangle.cpp:104 VARIABLE inside_r3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln111_fu_3405_p2 SOURCE ../src/triangle.cpp:111 VARIABLE xor_ln111 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln111_1_fu_3410_p2 SOURCE ../src/triangle.cpp:111 VARIABLE xor_ln111_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln111_fu_3415_p2 SOURCE ../src/triangle.cpp:111 VARIABLE or_ln111 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME inside_r4_fu_3421_p2 SOURCE ../src/triangle.cpp:111 VARIABLE inside_r4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln118_fu_3443_p2 SOURCE ../src/triangle.cpp:118 VARIABLE xor_ln118 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln118_1_fu_3448_p2 SOURCE ../src/triangle.cpp:118 VARIABLE xor_ln118_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln118_fu_3453_p2 SOURCE ../src/triangle.cpp:118 VARIABLE or_ln118 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME inside_r6_fu_3459_p2 SOURCE ../src/triangle.cpp:118 VARIABLE inside_r6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln125_fu_4438_p2 SOURCE ../src/triangle.cpp:125 VARIABLE xor_ln125 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln125_1_fu_4443_p2 SOURCE ../src/triangle.cpp:125 VARIABLE xor_ln125_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln125_fu_4448_p2 SOURCE ../src/triangle.cpp:125 VARIABLE or_ln125 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME inside_r7_fu_4454_p2 SOURCE ../src/triangle.cpp:125 VARIABLE inside_r7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln132_fu_3481_p2 SOURCE ../src/triangle.cpp:132 VARIABLE xor_ln132 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln132_1_fu_3486_p2 SOURCE ../src/triangle.cpp:132 VARIABLE xor_ln132_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln132_fu_3491_p2 SOURCE ../src/triangle.cpp:132 VARIABLE or_ln132 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME inside_r8_fu_3497_p2 SOURCE ../src/triangle.cpp:132 VARIABLE inside_r8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln139_fu_4476_p2 SOURCE ../src/triangle.cpp:139 VARIABLE xor_ln139 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln139_1_fu_4481_p2 SOURCE ../src/triangle.cpp:139 VARIABLE xor_ln139_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln139_fu_4486_p2 SOURCE ../src/triangle.cpp:139 VARIABLE or_ln139 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME inside_r9_fu_4492_p2 SOURCE ../src/triangle.cpp:139 VARIABLE inside_r9 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 12 OPTYPE urem PRAGMA {} RTLNAME urem_9ns_3ns_2_13_1_U62 SOURCE ../src/get_index.cpp:16 VARIABLE center_x_mod3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 12 OPTYPE urem PRAGMA {} RTLNAME urem_9ns_3ns_2_13_1_U63 SOURCE ../src/get_index.cpp:17 VARIABLE center_y_mod3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME neighbor_x_fu_2580_p2 SOURCE ../src/get_index.cpp:21 VARIABLE neighbor_x LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_2_1_1_U68 SOURCE ../src/get_index.cpp:23 VARIABLE x_mod3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln23_fu_2691_p2 SOURCE ../src/get_index.cpp:23 VARIABLE sub_ln23 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_12ns_22_1_1_U72 SOURCE ../src/get_index.cpp:23 VARIABLE mul_ln23 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln23_3_fu_3020_p2 SOURCE ../src/get_index.cpp:23 VARIABLE sub_ln23_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln23_fu_3035_p3 SOURCE ../src/get_index.cpp:23 VARIABLE select_ln23 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln23_4_fu_3041_p2 SOURCE ../src/get_index.cpp:23 VARIABLE sub_ln23_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME internal_x_fu_3047_p3 SOURCE ../src/get_index.cpp:23 VARIABLE internal_x LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME neighbor_y_fu_2729_p2 SOURCE ../src/get_index.cpp:28 VARIABLE neighbor_y LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_2_1_1_U73 SOURCE ../src/get_index.cpp:35 VARIABLE y_mod3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_1_fu_3516_p2 SOURCE ../src/get_index.cpp:32 VARIABLE sub_ln32_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_fu_3059_p2 SOURCE ../src/get_index.cpp:35 VARIABLE sub_ln35 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_12ns_22_1_1_U78 SOURCE ../src/get_index.cpp:35 VARIABLE mul_ln35 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_3_fu_3522_p2 SOURCE ../src/get_index.cpp:35 VARIABLE sub_ln35_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_fu_3537_p3 SOURCE ../src/get_index.cpp:35 VARIABLE select_ln35 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_4_fu_3543_p2 SOURCE ../src/get_index.cpp:35 VARIABLE sub_ln35_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME internal_y_fu_3549_p3 SOURCE ../src/get_index.cpp:35 VARIABLE internal_y LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME neighbor_y_2_fu_2754_p2 SOURCE ../src/get_index.cpp:28 VARIABLE neighbor_y_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME neighbor_x_2_fu_2605_p2 SOURCE ../src/get_index.cpp:21 VARIABLE neighbor_x_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_2_1_1_U74 SOURCE ../src/get_index.cpp:35 VARIABLE y_mod3_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_2_fu_3565_p2 SOURCE ../src/get_index.cpp:32 VARIABLE sub_ln32_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_3571_p2 SOURCE ../src/get_index.cpp:32 VARIABLE add_ln32 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_1_fu_3106_p2 SOURCE ../src/get_index.cpp:35 VARIABLE sub_ln35_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_12ns_22_1_1_U79 SOURCE ../src/get_index.cpp:35 VARIABLE mul_ln35_1 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_5_fu_3577_p2 SOURCE ../src/get_index.cpp:35 VARIABLE sub_ln35_5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_2_fu_3592_p3 SOURCE ../src/get_index.cpp:35 VARIABLE select_ln35_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_6_fu_3598_p2 SOURCE ../src/get_index.cpp:35 VARIABLE sub_ln35_6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME internal_y_3_fu_3604_p3 SOURCE ../src/get_index.cpp:35 VARIABLE internal_y_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_2_1_1_U75 SOURCE ../src/get_index.cpp:35 VARIABLE y_mod3_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_3_fu_3620_p2 SOURCE ../src/get_index.cpp:32 VARIABLE sub_ln32_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_3626_p2 SOURCE ../src/get_index.cpp:32 VARIABLE add_ln32_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_2_fu_3147_p2 SOURCE ../src/get_index.cpp:35 VARIABLE sub_ln35_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_12ns_22_1_1_U80 SOURCE ../src/get_index.cpp:35 VARIABLE mul_ln35_2 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_7_fu_3632_p2 SOURCE ../src/get_index.cpp:35 VARIABLE sub_ln35_7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_4_fu_3647_p3 SOURCE ../src/get_index.cpp:35 VARIABLE select_ln35_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_8_fu_3653_p2 SOURCE ../src/get_index.cpp:35 VARIABLE sub_ln35_8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME internal_y_4_fu_3659_p3 SOURCE ../src/get_index.cpp:35 VARIABLE internal_y_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_2_1_1_U69 SOURCE ../src/get_index.cpp:23 VARIABLE conv3_i_i62_1_i_cast850_cast970_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln23_1_fu_2805_p2 SOURCE ../src/get_index.cpp:23 VARIABLE sub_ln23_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_12ns_22_1_1_U76 SOURCE ../src/get_index.cpp:23 VARIABLE mul_ln23_1 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln23_5_fu_3185_p2 SOURCE ../src/get_index.cpp:23 VARIABLE sub_ln23_5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln23_2_fu_3200_p3 SOURCE ../src/get_index.cpp:23 VARIABLE select_ln23_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln23_6_fu_3206_p2 SOURCE ../src/get_index.cpp:23 VARIABLE sub_ln23_6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_29_fu_3212_p3 SOURCE ../src/get_index.cpp:23 VARIABLE x_index_29 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_2_fu_3668_p2 SOURCE ../src/get_index.cpp:32 VARIABLE add_ln32_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_3_fu_3674_p2 SOURCE ../src/get_index.cpp:32 VARIABLE add_ln32_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_4_fu_3680_p2 SOURCE ../src/get_index.cpp:32 VARIABLE add_ln32_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_2_1_1_U70 SOURCE ../src/get_index.cpp:23 VARIABLE x_mod3_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln23_2_fu_2849_p2 SOURCE ../src/get_index.cpp:23 VARIABLE sub_ln23_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_12ns_22_1_1_U77 SOURCE ../src/get_index.cpp:23 VARIABLE mul_ln23_2 LOOP process_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln23_7_fu_3218_p2 SOURCE ../src/get_index.cpp:23 VARIABLE sub_ln23_7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln23_4_fu_3233_p3 SOURCE ../src/get_index.cpp:23 VARIABLE select_ln23_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln23_8_fu_3239_p2 SOURCE ../src/get_index.cpp:23 VARIABLE sub_ln23_8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME internal_x_2_fu_3245_p3 SOURCE ../src/get_index.cpp:23 VARIABLE internal_x_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bram_index_fu_3689_p2 SOURCE ../src/get_index.cpp:32 VARIABLE bram_index LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bram_index_1_fu_3695_p2 SOURCE ../src/get_index.cpp:32 VARIABLE bram_index_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bram_index_2_fu_3701_p2 SOURCE ../src/get_index.cpp:32 VARIABLE bram_index_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_fu_3707_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_1_fu_3713_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_2_fu_3719_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_3_fu_3725_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_4_fu_3731_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_5_fu_3737_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_6_fu_3743_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_7_fu_3749_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_fu_3755_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_1_fu_3761_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_2_fu_3767_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_3_fu_3773_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_4_fu_3779_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_5_fu_3785_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_6_fu_3791_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_10_fu_4498_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_10 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_9_fu_4503_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_9 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_8_fu_4508_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_7_fu_4513_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_6_fu_4518_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_5_fu_4523_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_4_fu_4528_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_3_fu_4533_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_2_fu_4538_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_8_fu_3797_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_9_fu_3803_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_9 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_10_fu_3809_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_10 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_11_fu_3815_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_11 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_12_fu_3821_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_12 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_13_fu_3827_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_13 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_14_fu_3833_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_14 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_15_fu_3839_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_15 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_7_fu_3845_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_8_fu_3851_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_9_fu_3857_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_9 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_10_fu_3863_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_10 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_11_fu_3869_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_11 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_12_fu_3875_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_12 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_13_fu_3881_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_13 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_19_fu_4543_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_19 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_18_fu_4549_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_18 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_17_fu_4555_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_17 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_16_fu_4561_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_16 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_15_fu_4567_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_15 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_14_fu_4573_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_14 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_13_fu_4579_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_13 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_12_fu_4585_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_12 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_11_fu_4591_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_11 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_16_fu_3887_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_16 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_17_fu_3893_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_17 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_18_fu_3899_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_18 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_19_fu_3905_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_19 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_20_fu_3911_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_20 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_21_fu_3917_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_21 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_22_fu_3923_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_22 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_23_fu_3929_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_23 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_14_fu_4597_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_14 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_15_fu_4601_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_15 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_16_fu_4605_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_16 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_17_fu_4611_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_17 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_18_fu_4615_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_18 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_19_fu_4619_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_19 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_20_fu_4625_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_20 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_28_fu_4631_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_28 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_27_fu_4638_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_27 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_26_fu_4644_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_26 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_25_fu_4650_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_25 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_24_fu_4656_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_24 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_23_fu_4662_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_23 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_22_fu_4668_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_22 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_21_fu_4674_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_21 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_20_fu_4680_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_20 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_24_fu_3935_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_24 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_25_fu_3941_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_25 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_26_fu_3947_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_26 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_27_fu_3953_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_27 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_28_fu_3959_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_28 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_29_fu_3965_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_29 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_30_fu_3971_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_30 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_31_fu_3977_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_31 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_21_fu_4686_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_21 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_22_fu_4690_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_22 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_23_fu_4694_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_23 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_24_fu_4700_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_24 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_25_fu_4704_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_25 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_26_fu_4708_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_26 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_27_fu_4714_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_27 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_38_fu_4720_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_38 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_37_fu_4727_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_37 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_36_fu_4733_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_36 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_35_fu_4739_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_35 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_34_fu_4745_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_34 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_33_fu_4751_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_33 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_32_fu_4757_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_32 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_31_fu_4763_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_31 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_30_fu_4769_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_30 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_32_fu_4775_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_32 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_33_fu_4780_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_33 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_34_fu_4785_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_34 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_35_fu_3983_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_35 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_36_fu_3989_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_36 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_37_fu_3995_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_37 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_38_fu_4001_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_38 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_39_fu_4790_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_39 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_28_fu_4795_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_28 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_29_fu_4799_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_29 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_30_fu_4803_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_30 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_31_fu_4809_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_31 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_32_fu_4815_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_32 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_33_fu_4821_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_33 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_34_fu_4827_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_34 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_47_fu_4833_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_47 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_46_fu_4840_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_46 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_45_fu_4847_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_45 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_44_fu_4853_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_44 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_43_fu_4859_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_43 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_42_fu_4865_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_42 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_41_fu_4871_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_41 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_40_fu_4878_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_40 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_39_fu_4885_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_39 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_40_fu_4892_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_40 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_41_fu_4897_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_41 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_42_fu_4902_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_42 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_43_fu_4007_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_43 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_44_fu_4013_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_44 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_45_fu_4019_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_45 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_46_fu_4025_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_46 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_47_fu_4907_p2 SOURCE ../src/get_index.cpp:37 VARIABLE icmp_ln37_47 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_35_fu_4912_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_35 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_36_fu_4916_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_36 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_37_fu_4920_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_37 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_38_fu_4926_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_38 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_39_fu_4932_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_39 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_40_fu_4938_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_40 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln37_41_fu_4944_p2 SOURCE ../src/get_index.cpp:37 VARIABLE or_ln37_41 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_fu_4950_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_57_fu_4957_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_57 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_58_fu_4964_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_58 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_59_fu_4970_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_59 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_60_fu_4976_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_60 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_61_fu_4982_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_61 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_62_fu_4988_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_62 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_63_fu_4995_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_63 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_index_64_fu_5002_p3 SOURCE ../src/get_index.cpp:37 VARIABLE x_index_64 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_fu_4031_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_1_fu_4037_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_2_fu_4043_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_3_fu_4049_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_4_fu_4055_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_5_fu_4061_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_6_fu_4067_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_7_fu_4073_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_fu_4079_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_1_fu_4085_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_2_fu_4091_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_3_fu_4097_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_4_fu_4103_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_5_fu_4109_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_6_fu_4115_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_10_fu_5009_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_10 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_9_fu_5014_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_9 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_8_fu_5019_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_7_fu_5024_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_6_fu_5029_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_5_fu_5034_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_4_fu_5039_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_3_fu_5044_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_2_fu_5049_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_8_fu_4121_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_9_fu_4127_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_9 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_10_fu_4133_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_10 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_11_fu_4139_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_11 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_12_fu_4145_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_12 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_13_fu_4151_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_13 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_14_fu_4157_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_14 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_15_fu_4163_p2 SOURCE ../src/get_index.cpp:38 VARIABLE icmp_ln38_15 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_7_fu_4169_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_8_fu_4175_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_9_fu_4181_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_9 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_10_fu_4187_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_10 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_11_fu_4193_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_11 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_12_fu_4199_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_12 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln38_13_fu_4205_p2 SOURCE ../src/get_index.cpp:38 VARIABLE or_ln38_13 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_20_fu_5054_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_20 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_19_fu_5060_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_19 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_18_fu_5066_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_18 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_17_fu_5072_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_17 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_16_fu_5078_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_16 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_15_fu_5084_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_15 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_14_fu_5090_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_14 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_13_fu_5096_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_13 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_12_fu_5102_p3 SOURCE ../src/get_index.cpp:38 VARIABLE y_index_12 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_29_fu_5108_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_29 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_28_fu_5114_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_28 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_27_fu_5120_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_27 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_26_fu_5126_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_26 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_25_fu_5132_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_25 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_24_fu_5138_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_24 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_23_fu_5144_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_23 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_22_fu_5150_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_22 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_21_fu_5156_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_21 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_38_fu_5162_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_38 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_37_fu_5168_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_37 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_36_fu_5174_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_36 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_35_fu_5180_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_35 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_34_fu_5186_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_34 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_33_fu_5192_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_33 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_32_fu_5198_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_32 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_31_fu_5204_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_31 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_30_fu_5210_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_30 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_47_fu_5216_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_47 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_46_fu_5223_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_46 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_45_fu_5229_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_45 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_44_fu_5235_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_44 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_43_fu_5241_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_43 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_42_fu_5247_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_42 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_41_fu_5253_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_41 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_40_fu_5259_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_40 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_39_fu_5265_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_39 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_56_fu_5271_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_56 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_55_fu_5278_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_55 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_54_fu_5284_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_54 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_53_fu_5290_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_53 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_52_fu_5296_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_52 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_51_fu_5302_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_51 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_50_fu_5308_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_50 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_49_fu_5314_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_49 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_48_fu_5320_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_48 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_65_fu_5326_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_65 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_64_fu_5333_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_64 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_63_fu_5340_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_63 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_62_fu_5346_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_62 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_61_fu_5352_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_61 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_60_fu_5358_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_60 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_59_fu_5364_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_59 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_58_fu_5371_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_58 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_57_fu_5378_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_57 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_fu_5385_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_75_fu_5392_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_75 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_76_fu_5399_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_76 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_77_fu_5405_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_77 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_78_fu_5411_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_78 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_79_fu_5417_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_79 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_80_fu_5423_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_80 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_81_fu_5430_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_81 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME y_index_82_fu_5437_p3 SOURCE ../src/get_index.cpp:37 VARIABLE y_index_82 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_8_cast_cast_cast_cast_fu_5444_p3 SOURCE ../src/get_index.cpp:38 VARIABLE valid_index_8_cast_cast_cast_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_7_cast_cast_cast_cast_fu_5451_p3 SOURCE ../src/get_index.cpp:38 VARIABLE valid_index_7_cast_cast_cast_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_6_cast_cast_cast_cast_fu_5458_p3 SOURCE ../src/get_index.cpp:38 VARIABLE valid_index_6_cast_cast_cast_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_5_cast_cast_cast_cast_fu_5465_p3 SOURCE ../src/get_index.cpp:38 VARIABLE valid_index_5_cast_cast_cast_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_4_cast_cast_cast_cast_fu_5472_p3 SOURCE ../src/get_index.cpp:38 VARIABLE valid_index_4_cast_cast_cast_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_3_cast_cast_cast_cast_fu_5479_p3 SOURCE ../src/get_index.cpp:38 VARIABLE valid_index_3_cast_cast_cast_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_2_cast_cast_cast_cast_fu_5486_p3 SOURCE ../src/get_index.cpp:38 VARIABLE valid_index_2_cast_cast_cast_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_fu_5493_p3 SOURCE ../src/main.cpp:186 VARIABLE select_ln186 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_cast_cast_fu_5500_p3 SOURCE ../src/get_index.cpp:38 VARIABLE select_ln186_cast_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_fu_5507_p3 SOURCE ../src/get_index.cpp:38 VARIABLE valid_index LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_9_fu_5514_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_9 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_15_cast_fu_5521_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_15_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_45_fu_5528_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_45 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_8_fu_5532_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_14_cast_fu_5540_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_14_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_46_fu_5547_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_46 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_7_fu_5551_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_13_cast_fu_5559_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_13_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_47_fu_5566_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_47 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_6_fu_5570_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_12_cast_fu_5578_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_12_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_48_fu_5585_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_48 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_5_fu_5589_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_11_cast_fu_5597_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_11_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_49_fu_5604_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_49 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_4_fu_5608_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_10_cast_fu_5616_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_10_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_50_fu_5623_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_50 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_3_fu_5627_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_9_cast_fu_5635_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_9_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_51_fu_5642_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_51 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_2_fu_5646_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_8_cast_fu_5654_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_8_cast LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_52_fu_5661_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_52 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_1_fu_5665_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_10_fu_5673_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_10 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_19_fu_5680_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_19 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_33_fu_5688_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_33 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_53_fu_5695_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_53 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_18_fu_5699_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_18 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_32_fu_5707_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_32 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_54_fu_5714_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_54 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_17_fu_5718_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_17 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_31_fu_5726_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_31 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_55_fu_5733_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_55 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_16_fu_5737_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_16 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_30_fu_5745_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_30 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_56_fu_5752_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_56 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_15_fu_5756_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_15 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_29_fu_5764_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_29 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_57_fu_5771_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_57 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_14_fu_5775_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_14 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_28_fu_5783_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_28 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_58_fu_5790_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_58 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_13_fu_5794_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_13 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_27_fu_5802_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_27 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_59_fu_5809_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_59 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_12_fu_5813_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_12 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_26_fu_5821_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_26 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_60_fu_5828_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_60 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_11_fu_5832_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_11 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_20_fu_5840_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_20 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_37_fu_5848_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_37 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_51_fu_5860_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_51 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_61_fu_5868_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_61 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_36_fu_5873_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_36 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_50_fu_5885_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_50 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_62_fu_5892_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_62 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_35_fu_5896_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_35 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_49_fu_5908_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_49 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_63_fu_5915_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_63 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_34_fu_5919_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_34 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_48_fu_5931_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_48 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_64_fu_5938_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_64 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_25_fu_5942_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_25 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_47_fu_5954_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_47 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_65_fu_5961_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_65 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_24_fu_5965_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_24 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_46_fu_5977_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_46 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_66_fu_5985_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_66 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_23_fu_5990_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_23 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_45_fu_6002_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_45 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_67_fu_6010_p2 SOURCE ../src/get_index.cpp:37 VARIABLE empty_67 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_22_fu_6015_p3 SOURCE ../src/get_index.cpp:37 VARIABLE valid_index_22 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_1_fu_6027_p3 SOURCE ../src/main.cpp:186 VARIABLE select_ln186_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln186_fu_6035_p2 SOURCE ../src/main.cpp:186 VARIABLE or_ln186 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_21_fu_6040_p3 SOURCE ../src/main.cpp:186 VARIABLE valid_index_21 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_53_fu_6052_p3 SOURCE ../src/zbuffer.cpp:36 VARIABLE valid_index_53 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_52_fu_6060_p3 SOURCE ../src/zbuffer.cpp:36 VARIABLE valid_index_52 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_44_fu_6068_p3 SOURCE ../src/zbuffer.cpp:36 VARIABLE valid_index_44 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_43_fu_6075_p3 SOURCE ../src/zbuffer.cpp:36 VARIABLE valid_index_43 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_42_fu_6082_p3 SOURCE ../src/zbuffer.cpp:36 VARIABLE valid_index_42 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_41_fu_6089_p3 SOURCE ../src/zbuffer.cpp:36 VARIABLE valid_index_41 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_40_fu_6096_p3 SOURCE ../src/zbuffer.cpp:36 VARIABLE valid_index_40 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_39_fu_6104_p3 SOURCE ../src/zbuffer.cpp:36 VARIABLE valid_index_39 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME valid_index_38_fu_6112_p3 SOURCE ../src/zbuffer.cpp:36 VARIABLE valid_index_38 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME z_in_fu_6140_p3 SOURCE ../src/main.cpp:162 VARIABLE z_in LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_9_fu_6147_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_9 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_10_fu_6151_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_10 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_fu_6156_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_11_fu_4211_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_11 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_12_fu_4215_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_12 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_1_fu_4221_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_13_fu_6162_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_13 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_14_fu_6166_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_14 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_2_fu_6171_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_15_fu_4227_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_15 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_16_fu_4231_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_16 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_3_fu_4237_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_17_fu_4243_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_17 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_4_fu_4249_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_18_fu_4255_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_18 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_19_fu_4259_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_19 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_5_fu_4265_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_20_fu_6177_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_20 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_21_fu_6181_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_21 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_6_fu_6186_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_22_fu_4271_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_22 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_23_fu_4275_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_23 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_7_fu_4281_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_24_fu_6192_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_24 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_25_fu_6196_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_25 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln195_8_fu_6201_p2 SOURCE ../src/main.cpp:195 VARIABLE and_ln195_8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln41_fu_6449_p2 SOURCE ../src/zbuffer.cpp:41 VARIABLE icmp_ln41 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln41_1_fu_6454_p2 SOURCE ../src/zbuffer.cpp:41 VARIABLE icmp_ln41_1 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln41_2_fu_6459_p2 SOURCE ../src/zbuffer.cpp:41 VARIABLE icmp_ln41_2 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln41_3_fu_6464_p2 SOURCE ../src/zbuffer.cpp:41 VARIABLE icmp_ln41_3 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln41_4_fu_6469_p2 SOURCE ../src/zbuffer.cpp:41 VARIABLE icmp_ln41_4 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln41_5_fu_6474_p2 SOURCE ../src/zbuffer.cpp:41 VARIABLE icmp_ln41_5 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln41_6_fu_6479_p2 SOURCE ../src/zbuffer.cpp:41 VARIABLE icmp_ln41_6 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln41_7_fu_6484_p2 SOURCE ../src/zbuffer.cpp:41 VARIABLE icmp_ln41_7 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln41_8_fu_6489_p2 SOURCE ../src/zbuffer.cpp:41 VARIABLE icmp_ln41_8 LOOP process_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 64 BRAM 0 URAM 0}} main_process_Pipeline_write_loop {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln222_fu_84_p2 SOURCE ../src/main.cpp:222 VARIABLE icmp_ln222 LOOP write_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_90_p2 SOURCE ../src/main.cpp:222 VARIABLE i_2 LOOP write_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln228_fu_196_p2 SOURCE ../src/main.cpp:228 VARIABLE icmp_ln228 LOOP VITIS_LOOP_228_5_VITIS_LOOP_229_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_1_fu_202_p2 SOURCE ../src/main.cpp:228 VARIABLE add_ln228_1 LOOP VITIS_LOOP_228_5_VITIS_LOOP_229_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_219_p2 SOURCE ../src/main.cpp:228 VARIABLE add_ln228 LOOP VITIS_LOOP_228_5_VITIS_LOOP_229_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln229_fu_225_p2 SOURCE ../src/main.cpp:229 VARIABLE icmp_ln229 LOOP VITIS_LOOP_228_5_VITIS_LOOP_229_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln228_fu_231_p3 SOURCE ../src/main.cpp:228 VARIABLE select_ln228 LOOP VITIS_LOOP_228_5_VITIS_LOOP_229_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln228_1_fu_239_p3 SOURCE ../src/main.cpp:228 VARIABLE select_ln228_1 LOOP VITIS_LOOP_228_5_VITIS_LOOP_229_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_251_p2 SOURCE ../src/main.cpp:228 VARIABLE first_iter_0 LOOP VITIS_LOOP_228_5_VITIS_LOOP_229_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U164 SOURCE ../src/main.cpp:231 VARIABLE tmp_11 LOOP VITIS_LOOP_228_5_VITIS_LOOP_229_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_271_p2 SOURCE ../src/main.cpp:229 VARIABLE add_ln229 LOOP VITIS_LOOP_228_5_VITIS_LOOP_229_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} main_process_Pipeline_VITIS_LOOP_238_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln238_fu_84_p2 SOURCE ../src/main.cpp:238 VARIABLE icmp_ln238 LOOP VITIS_LOOP_238_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_10_fu_90_p2 SOURCE ../src/main.cpp:238 VARIABLE i_10 LOOP VITIS_LOOP_238_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln243_fu_196_p2 SOURCE ../src/main.cpp:243 VARIABLE icmp_ln243 LOOP VITIS_LOOP_243_8_VITIS_LOOP_244_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_1_fu_202_p2 SOURCE ../src/main.cpp:243 VARIABLE add_ln243_1 LOOP VITIS_LOOP_243_8_VITIS_LOOP_244_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_fu_219_p2 SOURCE ../src/main.cpp:243 VARIABLE add_ln243 LOOP VITIS_LOOP_243_8_VITIS_LOOP_244_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln244_fu_225_p2 SOURCE ../src/main.cpp:244 VARIABLE icmp_ln244 LOOP VITIS_LOOP_243_8_VITIS_LOOP_244_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln243_fu_231_p3 SOURCE ../src/main.cpp:243 VARIABLE select_ln243 LOOP VITIS_LOOP_243_8_VITIS_LOOP_244_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln243_1_fu_239_p3 SOURCE ../src/main.cpp:243 VARIABLE select_ln243_1 LOOP VITIS_LOOP_243_8_VITIS_LOOP_244_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_fu_251_p2 SOURCE ../src/main.cpp:243 VARIABLE first_iter_1 LOOP VITIS_LOOP_243_8_VITIS_LOOP_244_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U178 SOURCE ../src/main.cpp:246 VARIABLE tmp_15 LOOP VITIS_LOOP_243_8_VITIS_LOOP_244_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_271_p2 SOURCE ../src/main.cpp:244 VARIABLE add_ln244 LOOP VITIS_LOOP_243_8_VITIS_LOOP_244_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} main_process_Pipeline_VITIS_LOOP_253_10 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln253_fu_84_p2 SOURCE ../src/main.cpp:253 VARIABLE icmp_ln253 LOOP VITIS_LOOP_253_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_90_p2 SOURCE ../src/main.cpp:253 VARIABLE i_9 LOOP VITIS_LOOP_253_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln258_fu_196_p2 SOURCE ../src/main.cpp:258 VARIABLE icmp_ln258 LOOP VITIS_LOOP_258_11_VITIS_LOOP_259_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_1_fu_202_p2 SOURCE ../src/main.cpp:258 VARIABLE add_ln258_1 LOOP VITIS_LOOP_258_11_VITIS_LOOP_259_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_219_p2 SOURCE ../src/main.cpp:258 VARIABLE add_ln258 LOOP VITIS_LOOP_258_11_VITIS_LOOP_259_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln259_fu_225_p2 SOURCE ../src/main.cpp:259 VARIABLE icmp_ln259 LOOP VITIS_LOOP_258_11_VITIS_LOOP_259_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln258_fu_231_p3 SOURCE ../src/main.cpp:258 VARIABLE select_ln258 LOOP VITIS_LOOP_258_11_VITIS_LOOP_259_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln258_1_fu_239_p3 SOURCE ../src/main.cpp:258 VARIABLE select_ln258_1 LOOP VITIS_LOOP_258_11_VITIS_LOOP_259_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_2_fu_251_p2 SOURCE ../src/main.cpp:258 VARIABLE first_iter_2 LOOP VITIS_LOOP_258_11_VITIS_LOOP_259_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U191 SOURCE ../src/main.cpp:261 VARIABLE tmp_17 LOOP VITIS_LOOP_258_11_VITIS_LOOP_259_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_271_p2 SOURCE ../src/main.cpp:259 VARIABLE add_ln259 LOOP VITIS_LOOP_258_11_VITIS_LOOP_259_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} main_process_Pipeline_VITIS_LOOP_268_13 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln268_fu_84_p2 SOURCE ../src/main.cpp:268 VARIABLE icmp_ln268 LOOP VITIS_LOOP_268_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_7_fu_90_p2 SOURCE ../src/main.cpp:268 VARIABLE i_7 LOOP VITIS_LOOP_268_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} main_process_Pipeline_VITIS_LOOP_274_14 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln274_fu_84_p2 SOURCE ../src/main.cpp:274 VARIABLE icmp_ln274 LOOP VITIS_LOOP_274_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_90_p2 SOURCE ../src/main.cpp:274 VARIABLE i_5 LOOP VITIS_LOOP_274_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} main_process {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_597_p2 SOURCE ../src/main.cpp:227 VARIABLE add_ln227 LOOP VITIS_LOOP_227_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_U SOURCE {} VARIABLE main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_U SOURCE {} VARIABLE main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_U SOURCE {} VARIABLE main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_U SOURCE {} VARIABLE main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_U SOURCE {} VARIABLE main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_U SOURCE {} VARIABLE main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_U SOURCE {} VARIABLE main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_U SOURCE {} VARIABLE main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_U SOURCE {} VARIABLE main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_U SOURCE {} VARIABLE zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_U SOURCE {} VARIABLE zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_U SOURCE {} VARIABLE zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_U SOURCE {} VARIABLE zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_U SOURCE {} VARIABLE zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_U SOURCE {} VARIABLE zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_U SOURCE {} VARIABLE zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_U SOURCE {} VARIABLE zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_U SOURCE {} VARIABLE zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE {} STORAGESIZE {18 16384 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p} VISIBLE true}} AREA {DSP 64 BRAM 234 URAM 0}} zbuffer {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.58 seconds; current allocated memory: 779.879 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main_process.
INFO: [VLOG 209-307] Generating Verilog RTL for main_process.
Execute       syn_report -model main_process -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.35 MHz
Command     autosyn done; 3.72 sec.
Command   csynth_design done; 28.23 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/wu/__PYNQ__/hls_ok/render/render/hls opened at Mon Oct 27 17:28:00 CST 2025
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.55 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.62 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.64 sec.
Execute   apply_ini /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/get_index.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/get_index.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(9)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/get_index.cpp 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/get_index.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/get_index.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/get_index.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(10)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/get_index.h 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/get_index.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/main.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/main.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(11)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/main.cpp 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/main.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/main.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(12)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/main.h 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/main.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_move.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_move.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(13)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/rotate_move.cpp 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/rotate_move.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_move.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_move.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(14)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/rotate_move.h 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/rotate_move.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_norm.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_norm.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(15)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/rotate_norm.cpp 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/rotate_norm.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_norm.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/rotate_norm.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(16)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/rotate_norm.h 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/rotate_norm.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/triangle.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/triangle.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(17)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/triangle.cpp 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/triangle.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/triangle.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/triangle.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(18)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/triangle.h 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/triangle.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/zbuffer.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/zbuffer.cpp' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(19)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/zbuffer.cpp 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/zbuffer.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/wu/__PYNQ__/hls_ok/src/zbuffer.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/wu/__PYNQ__/hls_ok/src/zbuffer.h' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(20)
Execute     add_files /home/wu/__PYNQ__/hls_ok/src/zbuffer.h 
INFO: [HLS 200-10] Adding design file '/home/wu/__PYNQ__/hls_ok/src/zbuffer.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=main_process' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.top=main_process' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(21)
Execute     set_top main_process 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.13 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=100MHz' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=100MHz' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(7)
Execute     create_clock -period 100MHz 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=25%' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=25%' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(8)
Execute     set_clock_uncertainty 25% 
Execute       ap_set_clock -name default -uncertainty 2.5 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/wu/__PYNQ__/hls_ok/render/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.16 sec.
Execute   apply_ini /home/wu/__PYNQ__/hls_ok/render/render/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=main_process xml_exists=0
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to main_process
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=22
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=54 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='main_process_flow_control_loop_pipe_sequential_init
main_process_mul_16s_10s_24_1_1
main_process_mac_muladd_16s_10s_24s_24_4_1
main_process_mac_muladd_16s_10s_24ns_24_4_1
main_process_dadd_64ns_64ns_64_7_full_dsp_1
main_process_sitodp_32s_64_6_no_dsp_1
main_process_mul_27s_29ns_55_2_1
main_process_mul_28s_30ns_57_2_1
main_process_mul_18ns_16s_34_1_1
main_process_mul_25s_12ns_35_1_1
main_process_urem_9ns_3ns_2_13_1
main_process_sparsemux_9_3_16_1_1
main_process_mul_16s_16s_28_1_1
main_process_sparsemux_7_2_2_1_1
main_process_sparsemux_7_2_2_1_1
main_process_sparsemux_7_2_2_1_1
main_process_mul_10s_12ns_22_1_1
main_process_mac_muladd_18ns_16s_34s_35_4_1
main_process_mac_muladd_18ns_16s_33s_35_4_1
main_process_mac_muladd_10s_8ns_14ns_18_4_1
main_process_mac_mulsub_16s_16s_28s_28_4_1
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_sparsemux_7_2_8_1_1
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_flow_control_loop_pipe_sequential_init
main_process_main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_abkb
main_process_zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_RAM_S2PkbM
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
main_process_regslice_both
zbuffer
main_process_Pipeline_reset_loop
rotate_norm
main_process_Pipeline_process_loop
main_process_Pipeline_write_loop
main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6
main_process_Pipeline_VITIS_LOOP_238_7
main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9
main_process_Pipeline_VITIS_LOOP_253_10
main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12
main_process_Pipeline_VITIS_LOOP_268_13
main_process_Pipeline_VITIS_LOOP_274_14
main_process
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.rtl_wrap.cfg.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.compgen.dataonly.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/zbuffer.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_reset_loop.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/rotate_norm.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_process_loop.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_write_loop.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_228_5_VITIS_LOOP_229_6.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_238_7.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_243_8_VITIS_LOOP_244_9.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_253_10.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_268_13.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process_Pipeline_VITIS_LOOP_274_14.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.tbgen.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.constraint.tcl 
Execute     sc_get_clocks main_process 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/misc/main_process_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/misc/main_process_sitodp_32s_64_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.constraint.tcl 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/main_process.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/wu/__PYNQ__/hls_ok/render/render/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/wu/__PYNQ__/hls_ok/render/render/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s render/main_process.zip 
INFO: [HLS 200-802] Generated output file render/main_process.zip
Command   export_design done; 14.54 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
