IP Upgrade report for DE10Nano_System
Tue Nov 12 12:19:36 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Failed Upgrade IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Tue Nov 12 12:19:36 2019           ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                ; DE10Nano_System                             ;
; Top-level Entity Name        ; DE10Nano_System                             ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                     ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File ; Message                                                  ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; soc_system  ; Qsys           ; 17.1    ; soc_system/synthesis/soc_system.qip ; soc_system.qsys      ;                 ; Error upgrading Platform Designer file "soc_system.qsys" ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "soc_system.qsys" to "soc_system.BAK.qsys"
Info (11902): Backing up file "soc_system/synthesis/soc_system.vhd" to "soc_system.BAK.vhd"
Info (11837): Started upgrading IP component Qsys with file "soc_system.qsys"
Info: 2019.11.12.12:15:48 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2019.11.12.12:15:48 Info: Finished upgrading the ip cores
Info: 2019.11.12.12:16:17 Info: Saving generation log to C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system
Info: 2019.11.12.12:16:17 Info: Starting: Create simulation model
Info: 2019.11.12.12:16:17 Info: qsys-generate "C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system.qsys" --simulation=VHDL --allow-mixed-language-simulation --output-directory="C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system\simulation" --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2019.11.12.12:16:17 Info: Loading AudioMini_Passthrough
Info: 2019.11.12.12:16:18 Info: Reading input file
Info: 2019.11.12.12:16:18 Info: Adding PLL_using_AD1939_MCLK [altera_pll 18.1]
Info: 2019.11.12.12:16:18 Info: Parameterizing module PLL_using_AD1939_MCLK
Info: 2019.11.12.12:16:18 Info: Adding Qsys_LED_control_0 [Qsys_LED_control 1.0]
Info: 2019.11.12.12:16:18 Info: Parameterizing module Qsys_LED_control_0
Info: 2019.11.12.12:16:18 Info: Adding SystemID [altera_avalon_sysid_qsys 18.1]
Info: 2019.11.12.12:16:18 Info: Parameterizing module SystemID
Info: 2019.11.12.12:16:18 Info: Adding clk_AD1939_ABCLK [clock_source 18.1]
Info: 2019.11.12.12:16:18 Info: Parameterizing module clk_AD1939_ABCLK
Info: 2019.11.12.12:16:18 Info: Adding clk_AD1939_ALRCLK [clock_source 18.1]
Info: 2019.11.12.12:16:18 Info: Parameterizing module clk_AD1939_ALRCLK
Info: 2019.11.12.12:16:18 Info: Adding clk_hps [clock_source 18.1]
Info: 2019.11.12.12:16:18 Info: Parameterizing module clk_hps
Info: 2019.11.12.12:16:18 Info: Adding hps [altera_hps 18.1]
Info: 2019.11.12.12:16:18 Info: Parameterizing module hps
Info: 2019.11.12.12:16:18 Info: Adding jtag_mm1 [altera_jtag_avalon_master 18.1]
Info: 2019.11.12.12:16:18 Info: Parameterizing module jtag_mm1
Info: 2019.11.12.12:16:18 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2019.11.12.12:16:18 Info: Parameterizing module jtag_uart
Info: 2019.11.12.12:16:18 Info: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Info: 2019.11.12.12:16:18 Info: Parameterizing module onchip_memory
Info: 2019.11.12.12:16:18 Info: Building connections
Info: 2019.11.12.12:16:18 Info: Parameterizing connections
Info: 2019.11.12.12:16:18 Info: Validating
Info: 2019.11.12.12:16:28 Info: Done reading input file
Info: 2019.11.12.12:16:33 Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: 2019.11.12.12:16:33 Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: 2019.11.12.12:16:33 Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2019.11.12.12:16:33 Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated.
Info: 2019.11.12.12:16:33 Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.11.12.12:16:33 Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2019.11.12.12:16:33 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.11.12.12:16:35 Info: soc_system: Generating soc_system "soc_system" for SIM_VHDL
Info: 2019.11.12.12:16:43 Info: Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon.
Warning: 2019.11.12.12:16:48 Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2019.11.12.12:16:48 Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2019.11.12.12:16:48 Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2019.11.12.12:16:48 Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2019.11.12.12:16:57 Info: PLL_using_AD1939_MCLK: Generating simgen model
Info: 2019.11.12.12:17:16 Info: PLL_using_AD1939_MCLK: Simgen was successful
Info: 2019.11.12.12:17:16 Info: PLL_using_AD1939_MCLK: "soc_system" instantiated altera_pll "PLL_using_AD1939_MCLK"
Error: 2019.11.12.12:17:16 Error: Qsys_LED_control_0: Qsys_LED_control does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis.
Error: 2019.11.12.12:17:16 Error: Generation stopped, 13 or more modules remaining
Info: 2019.11.12.12:17:16 Info: soc_system: Done "soc_system" with 13 modules, 4 files
Error: 2019.11.12.12:17:16 Error: qsys-generate failed with exit code 1: 2 Errors, 4 Warnings
Info: 2019.11.12.12:17:16 Info: Finished: Create simulation model
Info: 2019.11.12.12:17:16 Info: Starting: Create Modelsim Project.
Info: 2019.11.12.12:17:16 Info: Doing: ip-make-simscript --spd=C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system\soc_system.spd --output-directory=C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation
Info: 2019.11.12.12:17:17 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation
Info: 2019.11.12.12:17:17 Info:     mentor
Info: 2019.11.12.12:17:17 Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib
Info: 2019.11.12.12:17:17 Info: Generating the following file(s) for VCSMX simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation
Info: 2019.11.12.12:17:17 Info:     synopsys/vcsmx
Info: 2019.11.12.12:17:17 Info:     synopsys/vcsmx
Info: 2019.11.12.12:17:17 Info: Generating the following file(s) for NCSIM simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation
Info: 2019.11.12.12:17:17 Info:     cadence
Info: 2019.11.12.12:17:17 Info:     cadence
Info: 2019.11.12.12:17:17 Info:     cadence
Info: 2019.11.12.12:17:17 Info:     1 .cds.lib files in cadence/cds_libs
Info: 2019.11.12.12:17:17 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation
Info: 2019.11.12.12:17:17 Info:     aldec
Info: 2019.11.12.12:17:17 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation
Info: 2019.11.12.12:17:17 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2019.11.12.12:17:17 Info: Finished: Create Modelsim Project.
Info: 2019.11.12.12:17:17 Info: Starting: Create block symbol file (.bsf)
Info: 2019.11.12.12:17:17 Info: qsys-generate "C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system.qsys" --block-symbol-file --output-directory="C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system" --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2019.11.12.12:17:17 Info: Loading AudioMini_Passthrough
Info: 2019.11.12.12:17:18 Info: Reading input file
Info: 2019.11.12.12:17:18 Info: Adding PLL_using_AD1939_MCLK [altera_pll 18.1]
Info: 2019.11.12.12:17:18 Info: Parameterizing module PLL_using_AD1939_MCLK
Info: 2019.11.12.12:17:18 Info: Adding Qsys_LED_control_0 [Qsys_LED_control 1.0]
Info: 2019.11.12.12:17:18 Info: Parameterizing module Qsys_LED_control_0
Info: 2019.11.12.12:17:18 Info: Adding SystemID [altera_avalon_sysid_qsys 18.1]
Info: 2019.11.12.12:17:18 Info: Parameterizing module SystemID
Info: 2019.11.12.12:17:18 Info: Adding clk_AD1939_ABCLK [clock_source 18.1]
Info: 2019.11.12.12:17:18 Info: Parameterizing module clk_AD1939_ABCLK
Info: 2019.11.12.12:17:18 Info: Adding clk_AD1939_ALRCLK [clock_source 18.1]
Info: 2019.11.12.12:17:18 Info: Parameterizing module clk_AD1939_ALRCLK
Info: 2019.11.12.12:17:18 Info: Adding clk_hps [clock_source 18.1]
Info: 2019.11.12.12:17:18 Info: Parameterizing module clk_hps
Info: 2019.11.12.12:17:18 Info: Adding hps [altera_hps 18.1]
Info: 2019.11.12.12:17:18 Info: Parameterizing module hps
Info: 2019.11.12.12:17:18 Info: Adding jtag_mm1 [altera_jtag_avalon_master 18.1]
Info: 2019.11.12.12:17:18 Info: Parameterizing module jtag_mm1
Info: 2019.11.12.12:17:18 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2019.11.12.12:17:18 Info: Parameterizing module jtag_uart
Info: 2019.11.12.12:17:18 Info: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Info: 2019.11.12.12:17:18 Info: Parameterizing module onchip_memory
Info: 2019.11.12.12:17:18 Info: Building connections
Info: 2019.11.12.12:17:18 Info: Parameterizing connections
Info: 2019.11.12.12:17:18 Info: Validating
Info: 2019.11.12.12:17:29 Info: Done reading input file
Info: 2019.11.12.12:17:34 Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: 2019.11.12.12:17:34 Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: 2019.11.12.12:17:34 Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2019.11.12.12:17:34 Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated.
Info: 2019.11.12.12:17:34 Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.11.12.12:17:34 Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2019.11.12.12:17:34 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.11.12.12:17:35 Info: qsys-generate succeeded.
Info: 2019.11.12.12:17:35 Info: Finished: Create block symbol file (.bsf)
Info: 2019.11.12.12:17:35 Info:
Info: 2019.11.12.12:17:35 Info: Starting: Create HDL design files for synthesis
Info: 2019.11.12.12:17:35 Info: qsys-generate "C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system.qsys" --synthesis=VHDL --output-directory="C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system\synthesis" --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2019.11.12.12:17:35 Info: Loading AudioMini_Passthrough
Info: 2019.11.12.12:17:36 Info: Reading input file
Info: 2019.11.12.12:17:36 Info: Adding PLL_using_AD1939_MCLK [altera_pll 18.1]
Info: 2019.11.12.12:17:36 Info: Parameterizing module PLL_using_AD1939_MCLK
Info: 2019.11.12.12:17:36 Info: Adding Qsys_LED_control_0 [Qsys_LED_control 1.0]
Info: 2019.11.12.12:17:36 Info: Parameterizing module Qsys_LED_control_0
Info: 2019.11.12.12:17:36 Info: Adding SystemID [altera_avalon_sysid_qsys 18.1]
Info: 2019.11.12.12:17:36 Info: Parameterizing module SystemID
Info: 2019.11.12.12:17:36 Info: Adding clk_AD1939_ABCLK [clock_source 18.1]
Info: 2019.11.12.12:17:36 Info: Parameterizing module clk_AD1939_ABCLK
Info: 2019.11.12.12:17:36 Info: Adding clk_AD1939_ALRCLK [clock_source 18.1]
Info: 2019.11.12.12:17:36 Info: Parameterizing module clk_AD1939_ALRCLK
Info: 2019.11.12.12:17:36 Info: Adding clk_hps [clock_source 18.1]
Info: 2019.11.12.12:17:36 Info: Parameterizing module clk_hps
Info: 2019.11.12.12:17:36 Info: Adding hps [altera_hps 18.1]
Info: 2019.11.12.12:17:36 Info: Parameterizing module hps
Info: 2019.11.12.12:17:36 Info: Adding jtag_mm1 [altera_jtag_avalon_master 18.1]
Info: 2019.11.12.12:17:36 Info: Parameterizing module jtag_mm1
Info: 2019.11.12.12:17:36 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2019.11.12.12:17:36 Info: Parameterizing module jtag_uart
Info: 2019.11.12.12:17:36 Info: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Info: 2019.11.12.12:17:36 Info: Parameterizing module onchip_memory
Info: 2019.11.12.12:17:36 Info: Building connections
Info: 2019.11.12.12:17:36 Info: Parameterizing connections
Info: 2019.11.12.12:17:36 Info: Validating
Info: 2019.11.12.12:17:47 Info: Done reading input file
Info: 2019.11.12.12:17:54 Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: 2019.11.12.12:17:54 Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: 2019.11.12.12:17:54 Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2019.11.12.12:17:54 Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated.
Info: 2019.11.12.12:17:54 Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.11.12.12:17:54 Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2019.11.12.12:17:54 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.11.12.12:17:57 Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: 2019.11.12.12:18:04 Info: Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon.
Warning: 2019.11.12.12:18:08 Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2019.11.12.12:18:08 Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2019.11.12.12:18:08 Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2019.11.12.12:18:08 Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2019.11.12.12:18:17 Info: PLL_using_AD1939_MCLK: "soc_system" instantiated altera_pll "PLL_using_AD1939_MCLK"
Info: 2019.11.12.12:18:17 Info: Qsys_LED_control_0: "soc_system" instantiated Qsys_LED_control "Qsys_LED_control_0"
Info: 2019.11.12.12:18:17 Info: SystemID: "soc_system" instantiated altera_avalon_sysid_qsys "SystemID"
Info: 2019.11.12.12:18:17 Info: hps: "Running  for module: hps"
Info: 2019.11.12.12:18:17 Info: hps: HPS Main PLL counter settings: n = 0  m = 63
Info: 2019.11.12.12:18:18 Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2019.11.12.12:18:24 Info: hps: "soc_system" instantiated altera_hps "hps"
Info: 2019.11.12.12:18:26 Info: jtag_mm1: "soc_system" instantiated altera_jtag_avalon_master "jtag_mm1"
Info: 2019.11.12.12:18:26 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: 2019.11.12.12:18:26 Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0007_jtag_uart_gen/
Info: 2019.11.12.12:18:27 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: 2019.11.12.12:18:27 Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2019.11.12.12:18:27 Info: onchip_memory: Starting RTL generation for module 'soc_system_onchip_memory'
Info: 2019.11.12.12:18:27 Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0008_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0008_onchip_memory_gen/
Info: 2019.11.12.12:18:28 Info: onchip_memory: Done RTL generation for module 'soc_system_onchip_memory'
Info: 2019.11.12.12:18:28 Info: onchip_memory: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: 2019.11.12.12:18:30 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.11.12.12:18:32 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.11.12.12:18:37 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.11.12.12:18:38 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.11.12.12:18:39 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2019.11.12.12:18:42 Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2019.11.12.12:18:42 Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2019.11.12.12:18:42 Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2019.11.12.12:18:42 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2019.11.12.12:18:42 Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: 2019.11.12.12:18:44 Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: 2019.11.12.12:18:44 Info: jtag_phy_embedded_in_jtag_master: "jtag_mm1" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2019.11.12.12:18:44 Info: timing_adt: "jtag_mm1" instantiated timing_adapter "timing_adt"
Info: 2019.11.12.12:18:44 Info: fifo: "jtag_mm1" instantiated altera_avalon_sc_fifo "fifo"
Info: 2019.11.12.12:18:44 Info: b2p: "jtag_mm1" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2019.11.12.12:18:44 Info: p2b: "jtag_mm1" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2019.11.12.12:18:44 Info: transacto: "jtag_mm1" instantiated altera_avalon_packets_to_master "transacto"
Info: 2019.11.12.12:18:44 Info: b2p_adapter: "jtag_mm1" instantiated channel_adapter "b2p_adapter"
Info: 2019.11.12.12:18:44 Info: p2b_adapter: "jtag_mm1" instantiated channel_adapter "p2b_adapter"
Info: 2019.11.12.12:18:44 Info: onchip_memory_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory_s1_translator"
Info: 2019.11.12.12:18:44 Info: hps_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_h2f_axi_master_agent"
Info: 2019.11.12.12:18:44 Info: onchip_memory_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory_s1_agent"
Info: 2019.11.12.12:18:44 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2019.11.12.12:18:44 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2019.11.12.12:18:44 Info: onchip_memory_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory_s1_burst_adapter"
Info: 2019.11.12.12:18:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules
Info: 2019.11.12.12:18:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules
Info: 2019.11.12.12:18:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules
Info: 2019.11.12.12:18:44 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.11.12.12:18:44 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.11.12.12:18:44 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.11.12.12:18:44 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.11.12.12:18:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules
Info: 2019.11.12.12:18:46 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.11.12.12:18:46 Info: jtag_mm1_master_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "jtag_mm1_master_translator"
Info: 2019.11.12.12:18:46 Info: jtag_mm1_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "jtag_mm1_master_agent"
Info: 2019.11.12.12:18:46 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2019.11.12.12:18:46 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2019.11.12.12:18:46 Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: 2019.11.12.12:18:46 Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: 2019.11.12.12:18:46 Info: hps_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_h2f_lw_axi_master_wr_limiter"
Info: 2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules
Info: 2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules
Info: 2019.11.12.12:18:46 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.11.12.12:18:46 Info: cmd_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2019.11.12.12:18:46 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules
Info: 2019.11.12.12:18:46 Info: cmd_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules
Info: 2019.11.12.12:18:46 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.11.12.12:18:46 Info: rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2019.11.12.12:18:46 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules
Info: 2019.11.12.12:18:46 Info: rsp_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2019.11.12.12:18:46 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules
Info: 2019.11.12.12:18:48 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.11.12.12:19:23 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2019.11.12.12:19:23 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.11.12.12:19:23 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.11.12.12:19:23 Info: soc_system: Done "soc_system" with 53 modules, 123 files
Info: 2019.11.12.12:19:24 Info: qsys-generate succeeded.
Info: 2019.11.12.12:19:24 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "soc_system.BAK.qsys" to "soc_system.qsys"
Error (14923): Error upgrading Platform Designer file "soc_system.qsys"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "soc_system.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 6 errors, 8 warnings
    Error: Peak virtual memory: 4871 megabytes
    Error: Processing ended: Tue Nov 12 12:19:47 2019
    Error: Elapsed time: 00:04:46
    Error: Total CPU time (on all processors): 00:06:08


