Information: Updating design information... (UID-85)
Warning: Design 'partial_sorter_general' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : partial_sorter_general
Version: U-2022.12-SP5
Date   : Tue May 20 17:26:34 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tsl18fs120_scl_ss   Library: tsl18fs120_scl_ss
Wire Load Model Mode: top

  Startpoint: in_data_reg_reg[0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bitonic_stages[1].intermediate_stage_reg.wide_stage_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  partial_sorter_general
                     8000000               tsl18fs120_scl_ss

  Point                                                                                                                                                                                                                                                                                                     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                                                                      0.00       0.00
  clock network delay (ideal)                                                                                                                                0.00       0.00
  in_data_reg_reg[0][11]/CP (dfcrq1)                                                                                                                         0.00 #     0.00 r
  in_data_reg_reg[0][11]/Q (dfcrq1)                                                                                                                          0.61       0.61 f
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/in_data[11] (BMK_unit_K2_sortdir0_0)                                             0.00       0.61 f
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/a[11] (compare_swap_asc_0)      0.00       0.61 f
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U15/ZN (inv0d0)                 0.64       1.25 r
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U103/Z (an02d0)                 0.48       1.72 r
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U105/Z (or02d0)                 0.37       2.09 r
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U106/ZN (oai22d1)               0.22       2.32 f
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U14/ZN (inv0d0)                 0.45       2.76 r
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U108/ZN (oai321d1)              0.29       3.06 f
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U110/ZN (oai211d1)              0.24       3.29 r
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U111/ZN (aon211d1)              0.28       3.58 f
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U129/ZN (oai22d1)               0.54       4.12 r
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U12/Z (buffd1)                  0.35       4.46 r
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U6/Z (buffd1)                   0.64       5.10 r
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U3/ZN (inv0d1)                  0.62       5.73 f
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/U62/ZN (oai22d1)                0.40       6.13 r
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/base_case_bmk.use_asc_bmk_base.cmp_inst_bmk_base/s0[1] (compare_swap_asc_0)      0.00       6.13 r
  bitonic_stages[1].intermediate_stage_reg.stage_blocks_intermed[0].bm_unit/out_data[1] (BMK_unit_K2_sortdir0_0)                                             0.00       6.13 r
  bitonic_stages[1].intermediate_stage_reg.wide_stage_reg_reg[0][1]/D (dfcrq1)                                                                               0.00       6.13 r
  data arrival time                                                                                                                                                     6.13

  clock clk (rise edge)                                                                                                                                     10.00      10.00
  clock network delay (ideal)                                                                                                                                0.00      10.00
  bitonic_stages[1].intermediate_stage_reg.wide_stage_reg_reg[0][1]/CP (dfcrq1)                                                                              0.00      10.00 r
  library setup time                                                                                                                                        -0.24       9.76
  data required time                                                                                                                                                    9.76
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                    9.76
  data arrival time                                                                                                                                                    -6.13
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                           3.63


1
