*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  4 4
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980416 heartbeat IPC: 3.35524 cumulative IPC: 3.35524 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362366 heartbeat IPC: 2.95687 cumulative IPC: 3.14348 (Simulation time: 0 hr 1 min 13 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126947 (Simulation time: 0 hr 1 min 30 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 25832333 heartbeat IPC: 0.513612 cumulative IPC: 0.2824 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 62908714 heartbeat IPC: 0.269713 cumulative IPC: 0.273814 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 99205759 heartbeat IPC: 0.275505 cumulative IPC: 0.274488 (Simulation time: 0 hr 3 min 58 sec) 
Finished CPU 0 instructions: 25000000 cycles: 91078830 cumulative IPC: 0.274487 (Simulation time: 0 hr 3 min 58 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.274487 instructions: 25000000 cycles: 91078830
cpu0_DTLB TOTAL     ACCESS:    6313746  HIT:    5876166  MISS:     437580
cpu0_DTLB LOAD      ACCESS:    5888925  HIT:    5608788  MISS:     280137
cpu0_DTLB RFO       ACCESS:     424821  HIT:     267378  MISS:     157443
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3104 cycles
cpu0_ITLB TOTAL     ACCESS:    2383377  HIT:    2383377  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383377  HIT:    2383377  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I LOAD      ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437580  HIT:     432150  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280137  HIT:     275452  MISS:       4685
cpu0_STLB RFO       ACCESS:     157443  HIT:     156698  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 179.02 cycles
cpu0_L1D TOTAL     ACCESS:    6194269  HIT:    4952086  MISS:    1242183
cpu0_L1D LOAD      ACCESS:    5558713  HIT:    4432918  MISS:    1125795
cpu0_L1D RFO       ACCESS:     630155  HIT:     515717  MISS:     114438
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5401  HIT:       3451  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 128.621 cycles
cpu0_L2C TOTAL     ACCESS:    2233336  HIT:    1178656  MISS:    1054680
cpu0_L2C LOAD      ACCESS:    1125789  HIT:     189435  MISS:     936354
cpu0_L2C RFO       ACCESS:     114431  HIT:      78697  MISS:      35734
cpu0_L2C PREFETCH  ACCESS:     643095  HIT:     562034  MISS:      81061
cpu0_L2C WRITEBACK ACCESS:     348071  HIT:     347006  MISS:       1065
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1484  MISS:        466
cpu0_L2C PREFETCH  REQUESTED:     749869  ISSUED:     669008  USEFUL:      49194  USELESS:      31870
cpu0_L2C AVERAGE MISS LATENCY: 155.158 cycles
LLC TOTAL     ACCESS:    1288543  HIT:     634075  MISS:     654468
LLC LOAD      ACCESS:     936354  HIT:     368373  MISS:     567981
LLC RFO       ACCESS:      35734  HIT:       9927  MISS:      25807
LLC PREFETCH  ACCESS:      81682  HIT:      22868  MISS:      58814
LLC WRITEBACK ACCESS:     234307  HIT:     232650  MISS:       1657
LLC TRANSLATION ACCESS:        466  HIT:        257  MISS:        209
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 216.972 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      46810  ROW_BUFFER_MISS:     605669
 DBUS AVG_CONGESTED_CYCLE:    3.95587
 WQ ROW_BUFFER_HIT:      39779  ROW_BUFFER_MISS:     166063  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1987
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
