`timescale 1ns / 10ps
module reg32 (
    input wire clr,
    input wire clk,
    input wire en,
    input wire [31:0] input_D,
    output reg [31:0]  output_Q
);

initial Q = 0;
