INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NTI/verilog/code/VeriDesigns/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [D:/NTI/verilog/code/VeriDesigns/ALU/ALU.srcs/sources_1/new/ALU.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port carry is not allowed [D:/NTI/verilog/code/VeriDesigns/ALU/ALU.srcs/sources_1/new/ALU.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NTI/verilog/code/VeriDesigns/ALU/ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
