library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity ALU is

	port (
		input_a : in std_logic_vector(15 downto 0);
		input_b : in std_logic_vector(15 downto 0);
		
		result : in std_logic_vector(15 downto 0);
		flag_carry : in std_logic;
		flag_zero : in std_logic;
	);

end ALU;

architecture behavioral of ALU is

begin
	

end behavioral;
