// Code your testbench here
// or browse Examples
module fulladder_tb ();
  reg in1, in2, cin;
  wire s, cout;
  fulladder dut (.in1(in1), .in2(in2), .cin(cin), .cout(cout), .s(s));
  
initial begin
  in1 = 0;
  in2 = 0;
  cin = 0;
end
  
  always #10 in1 = $random;
  always #15 in2 = $random;
  always #10 cin = $random;


// create dump file 
initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
  #500 $finish;
end
endmodule