LIBRARY IEEE;

USE IEEE.STD_LOGIC_1164.ALL;

ENTITY valores IS
	PORT(
		address : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		valor : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
	);
END ENTITY;

ARCHITECTURE bhr OF valores IS 
	SUBTYPE op_codes IS STD_LOGIC_VECTOR(7 DOWNTO 0);
	TYPE list IS ARRAY (15 DOWNTO 0) OF op_codes;
	
	CONSTANT codigos : list := (
	0 => "00000000", -- A
	1 => "00000000", -- B
	2 => "00000000", -- C
	3 => "00000000", -- D
	4 => "00001101", -- 13
	5 => "00010111", -- 23
	6 => "00000100", -- 4
	4 => "00000101", -- 5
	5 => "00011110", -- 30
	6 => "00000010", -- 2
	4 => "00000111", -- 7
	5 => "00000101", -- 5
	6 => "00000101", -- 5
	);
BEGIN

	PROCESS
	BEGIN
	
	END PROCESS;
	
END ARCHITECTURE