@TECHREPORT{ftmr,
  title =        {Functional Triple Modular Redundancy},
  institution =  {Gaisler Research},
  year =         {2002},
  month =        {December},
  howpublished =       {http://klabs.org/richcontent/fpga\_content/DesignNotes/seu\_hardening/functional\_tmr\_fpga\_003\_01-0-2.pdf},
}

@TECHREPORT{tmrtool,
  title =        {Xilinx TMRTool Product Brief},
  institution =  {Xilinx},
  howpublished =       {http://www.xilinx.com/publications/prod\_mktg/CS11XX\_TRMTool\_Product\_Brief\_FINAL.pdf},
  year = {2012}
}

@MISC{synplify,
  title =        {Using Synplify to Design in Microsemi Radiation-Hardened FPGAs},
  institution =  {Microsemi},
  howpublished  =       {http://www.actel.com/documents/SynplifyRH\_AN.pdf},
}

@ARTICLE{partialTMR,
    author={Pratt, B. and Caffrey, M. and Carroll, J.F. and Graham, P. and Morgan, K. and Wirthlin, M.},
    journal={Nuclear Science, IEEE Transactions on},
    title={Fine-Grain SEU Mitigation for FPGAs Using Partial TMR},
    year={2008},
    month={August},
    volume={55},
    number={4},
    pages={2274 -2280},
    keywords={FPGA;field-programmable gate arrays;fine-grain mitigation;maximum reliability gain;single-event upsets;triple modular redundancy;circuit CAD;field programmable gate arrays;integrated circuit reliability;logic design;radiation effects;},
    doi={10.1109/TNS.2008.2000852},
    ISSN={0018-9499}
}

@TECHREPORT{VFPGATMR,
  author =       {Marty, Barbara},
  title =        {Virtual Field Programmable Gate Array Triple Modular Redundant Cell Design},
  institution =  {Schafer, AIR FORCE RESEARCH LABORATORY/VSSE},
  year =         {2004},
  month =        {March},
  source =       {http://www.dtic.mil/dtic/tr/fulltext/u2/a426619.pdf},
}

@TECHREPORT{VTMR,
  author =       {},
  title =        {Single Event Upset (SEU) Mitigation by Virtual Triple Modular Redundancy (TMR) in Design Reduces Manufacturing Cost and Lowers Power},
  institution =  {Alternative System Concepts, Inc.},
  source =       {http://klabs.org/richcontent/fpga_content/SEU_Hardening/papers/virtual_tmr_asc.pdf},
}

@TECHREPORT{FPGAReview,
  author =       {Habinc, Sandi},
  title =        {Suitability of reprogrammable FPGAs in space applications},
  institution =  {Gaisler Research},
  year =         {2002},
  number =       {0.4},
  month =        {September},
  source =       {http://microelectronics.esa.int/techno/fpga_002_01-0-4.pdf},
}

@INCOLLECTION{HardeningTechniques,
  author =       {Baze, M. P. and Killens, J. C. and Paup,  R. A. and Snapp, W. P.},
  title =        {SEU Hardening Techniques for Retargetable, Scalable, Sub-Micron Digital Circuits and Libraries},
  institution =  {Boeing Space and Communications},
  booktitle =    {21st SEE Symposium},
  year =         {2002},
  address =      {Manhattan Beach, CA, US},
  source =       {http://klabs.org/DEI/References/Radiation/baze_see_mit_seesymp02.pdf},
}

@BOOK{VPRBook,
  author =       {Betz, Vaughn and Rose, Jonathan and Marquardt, Alexander},
  title =        {Architecture and {CAD} for Deep-submicron {FPGAs}},
  publisher =    {Kluwer Academic Publishers},
  year =         {1999},
  number =       {497},
  series =       {The Kluwer International Series in Engineering and Computer Science},
  address =      {Bston},
  edition =      {1st},
  month =        {January},
  isbn =         {0792384601},
}

@inproceedings{VPR5,
     author = {Luu, Jason and Kuon, Ian and Jamieson, Peter and Campbell, Ted and Ye, Andy and Fang, Wei Mark and Rose, Jonathan},
     title = {VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling},
     booktitle = {Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays},
     series = {FPGA '09},
     year = {2009},
     isbn = {978-1-60558-410-2},
     location = {Monterey, California, USA},
     pages = {133--142},
     numpages = {10},
     url = {http://doi.acm.org/10.1145/1508128.1508150},
     doi = {10.1145/1508128.1508150},
     acmid = {1508150},
     publisher = {ACM},
     address = {New York, NY, USA},
     keywords = {architecture, cad, fpga},
}
@MISC{WiltonLecture,
  author =       {Wilton, Steve},
  title =        {FPGA Architectures},
  howpublished = {Course Lecture Notes},
  source =       {http://www.cse.cuhk.edu.hk/~phwl/teaching/ceg5010/fpgaarch.pdf},
}

@inproceedings{lima2003single,
 author = "F. Lima and L. Carro and R. Reis",
 title = "Single Event Upset Mitigation Techniques for {SRAM}-based {FPGAs}",
 publisher = "Proceedings of the 4th {IEEE} Latin American Test Workshop ({LATW}'03), Brazil",
 month = feb,
 year = 2003
}

@MASTERSTHESIS{Haque2011,
  author =       {Haque, K},
  title =        {Radiation hard {FPGA} configuration techniques using silicon on sapphire},
  school =       {{RMIT} University},
  year =         {2011},
}

@INCOLLECTION{SEEMechanism,
  author =       {F. Sturesson},
  title =        {Single Event Effects {(SEE)} Mechanism and Effects},
  year =         {2009},
  type =         {Short Course},
  month =        {June},
  source   =     {Space Radiation and its Effects on EEE Components},
}

@INPROCEEDINGS{DuttonSEU,
  author =       {Dutton, Bradley F. and Stroud, Charles E.},
  title =        {SINGLE EVENT UPSET DETECTION AND CORRECTION IN VIRTEX-4 AND VIRTEX-5 {FPGA}S},
  year =         {2009},
  series =       {ISCA International Conference on Computers and Their Applications},
  source =       {http://www.eng.auburn.edu/~strouce/class/bist/CATA09seu.pdf},
}

@MANUAL{VPRManual,
  title =        {VPR User’s Manual},
  author =       {Luu, Jason and Betz, Vaughn and Campbell, Ted and Fang, Wei Mark and Jamieson, Peter and Kuon, Ian and Marquardt, Alexander and Ye, Andy and Rose, Jonathon },
  organization = {VPR},
  month =        {january},
  year =         {2012},
  source =       {http://vtr-verilog-to-routing.googlecode.com/files/VPR_User_Manual_6.0.pdf},
}

@INBOOK{FPGAArch,
  author =       {Farooq, Umer and Marrakchi, Zied and Mehrez, Habib},
  title =        {Tree-based Heterogeneous FPGA Architectures},
  chapter =      {2},
  publisher =    {Springer},
  year =         {2012},
  edition =      {2012},
  doi      =     {10.1007/978-1-4614-3594-5_5},
  source =       {http://www.springer.com/cda/content/document/cda_downloaddocument/9781461435938-c2.pdf?SGWID=0-0-45-1333135-p174308376},
}

@INPROCEEDINGS{DiesselChange,
  author =       {Cetin, Ediz and Diessel, Oliver},
  title =        {Guaranteed Fault Recovery Time for FPGA-based TMR Circuits Employing Partial Reconfiguration},
  booktitle =    {2nd International Workshop on Computing in Heterogeneous, Autonomous 'N' Goal-oriented Environments (CHANGE)},
  year =         {2012},
  series =       {CHANGE},
  address =      {Moscone Center, San Francisco, California},
  month =        {June},
  organization = {CHANGE},
}

@MASTERSTHESIS{AAPackThesis,
  author =       {Luu, Jason},
  title =        {A Hierarchical Description Language and Packing Algorithm for Heterogenous FPGAs},
  school =       {Electrical and Computer Engineering, University of Toronto},
  year =         {2010},
  source =       {http://www.eecg.toronto.edu/~jayar/pubs/theses/Luu/JasonLuuMASc.pdf},
}

@MANUAL{BLIF,
  title =        {Berkeley Logic Interchange Format {(BLIF)}},
  author =       {University of California, Berkeley},
  organization = {University of California, Berkeley},
  month =        {February},
  year =         {2005},
  source =       {http://www.cs.uic.edu/~jlillis/courses/cs594/spring05/blif.pdf},
}

@INCOLLECTION{XCell33,
  author =       {Wallace Westfeldt},
  title =        {Who's Using Virtex and Spartan FPGAs in Xilinx Online Applications?},
  booktitle =    {XCell},
  publisher =    {Xilinx},
  year =         {1999},
  editor =       {Carlis Collins},
  number =       {33},
  series =       {XCell},
  type =         {Magazine},
  pages =        {10},
  source =       {http://www.xilinx.com/publications/archives/xcell/Xcell33.pdf},
}

@PHDTHESIS{WiltonPhd,
  author =       {Wilton, Steven J.E.},
  title =        {Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory},
  school =       {Department of Electrical and Computer Engineering, University of Toronto},
  year =         {1997},
  source =       {http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.34.3389&rep=rep1&type=pdf},
  doi =          {10.1.1.34.3389},
}

@incollection {WiltonSwitch,
   author = {Masud, M. and Wilton, Steven},
   affiliation = {Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, B.C., Canada},
   title = {A New Switch Block for Segmented FPGAs},
   booktitle = {Field Programmable Logic and Applications},
   series = {Lecture Notes in Computer Science},
   editor = {Lysaght, Patrick and Irvine, James and Hartenstein, Reiner},
   publisher = {Springer Berlin / Heidelberg},
   isbn = {978-3-540-66457-4},
   keywords = {Computer Science},
   pages = {274-281},
   volume = {1673},
   url = {http://dx.doi.org/10.1007/978-3-540-48302-1_28},
   doi = {10.1007/978-3-540-48302-1_28},
   year = {1999}
}

@TECHREPORT{LanguageBenchmark,
  author =       {Lutz Prechelt},
  title =        {An empirical comparison of C, C++, Java, Perl, Python, Rexx, and Tcl for a search/string-processing program},
  institution =  {Fakult\"{a}t f\"{u}r Informatik Universit\"{a}t Karlsruhe},
  year =         {2000},
  number =       {2000-5},
  address =      {D-76128 Karlsruhe, Germany},
  month =        {March},
  source =       {http://note.tc.edu.tw/upload/2009Nov/20091109144609.pdf},
}

@BOOKLET{OECDSpace,
  title =        {http://www.oecd.org/futures/48301203.pdf},
  author =       {OECD},
  howpublished = {Online},
  year =         {2011},
  source =       {http://www.oecd.org/futures/48301203.pdf},
}

@INPROCEEDINGS{HFPP,
  author =       {Bobrek, Miljko and Woord, Richard T. and Ward, Christina D. and Killough, Stephen M. and Bouldin, Don and Waterman, Michael E.},
  title =        {Safe {FPGA} Design Practices for Instrumentation and Control in Nuclear Plants},
  booktitle =    {8th Annual IEEE Conference on Human Factors and Power Plants (HFPP)},
  year =         {2007},
  address =      {Monterey, California},
  month =        {August},
  source =       {http://ewh.ieee.org/conf/hfpp/presentations/107.pdf},
}

@ARTICLE{DICE,
    author={Calin, T. and Nicolaidis, M. and Velazco, R.},
    journal={Nuclear Science, IEEE Transactions on},
    title={Upset hardened memory design for submicron CMOS technology},
    year={1996},
    month={dec},
    volume={43},
    number={6},
    pages={2874 -2878},
    keywords={high density ASIC;memory design;radiation hardening;single-event upsets;static RAM;storage element;submicron CMOS technology;CMOS memory circuits;SRAM chips;application specific integrated circuits;integrated circuit design;radiation hardening (electronics);},
    doi={10.1109/23.556880},
    ISSN={0018-9499},
}

@inproceedings{PostSynth,
     author = {Johnson, Jonathan M. and Wirthlin, Michael J.},
     title = {Voter insertion algorithms for FPGA designs using triple modular redundancy},
     booktitle = {Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays},
     series = {FPGA '10},
     year = {2010},
     isbn = {978-1-60558-911-4},
     location = {Monterey, California, USA},
     pages = {249--258},
     numpages = {10},
     url = {\url{http://doi.acm.org/10.1145/1723112.1723154}},
     doi = {10.1145/1723112.1723154},
     acmid = {1723154},
     publisher = {ACM},
     address = {New York, NY, USA},
     keywords = {algorithm, fpga, reliability, scc, synchronization, tmr, voter insertion},
}
