
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 18 y = 18
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 54 y = 54
Auto-sizing FPGA, try x = 45 y = 45
Auto-sizing FPGA, try x = 40 y = 40
Auto-sizing FPGA, try x = 38 y = 38
Auto-sizing FPGA, try x = 37 y = 37
Auto-sizing FPGA, try x = 36 y = 36
FPGA auto-sized to, x = 37 y = 37

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      147	blocks of type .io
Architecture 148	blocks of type .io
Netlist      193	blocks of type .clb
Architecture 1369	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 37 x 37 array of clbs.

Netlist num_nets:  320
Netlist num_blocks:  340
Netlist inputs pins:  127
Netlist output pins:  20

38 25 0
33 3 0
29 3 0
7 29 0
14 31 0
10 7 0
36 14 0
2 29 0
36 7 0
16 36 0
5 12 0
6 13 0
11 13 0
4 4 0
6 12 0
8 2 0
9 2 0
25 2 0
36 16 0
36 18 0
29 2 0
1 3 0
27 37 0
18 37 0
23 37 0
14 35 0
2 36 0
2 17 0
2 24 0
4 24 0
5 6 0
1 12 0
3 18 0
2 23 0
3 15 0
3 6 0
2 4 0
3 16 0
7 1 0
7 2 0
3 5 0
17 2 0
26 37 0
12 38 0
25 37 0
19 0 0
38 1 0
33 37 0
2 13 0
11 37 0
0 8 0
1 29 0
1 38 0
6 1 0
0 27 0
37 9 0
0 25 0
1 22 0
27 38 0
2 21 0
0 19 0
37 7 0
3 14 0
37 6 0
1 36 0
8 38 0
26 0 0
0 18 0
36 11 0
1 33 0
30 38 0
7 37 0
37 0 0
34 38 0
19 34 0
0 20 0
0 21 0
0 28 0
37 1 0
1 28 0
0 32 0
1 35 0
0 23 0
1 0 0
32 38 0
36 10 0
5 38 0
11 1 0
6 38 0
4 0 0
3 0 0
3 33 0
3 1 0
13 0 0
5 0 0
0 33 0
0 7 0
19 37 0
36 8 0
0 6 0
0 4 0
37 4 0
0 9 0
33 1 0
32 0 0
22 0 0
1 1 0
13 38 0
17 37 0
11 38 0
38 5 0
2 3 0
9 37 0
14 38 0
32 1 0
38 13 0
0 37 0
1 21 0
4 38 0
28 38 0
21 36 0
10 0 0
4 6 0
14 0 0
1 24 0
3 36 0
34 0 0
38 8 0
38 9 0
30 0 0
24 1 0
1 4 0
23 0 0
10 1 0
0 3 0
15 0 0
1 5 0
34 2 0
37 12 0
8 37 0
1 20 0
13 37 0
0 24 0
3 37 0
37 2 0
0 34 0
18 0 0
2 0 0
38 17 0
3 7 0
37 8 0
0 31 0
2 1 0
38 14 0
20 38 0
1 23 0
15 37 0
37 3 0
31 38 0
38 7 0
38 37 0
37 13 0
36 0 0
9 38 0
38 12 0
1 19 0
38 20 0
18 36 0
38 19 0
1 32 0
38 16 0
2 31 0
1 18 0
27 1 0
22 38 0
28 1 0
3 38 0
11 0 0
29 0 0
25 1 0
0 17 0
6 0 0
0 29 0
17 38 0
18 1 0
1 7 0
37 18 0
37 19 0
1 25 0
17 1 0
19 1 0
3 17 0
38 6 0
0 36 0
19 2 0
21 0 0
19 35 0
37 16 0
2 14 0
27 0 0
5 24 0
37 11 0
0 1 0
0 10 0
4 34 0
25 38 0
1 6 0
37 15 0
31 37 0
1 2 0
23 38 0
38 11 0
19 38 0
24 38 0
38 36 0
38 34 0
38 21 0
32 37 0
21 37 0
28 37 0
33 38 0
30 37 0
1 13 0
5 13 0
35 38 0
1 30 0
15 38 0
16 37 0
0 11 0
36 6 0
18 38 0
34 1 0
24 0 0
36 38 0
38 35 0
26 38 0
2 38 0
0 26 0
0 16 0
0 12 0
16 38 0
0 13 0
35 37 0
22 37 0
22 36 0
2 16 0
0 35 0
22 3 0
0 14 0
38 10 0
0 5 0
1 14 0
0 2 0
29 38 0
7 0 0
3 4 0
25 0 0
28 0 0
21 2 0
38 2 0
38 4 0
2 7 0
14 37 0
38 3 0
37 20 0
33 2 0
6 6 0
35 0 0
37 14 0
38 30 0
29 1 0
1 26 0
37 10 0
36 15 0
35 1 0
37 5 0
30 1 0
0 30 0
26 1 0
38 18 0
29 37 0
21 1 0
15 1 0
0 22 0
20 1 0
36 9 0
8 1 0
14 1 0
2 2 0
2 5 0
12 37 0
4 13 0
2 6 0
2 34 0
1 31 0
23 1 0
2 19 0
2 28 0
20 0 0
1 15 0
2 18 0
1 17 0
1 16 0
1 37 0
2 37 0
20 36 0
19 36 0
18 34 0
0 15 0
17 34 0
38 15 0
17 36 0
21 38 0
37 17 0
20 37 0
24 37 0
34 37 0
16 34 0
35 2 0
31 36 0
24 2 0
33 0 0
38 31 0
16 0 0
12 0 0
38 26 0
37 38 0
9 0 0
17 0 0
38 28 0
10 38 0
38 24 0
38 29 0
7 38 0
38 23 0
8 0 0
38 22 0
38 27 0
38 33 0
31 0 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 2.823e-08.
T_crit: 2.81481e-08.
T_crit: 2.81379e-08.
T_crit: 2.81404e-08.
T_crit: 2.815e-08.
T_crit: 2.815e-08.
T_crit: 2.81582e-08.
T_crit: 2.81582e-08.
T_crit: 2.81582e-08.
T_crit: 2.81659e-08.
T_crit: 2.81684e-08.
T_crit: 2.81602e-08.
T_crit: 2.81532e-08.
T_crit: 2.83614e-08.
T_crit: 2.83639e-08.
T_crit: 2.83721e-08.
T_crit: 2.84007e-08.
T_crit: 2.83887e-08.
T_crit: 2.84813e-08.
T_crit: 2.84813e-08.
T_crit: 2.84813e-08.
T_crit: 2.84813e-08.
T_crit: 2.89246e-08.
T_crit: 2.882e-08.
T_crit: 2.882e-08.
T_crit: 2.91219e-08.
Successfully routed after 27 routing iterations.
Completed net delay value cross check successfully.
low, high, current -1 8 4
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 2.7578e-08.
T_crit: 2.7578e-08.
T_crit: 2.7578e-08.
T_crit: 2.7578e-08.
T_crit: 2.7578e-08.
T_crit: 2.7578e-08.
T_crit: 2.7578e-08.
T_crit: 2.7578e-08.
T_crit: 2.7638e-08.
T_crit: 2.77587e-08.
T_crit: 2.84607e-08.
T_crit: 2.91673e-08.
T_crit: 2.97596e-08.
T_crit: 3.03972e-08.
T_crit: 2.96727e-08.
T_crit: 2.99392e-08.
T_crit: 3.10914e-08.
T_crit: 3.2199e-08.
T_crit: 3.0935e-08.
T_crit: 3.15533e-08.
T_crit: 3.15533e-08.
T_crit: 3.19719e-08.
T_crit: 3.17626e-08.
T_crit: 3.23594e-08.
T_crit: 3.2566e-08.
T_crit: 3.31135e-08.
T_crit: 3.29941e-08.
T_crit: 3.33989e-08.
T_crit: 3.35364e-08.
T_crit: 3.38218e-08.
T_crit: 3.43217e-08.
T_crit: 3.48545e-08.
T_crit: 3.45596e-08.
T_crit: 3.44454e-08.
T_crit: 3.53016e-08.
T_crit: 3.50681e-08.
T_crit: 3.50871e-08.
T_crit: 3.53059e-08.
T_crit: 3.52407e-08.
T_crit: 3.50695e-08.
T_crit: 3.52137e-08.
T_crit: 3.53955e-08.
T_crit: 3.50575e-08.
T_crit: 3.48925e-08.
T_crit: 3.56441e-08.
T_crit: 3.58281e-08.
T_crit: 3.56769e-08.
T_crit: 3.61172e-08.
T_crit: 3.62219e-08.
T_crit: 3.60126e-08.
Routing failed.
low, high, current 4 8 6
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 2.7744e-08.
T_crit: 2.77427e-08.
T_crit: 2.7744e-08.
T_crit: 2.7744e-08.
T_crit: 2.7744e-08.
T_crit: 2.77439e-08.
T_crit: 2.77522e-08.
T_crit: 2.77699e-08.
T_crit: 2.77723e-08.
T_crit: 2.81854e-08.
T_crit: 2.88726e-08.
T_crit: 2.90987e-08.
T_crit: 2.96787e-08.
T_crit: 2.95243e-08.
T_crit: 2.99667e-08.
T_crit: 2.96895e-08.
T_crit: 2.99261e-08.
T_crit: 3.00466e-08.
T_crit: 3.00644e-08.
T_crit: 3.00631e-08.
T_crit: 3.00657e-08.
T_crit: 3.05839e-08.
T_crit: 3.10038e-08.
T_crit: 3.14734e-08.
T_crit: 3.12748e-08.
T_crit: 3.15761e-08.
T_crit: 3.1609e-08.
T_crit: 3.1609e-08.
T_crit: 3.14715e-08.
T_crit: 3.17829e-08.
T_crit: 3.22097e-08.
T_crit: 3.20194e-08.
T_crit: 3.22249e-08.
T_crit: 3.21012e-08.
T_crit: 3.26245e-08.
T_crit: 3.26092e-08.
T_crit: 3.30253e-08.
T_crit: 3.27019e-08.
T_crit: 3.26054e-08.
T_crit: 3.2651e-08.
T_crit: 3.21894e-08.
T_crit: 3.34678e-08.
T_crit: 3.29433e-08.
T_crit: 3.31831e-08.
T_crit: 3.31818e-08.
T_crit: 3.26763e-08.
T_crit: 3.26763e-08.
T_crit: 3.28881e-08.
T_crit: 3.28881e-08.
T_crit: 3.32283e-08.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 213573456
Best routing used a channel width factor of 8.


Average number of bends per net: 3.55000  Maximum # of bends: 12


The number of routed nets (nonglobal): 320
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 4474   Average net length: 13.9812
	Maximum net length: 49

Wirelength results in terms of physical segments:
	Total wiring segments used: 2359   Av. wire segments per net: 7.37187
	Maximum segments used by a net: 25


X - Directed channels:

j	max occ	av_occ		capacity
0	8	6.86486  	8
1	7	4.48649  	8
2	6	3.37838  	8
3	6	2.51351  	8
4	8	0.972973 	8
5	7	1.48649  	8
6	7	1.27027  	8
7	6	0.567568 	8
8	4	0.486486 	8
9	3	0.270270 	8
10	5	0.378378 	8
11	4	0.594595 	8
12	7	1.18919  	8
13	6	0.702703 	8
14	6	1.02703  	8
15	6	1.02703  	8
16	7	1.00000  	8
17	7	1.45946  	8
18	7	0.783784 	8
19	5	0.675676 	8
20	7	0.675676 	8
21	5	0.594595 	8
22	7	0.621622 	8
23	5	0.945946 	8
24	5	0.486486 	8
25	3	0.324324 	8
26	4	0.459459 	8
27	5	0.486486 	8
28	7	1.05405  	8
29	6	0.486486 	8
30	6	1.29730  	8
31	4	0.351351 	8
32	5	0.567568 	8
33	6	1.43243  	8
34	8	2.21622  	8
35	8	4.13514  	8
36	8	5.56757  	8
37	8	5.29730  	8

Y - Directed channels:

i	max occ	av_occ		capacity
0	8	6.59459  	8
1	8	4.91892  	8
2	8	5.56757  	8
3	8	5.05405  	8
4	7	4.02703  	8
5	7	3.91892  	8
6	4	2.16216  	8
7	5	0.648649 	8
8	6	0.648649 	8
9	3	0.513514 	8
10	5	0.459459 	8
11	2	0.864865 	8
12	4	0.648649 	8
13	4	0.351351 	8
14	3	0.891892 	8
15	5	1.05405  	8
16	6	1.29730  	8
17	6	0.945946 	8
18	6	0.837838 	8
19	6	0.837838 	8
20	7	0.729730 	8
21	6	0.810811 	8
22	4	0.270270 	8
23	5	0.540541 	8
24	5	0.540541 	8
25	6	0.540541 	8
26	7	0.621622 	8
27	6	0.459459 	8
28	6	0.594595 	8
29	4	0.378378 	8
30	5	0.378378 	8
31	4	0.270270 	8
32	5	0.594595 	8
33	6	0.648649 	8
34	6	1.89189  	8
35	8	3.32432  	8
36	7	3.54054  	8
37	8	4.40541  	8

Total Tracks in X-direction: 304  in Y-direction: 304

Logic Area (in minimum width transistor areas):
Total Logic Area: 4.107e+07  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 1.44561e+06  Per logic tile: 1055.96

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.204

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.204

Critical Path: 2.91219e-08 (s)

Time elapsed (PLACE&ROUTE): 2362.272000 ms


Time elapsed (Fernando): 2362.284000 ms

